.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* I2C_I2C_Prim */
.set I2C_I2C_Prim__ADR, CYREG_I2C_ADR
.set I2C_I2C_Prim__CFG, CYREG_I2C_CFG
.set I2C_I2C_Prim__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_I2C_Prim__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_I2C_Prim__CSR, CYREG_I2C_CSR
.set I2C_I2C_Prim__D, CYREG_I2C_D
.set I2C_I2C_Prim__MCSR, CYREG_I2C_MCSR
.set I2C_I2C_Prim__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_I2C_Prim__PM_ACT_MSK, 0x04
.set I2C_I2C_Prim__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_I2C_Prim__PM_STBY_MSK, 0x04
.set I2C_I2C_Prim__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_I2C_Prim__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_I2C_Prim__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_I2C_Prim__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_I2C_Prim__XCFG, CYREG_I2C_XCFG

/* I2C_isr */
.set I2C_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_isr__INTC_MASK, 0x8000
.set I2C_isr__INTC_NUMBER, 15
.set I2C_isr__INTC_PRIOR_NUM, 7
.set I2C_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* I2C_Pins */
.set I2C_Pins__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set I2C_Pins__0__MASK, 0x10
.set I2C_Pins__0__PC, CYREG_PRT12_PC4
.set I2C_Pins__0__PORT, 12
.set I2C_Pins__0__SHIFT, 4
.set I2C_Pins__1__INTTYPE, CYREG_PICU12_INTTYPE5
.set I2C_Pins__1__MASK, 0x20
.set I2C_Pins__1__PC, CYREG_PRT12_PC5
.set I2C_Pins__1__PORT, 12
.set I2C_Pins__1__SHIFT, 5
.set I2C_Pins__AG, CYREG_PRT12_AG
.set I2C_Pins__BIE, CYREG_PRT12_BIE
.set I2C_Pins__BIT_MASK, CYREG_PRT12_BIT_MASK
.set I2C_Pins__BYP, CYREG_PRT12_BYP
.set I2C_Pins__DM0, CYREG_PRT12_DM0
.set I2C_Pins__DM1, CYREG_PRT12_DM1
.set I2C_Pins__DM2, CYREG_PRT12_DM2
.set I2C_Pins__DR, CYREG_PRT12_DR
.set I2C_Pins__INP_DIS, CYREG_PRT12_INP_DIS
.set I2C_Pins__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set I2C_Pins__MASK, 0x30
.set I2C_Pins__PORT, 12
.set I2C_Pins__PRT, CYREG_PRT12_PRT
.set I2C_Pins__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set I2C_Pins__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set I2C_Pins__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set I2C_Pins__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set I2C_Pins__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set I2C_Pins__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set I2C_Pins__PS, CYREG_PRT12_PS
.set I2C_Pins__scl__INTTYPE, CYREG_PICU12_INTTYPE4
.set I2C_Pins__scl__MASK, 0x10
.set I2C_Pins__scl__PC, CYREG_PRT12_PC4
.set I2C_Pins__scl__PORT, 12
.set I2C_Pins__scl__SHIFT, 4
.set I2C_Pins__sda__INTTYPE, CYREG_PICU12_INTTYPE5
.set I2C_Pins__sda__MASK, 0x20
.set I2C_Pins__sda__PC, CYREG_PRT12_PC5
.set I2C_Pins__sda__PORT, 12
.set I2C_Pins__sda__SHIFT, 5
.set I2C_Pins__SHIFT, 4
.set I2C_Pins__SIO_CFG, CYREG_PRT12_SIO_CFG
.set I2C_Pins__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set I2C_Pins__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set I2C_Pins__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set I2C_Pins__SLW, CYREG_PRT12_SLW

/* USB_arb_int */
.set USB_arb_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_arb_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_arb_int__INTC_MASK, 0x400000
.set USB_arb_int__INTC_NUMBER, 22
.set USB_arb_int__INTC_PRIOR_NUM, 7
.set USB_arb_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_22
.set USB_arb_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_arb_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_bus_reset */
.set USB_bus_reset__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_bus_reset__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_bus_reset__INTC_MASK, 0x800000
.set USB_bus_reset__INTC_NUMBER, 23
.set USB_bus_reset__INTC_PRIOR_NUM, 7
.set USB_bus_reset__INTC_PRIOR_REG, CYREG_NVIC_PRI_23
.set USB_bus_reset__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_bus_reset__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_Dm */
.set USB_Dm__0__INTTYPE, CYREG_PICU15_INTTYPE7
.set USB_Dm__0__MASK, 0x80
.set USB_Dm__0__PC, CYREG_IO_PC_PRT15_7_6_PC1
.set USB_Dm__0__PORT, 15
.set USB_Dm__0__SHIFT, 7
.set USB_Dm__AG, CYREG_PRT15_AG
.set USB_Dm__AMUX, CYREG_PRT15_AMUX
.set USB_Dm__BIE, CYREG_PRT15_BIE
.set USB_Dm__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dm__BYP, CYREG_PRT15_BYP
.set USB_Dm__CTL, CYREG_PRT15_CTL
.set USB_Dm__DM0, CYREG_PRT15_DM0
.set USB_Dm__DM1, CYREG_PRT15_DM1
.set USB_Dm__DM2, CYREG_PRT15_DM2
.set USB_Dm__DR, CYREG_PRT15_DR
.set USB_Dm__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dm__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dm__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dm__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dm__MASK, 0x80
.set USB_Dm__PORT, 15
.set USB_Dm__PRT, CYREG_PRT15_PRT
.set USB_Dm__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dm__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dm__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dm__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dm__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dm__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dm__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dm__PS, CYREG_PRT15_PS
.set USB_Dm__SHIFT, 7
.set USB_Dm__SLW, CYREG_PRT15_SLW

/* USB_Dp */
.set USB_Dp__0__INTTYPE, CYREG_PICU15_INTTYPE6
.set USB_Dp__0__MASK, 0x40
.set USB_Dp__0__PC, CYREG_IO_PC_PRT15_7_6_PC0
.set USB_Dp__0__PORT, 15
.set USB_Dp__0__SHIFT, 6
.set USB_Dp__AG, CYREG_PRT15_AG
.set USB_Dp__AMUX, CYREG_PRT15_AMUX
.set USB_Dp__BIE, CYREG_PRT15_BIE
.set USB_Dp__BIT_MASK, CYREG_PRT15_BIT_MASK
.set USB_Dp__BYP, CYREG_PRT15_BYP
.set USB_Dp__CTL, CYREG_PRT15_CTL
.set USB_Dp__DM0, CYREG_PRT15_DM0
.set USB_Dp__DM1, CYREG_PRT15_DM1
.set USB_Dp__DM2, CYREG_PRT15_DM2
.set USB_Dp__DR, CYREG_PRT15_DR
.set USB_Dp__INP_DIS, CYREG_PRT15_INP_DIS
.set USB_Dp__INTSTAT, CYREG_PICU15_INTSTAT
.set USB_Dp__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set USB_Dp__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set USB_Dp__LCD_EN, CYREG_PRT15_LCD_EN
.set USB_Dp__MASK, 0x40
.set USB_Dp__PORT, 15
.set USB_Dp__PRT, CYREG_PRT15_PRT
.set USB_Dp__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set USB_Dp__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set USB_Dp__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set USB_Dp__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set USB_Dp__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set USB_Dp__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set USB_Dp__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set USB_Dp__PS, CYREG_PRT15_PS
.set USB_Dp__SHIFT, 6
.set USB_Dp__SLW, CYREG_PRT15_SLW
.set USB_Dp__SNAP, CYREG_PICU_15_SNAP_15

/* USB_dp_int */
.set USB_dp_int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_dp_int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_dp_int__INTC_MASK, 0x1000
.set USB_dp_int__INTC_NUMBER, 12
.set USB_dp_int__INTC_PRIOR_NUM, 7
.set USB_dp_int__INTC_PRIOR_REG, CYREG_NVIC_PRI_12
.set USB_dp_int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_dp_int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_0 */
.set USB_ep_0__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_0__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_0__INTC_MASK, 0x1000000
.set USB_ep_0__INTC_NUMBER, 24
.set USB_ep_0__INTC_PRIOR_NUM, 7
.set USB_ep_0__INTC_PRIOR_REG, CYREG_NVIC_PRI_24
.set USB_ep_0__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_0__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_ep_1 */
.set USB_ep_1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set USB_ep_1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set USB_ep_1__INTC_MASK, 0x08
.set USB_ep_1__INTC_NUMBER, 3
.set USB_ep_1__INTC_PRIOR_NUM, 7
.set USB_ep_1__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set USB_ep_1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set USB_ep_1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* USB_USB */
.set USB_USB__ARB_CFG, CYREG_USB_ARB_CFG
.set USB_USB__ARB_EP1_CFG, CYREG_USB_ARB_EP1_CFG
.set USB_USB__ARB_EP1_INT_EN, CYREG_USB_ARB_EP1_INT_EN
.set USB_USB__ARB_EP1_SR, CYREG_USB_ARB_EP1_SR
.set USB_USB__ARB_EP2_CFG, CYREG_USB_ARB_EP2_CFG
.set USB_USB__ARB_EP2_INT_EN, CYREG_USB_ARB_EP2_INT_EN
.set USB_USB__ARB_EP2_SR, CYREG_USB_ARB_EP2_SR
.set USB_USB__ARB_EP3_CFG, CYREG_USB_ARB_EP3_CFG
.set USB_USB__ARB_EP3_INT_EN, CYREG_USB_ARB_EP3_INT_EN
.set USB_USB__ARB_EP3_SR, CYREG_USB_ARB_EP3_SR
.set USB_USB__ARB_EP4_CFG, CYREG_USB_ARB_EP4_CFG
.set USB_USB__ARB_EP4_INT_EN, CYREG_USB_ARB_EP4_INT_EN
.set USB_USB__ARB_EP4_SR, CYREG_USB_ARB_EP4_SR
.set USB_USB__ARB_EP5_CFG, CYREG_USB_ARB_EP5_CFG
.set USB_USB__ARB_EP5_INT_EN, CYREG_USB_ARB_EP5_INT_EN
.set USB_USB__ARB_EP5_SR, CYREG_USB_ARB_EP5_SR
.set USB_USB__ARB_EP6_CFG, CYREG_USB_ARB_EP6_CFG
.set USB_USB__ARB_EP6_INT_EN, CYREG_USB_ARB_EP6_INT_EN
.set USB_USB__ARB_EP6_SR, CYREG_USB_ARB_EP6_SR
.set USB_USB__ARB_EP7_CFG, CYREG_USB_ARB_EP7_CFG
.set USB_USB__ARB_EP7_INT_EN, CYREG_USB_ARB_EP7_INT_EN
.set USB_USB__ARB_EP7_SR, CYREG_USB_ARB_EP7_SR
.set USB_USB__ARB_EP8_CFG, CYREG_USB_ARB_EP8_CFG
.set USB_USB__ARB_EP8_INT_EN, CYREG_USB_ARB_EP8_INT_EN
.set USB_USB__ARB_EP8_SR, CYREG_USB_ARB_EP8_SR
.set USB_USB__ARB_INT_EN, CYREG_USB_ARB_INT_EN
.set USB_USB__ARB_INT_SR, CYREG_USB_ARB_INT_SR
.set USB_USB__ARB_RW1_DR, CYREG_USB_ARB_RW1_DR
.set USB_USB__ARB_RW1_RA, CYREG_USB_ARB_RW1_RA
.set USB_USB__ARB_RW1_RA_MSB, CYREG_USB_ARB_RW1_RA_MSB
.set USB_USB__ARB_RW1_WA, CYREG_USB_ARB_RW1_WA
.set USB_USB__ARB_RW1_WA_MSB, CYREG_USB_ARB_RW1_WA_MSB
.set USB_USB__ARB_RW2_DR, CYREG_USB_ARB_RW2_DR
.set USB_USB__ARB_RW2_RA, CYREG_USB_ARB_RW2_RA
.set USB_USB__ARB_RW2_RA_MSB, CYREG_USB_ARB_RW2_RA_MSB
.set USB_USB__ARB_RW2_WA, CYREG_USB_ARB_RW2_WA
.set USB_USB__ARB_RW2_WA_MSB, CYREG_USB_ARB_RW2_WA_MSB
.set USB_USB__ARB_RW3_DR, CYREG_USB_ARB_RW3_DR
.set USB_USB__ARB_RW3_RA, CYREG_USB_ARB_RW3_RA
.set USB_USB__ARB_RW3_RA_MSB, CYREG_USB_ARB_RW3_RA_MSB
.set USB_USB__ARB_RW3_WA, CYREG_USB_ARB_RW3_WA
.set USB_USB__ARB_RW3_WA_MSB, CYREG_USB_ARB_RW3_WA_MSB
.set USB_USB__ARB_RW4_DR, CYREG_USB_ARB_RW4_DR
.set USB_USB__ARB_RW4_RA, CYREG_USB_ARB_RW4_RA
.set USB_USB__ARB_RW4_RA_MSB, CYREG_USB_ARB_RW4_RA_MSB
.set USB_USB__ARB_RW4_WA, CYREG_USB_ARB_RW4_WA
.set USB_USB__ARB_RW4_WA_MSB, CYREG_USB_ARB_RW4_WA_MSB
.set USB_USB__ARB_RW5_DR, CYREG_USB_ARB_RW5_DR
.set USB_USB__ARB_RW5_RA, CYREG_USB_ARB_RW5_RA
.set USB_USB__ARB_RW5_RA_MSB, CYREG_USB_ARB_RW5_RA_MSB
.set USB_USB__ARB_RW5_WA, CYREG_USB_ARB_RW5_WA
.set USB_USB__ARB_RW5_WA_MSB, CYREG_USB_ARB_RW5_WA_MSB
.set USB_USB__ARB_RW6_DR, CYREG_USB_ARB_RW6_DR
.set USB_USB__ARB_RW6_RA, CYREG_USB_ARB_RW6_RA
.set USB_USB__ARB_RW6_RA_MSB, CYREG_USB_ARB_RW6_RA_MSB
.set USB_USB__ARB_RW6_WA, CYREG_USB_ARB_RW6_WA
.set USB_USB__ARB_RW6_WA_MSB, CYREG_USB_ARB_RW6_WA_MSB
.set USB_USB__ARB_RW7_DR, CYREG_USB_ARB_RW7_DR
.set USB_USB__ARB_RW7_RA, CYREG_USB_ARB_RW7_RA
.set USB_USB__ARB_RW7_RA_MSB, CYREG_USB_ARB_RW7_RA_MSB
.set USB_USB__ARB_RW7_WA, CYREG_USB_ARB_RW7_WA
.set USB_USB__ARB_RW7_WA_MSB, CYREG_USB_ARB_RW7_WA_MSB
.set USB_USB__ARB_RW8_DR, CYREG_USB_ARB_RW8_DR
.set USB_USB__ARB_RW8_RA, CYREG_USB_ARB_RW8_RA
.set USB_USB__ARB_RW8_RA_MSB, CYREG_USB_ARB_RW8_RA_MSB
.set USB_USB__ARB_RW8_WA, CYREG_USB_ARB_RW8_WA
.set USB_USB__ARB_RW8_WA_MSB, CYREG_USB_ARB_RW8_WA_MSB
.set USB_USB__BUF_SIZE, CYREG_USB_BUF_SIZE
.set USB_USB__BUS_RST_CNT, CYREG_USB_BUS_RST_CNT
.set USB_USB__CR0, CYREG_USB_CR0
.set USB_USB__CR1, CYREG_USB_CR1
.set USB_USB__CWA, CYREG_USB_CWA
.set USB_USB__CWA_MSB, CYREG_USB_CWA_MSB
.set USB_USB__DMA_THRES, CYREG_USB_DMA_THRES
.set USB_USB__DMA_THRES_MSB, CYREG_USB_DMA_THRES_MSB
.set USB_USB__DYN_RECONFIG, CYREG_USB_DYN_RECONFIG
.set USB_USB__EP_ACTIVE, CYREG_USB_EP_ACTIVE
.set USB_USB__EP_TYPE, CYREG_USB_EP_TYPE
.set USB_USB__EP0_CNT, CYREG_USB_EP0_CNT
.set USB_USB__EP0_CR, CYREG_USB_EP0_CR
.set USB_USB__EP0_DR0, CYREG_USB_EP0_DR0
.set USB_USB__EP0_DR1, CYREG_USB_EP0_DR1
.set USB_USB__EP0_DR2, CYREG_USB_EP0_DR2
.set USB_USB__EP0_DR3, CYREG_USB_EP0_DR3
.set USB_USB__EP0_DR4, CYREG_USB_EP0_DR4
.set USB_USB__EP0_DR5, CYREG_USB_EP0_DR5
.set USB_USB__EP0_DR6, CYREG_USB_EP0_DR6
.set USB_USB__EP0_DR7, CYREG_USB_EP0_DR7
.set USB_USB__MEM_DATA, CYREG_USB_MEM_DATA_MBASE
.set USB_USB__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set USB_USB__PM_ACT_MSK, 0x01
.set USB_USB__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set USB_USB__PM_STBY_MSK, 0x01
.set USB_USB__SIE_EP_INT_EN, CYREG_USB_SIE_EP_INT_EN
.set USB_USB__SIE_EP_INT_SR, CYREG_USB_SIE_EP_INT_SR
.set USB_USB__SIE_EP1_CNT0, CYREG_USB_SIE_EP1_CNT0
.set USB_USB__SIE_EP1_CNT1, CYREG_USB_SIE_EP1_CNT1
.set USB_USB__SIE_EP1_CR0, CYREG_USB_SIE_EP1_CR0
.set USB_USB__SIE_EP2_CNT0, CYREG_USB_SIE_EP2_CNT0
.set USB_USB__SIE_EP2_CNT1, CYREG_USB_SIE_EP2_CNT1
.set USB_USB__SIE_EP2_CR0, CYREG_USB_SIE_EP2_CR0
.set USB_USB__SIE_EP3_CNT0, CYREG_USB_SIE_EP3_CNT0
.set USB_USB__SIE_EP3_CNT1, CYREG_USB_SIE_EP3_CNT1
.set USB_USB__SIE_EP3_CR0, CYREG_USB_SIE_EP3_CR0
.set USB_USB__SIE_EP4_CNT0, CYREG_USB_SIE_EP4_CNT0
.set USB_USB__SIE_EP4_CNT1, CYREG_USB_SIE_EP4_CNT1
.set USB_USB__SIE_EP4_CR0, CYREG_USB_SIE_EP4_CR0
.set USB_USB__SIE_EP5_CNT0, CYREG_USB_SIE_EP5_CNT0
.set USB_USB__SIE_EP5_CNT1, CYREG_USB_SIE_EP5_CNT1
.set USB_USB__SIE_EP5_CR0, CYREG_USB_SIE_EP5_CR0
.set USB_USB__SIE_EP6_CNT0, CYREG_USB_SIE_EP6_CNT0
.set USB_USB__SIE_EP6_CNT1, CYREG_USB_SIE_EP6_CNT1
.set USB_USB__SIE_EP6_CR0, CYREG_USB_SIE_EP6_CR0
.set USB_USB__SIE_EP7_CNT0, CYREG_USB_SIE_EP7_CNT0
.set USB_USB__SIE_EP7_CNT1, CYREG_USB_SIE_EP7_CNT1
.set USB_USB__SIE_EP7_CR0, CYREG_USB_SIE_EP7_CR0
.set USB_USB__SIE_EP8_CNT0, CYREG_USB_SIE_EP8_CNT0
.set USB_USB__SIE_EP8_CNT1, CYREG_USB_SIE_EP8_CNT1
.set USB_USB__SIE_EP8_CR0, CYREG_USB_SIE_EP8_CR0
.set USB_USB__SOF0, CYREG_USB_SOF0
.set USB_USB__SOF1, CYREG_USB_SOF1
.set USB_USB__USB_CLK_EN, CYREG_USB_USB_CLK_EN
.set USB_USB__USBIO_CR0, CYREG_USB_USBIO_CR0
.set USB_USB__USBIO_CR1, CYREG_USB_USBIO_CR1

/* PWM1_PWMHW */
.set PWM1_PWMHW__CAP0, CYREG_TMR0_CAP0
.set PWM1_PWMHW__CAP1, CYREG_TMR0_CAP1
.set PWM1_PWMHW__CFG0, CYREG_TMR0_CFG0
.set PWM1_PWMHW__CFG1, CYREG_TMR0_CFG1
.set PWM1_PWMHW__CFG2, CYREG_TMR0_CFG2
.set PWM1_PWMHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set PWM1_PWMHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set PWM1_PWMHW__PER0, CYREG_TMR0_PER0
.set PWM1_PWMHW__PER1, CYREG_TMR0_PER1
.set PWM1_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM1_PWMHW__PM_ACT_MSK, 0x01
.set PWM1_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM1_PWMHW__PM_STBY_MSK, 0x01
.set PWM1_PWMHW__RT0, CYREG_TMR0_RT0
.set PWM1_PWMHW__RT1, CYREG_TMR0_RT1
.set PWM1_PWMHW__SR0, CYREG_TMR0_SR0

/* PWM2_PWMHW */
.set PWM2_PWMHW__CAP0, CYREG_TMR1_CAP0
.set PWM2_PWMHW__CAP1, CYREG_TMR1_CAP1
.set PWM2_PWMHW__CFG0, CYREG_TMR1_CFG0
.set PWM2_PWMHW__CFG1, CYREG_TMR1_CFG1
.set PWM2_PWMHW__CFG2, CYREG_TMR1_CFG2
.set PWM2_PWMHW__CNT_CMP0, CYREG_TMR1_CNT_CMP0
.set PWM2_PWMHW__CNT_CMP1, CYREG_TMR1_CNT_CMP1
.set PWM2_PWMHW__PER0, CYREG_TMR1_PER0
.set PWM2_PWMHW__PER1, CYREG_TMR1_PER1
.set PWM2_PWMHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set PWM2_PWMHW__PM_ACT_MSK, 0x02
.set PWM2_PWMHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set PWM2_PWMHW__PM_STBY_MSK, 0x02
.set PWM2_PWMHW__RT0, CYREG_TMR1_RT0
.set PWM2_PWMHW__RT1, CYREG_TMR1_RT1
.set PWM2_PWMHW__SR0, CYREG_TMR1_SR0

/* SAR1_ADC_SAR */
.set SAR1_ADC_SAR__CLK, CYREG_SAR0_CLK
.set SAR1_ADC_SAR__CSR0, CYREG_SAR0_CSR0
.set SAR1_ADC_SAR__CSR1, CYREG_SAR0_CSR1
.set SAR1_ADC_SAR__CSR2, CYREG_SAR0_CSR2
.set SAR1_ADC_SAR__CSR3, CYREG_SAR0_CSR3
.set SAR1_ADC_SAR__CSR4, CYREG_SAR0_CSR4
.set SAR1_ADC_SAR__CSR5, CYREG_SAR0_CSR5
.set SAR1_ADC_SAR__CSR6, CYREG_SAR0_CSR6
.set SAR1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set SAR1_ADC_SAR__PM_ACT_MSK, 0x01
.set SAR1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set SAR1_ADC_SAR__PM_STBY_MSK, 0x01
.set SAR1_ADC_SAR__SW0, CYREG_SAR0_SW0
.set SAR1_ADC_SAR__SW2, CYREG_SAR0_SW2
.set SAR1_ADC_SAR__SW3, CYREG_SAR0_SW3
.set SAR1_ADC_SAR__SW4, CYREG_SAR0_SW4
.set SAR1_ADC_SAR__SW6, CYREG_SAR0_SW6
.set SAR1_ADC_SAR__TR0, CYREG_SAR0_TR0
.set SAR1_ADC_SAR__WRK0, CYREG_SAR0_WRK0
.set SAR1_ADC_SAR__WRK1, CYREG_SAR0_WRK1

/* SAR1_Bypass */
.set SAR1_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set SAR1_Bypass__0__MASK, 0x10
.set SAR1_Bypass__0__PC, CYREG_PRT0_PC4
.set SAR1_Bypass__0__PORT, 0
.set SAR1_Bypass__0__SHIFT, 4
.set SAR1_Bypass__AG, CYREG_PRT0_AG
.set SAR1_Bypass__AMUX, CYREG_PRT0_AMUX
.set SAR1_Bypass__BIE, CYREG_PRT0_BIE
.set SAR1_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SAR1_Bypass__BYP, CYREG_PRT0_BYP
.set SAR1_Bypass__CTL, CYREG_PRT0_CTL
.set SAR1_Bypass__DM0, CYREG_PRT0_DM0
.set SAR1_Bypass__DM1, CYREG_PRT0_DM1
.set SAR1_Bypass__DM2, CYREG_PRT0_DM2
.set SAR1_Bypass__DR, CYREG_PRT0_DR
.set SAR1_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set SAR1_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SAR1_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SAR1_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set SAR1_Bypass__MASK, 0x10
.set SAR1_Bypass__PORT, 0
.set SAR1_Bypass__PRT, CYREG_PRT0_PRT
.set SAR1_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SAR1_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SAR1_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SAR1_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SAR1_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SAR1_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SAR1_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SAR1_Bypass__PS, CYREG_PRT0_PS
.set SAR1_Bypass__SHIFT, 4
.set SAR1_Bypass__SLW, CYREG_PRT0_SLW

/* SAR1_IRQ */
.set SAR1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SAR1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SAR1_IRQ__INTC_MASK, 0x02
.set SAR1_IRQ__INTC_NUMBER, 1
.set SAR1_IRQ__INTC_PRIOR_NUM, 7
.set SAR1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set SAR1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SAR1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SAR1_theACLK */
.set SAR1_theACLK__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set SAR1_theACLK__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set SAR1_theACLK__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set SAR1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set SAR1_theACLK__INDEX, 0x01
.set SAR1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SAR1_theACLK__PM_ACT_MSK, 0x02
.set SAR1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SAR1_theACLK__PM_STBY_MSK, 0x02

/* SAR2_ADC_SAR */
.set SAR2_ADC_SAR__CLK, CYREG_SAR1_CLK
.set SAR2_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set SAR2_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set SAR2_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set SAR2_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set SAR2_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set SAR2_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set SAR2_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set SAR2_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set SAR2_ADC_SAR__PM_ACT_MSK, 0x02
.set SAR2_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set SAR2_ADC_SAR__PM_STBY_MSK, 0x02
.set SAR2_ADC_SAR__SW0, CYREG_SAR1_SW0
.set SAR2_ADC_SAR__SW2, CYREG_SAR1_SW2
.set SAR2_ADC_SAR__SW3, CYREG_SAR1_SW3
.set SAR2_ADC_SAR__SW4, CYREG_SAR1_SW4
.set SAR2_ADC_SAR__SW6, CYREG_SAR1_SW6
.set SAR2_ADC_SAR__TR0, CYREG_SAR1_TR0
.set SAR2_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set SAR2_ADC_SAR__WRK1, CYREG_SAR1_WRK1

/* SAR2_Bypass */
.set SAR2_Bypass__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SAR2_Bypass__0__MASK, 0x04
.set SAR2_Bypass__0__PC, CYREG_PRT0_PC2
.set SAR2_Bypass__0__PORT, 0
.set SAR2_Bypass__0__SHIFT, 2
.set SAR2_Bypass__AG, CYREG_PRT0_AG
.set SAR2_Bypass__AMUX, CYREG_PRT0_AMUX
.set SAR2_Bypass__BIE, CYREG_PRT0_BIE
.set SAR2_Bypass__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SAR2_Bypass__BYP, CYREG_PRT0_BYP
.set SAR2_Bypass__CTL, CYREG_PRT0_CTL
.set SAR2_Bypass__DM0, CYREG_PRT0_DM0
.set SAR2_Bypass__DM1, CYREG_PRT0_DM1
.set SAR2_Bypass__DM2, CYREG_PRT0_DM2
.set SAR2_Bypass__DR, CYREG_PRT0_DR
.set SAR2_Bypass__INP_DIS, CYREG_PRT0_INP_DIS
.set SAR2_Bypass__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SAR2_Bypass__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SAR2_Bypass__LCD_EN, CYREG_PRT0_LCD_EN
.set SAR2_Bypass__MASK, 0x04
.set SAR2_Bypass__PORT, 0
.set SAR2_Bypass__PRT, CYREG_PRT0_PRT
.set SAR2_Bypass__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SAR2_Bypass__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SAR2_Bypass__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SAR2_Bypass__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SAR2_Bypass__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SAR2_Bypass__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SAR2_Bypass__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SAR2_Bypass__PS, CYREG_PRT0_PS
.set SAR2_Bypass__SHIFT, 2
.set SAR2_Bypass__SLW, CYREG_PRT0_SLW

/* SAR2_IRQ */
.set SAR2_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set SAR2_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set SAR2_IRQ__INTC_MASK, 0x04
.set SAR2_IRQ__INTC_NUMBER, 2
.set SAR2_IRQ__INTC_PRIOR_NUM, 7
.set SAR2_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set SAR2_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set SAR2_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SAR2_theACLK */
.set SAR2_theACLK__CFG0, CYREG_CLKDIST_DCFG2_CFG0
.set SAR2_theACLK__CFG1, CYREG_CLKDIST_DCFG2_CFG1
.set SAR2_theACLK__CFG2, CYREG_CLKDIST_DCFG2_CFG2
.set SAR2_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set SAR2_theACLK__INDEX, 0x02
.set SAR2_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SAR2_theACLK__PM_ACT_MSK, 0x04
.set SAR2_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SAR2_theACLK__PM_STBY_MSK, 0x04

/* SPIS_BSPIS */
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB07_08_CTL
.set SPIS_BSPIS_BitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB07_08_MSK
.set SPIS_BSPIS_BitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIS_BSPIS_BitCounter__CONTROL_REG, CYREG_B1_UDB07_CTL
.set SPIS_BSPIS_BitCounter__CONTROL_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__COUNT_REG, CYREG_B1_UDB07_CTL
.set SPIS_BSPIS_BitCounter__COUNT_ST_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter__PERIOD_REG, CYREG_B1_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB07_08_ACTL
.set SPIS_BSPIS_BitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB07_08_ST
.set SPIS_BSPIS_BitCounter_ST__MASK_REG, CYREG_B1_UDB07_MSK
.set SPIS_BSPIS_BitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB07_MSK_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB07_ACTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB07_ST_CTL
.set SPIS_BSPIS_BitCounter_ST__STATUS_REG, CYREG_B1_UDB07_ST
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_BSPIS_RxStsReg__16BIT_STATUS_REG, CYREG_B0_UDB04_05_ST
.set SPIS_BSPIS_RxStsReg__3__MASK, 0x08
.set SPIS_BSPIS_RxStsReg__3__POS, 3
.set SPIS_BSPIS_RxStsReg__4__MASK, 0x10
.set SPIS_BSPIS_RxStsReg__4__POS, 4
.set SPIS_BSPIS_RxStsReg__5__MASK, 0x20
.set SPIS_BSPIS_RxStsReg__5__POS, 5
.set SPIS_BSPIS_RxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_RxStsReg__6__POS, 6
.set SPIS_BSPIS_RxStsReg__MASK, 0x78
.set SPIS_BSPIS_RxStsReg__MASK_REG, CYREG_B0_UDB04_MSK
.set SPIS_BSPIS_RxStsReg__STATUS_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_BSPIS_RxStsReg__STATUS_REG, CYREG_B0_UDB04_ST
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set SPIS_BSPIS_sR8_Dp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set SPIS_BSPIS_sR8_Dp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set SPIS_BSPIS_sR8_Dp_u0__A0_REG, CYREG_B0_UDB04_A0
.set SPIS_BSPIS_sR8_Dp_u0__A1_REG, CYREG_B0_UDB04_A1
.set SPIS_BSPIS_sR8_Dp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set SPIS_BSPIS_sR8_Dp_u0__D0_REG, CYREG_B0_UDB04_D0
.set SPIS_BSPIS_sR8_Dp_u0__D1_REG, CYREG_B0_UDB04_D1
.set SPIS_BSPIS_sR8_Dp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set SPIS_BSPIS_sR8_Dp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set SPIS_BSPIS_sR8_Dp_u0__F0_REG, CYREG_B0_UDB04_F0
.set SPIS_BSPIS_sR8_Dp_u0__F1_REG, CYREG_B0_UDB04_F1
.set SPIS_BSPIS_TxStsReg__0__MASK, 0x01
.set SPIS_BSPIS_TxStsReg__0__POS, 0
.set SPIS_BSPIS_TxStsReg__1__MASK, 0x02
.set SPIS_BSPIS_TxStsReg__1__POS, 1
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set SPIS_BSPIS_TxStsReg__16BIT_STATUS_REG, CYREG_B1_UDB04_05_ST
.set SPIS_BSPIS_TxStsReg__2__MASK, 0x04
.set SPIS_BSPIS_TxStsReg__2__POS, 2
.set SPIS_BSPIS_TxStsReg__6__MASK, 0x40
.set SPIS_BSPIS_TxStsReg__6__POS, 6
.set SPIS_BSPIS_TxStsReg__MASK, 0x47
.set SPIS_BSPIS_TxStsReg__MASK_REG, CYREG_B1_UDB04_MSK
.set SPIS_BSPIS_TxStsReg__STATUS_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set SPIS_BSPIS_TxStsReg__STATUS_REG, CYREG_B1_UDB04_ST

/* SPIS_IntClock */
.set SPIS_IntClock__CFG0, CYREG_CLKDIST_DCFG3_CFG0
.set SPIS_IntClock__CFG1, CYREG_CLKDIST_DCFG3_CFG1
.set SPIS_IntClock__CFG2, CYREG_CLKDIST_DCFG3_CFG2
.set SPIS_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set SPIS_IntClock__INDEX, 0x03
.set SPIS_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set SPIS_IntClock__PM_ACT_MSK, 0x08
.set SPIS_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set SPIS_IntClock__PM_STBY_MSK, 0x08

/* VDAC1_viDAC8 */
.set VDAC1_viDAC8__CR0, CYREG_DAC2_CR0
.set VDAC1_viDAC8__CR1, CYREG_DAC2_CR1
.set VDAC1_viDAC8__D, CYREG_DAC2_D
.set VDAC1_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC1_viDAC8__PM_ACT_MSK, 0x04
.set VDAC1_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC1_viDAC8__PM_STBY_MSK, 0x04
.set VDAC1_viDAC8__STROBE, CYREG_DAC2_STROBE
.set VDAC1_viDAC8__SW0, CYREG_DAC2_SW0
.set VDAC1_viDAC8__SW2, CYREG_DAC2_SW2
.set VDAC1_viDAC8__SW3, CYREG_DAC2_SW3
.set VDAC1_viDAC8__SW4, CYREG_DAC2_SW4
.set VDAC1_viDAC8__TR, CYREG_DAC2_TR
.set VDAC1_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC2_M1
.set VDAC1_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC2_M2
.set VDAC1_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC2_M3
.set VDAC1_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC2_M4
.set VDAC1_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC2_M5
.set VDAC1_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC2_M6
.set VDAC1_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC2_M7
.set VDAC1_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC2_M8
.set VDAC1_viDAC8__TST, CYREG_DAC2_TST

/* VDAC2_viDAC8 */
.set VDAC2_viDAC8__CR0, CYREG_DAC0_CR0
.set VDAC2_viDAC8__CR1, CYREG_DAC0_CR1
.set VDAC2_viDAC8__D, CYREG_DAC0_D
.set VDAC2_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC2_viDAC8__PM_ACT_MSK, 0x01
.set VDAC2_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC2_viDAC8__PM_STBY_MSK, 0x01
.set VDAC2_viDAC8__STROBE, CYREG_DAC0_STROBE
.set VDAC2_viDAC8__SW0, CYREG_DAC0_SW0
.set VDAC2_viDAC8__SW2, CYREG_DAC0_SW2
.set VDAC2_viDAC8__SW3, CYREG_DAC0_SW3
.set VDAC2_viDAC8__SW4, CYREG_DAC0_SW4
.set VDAC2_viDAC8__TR, CYREG_DAC0_TR
.set VDAC2_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC0_M1
.set VDAC2_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC0_M2
.set VDAC2_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC0_M3
.set VDAC2_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC0_M4
.set VDAC2_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC0_M5
.set VDAC2_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC0_M6
.set VDAC2_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC0_M7
.set VDAC2_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC0_M8
.set VDAC2_viDAC8__TST, CYREG_DAC0_TST

/* VDAC3_viDAC8 */
.set VDAC3_viDAC8__CR0, CYREG_DAC1_CR0
.set VDAC3_viDAC8__CR1, CYREG_DAC1_CR1
.set VDAC3_viDAC8__D, CYREG_DAC1_D
.set VDAC3_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC3_viDAC8__PM_ACT_MSK, 0x02
.set VDAC3_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC3_viDAC8__PM_STBY_MSK, 0x02
.set VDAC3_viDAC8__STROBE, CYREG_DAC1_STROBE
.set VDAC3_viDAC8__SW0, CYREG_DAC1_SW0
.set VDAC3_viDAC8__SW2, CYREG_DAC1_SW2
.set VDAC3_viDAC8__SW3, CYREG_DAC1_SW3
.set VDAC3_viDAC8__SW4, CYREG_DAC1_SW4
.set VDAC3_viDAC8__TR, CYREG_DAC1_TR
.set VDAC3_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC1_M1
.set VDAC3_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC1_M2
.set VDAC3_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC1_M3
.set VDAC3_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC1_M4
.set VDAC3_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC1_M5
.set VDAC3_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC1_M6
.set VDAC3_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC1_M7
.set VDAC3_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC1_M8
.set VDAC3_viDAC8__TST, CYREG_DAC1_TST

/* VDAC4_viDAC8 */
.set VDAC4_viDAC8__CR0, CYREG_DAC3_CR0
.set VDAC4_viDAC8__CR1, CYREG_DAC3_CR1
.set VDAC4_viDAC8__D, CYREG_DAC3_D
.set VDAC4_viDAC8__PM_ACT_CFG, CYREG_PM_ACT_CFG8
.set VDAC4_viDAC8__PM_ACT_MSK, 0x08
.set VDAC4_viDAC8__PM_STBY_CFG, CYREG_PM_STBY_CFG8
.set VDAC4_viDAC8__PM_STBY_MSK, 0x08
.set VDAC4_viDAC8__STROBE, CYREG_DAC3_STROBE
.set VDAC4_viDAC8__SW0, CYREG_DAC3_SW0
.set VDAC4_viDAC8__SW2, CYREG_DAC3_SW2
.set VDAC4_viDAC8__SW3, CYREG_DAC3_SW3
.set VDAC4_viDAC8__SW4, CYREG_DAC3_SW4
.set VDAC4_viDAC8__TR, CYREG_DAC3_TR
.set VDAC4_viDAC8__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DAC3_M1
.set VDAC4_viDAC8__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DAC3_M2
.set VDAC4_viDAC8__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DAC3_M3
.set VDAC4_viDAC8__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DAC3_M4
.set VDAC4_viDAC8__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DAC3_M5
.set VDAC4_viDAC8__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DAC3_M6
.set VDAC4_viDAC8__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DAC3_M7
.set VDAC4_viDAC8__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DAC3_M8
.set VDAC4_viDAC8__TST, CYREG_DAC3_TST

/* DelSig_Bypass_P03 */
.set DelSig_Bypass_P03__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set DelSig_Bypass_P03__0__MASK, 0x08
.set DelSig_Bypass_P03__0__PC, CYREG_PRT0_PC3
.set DelSig_Bypass_P03__0__PORT, 0
.set DelSig_Bypass_P03__0__SHIFT, 3
.set DelSig_Bypass_P03__AG, CYREG_PRT0_AG
.set DelSig_Bypass_P03__AMUX, CYREG_PRT0_AMUX
.set DelSig_Bypass_P03__BIE, CYREG_PRT0_BIE
.set DelSig_Bypass_P03__BIT_MASK, CYREG_PRT0_BIT_MASK
.set DelSig_Bypass_P03__BYP, CYREG_PRT0_BYP
.set DelSig_Bypass_P03__CTL, CYREG_PRT0_CTL
.set DelSig_Bypass_P03__DM0, CYREG_PRT0_DM0
.set DelSig_Bypass_P03__DM1, CYREG_PRT0_DM1
.set DelSig_Bypass_P03__DM2, CYREG_PRT0_DM2
.set DelSig_Bypass_P03__DR, CYREG_PRT0_DR
.set DelSig_Bypass_P03__INP_DIS, CYREG_PRT0_INP_DIS
.set DelSig_Bypass_P03__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set DelSig_Bypass_P03__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set DelSig_Bypass_P03__LCD_EN, CYREG_PRT0_LCD_EN
.set DelSig_Bypass_P03__MASK, 0x08
.set DelSig_Bypass_P03__PORT, 0
.set DelSig_Bypass_P03__PRT, CYREG_PRT0_PRT
.set DelSig_Bypass_P03__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set DelSig_Bypass_P03__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set DelSig_Bypass_P03__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set DelSig_Bypass_P03__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set DelSig_Bypass_P03__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set DelSig_Bypass_P03__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set DelSig_Bypass_P03__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set DelSig_Bypass_P03__PS, CYREG_PRT0_PS
.set DelSig_Bypass_P03__SHIFT, 3
.set DelSig_Bypass_P03__SLW, CYREG_PRT0_SLW

/* DelSig_DEC */
.set DelSig_DEC__COHER, CYREG_DEC_COHER
.set DelSig_DEC__CR, CYREG_DEC_CR
.set DelSig_DEC__DR1, CYREG_DEC_DR1
.set DelSig_DEC__DR2, CYREG_DEC_DR2
.set DelSig_DEC__DR2H, CYREG_DEC_DR2H
.set DelSig_DEC__GCOR, CYREG_DEC_GCOR
.set DelSig_DEC__GCORH, CYREG_DEC_GCORH
.set DelSig_DEC__GVAL, CYREG_DEC_GVAL
.set DelSig_DEC__OCOR, CYREG_DEC_OCOR
.set DelSig_DEC__OCORH, CYREG_DEC_OCORH
.set DelSig_DEC__OCORM, CYREG_DEC_OCORM
.set DelSig_DEC__OUTSAMP, CYREG_DEC_OUTSAMP
.set DelSig_DEC__OUTSAMPH, CYREG_DEC_OUTSAMPH
.set DelSig_DEC__OUTSAMPM, CYREG_DEC_OUTSAMPM
.set DelSig_DEC__OUTSAMPS, CYREG_DEC_OUTSAMPS
.set DelSig_DEC__PM_ACT_CFG, CYREG_PM_ACT_CFG10
.set DelSig_DEC__PM_ACT_MSK, 0x01
.set DelSig_DEC__PM_STBY_CFG, CYREG_PM_STBY_CFG10
.set DelSig_DEC__PM_STBY_MSK, 0x01
.set DelSig_DEC__SHIFT1, CYREG_DEC_SHIFT1
.set DelSig_DEC__SHIFT2, CYREG_DEC_SHIFT2
.set DelSig_DEC__SR, CYREG_DEC_SR
.set DelSig_DEC__TRIM__M1, CYREG_FLSHID_CUST_TABLES_DEC_M1
.set DelSig_DEC__TRIM__M2, CYREG_FLSHID_CUST_TABLES_DEC_M2
.set DelSig_DEC__TRIM__M3, CYREG_FLSHID_CUST_TABLES_DEC_M3
.set DelSig_DEC__TRIM__M4, CYREG_FLSHID_CUST_TABLES_DEC_M4
.set DelSig_DEC__TRIM__M5, CYREG_FLSHID_CUST_TABLES_DEC_M5
.set DelSig_DEC__TRIM__M6, CYREG_FLSHID_CUST_TABLES_DEC_M6
.set DelSig_DEC__TRIM__M7, CYREG_FLSHID_CUST_TABLES_DEC_M7
.set DelSig_DEC__TRIM__M8, CYREG_FLSHID_CUST_TABLES_DEC_M8

/* DelSig_DSM */
.set DelSig_DSM__BUF0, CYREG_DSM0_BUF0
.set DelSig_DSM__BUF1, CYREG_DSM0_BUF1
.set DelSig_DSM__BUF2, CYREG_DSM0_BUF2
.set DelSig_DSM__BUF3, CYREG_DSM0_BUF3
.set DelSig_DSM__CLK, CYREG_DSM0_CLK
.set DelSig_DSM__CR0, CYREG_DSM0_CR0
.set DelSig_DSM__CR1, CYREG_DSM0_CR1
.set DelSig_DSM__CR10, CYREG_DSM0_CR10
.set DelSig_DSM__CR11, CYREG_DSM0_CR11
.set DelSig_DSM__CR12, CYREG_DSM0_CR12
.set DelSig_DSM__CR13, CYREG_DSM0_CR13
.set DelSig_DSM__CR14, CYREG_DSM0_CR14
.set DelSig_DSM__CR15, CYREG_DSM0_CR15
.set DelSig_DSM__CR16, CYREG_DSM0_CR16
.set DelSig_DSM__CR17, CYREG_DSM0_CR17
.set DelSig_DSM__CR2, CYREG_DSM0_CR2
.set DelSig_DSM__CR3, CYREG_DSM0_CR3
.set DelSig_DSM__CR4, CYREG_DSM0_CR4
.set DelSig_DSM__CR5, CYREG_DSM0_CR5
.set DelSig_DSM__CR6, CYREG_DSM0_CR6
.set DelSig_DSM__CR7, CYREG_DSM0_CR7
.set DelSig_DSM__CR8, CYREG_DSM0_CR8
.set DelSig_DSM__CR9, CYREG_DSM0_CR9
.set DelSig_DSM__DEM0, CYREG_DSM0_DEM0
.set DelSig_DSM__DEM1, CYREG_DSM0_DEM1
.set DelSig_DSM__MISC, CYREG_DSM0_MISC
.set DelSig_DSM__OUT0, CYREG_DSM0_OUT0
.set DelSig_DSM__OUT1, CYREG_DSM0_OUT1
.set DelSig_DSM__REF0, CYREG_DSM0_REF0
.set DelSig_DSM__REF1, CYREG_DSM0_REF1
.set DelSig_DSM__REF2, CYREG_DSM0_REF2
.set DelSig_DSM__REF3, CYREG_DSM0_REF3
.set DelSig_DSM__RSVD1, CYREG_DSM0_RSVD1
.set DelSig_DSM__SW0, CYREG_DSM0_SW0
.set DelSig_DSM__SW2, CYREG_DSM0_SW2
.set DelSig_DSM__SW3, CYREG_DSM0_SW3
.set DelSig_DSM__SW4, CYREG_DSM0_SW4
.set DelSig_DSM__SW6, CYREG_DSM0_SW6
.set DelSig_DSM__TR0, CYREG_NPUMP_DSM_TR0
.set DelSig_DSM__TST0, CYREG_DSM0_TST0
.set DelSig_DSM__TST1, CYREG_DSM0_TST1

/* DelSig_Ext_CP_Clk */
.set DelSig_Ext_CP_Clk__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set DelSig_Ext_CP_Clk__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set DelSig_Ext_CP_Clk__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set DelSig_Ext_CP_Clk__CFG2_SRC_SEL_MASK, 0x07
.set DelSig_Ext_CP_Clk__INDEX, 0x00
.set DelSig_Ext_CP_Clk__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set DelSig_Ext_CP_Clk__PM_ACT_MSK, 0x01
.set DelSig_Ext_CP_Clk__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set DelSig_Ext_CP_Clk__PM_STBY_MSK, 0x01

/* DelSig_IRQ */
.set DelSig_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set DelSig_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set DelSig_IRQ__INTC_MASK, 0x20000000
.set DelSig_IRQ__INTC_NUMBER, 29
.set DelSig_IRQ__INTC_PRIOR_NUM, 7
.set DelSig_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_29
.set DelSig_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set DelSig_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* DelSig_theACLK */
.set DelSig_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set DelSig_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set DelSig_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set DelSig_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set DelSig_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set DelSig_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set DelSig_theACLK__INDEX, 0x00
.set DelSig_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set DelSig_theACLK__PM_ACT_MSK, 0x01
.set DelSig_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set DelSig_theACLK__PM_STBY_MSK, 0x01

/* Filter_DFB */
.set Filter_DFB__ACU_SRAM_DATA, CYREG_DFB0_ACU_SRAM_DATA_MBASE
.set Filter_DFB__COHER, CYREG_DFB0_COHER
.set Filter_DFB__CR, CYREG_DFB0_CR
.set Filter_DFB__CSA_SRAM_DATA, CYREG_DFB0_CSA_SRAM_DATA_MBASE
.set Filter_DFB__CSB_SRAM_DATA, CYREG_DFB0_CSB_SRAM_DATA_MBASE
.set Filter_DFB__DALIGN, CYREG_DFB0_DALIGN
.set Filter_DFB__DMA_CTRL, CYREG_DFB0_DMA_CTRL
.set Filter_DFB__DPA_SRAM_DATA, CYREG_DFB0_DPA_SRAM_DATA_MBASE
.set Filter_DFB__DPB_SRAM_DATA, CYREG_DFB0_DPB_SRAM_DATA_MBASE
.set Filter_DFB__DSI_CTRL, CYREG_DFB0_DSI_CTRL
.set Filter_DFB__FSM_SRAM_DATA, CYREG_DFB0_FSM_SRAM_DATA_MBASE
.set Filter_DFB__HOLDA, CYREG_DFB0_HOLDA
.set Filter_DFB__HOLDAH, CYREG_DFB0_HOLDAH
.set Filter_DFB__HOLDAM, CYREG_DFB0_HOLDAM
.set Filter_DFB__HOLDAS, CYREG_DFB0_HOLDAS
.set Filter_DFB__HOLDB, CYREG_DFB0_HOLDB
.set Filter_DFB__HOLDBH, CYREG_DFB0_HOLDBH
.set Filter_DFB__HOLDBM, CYREG_DFB0_HOLDBM
.set Filter_DFB__HOLDBS, CYREG_DFB0_HOLDBS
.set Filter_DFB__INT_CTRL, CYREG_DFB0_INT_CTRL
.set Filter_DFB__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set Filter_DFB__PM_ACT_MSK, 0x10
.set Filter_DFB__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set Filter_DFB__PM_STBY_MSK, 0x10
.set Filter_DFB__RAM_DIR, CYREG_DFB0_RAM_DIR
.set Filter_DFB__RAM_EN, CYREG_DFB0_RAM_EN
.set Filter_DFB__SEMA, CYREG_DFB0_SEMA
.set Filter_DFB__SR, CYREG_DFB0_SR
.set Filter_DFB__STAGEA, CYREG_DFB0_STAGEA
.set Filter_DFB__STAGEAH, CYREG_DFB0_STAGEAH
.set Filter_DFB__STAGEAM, CYREG_DFB0_STAGEAM
.set Filter_DFB__STAGEB, CYREG_DFB0_STAGEB
.set Filter_DFB__STAGEBH, CYREG_DFB0_STAGEBH
.set Filter_DFB__STAGEBM, CYREG_DFB0_STAGEBM

/* SPI_SS */
.set SPI_SS__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set SPI_SS__0__MASK, 0x10
.set SPI_SS__0__PC, CYREG_PRT2_PC4
.set SPI_SS__0__PORT, 2
.set SPI_SS__0__SHIFT, 4
.set SPI_SS__AG, CYREG_PRT2_AG
.set SPI_SS__AMUX, CYREG_PRT2_AMUX
.set SPI_SS__BIE, CYREG_PRT2_BIE
.set SPI_SS__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_SS__BYP, CYREG_PRT2_BYP
.set SPI_SS__CTL, CYREG_PRT2_CTL
.set SPI_SS__DM0, CYREG_PRT2_DM0
.set SPI_SS__DM1, CYREG_PRT2_DM1
.set SPI_SS__DM2, CYREG_PRT2_DM2
.set SPI_SS__DR, CYREG_PRT2_DR
.set SPI_SS__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_SS__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_SS__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_SS__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_SS__MASK, 0x10
.set SPI_SS__PORT, 2
.set SPI_SS__PRT, CYREG_PRT2_PRT
.set SPI_SS__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_SS__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_SS__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_SS__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_SS__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_SS__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_SS__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_SS__PS, CYREG_PRT2_PS
.set SPI_SS__SHIFT, 4
.set SPI_SS__SLW, CYREG_PRT2_SLW

/* Opamp_1_ABuf */
.set Opamp_1_ABuf__CR, CYREG_OPAMP2_CR
.set Opamp_1_ABuf__MX, CYREG_OPAMP2_MX
.set Opamp_1_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_1_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_1_ABuf__PM_ACT_MSK, 0x04
.set Opamp_1_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_1_ABuf__PM_STBY_MSK, 0x04
.set Opamp_1_ABuf__RSVD, CYREG_OPAMP2_RSVD
.set Opamp_1_ABuf__SW, CYREG_OPAMP2_SW
.set Opamp_1_ABuf__TR0, CYREG_OPAMP2_TR0
.set Opamp_1_ABuf__TR1, CYREG_OPAMP2_TR1

/* Opamp_2_ABuf */
.set Opamp_2_ABuf__CR, CYREG_OPAMP3_CR
.set Opamp_2_ABuf__MX, CYREG_OPAMP3_MX
.set Opamp_2_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_2_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_2_ABuf__PM_ACT_MSK, 0x08
.set Opamp_2_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_2_ABuf__PM_STBY_MSK, 0x08
.set Opamp_2_ABuf__RSVD, CYREG_OPAMP3_RSVD
.set Opamp_2_ABuf__SW, CYREG_OPAMP3_SW
.set Opamp_2_ABuf__TR0, CYREG_OPAMP3_TR0
.set Opamp_2_ABuf__TR1, CYREG_OPAMP3_TR1

/* Opamp_3_ABuf */
.set Opamp_3_ABuf__CR, CYREG_OPAMP1_CR
.set Opamp_3_ABuf__MX, CYREG_OPAMP1_MX
.set Opamp_3_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_3_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_3_ABuf__PM_ACT_MSK, 0x02
.set Opamp_3_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_3_ABuf__PM_STBY_MSK, 0x02
.set Opamp_3_ABuf__RSVD, CYREG_OPAMP1_RSVD
.set Opamp_3_ABuf__SW, CYREG_OPAMP1_SW
.set Opamp_3_ABuf__TR0, CYREG_OPAMP1_TR0
.set Opamp_3_ABuf__TR1, CYREG_OPAMP1_TR1

/* Opamp_4_ABuf */
.set Opamp_4_ABuf__CR, CYREG_OPAMP0_CR
.set Opamp_4_ABuf__MX, CYREG_OPAMP0_MX
.set Opamp_4_ABuf__NPUMP_OPAMP_TR0, CYREG_NPUMP_OPAMP_TR0
.set Opamp_4_ABuf__PM_ACT_CFG, CYREG_PM_ACT_CFG4
.set Opamp_4_ABuf__PM_ACT_MSK, 0x01
.set Opamp_4_ABuf__PM_STBY_CFG, CYREG_PM_STBY_CFG4
.set Opamp_4_ABuf__PM_STBY_MSK, 0x01
.set Opamp_4_ABuf__RSVD, CYREG_OPAMP0_RSVD
.set Opamp_4_ABuf__SW, CYREG_OPAMP0_SW
.set Opamp_4_ABuf__TR0, CYREG_OPAMP0_TR0
.set Opamp_4_ABuf__TR1, CYREG_OPAMP0_TR1

/* SPI2RAM */
.set SPI2RAM__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SPI2RAM__DRQ_NUMBER, 0
.set SPI2RAM__NUMBEROF_TDS, 0
.set SPI2RAM__PRIORITY, 2
.set SPI2RAM__TERMIN_EN, 0
.set SPI2RAM__TERMIN_SEL, 0
.set SPI2RAM__TERMOUT0_EN, 1
.set SPI2RAM__TERMOUT0_SEL, 0
.set SPI2RAM__TERMOUT1_EN, 0
.set SPI2RAM__TERMOUT1_SEL, 0

/* Pin_DAC1 */
.set Pin_DAC1__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Pin_DAC1__0__MASK, 0x80
.set Pin_DAC1__0__PC, CYREG_PRT0_PC7
.set Pin_DAC1__0__PORT, 0
.set Pin_DAC1__0__SHIFT, 7
.set Pin_DAC1__AG, CYREG_PRT0_AG
.set Pin_DAC1__AMUX, CYREG_PRT0_AMUX
.set Pin_DAC1__BIE, CYREG_PRT0_BIE
.set Pin_DAC1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_DAC1__BYP, CYREG_PRT0_BYP
.set Pin_DAC1__CTL, CYREG_PRT0_CTL
.set Pin_DAC1__DM0, CYREG_PRT0_DM0
.set Pin_DAC1__DM1, CYREG_PRT0_DM1
.set Pin_DAC1__DM2, CYREG_PRT0_DM2
.set Pin_DAC1__DR, CYREG_PRT0_DR
.set Pin_DAC1__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_DAC1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_DAC1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_DAC1__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_DAC1__MASK, 0x80
.set Pin_DAC1__PORT, 0
.set Pin_DAC1__PRT, CYREG_PRT0_PRT
.set Pin_DAC1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_DAC1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_DAC1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_DAC1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_DAC1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_DAC1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_DAC1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_DAC1__PS, CYREG_PRT0_PS
.set Pin_DAC1__SHIFT, 7
.set Pin_DAC1__SLW, CYREG_PRT0_SLW

/* Pin_DAC2 */
.set Pin_DAC2__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Pin_DAC2__0__MASK, 0x40
.set Pin_DAC2__0__PC, CYREG_PRT0_PC6
.set Pin_DAC2__0__PORT, 0
.set Pin_DAC2__0__SHIFT, 6
.set Pin_DAC2__AG, CYREG_PRT0_AG
.set Pin_DAC2__AMUX, CYREG_PRT0_AMUX
.set Pin_DAC2__BIE, CYREG_PRT0_BIE
.set Pin_DAC2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_DAC2__BYP, CYREG_PRT0_BYP
.set Pin_DAC2__CTL, CYREG_PRT0_CTL
.set Pin_DAC2__DM0, CYREG_PRT0_DM0
.set Pin_DAC2__DM1, CYREG_PRT0_DM1
.set Pin_DAC2__DM2, CYREG_PRT0_DM2
.set Pin_DAC2__DR, CYREG_PRT0_DR
.set Pin_DAC2__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_DAC2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_DAC2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_DAC2__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_DAC2__MASK, 0x40
.set Pin_DAC2__PORT, 0
.set Pin_DAC2__PRT, CYREG_PRT0_PRT
.set Pin_DAC2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_DAC2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_DAC2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_DAC2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_DAC2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_DAC2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_DAC2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_DAC2__PS, CYREG_PRT0_PS
.set Pin_DAC2__SHIFT, 6
.set Pin_DAC2__SLW, CYREG_PRT0_SLW

/* Pin_DAC3 */
.set Pin_DAC3__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Pin_DAC3__0__MASK, 0x02
.set Pin_DAC3__0__PC, CYREG_IO_PC_PRT15_PC1
.set Pin_DAC3__0__PORT, 15
.set Pin_DAC3__0__SHIFT, 1
.set Pin_DAC3__AG, CYREG_PRT15_AG
.set Pin_DAC3__AMUX, CYREG_PRT15_AMUX
.set Pin_DAC3__BIE, CYREG_PRT15_BIE
.set Pin_DAC3__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_DAC3__BYP, CYREG_PRT15_BYP
.set Pin_DAC3__CTL, CYREG_PRT15_CTL
.set Pin_DAC3__DM0, CYREG_PRT15_DM0
.set Pin_DAC3__DM1, CYREG_PRT15_DM1
.set Pin_DAC3__DM2, CYREG_PRT15_DM2
.set Pin_DAC3__DR, CYREG_PRT15_DR
.set Pin_DAC3__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_DAC3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_DAC3__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_DAC3__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_DAC3__MASK, 0x02
.set Pin_DAC3__PORT, 15
.set Pin_DAC3__PRT, CYREG_PRT15_PRT
.set Pin_DAC3__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_DAC3__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_DAC3__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_DAC3__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_DAC3__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_DAC3__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_DAC3__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_DAC3__PS, CYREG_PRT15_PS
.set Pin_DAC3__SHIFT, 1
.set Pin_DAC3__SLW, CYREG_PRT15_SLW

/* Pin_DAC4 */
.set Pin_DAC4__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Pin_DAC4__0__MASK, 0x01
.set Pin_DAC4__0__PC, CYREG_IO_PC_PRT15_PC0
.set Pin_DAC4__0__PORT, 15
.set Pin_DAC4__0__SHIFT, 0
.set Pin_DAC4__AG, CYREG_PRT15_AG
.set Pin_DAC4__AMUX, CYREG_PRT15_AMUX
.set Pin_DAC4__BIE, CYREG_PRT15_BIE
.set Pin_DAC4__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Pin_DAC4__BYP, CYREG_PRT15_BYP
.set Pin_DAC4__CTL, CYREG_PRT15_CTL
.set Pin_DAC4__DM0, CYREG_PRT15_DM0
.set Pin_DAC4__DM1, CYREG_PRT15_DM1
.set Pin_DAC4__DM2, CYREG_PRT15_DM2
.set Pin_DAC4__DR, CYREG_PRT15_DR
.set Pin_DAC4__INP_DIS, CYREG_PRT15_INP_DIS
.set Pin_DAC4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Pin_DAC4__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Pin_DAC4__LCD_EN, CYREG_PRT15_LCD_EN
.set Pin_DAC4__MASK, 0x01
.set Pin_DAC4__PORT, 15
.set Pin_DAC4__PRT, CYREG_PRT15_PRT
.set Pin_DAC4__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Pin_DAC4__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Pin_DAC4__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Pin_DAC4__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Pin_DAC4__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Pin_DAC4__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Pin_DAC4__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Pin_DAC4__PS, CYREG_PRT15_PS
.set Pin_DAC4__SHIFT, 0
.set Pin_DAC4__SLW, CYREG_PRT15_SLW

/* Pin_TIA1 */
.set Pin_TIA1__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Pin_TIA1__0__MASK, 0x02
.set Pin_TIA1__0__PC, CYREG_PRT2_PC1
.set Pin_TIA1__0__PORT, 2
.set Pin_TIA1__0__SHIFT, 1
.set Pin_TIA1__AG, CYREG_PRT2_AG
.set Pin_TIA1__AMUX, CYREG_PRT2_AMUX
.set Pin_TIA1__BIE, CYREG_PRT2_BIE
.set Pin_TIA1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_TIA1__BYP, CYREG_PRT2_BYP
.set Pin_TIA1__CTL, CYREG_PRT2_CTL
.set Pin_TIA1__DM0, CYREG_PRT2_DM0
.set Pin_TIA1__DM1, CYREG_PRT2_DM1
.set Pin_TIA1__DM2, CYREG_PRT2_DM2
.set Pin_TIA1__DR, CYREG_PRT2_DR
.set Pin_TIA1__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_TIA1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_TIA1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_TIA1__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_TIA1__MASK, 0x02
.set Pin_TIA1__PORT, 2
.set Pin_TIA1__PRT, CYREG_PRT2_PRT
.set Pin_TIA1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_TIA1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_TIA1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_TIA1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_TIA1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_TIA1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_TIA1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_TIA1__PS, CYREG_PRT2_PS
.set Pin_TIA1__SHIFT, 1
.set Pin_TIA1__SLW, CYREG_PRT2_SLW

/* Pin_TIA2 */
.set Pin_TIA2__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Pin_TIA2__0__MASK, 0x04
.set Pin_TIA2__0__PC, CYREG_PRT2_PC2
.set Pin_TIA2__0__PORT, 2
.set Pin_TIA2__0__SHIFT, 2
.set Pin_TIA2__AG, CYREG_PRT2_AG
.set Pin_TIA2__AMUX, CYREG_PRT2_AMUX
.set Pin_TIA2__BIE, CYREG_PRT2_BIE
.set Pin_TIA2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Pin_TIA2__BYP, CYREG_PRT2_BYP
.set Pin_TIA2__CTL, CYREG_PRT2_CTL
.set Pin_TIA2__DM0, CYREG_PRT2_DM0
.set Pin_TIA2__DM1, CYREG_PRT2_DM1
.set Pin_TIA2__DM2, CYREG_PRT2_DM2
.set Pin_TIA2__DR, CYREG_PRT2_DR
.set Pin_TIA2__INP_DIS, CYREG_PRT2_INP_DIS
.set Pin_TIA2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Pin_TIA2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Pin_TIA2__LCD_EN, CYREG_PRT2_LCD_EN
.set Pin_TIA2__MASK, 0x04
.set Pin_TIA2__PORT, 2
.set Pin_TIA2__PRT, CYREG_PRT2_PRT
.set Pin_TIA2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Pin_TIA2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Pin_TIA2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Pin_TIA2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Pin_TIA2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Pin_TIA2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Pin_TIA2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Pin_TIA2__PS, CYREG_PRT2_PS
.set Pin_TIA2__SHIFT, 2
.set Pin_TIA2__SLW, CYREG_PRT2_SLW

/* Pin_TIA3 */
.set Pin_TIA3__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Pin_TIA3__0__MASK, 0x80
.set Pin_TIA3__0__PC, CYREG_PRT1_PC7
.set Pin_TIA3__0__PORT, 1
.set Pin_TIA3__0__SHIFT, 7
.set Pin_TIA3__AG, CYREG_PRT1_AG
.set Pin_TIA3__AMUX, CYREG_PRT1_AMUX
.set Pin_TIA3__BIE, CYREG_PRT1_BIE
.set Pin_TIA3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_TIA3__BYP, CYREG_PRT1_BYP
.set Pin_TIA3__CTL, CYREG_PRT1_CTL
.set Pin_TIA3__DM0, CYREG_PRT1_DM0
.set Pin_TIA3__DM1, CYREG_PRT1_DM1
.set Pin_TIA3__DM2, CYREG_PRT1_DM2
.set Pin_TIA3__DR, CYREG_PRT1_DR
.set Pin_TIA3__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_TIA3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_TIA3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_TIA3__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_TIA3__MASK, 0x80
.set Pin_TIA3__PORT, 1
.set Pin_TIA3__PRT, CYREG_PRT1_PRT
.set Pin_TIA3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_TIA3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_TIA3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_TIA3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_TIA3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_TIA3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_TIA3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_TIA3__PS, CYREG_PRT1_PS
.set Pin_TIA3__SHIFT, 7
.set Pin_TIA3__SLW, CYREG_PRT1_SLW

/* Pin_TIA4 */
.set Pin_TIA4__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Pin_TIA4__0__MASK, 0x40
.set Pin_TIA4__0__PC, CYREG_PRT1_PC6
.set Pin_TIA4__0__PORT, 1
.set Pin_TIA4__0__SHIFT, 6
.set Pin_TIA4__AG, CYREG_PRT1_AG
.set Pin_TIA4__AMUX, CYREG_PRT1_AMUX
.set Pin_TIA4__BIE, CYREG_PRT1_BIE
.set Pin_TIA4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_TIA4__BYP, CYREG_PRT1_BYP
.set Pin_TIA4__CTL, CYREG_PRT1_CTL
.set Pin_TIA4__DM0, CYREG_PRT1_DM0
.set Pin_TIA4__DM1, CYREG_PRT1_DM1
.set Pin_TIA4__DM2, CYREG_PRT1_DM2
.set Pin_TIA4__DR, CYREG_PRT1_DR
.set Pin_TIA4__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_TIA4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_TIA4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_TIA4__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_TIA4__MASK, 0x40
.set Pin_TIA4__PORT, 1
.set Pin_TIA4__PRT, CYREG_PRT1_PRT
.set Pin_TIA4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_TIA4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_TIA4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_TIA4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_TIA4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_TIA4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_TIA4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_TIA4__PS, CYREG_PRT1_PS
.set Pin_TIA4__SHIFT, 6
.set Pin_TIA4__SLW, CYREG_PRT1_SLW

/* SPI_MISO */
.set SPI_MISO__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set SPI_MISO__0__MASK, 0x20
.set SPI_MISO__0__PC, CYREG_PRT2_PC5
.set SPI_MISO__0__PORT, 2
.set SPI_MISO__0__SHIFT, 5
.set SPI_MISO__AG, CYREG_PRT2_AG
.set SPI_MISO__AMUX, CYREG_PRT2_AMUX
.set SPI_MISO__BIE, CYREG_PRT2_BIE
.set SPI_MISO__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_MISO__BYP, CYREG_PRT2_BYP
.set SPI_MISO__CTL, CYREG_PRT2_CTL
.set SPI_MISO__DM0, CYREG_PRT2_DM0
.set SPI_MISO__DM1, CYREG_PRT2_DM1
.set SPI_MISO__DM2, CYREG_PRT2_DM2
.set SPI_MISO__DR, CYREG_PRT2_DR
.set SPI_MISO__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_MISO__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_MISO__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_MISO__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_MISO__MASK, 0x20
.set SPI_MISO__PORT, 2
.set SPI_MISO__PRT, CYREG_PRT2_PRT
.set SPI_MISO__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_MISO__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_MISO__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_MISO__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_MISO__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_MISO__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_MISO__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_MISO__PS, CYREG_PRT2_PS
.set SPI_MISO__SHIFT, 5
.set SPI_MISO__SLW, CYREG_PRT2_SLW

/* SPI_MOSI */
.set SPI_MOSI__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set SPI_MOSI__0__MASK, 0x40
.set SPI_MOSI__0__PC, CYREG_PRT2_PC6
.set SPI_MOSI__0__PORT, 2
.set SPI_MOSI__0__SHIFT, 6
.set SPI_MOSI__AG, CYREG_PRT2_AG
.set SPI_MOSI__AMUX, CYREG_PRT2_AMUX
.set SPI_MOSI__BIE, CYREG_PRT2_BIE
.set SPI_MOSI__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_MOSI__BYP, CYREG_PRT2_BYP
.set SPI_MOSI__CTL, CYREG_PRT2_CTL
.set SPI_MOSI__DM0, CYREG_PRT2_DM0
.set SPI_MOSI__DM1, CYREG_PRT2_DM1
.set SPI_MOSI__DM2, CYREG_PRT2_DM2
.set SPI_MOSI__DR, CYREG_PRT2_DR
.set SPI_MOSI__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_MOSI__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_MOSI__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_MOSI__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_MOSI__MASK, 0x40
.set SPI_MOSI__PORT, 2
.set SPI_MOSI__PRT, CYREG_PRT2_PRT
.set SPI_MOSI__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_MOSI__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_MOSI__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_MOSI__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_MOSI__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_MOSI__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_MOSI__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_MOSI__PS, CYREG_PRT2_PS
.set SPI_MOSI__SHIFT, 6
.set SPI_MOSI__SLW, CYREG_PRT2_SLW

/* SPI_SCLK */
.set SPI_SCLK__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set SPI_SCLK__0__MASK, 0x80
.set SPI_SCLK__0__PC, CYREG_PRT2_PC7
.set SPI_SCLK__0__PORT, 2
.set SPI_SCLK__0__SHIFT, 7
.set SPI_SCLK__AG, CYREG_PRT2_AG
.set SPI_SCLK__AMUX, CYREG_PRT2_AMUX
.set SPI_SCLK__BIE, CYREG_PRT2_BIE
.set SPI_SCLK__BIT_MASK, CYREG_PRT2_BIT_MASK
.set SPI_SCLK__BYP, CYREG_PRT2_BYP
.set SPI_SCLK__CTL, CYREG_PRT2_CTL
.set SPI_SCLK__DM0, CYREG_PRT2_DM0
.set SPI_SCLK__DM1, CYREG_PRT2_DM1
.set SPI_SCLK__DM2, CYREG_PRT2_DM2
.set SPI_SCLK__DR, CYREG_PRT2_DR
.set SPI_SCLK__INP_DIS, CYREG_PRT2_INP_DIS
.set SPI_SCLK__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set SPI_SCLK__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set SPI_SCLK__LCD_EN, CYREG_PRT2_LCD_EN
.set SPI_SCLK__MASK, 0x80
.set SPI_SCLK__PORT, 2
.set SPI_SCLK__PRT, CYREG_PRT2_PRT
.set SPI_SCLK__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set SPI_SCLK__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set SPI_SCLK__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set SPI_SCLK__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set SPI_SCLK__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set SPI_SCLK__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set SPI_SCLK__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set SPI_SCLK__PS, CYREG_PRT2_PS
.set SPI_SCLK__SHIFT, 7
.set SPI_SCLK__SLW, CYREG_PRT2_SLW

/* PGA_Inv_1_SC */
.set PGA_Inv_1_SC__BST, CYREG_SC2_BST
.set PGA_Inv_1_SC__CLK, CYREG_SC2_CLK
.set PGA_Inv_1_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_Inv_1_SC__CMPINV_MASK, 0x04
.set PGA_Inv_1_SC__CPTR, CYREG_SC_CPTR
.set PGA_Inv_1_SC__CPTR_MASK, 0x04
.set PGA_Inv_1_SC__CR0, CYREG_SC2_CR0
.set PGA_Inv_1_SC__CR1, CYREG_SC2_CR1
.set PGA_Inv_1_SC__CR2, CYREG_SC2_CR2
.set PGA_Inv_1_SC__MSK, CYREG_SC_MSK
.set PGA_Inv_1_SC__MSK_MASK, 0x04
.set PGA_Inv_1_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Inv_1_SC__PM_ACT_MSK, 0x04
.set PGA_Inv_1_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Inv_1_SC__PM_STBY_MSK, 0x04
.set PGA_Inv_1_SC__SR, CYREG_SC_SR
.set PGA_Inv_1_SC__SR_MASK, 0x04
.set PGA_Inv_1_SC__SW0, CYREG_SC2_SW0
.set PGA_Inv_1_SC__SW10, CYREG_SC2_SW10
.set PGA_Inv_1_SC__SW2, CYREG_SC2_SW2
.set PGA_Inv_1_SC__SW3, CYREG_SC2_SW3
.set PGA_Inv_1_SC__SW4, CYREG_SC2_SW4
.set PGA_Inv_1_SC__SW6, CYREG_SC2_SW6
.set PGA_Inv_1_SC__SW7, CYREG_SC2_SW7
.set PGA_Inv_1_SC__SW8, CYREG_SC2_SW8
.set PGA_Inv_1_SC__WRK1, CYREG_SC_WRK1
.set PGA_Inv_1_SC__WRK1_MASK, 0x04

/* PGA_Inv_2_SC */
.set PGA_Inv_2_SC__BST, CYREG_SC1_BST
.set PGA_Inv_2_SC__CLK, CYREG_SC1_CLK
.set PGA_Inv_2_SC__CMPINV, CYREG_SC_CMPINV
.set PGA_Inv_2_SC__CMPINV_MASK, 0x02
.set PGA_Inv_2_SC__CPTR, CYREG_SC_CPTR
.set PGA_Inv_2_SC__CPTR_MASK, 0x02
.set PGA_Inv_2_SC__CR0, CYREG_SC1_CR0
.set PGA_Inv_2_SC__CR1, CYREG_SC1_CR1
.set PGA_Inv_2_SC__CR2, CYREG_SC1_CR2
.set PGA_Inv_2_SC__MSK, CYREG_SC_MSK
.set PGA_Inv_2_SC__MSK_MASK, 0x02
.set PGA_Inv_2_SC__PM_ACT_CFG, CYREG_PM_ACT_CFG9
.set PGA_Inv_2_SC__PM_ACT_MSK, 0x02
.set PGA_Inv_2_SC__PM_STBY_CFG, CYREG_PM_STBY_CFG9
.set PGA_Inv_2_SC__PM_STBY_MSK, 0x02
.set PGA_Inv_2_SC__SR, CYREG_SC_SR
.set PGA_Inv_2_SC__SR_MASK, 0x02
.set PGA_Inv_2_SC__SW0, CYREG_SC1_SW0
.set PGA_Inv_2_SC__SW10, CYREG_SC1_SW10
.set PGA_Inv_2_SC__SW2, CYREG_SC1_SW2
.set PGA_Inv_2_SC__SW3, CYREG_SC1_SW3
.set PGA_Inv_2_SC__SW4, CYREG_SC1_SW4
.set PGA_Inv_2_SC__SW6, CYREG_SC1_SW6
.set PGA_Inv_2_SC__SW7, CYREG_SC1_SW7
.set PGA_Inv_2_SC__SW8, CYREG_SC1_SW8
.set PGA_Inv_2_SC__WRK1, CYREG_SC_WRK1
.set PGA_Inv_2_SC__WRK1_MASK, 0x02

/* Pin_test1 */
.set Pin_test1__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Pin_test1__0__MASK, 0x08
.set Pin_test1__0__PC, CYREG_PRT3_PC3
.set Pin_test1__0__PORT, 3
.set Pin_test1__0__SHIFT, 3
.set Pin_test1__AG, CYREG_PRT3_AG
.set Pin_test1__AMUX, CYREG_PRT3_AMUX
.set Pin_test1__BIE, CYREG_PRT3_BIE
.set Pin_test1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_test1__BYP, CYREG_PRT3_BYP
.set Pin_test1__CTL, CYREG_PRT3_CTL
.set Pin_test1__DM0, CYREG_PRT3_DM0
.set Pin_test1__DM1, CYREG_PRT3_DM1
.set Pin_test1__DM2, CYREG_PRT3_DM2
.set Pin_test1__DR, CYREG_PRT3_DR
.set Pin_test1__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_test1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_test1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_test1__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_test1__MASK, 0x08
.set Pin_test1__PORT, 3
.set Pin_test1__PRT, CYREG_PRT3_PRT
.set Pin_test1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_test1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_test1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_test1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_test1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_test1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_test1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_test1__PS, CYREG_PRT3_PS
.set Pin_test1__SHIFT, 3
.set Pin_test1__SLW, CYREG_PRT3_SLW

/* Pin_DACREF */
.set Pin_DACREF__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Pin_DACREF__0__MASK, 0x20
.set Pin_DACREF__0__PC, CYREG_PRT1_PC5
.set Pin_DACREF__0__PORT, 1
.set Pin_DACREF__0__SHIFT, 5
.set Pin_DACREF__AG, CYREG_PRT1_AG
.set Pin_DACREF__AMUX, CYREG_PRT1_AMUX
.set Pin_DACREF__BIE, CYREG_PRT1_BIE
.set Pin_DACREF__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_DACREF__BYP, CYREG_PRT1_BYP
.set Pin_DACREF__CTL, CYREG_PRT1_CTL
.set Pin_DACREF__DM0, CYREG_PRT1_DM0
.set Pin_DACREF__DM1, CYREG_PRT1_DM1
.set Pin_DACREF__DM2, CYREG_PRT1_DM2
.set Pin_DACREF__DR, CYREG_PRT1_DR
.set Pin_DACREF__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_DACREF__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_DACREF__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_DACREF__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_DACREF__MASK, 0x20
.set Pin_DACREF__PORT, 1
.set Pin_DACREF__PRT, CYREG_PRT1_PRT
.set Pin_DACREF__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_DACREF__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_DACREF__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_DACREF__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_DACREF__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_DACREF__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_DACREF__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_DACREF__PS, CYREG_PRT1_PS
.set Pin_DACREF__SHIFT, 5
.set Pin_DACREF__SLW, CYREG_PRT1_SLW

/* Pin_TIA1P5 */
.set Pin_TIA1P5__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Pin_TIA1P5__0__MASK, 0x20
.set Pin_TIA1P5__0__PC, CYREG_PRT0_PC5
.set Pin_TIA1P5__0__PORT, 0
.set Pin_TIA1P5__0__SHIFT, 5
.set Pin_TIA1P5__AG, CYREG_PRT0_AG
.set Pin_TIA1P5__AMUX, CYREG_PRT0_AMUX
.set Pin_TIA1P5__BIE, CYREG_PRT0_BIE
.set Pin_TIA1P5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_TIA1P5__BYP, CYREG_PRT0_BYP
.set Pin_TIA1P5__CTL, CYREG_PRT0_CTL
.set Pin_TIA1P5__DM0, CYREG_PRT0_DM0
.set Pin_TIA1P5__DM1, CYREG_PRT0_DM1
.set Pin_TIA1P5__DM2, CYREG_PRT0_DM2
.set Pin_TIA1P5__DR, CYREG_PRT0_DR
.set Pin_TIA1P5__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_TIA1P5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_TIA1P5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_TIA1P5__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_TIA1P5__MASK, 0x20
.set Pin_TIA1P5__PORT, 0
.set Pin_TIA1P5__PRT, CYREG_PRT0_PRT
.set Pin_TIA1P5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_TIA1P5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_TIA1P5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_TIA1P5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_TIA1P5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_TIA1P5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_TIA1P5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_TIA1P5__PS, CYREG_PRT0_PS
.set Pin_TIA1P5__SHIFT, 5
.set Pin_TIA1P5__SLW, CYREG_PRT0_SLW

/* Pin_TIA3P5 */
.set Pin_TIA3P5__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Pin_TIA3P5__0__MASK, 0x20
.set Pin_TIA3P5__0__PC, CYREG_PRT3_PC5
.set Pin_TIA3P5__0__PORT, 3
.set Pin_TIA3P5__0__SHIFT, 5
.set Pin_TIA3P5__AG, CYREG_PRT3_AG
.set Pin_TIA3P5__AMUX, CYREG_PRT3_AMUX
.set Pin_TIA3P5__BIE, CYREG_PRT3_BIE
.set Pin_TIA3P5__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_TIA3P5__BYP, CYREG_PRT3_BYP
.set Pin_TIA3P5__CTL, CYREG_PRT3_CTL
.set Pin_TIA3P5__DM0, CYREG_PRT3_DM0
.set Pin_TIA3P5__DM1, CYREG_PRT3_DM1
.set Pin_TIA3P5__DM2, CYREG_PRT3_DM2
.set Pin_TIA3P5__DR, CYREG_PRT3_DR
.set Pin_TIA3P5__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_TIA3P5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_TIA3P5__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_TIA3P5__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_TIA3P5__MASK, 0x20
.set Pin_TIA3P5__PORT, 3
.set Pin_TIA3P5__PRT, CYREG_PRT3_PRT
.set Pin_TIA3P5__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_TIA3P5__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_TIA3P5__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_TIA3P5__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_TIA3P5__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_TIA3P5__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_TIA3P5__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_TIA3P5__PS, CYREG_PRT3_PS
.set Pin_TIA3P5__SHIFT, 5
.set Pin_TIA3P5__SLW, CYREG_PRT3_SLW

/* SAR2SHIFT1 */
.set SAR2SHIFT1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SAR2SHIFT1__DRQ_NUMBER, 3
.set SAR2SHIFT1__NUMBEROF_TDS, 0
.set SAR2SHIFT1__PRIORITY, 2
.set SAR2SHIFT1__TERMIN_EN, 0
.set SAR2SHIFT1__TERMIN_SEL, 0
.set SAR2SHIFT1__TERMOUT0_EN, 1
.set SAR2SHIFT1__TERMOUT0_SEL, 3
.set SAR2SHIFT1__TERMOUT1_EN, 0
.set SAR2SHIFT1__TERMOUT1_SEL, 0

/* SAR2SHIFT2 */
.set SAR2SHIFT2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set SAR2SHIFT2__DRQ_NUMBER, 4
.set SAR2SHIFT2__NUMBEROF_TDS, 0
.set SAR2SHIFT2__PRIORITY, 2
.set SAR2SHIFT2__TERMIN_EN, 0
.set SAR2SHIFT2__TERMIN_SEL, 0
.set SAR2SHIFT2__TERMOUT0_EN, 1
.set SAR2SHIFT2__TERMOUT0_SEL, 4
.set SAR2SHIFT2__TERMOUT1_EN, 0
.set SAR2SHIFT2__TERMOUT1_SEL, 0

/* ShiftBy2_1 */
.set ShiftBy2_1_DP_u0__16BIT_A0_REG, CYREG_B1_UDB04_05_A0
.set ShiftBy2_1_DP_u0__16BIT_A1_REG, CYREG_B1_UDB04_05_A1
.set ShiftBy2_1_DP_u0__16BIT_D0_REG, CYREG_B1_UDB04_05_D0
.set ShiftBy2_1_DP_u0__16BIT_D1_REG, CYREG_B1_UDB04_05_D1
.set ShiftBy2_1_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB04_05_ACTL
.set ShiftBy2_1_DP_u0__16BIT_F0_REG, CYREG_B1_UDB04_05_F0
.set ShiftBy2_1_DP_u0__16BIT_F1_REG, CYREG_B1_UDB04_05_F1
.set ShiftBy2_1_DP_u0__A0_A1_REG, CYREG_B1_UDB04_A0_A1
.set ShiftBy2_1_DP_u0__A0_REG, CYREG_B1_UDB04_A0
.set ShiftBy2_1_DP_u0__A1_REG, CYREG_B1_UDB04_A1
.set ShiftBy2_1_DP_u0__D0_D1_REG, CYREG_B1_UDB04_D0_D1
.set ShiftBy2_1_DP_u0__D0_REG, CYREG_B1_UDB04_D0
.set ShiftBy2_1_DP_u0__D1_REG, CYREG_B1_UDB04_D1
.set ShiftBy2_1_DP_u0__DP_AUX_CTL_REG, CYREG_B1_UDB04_ACTL
.set ShiftBy2_1_DP_u0__F0_F1_REG, CYREG_B1_UDB04_F0_F1
.set ShiftBy2_1_DP_u0__F0_REG, CYREG_B1_UDB04_F0
.set ShiftBy2_1_DP_u0__F1_REG, CYREG_B1_UDB04_F1
.set ShiftBy2_1_DP_u1__16BIT_A0_REG, CYREG_B1_UDB05_06_A0
.set ShiftBy2_1_DP_u1__16BIT_A1_REG, CYREG_B1_UDB05_06_A1
.set ShiftBy2_1_DP_u1__16BIT_D0_REG, CYREG_B1_UDB05_06_D0
.set ShiftBy2_1_DP_u1__16BIT_D1_REG, CYREG_B1_UDB05_06_D1
.set ShiftBy2_1_DP_u1__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB05_06_ACTL
.set ShiftBy2_1_DP_u1__16BIT_F0_REG, CYREG_B1_UDB05_06_F0
.set ShiftBy2_1_DP_u1__16BIT_F1_REG, CYREG_B1_UDB05_06_F1
.set ShiftBy2_1_DP_u1__A0_A1_REG, CYREG_B1_UDB05_A0_A1
.set ShiftBy2_1_DP_u1__A0_REG, CYREG_B1_UDB05_A0
.set ShiftBy2_1_DP_u1__A1_REG, CYREG_B1_UDB05_A1
.set ShiftBy2_1_DP_u1__D0_D1_REG, CYREG_B1_UDB05_D0_D1
.set ShiftBy2_1_DP_u1__D0_REG, CYREG_B1_UDB05_D0
.set ShiftBy2_1_DP_u1__D1_REG, CYREG_B1_UDB05_D1
.set ShiftBy2_1_DP_u1__DP_AUX_CTL_REG, CYREG_B1_UDB05_ACTL
.set ShiftBy2_1_DP_u1__F0_F1_REG, CYREG_B1_UDB05_F0_F1
.set ShiftBy2_1_DP_u1__F0_REG, CYREG_B1_UDB05_F0
.set ShiftBy2_1_DP_u1__F1_REG, CYREG_B1_UDB05_F1

/* ShiftBy2_2 */
.set ShiftBy2_2_DP_u0__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set ShiftBy2_2_DP_u0__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set ShiftBy2_2_DP_u0__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set ShiftBy2_2_DP_u0__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set ShiftBy2_2_DP_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set ShiftBy2_2_DP_u0__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set ShiftBy2_2_DP_u0__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set ShiftBy2_2_DP_u0__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set ShiftBy2_2_DP_u0__A0_REG, CYREG_B0_UDB06_A0
.set ShiftBy2_2_DP_u0__A1_REG, CYREG_B0_UDB06_A1
.set ShiftBy2_2_DP_u0__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set ShiftBy2_2_DP_u0__D0_REG, CYREG_B0_UDB06_D0
.set ShiftBy2_2_DP_u0__D1_REG, CYREG_B0_UDB06_D1
.set ShiftBy2_2_DP_u0__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set ShiftBy2_2_DP_u0__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set ShiftBy2_2_DP_u0__F0_REG, CYREG_B0_UDB06_F0
.set ShiftBy2_2_DP_u0__F1_REG, CYREG_B0_UDB06_F1
.set ShiftBy2_2_DP_u1__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set ShiftBy2_2_DP_u1__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set ShiftBy2_2_DP_u1__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set ShiftBy2_2_DP_u1__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set ShiftBy2_2_DP_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set ShiftBy2_2_DP_u1__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set ShiftBy2_2_DP_u1__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set ShiftBy2_2_DP_u1__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set ShiftBy2_2_DP_u1__A0_REG, CYREG_B0_UDB07_A0
.set ShiftBy2_2_DP_u1__A1_REG, CYREG_B0_UDB07_A1
.set ShiftBy2_2_DP_u1__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set ShiftBy2_2_DP_u1__D0_REG, CYREG_B0_UDB07_D0
.set ShiftBy2_2_DP_u1__D1_REG, CYREG_B0_UDB07_D1
.set ShiftBy2_2_DP_u1__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set ShiftBy2_2_DP_u1__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set ShiftBy2_2_DP_u1__F0_REG, CYREG_B0_UDB07_F0
.set ShiftBy2_2_DP_u1__F1_REG, CYREG_B0_UDB07_F1

/* isr_spi_rx */
.set isr_spi_rx__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_spi_rx__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_spi_rx__INTC_MASK, 0x01
.set isr_spi_rx__INTC_NUMBER, 0
.set isr_spi_rx__INTC_PRIOR_NUM, 7
.set isr_spi_rx__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set isr_spi_rx__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_spi_rx__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* FILTER2RAM1 */
.set FILTER2RAM1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set FILTER2RAM1__DRQ_NUMBER, 8
.set FILTER2RAM1__NUMBEROF_TDS, 0
.set FILTER2RAM1__PRIORITY, 2
.set FILTER2RAM1__TERMIN_EN, 0
.set FILTER2RAM1__TERMIN_SEL, 0
.set FILTER2RAM1__TERMOUT0_EN, 1
.set FILTER2RAM1__TERMOUT0_SEL, 8
.set FILTER2RAM1__TERMOUT1_EN, 0
.set FILTER2RAM1__TERMOUT1_SEL, 0

/* FILTER2RAM2 */
.set FILTER2RAM2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL2
.set FILTER2RAM2__DRQ_NUMBER, 9
.set FILTER2RAM2__NUMBEROF_TDS, 0
.set FILTER2RAM2__PRIORITY, 2
.set FILTER2RAM2__TERMIN_EN, 0
.set FILTER2RAM2__TERMIN_SEL, 0
.set FILTER2RAM2__TERMOUT0_EN, 1
.set FILTER2RAM2__TERMOUT0_SEL, 9
.set FILTER2RAM2__TERMOUT1_EN, 0
.set FILTER2RAM2__TERMOUT1_SEL, 0

/* SAR2FILTER1 */
.set SAR2FILTER1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SAR2FILTER1__DRQ_NUMBER, 1
.set SAR2FILTER1__NUMBEROF_TDS, 0
.set SAR2FILTER1__PRIORITY, 2
.set SAR2FILTER1__TERMIN_EN, 0
.set SAR2FILTER1__TERMIN_SEL, 0
.set SAR2FILTER1__TERMOUT0_EN, 0
.set SAR2FILTER1__TERMOUT0_SEL, 0
.set SAR2FILTER1__TERMOUT1_EN, 0
.set SAR2FILTER1__TERMOUT1_SEL, 0

/* SAR2FILTER2 */
.set SAR2FILTER2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set SAR2FILTER2__DRQ_NUMBER, 2
.set SAR2FILTER2__NUMBEROF_TDS, 0
.set SAR2FILTER2__PRIORITY, 2
.set SAR2FILTER2__TERMIN_EN, 0
.set SAR2FILTER2__TERMIN_SEL, 0
.set SAR2FILTER2__TERMOUT0_EN, 0
.set SAR2FILTER2__TERMOUT0_SEL, 0
.set SAR2FILTER2__TERMOUT1_EN, 0
.set SAR2FILTER2__TERMOUT1_SEL, 0

/* Pin_LED_AMPA */
.set Pin_LED_AMPA__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Pin_LED_AMPA__0__MASK, 0x01
.set Pin_LED_AMPA__0__PC, CYREG_PRT0_PC0
.set Pin_LED_AMPA__0__PORT, 0
.set Pin_LED_AMPA__0__SHIFT, 0
.set Pin_LED_AMPA__AG, CYREG_PRT0_AG
.set Pin_LED_AMPA__AMUX, CYREG_PRT0_AMUX
.set Pin_LED_AMPA__BIE, CYREG_PRT0_BIE
.set Pin_LED_AMPA__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Pin_LED_AMPA__BYP, CYREG_PRT0_BYP
.set Pin_LED_AMPA__CTL, CYREG_PRT0_CTL
.set Pin_LED_AMPA__DM0, CYREG_PRT0_DM0
.set Pin_LED_AMPA__DM1, CYREG_PRT0_DM1
.set Pin_LED_AMPA__DM2, CYREG_PRT0_DM2
.set Pin_LED_AMPA__DR, CYREG_PRT0_DR
.set Pin_LED_AMPA__INP_DIS, CYREG_PRT0_INP_DIS
.set Pin_LED_AMPA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Pin_LED_AMPA__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Pin_LED_AMPA__LCD_EN, CYREG_PRT0_LCD_EN
.set Pin_LED_AMPA__MASK, 0x01
.set Pin_LED_AMPA__PORT, 0
.set Pin_LED_AMPA__PRT, CYREG_PRT0_PRT
.set Pin_LED_AMPA__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Pin_LED_AMPA__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Pin_LED_AMPA__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Pin_LED_AMPA__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Pin_LED_AMPA__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Pin_LED_AMPA__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Pin_LED_AMPA__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Pin_LED_AMPA__PS, CYREG_PRT0_PS
.set Pin_LED_AMPA__SHIFT, 0
.set Pin_LED_AMPA__SLW, CYREG_PRT0_SLW

/* Pin_LED_AMPB */
.set Pin_LED_AMPB__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Pin_LED_AMPB__0__MASK, 0x80
.set Pin_LED_AMPB__0__PC, CYREG_PRT3_PC7
.set Pin_LED_AMPB__0__PORT, 3
.set Pin_LED_AMPB__0__SHIFT, 7
.set Pin_LED_AMPB__AG, CYREG_PRT3_AG
.set Pin_LED_AMPB__AMUX, CYREG_PRT3_AMUX
.set Pin_LED_AMPB__BIE, CYREG_PRT3_BIE
.set Pin_LED_AMPB__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Pin_LED_AMPB__BYP, CYREG_PRT3_BYP
.set Pin_LED_AMPB__CTL, CYREG_PRT3_CTL
.set Pin_LED_AMPB__DM0, CYREG_PRT3_DM0
.set Pin_LED_AMPB__DM1, CYREG_PRT3_DM1
.set Pin_LED_AMPB__DM2, CYREG_PRT3_DM2
.set Pin_LED_AMPB__DR, CYREG_PRT3_DR
.set Pin_LED_AMPB__INP_DIS, CYREG_PRT3_INP_DIS
.set Pin_LED_AMPB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Pin_LED_AMPB__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Pin_LED_AMPB__LCD_EN, CYREG_PRT3_LCD_EN
.set Pin_LED_AMPB__MASK, 0x80
.set Pin_LED_AMPB__PORT, 3
.set Pin_LED_AMPB__PRT, CYREG_PRT3_PRT
.set Pin_LED_AMPB__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Pin_LED_AMPB__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Pin_LED_AMPB__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Pin_LED_AMPB__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Pin_LED_AMPB__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Pin_LED_AMPB__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Pin_LED_AMPB__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Pin_LED_AMPB__PS, CYREG_PRT3_PS
.set Pin_LED_AMPB__SHIFT, 7
.set Pin_LED_AMPB__SLW, CYREG_PRT3_SLW

/* Pin_LED_PWMA */
.set Pin_LED_PWMA__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set Pin_LED_PWMA__0__MASK, 0x04
.set Pin_LED_PWMA__0__PC, CYREG_PRT12_PC2
.set Pin_LED_PWMA__0__PORT, 12
.set Pin_LED_PWMA__0__SHIFT, 2
.set Pin_LED_PWMA__AG, CYREG_PRT12_AG
.set Pin_LED_PWMA__BIE, CYREG_PRT12_BIE
.set Pin_LED_PWMA__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_LED_PWMA__BYP, CYREG_PRT12_BYP
.set Pin_LED_PWMA__DM0, CYREG_PRT12_DM0
.set Pin_LED_PWMA__DM1, CYREG_PRT12_DM1
.set Pin_LED_PWMA__DM2, CYREG_PRT12_DM2
.set Pin_LED_PWMA__DR, CYREG_PRT12_DR
.set Pin_LED_PWMA__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_LED_PWMA__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_LED_PWMA__MASK, 0x04
.set Pin_LED_PWMA__PORT, 12
.set Pin_LED_PWMA__PRT, CYREG_PRT12_PRT
.set Pin_LED_PWMA__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_LED_PWMA__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_LED_PWMA__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_LED_PWMA__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_LED_PWMA__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_LED_PWMA__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_LED_PWMA__PS, CYREG_PRT12_PS
.set Pin_LED_PWMA__SHIFT, 2
.set Pin_LED_PWMA__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_LED_PWMA__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_LED_PWMA__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_LED_PWMA__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_LED_PWMA__SLW, CYREG_PRT12_SLW

/* Pin_LED_PWMB */
.set Pin_LED_PWMB__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set Pin_LED_PWMB__0__MASK, 0x02
.set Pin_LED_PWMB__0__PC, CYREG_PRT12_PC1
.set Pin_LED_PWMB__0__PORT, 12
.set Pin_LED_PWMB__0__SHIFT, 1
.set Pin_LED_PWMB__AG, CYREG_PRT12_AG
.set Pin_LED_PWMB__BIE, CYREG_PRT12_BIE
.set Pin_LED_PWMB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Pin_LED_PWMB__BYP, CYREG_PRT12_BYP
.set Pin_LED_PWMB__DM0, CYREG_PRT12_DM0
.set Pin_LED_PWMB__DM1, CYREG_PRT12_DM1
.set Pin_LED_PWMB__DM2, CYREG_PRT12_DM2
.set Pin_LED_PWMB__DR, CYREG_PRT12_DR
.set Pin_LED_PWMB__INP_DIS, CYREG_PRT12_INP_DIS
.set Pin_LED_PWMB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Pin_LED_PWMB__MASK, 0x02
.set Pin_LED_PWMB__PORT, 12
.set Pin_LED_PWMB__PRT, CYREG_PRT12_PRT
.set Pin_LED_PWMB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Pin_LED_PWMB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Pin_LED_PWMB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Pin_LED_PWMB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Pin_LED_PWMB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Pin_LED_PWMB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Pin_LED_PWMB__PS, CYREG_PRT12_PS
.set Pin_LED_PWMB__SHIFT, 1
.set Pin_LED_PWMB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Pin_LED_PWMB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Pin_LED_PWMB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Pin_LED_PWMB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Pin_LED_PWMB__SLW, CYREG_PRT12_SLW

/* Pin_VDDAdiv2 */
.set Pin_VDDAdiv2__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Pin_VDDAdiv2__0__MASK, 0x10
.set Pin_VDDAdiv2__0__PC, CYREG_PRT1_PC4
.set Pin_VDDAdiv2__0__PORT, 1
.set Pin_VDDAdiv2__0__SHIFT, 4
.set Pin_VDDAdiv2__AG, CYREG_PRT1_AG
.set Pin_VDDAdiv2__AMUX, CYREG_PRT1_AMUX
.set Pin_VDDAdiv2__BIE, CYREG_PRT1_BIE
.set Pin_VDDAdiv2__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Pin_VDDAdiv2__BYP, CYREG_PRT1_BYP
.set Pin_VDDAdiv2__CTL, CYREG_PRT1_CTL
.set Pin_VDDAdiv2__DM0, CYREG_PRT1_DM0
.set Pin_VDDAdiv2__DM1, CYREG_PRT1_DM1
.set Pin_VDDAdiv2__DM2, CYREG_PRT1_DM2
.set Pin_VDDAdiv2__DR, CYREG_PRT1_DR
.set Pin_VDDAdiv2__INP_DIS, CYREG_PRT1_INP_DIS
.set Pin_VDDAdiv2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Pin_VDDAdiv2__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Pin_VDDAdiv2__LCD_EN, CYREG_PRT1_LCD_EN
.set Pin_VDDAdiv2__MASK, 0x10
.set Pin_VDDAdiv2__PORT, 1
.set Pin_VDDAdiv2__PRT, CYREG_PRT1_PRT
.set Pin_VDDAdiv2__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Pin_VDDAdiv2__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Pin_VDDAdiv2__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Pin_VDDAdiv2__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Pin_VDDAdiv2__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Pin_VDDAdiv2__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Pin_VDDAdiv2__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Pin_VDDAdiv2__PS, CYREG_PRT1_PS
.set Pin_VDDAdiv2__SHIFT, 4
.set Pin_VDDAdiv2__SLW, CYREG_PRT1_SLW

/* SHIFT2FILTER1 */
.set SHIFT2FILTER1__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set SHIFT2FILTER1__DRQ_NUMBER, 5
.set SHIFT2FILTER1__NUMBEROF_TDS, 0
.set SHIFT2FILTER1__PRIORITY, 2
.set SHIFT2FILTER1__TERMIN_EN, 0
.set SHIFT2FILTER1__TERMIN_SEL, 0
.set SHIFT2FILTER1__TERMOUT0_EN, 0
.set SHIFT2FILTER1__TERMOUT0_SEL, 0
.set SHIFT2FILTER1__TERMOUT1_EN, 0
.set SHIFT2FILTER1__TERMOUT1_SEL, 0

/* SHIFT2FILTER2 */
.set SHIFT2FILTER2__DRQ_CTL, CYREG_IDMUX_DRQ_CTL1
.set SHIFT2FILTER2__DRQ_NUMBER, 6
.set SHIFT2FILTER2__NUMBEROF_TDS, 0
.set SHIFT2FILTER2__PRIORITY, 2
.set SHIFT2FILTER2__TERMIN_EN, 0
.set SHIFT2FILTER2__TERMIN_SEL, 0
.set SHIFT2FILTER2__TERMOUT0_EN, 0
.set SHIFT2FILTER2__TERMOUT0_SEL, 0
.set SHIFT2FILTER2__TERMOUT1_EN, 0
.set SHIFT2FILTER2__TERMOUT1_SEL, 0

/* isr_filter_ready1 */
.set isr_filter_ready1__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_filter_ready1__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_filter_ready1__INTC_MASK, 0x10
.set isr_filter_ready1__INTC_NUMBER, 4
.set isr_filter_ready1__INTC_PRIOR_NUM, 7
.set isr_filter_ready1__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set isr_filter_ready1__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_filter_ready1__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* isr_filter_ready2 */
.set isr_filter_ready2__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set isr_filter_ready2__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set isr_filter_ready2__INTC_MASK, 0x20
.set isr_filter_ready2__INTC_NUMBER, 5
.set isr_filter_ready2__INTC_PRIOR_NUM, 7
.set isr_filter_ready2__INTC_PRIOR_REG, CYREG_NVIC_PRI_5
.set isr_filter_ready2__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set isr_filter_ready2__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 72000000
.set BCLK__BUS_CLK__KHZ, 72000
.set BCLK__BUS_CLK__MHZ, 72
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 19
.set CYDEV_CHIP_DIE_PSOC4A, 11
.set CYDEV_CHIP_DIE_PSOC5LP, 18
.set CYDEV_CHIP_DIE_TMA4, 2
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 11
.set CYDEV_CHIP_MEMBER_4C, 16
.set CYDEV_CHIP_MEMBER_4D, 7
.set CYDEV_CHIP_MEMBER_4E, 4
.set CYDEV_CHIP_MEMBER_4F, 12
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 10
.set CYDEV_CHIP_MEMBER_4I, 15
.set CYDEV_CHIP_MEMBER_4J, 8
.set CYDEV_CHIP_MEMBER_4K, 9
.set CYDEV_CHIP_MEMBER_4L, 14
.set CYDEV_CHIP_MEMBER_4M, 13
.set CYDEV_CHIP_MEMBER_4N, 6
.set CYDEV_CHIP_MEMBER_4O, 5
.set CYDEV_CHIP_MEMBER_4U, 3
.set CYDEV_CHIP_MEMBER_5A, 18
.set CYDEV_CHIP_MEMBER_5B, 17
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x80
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00008036
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USB_CLK_OSC_LOCKING_ENABLED_AT_PWR_UP, 1
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set Dedicated_Output__INTTYPE, CYREG_PICU0_INTTYPE1
.set Dedicated_Output__MASK, 0x02
.set Dedicated_Output__PC, CYREG_PRT0_PC1
.set Dedicated_Output__PORT, 0
.set Dedicated_Output__SHIFT, 1
.set Dedicated_Output_1__INTTYPE, CYREG_PICU3_INTTYPE6
.set Dedicated_Output_1__MASK, 0x40
.set Dedicated_Output_1__PC, CYREG_PRT3_PC6
.set Dedicated_Output_1__PORT, 3
.set Dedicated_Output_1__SHIFT, 6
.set DMA_CHANNELS_USED__MASK0, 0x0000037F
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
