
---------- Begin Simulation Statistics ----------
final_tick                               123970606000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160346                       # Simulator instruction rate (inst/s)
host_mem_usage                                4423620                       # Number of bytes of host memory used
host_op_rate                                   311804                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   124.71                       # Real time elapsed on the host
host_tick_rate                              994108002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    19995985                       # Number of instructions simulated
sim_ops                                      38883634                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.123971                       # Number of seconds simulated
sim_ticks                                123970606000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     68                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                   10000000                       # Number of instructions committed
system.cpu0.committedOps                     19445836                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             24.794121                       # CPI: cycles per instruction
system.cpu0.discardedOps                      6690124                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                    1503394                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                         2010                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                   10503865                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        40540                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                      214947427                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.040332                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    4149521                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          186                       # TLB misses on write requests
system.cpu0.numCycles                       247941212                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                8734625     44.92%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                   916      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     44.94% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu0.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead             1610      0.01%     46.68% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite        10367834     53.32%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                19445836                       # Class of committed instruction
system.cpu0.tickCycles                       32993785                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   30                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               30                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               68                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             21                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              21                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     68                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           12                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                    9995985                       # Number of instructions committed
system.cpu1.committedOps                     19437798                       # Number of ops (including micro ops) committed
system.cpu1.cpi                             24.804050                       # CPI: cycles per instruction
system.cpu1.discardedOps                      6687270                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1502818                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2035                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                   10499268                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                        40523                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                      214960553                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.040316                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4147766                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          181                       # TLB misses on write requests
system.cpu1.numCycles                       247940907                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass               2098      0.01%      0.01% # Class of committed instruction
system.cpu1.op_class_0::IntAlu                8731183     44.92%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntMult                   641      0.00%     44.93% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1317      0.01%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd                  190      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                   96      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     44.94% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                   916      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                   943      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     0      0.00%     44.95% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1230      0.01%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                  850      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 388      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     44.96% # Class of committed instruction
system.cpu1.op_class_0::MemRead                199685      1.03%     45.99% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               133413      0.69%     46.68% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead             1610      0.01%     46.69% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite        10363238     53.31%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                19437798                       # Class of committed instruction
system.cpu1.tickCycles                       32980354                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   30                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      2600820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       5202698                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      2652820                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          371                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      5305705                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            371                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp               9208                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      2591856                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8964                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2592670                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2592670                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9208                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      7804576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      7804576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7804576                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    332398976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    332398976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               332398976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           2601878                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 2601878    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             2601878                       # Request fanout histogram
system.membus.reqLayer4.occupancy         16729308500                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              13.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        13551149500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.9                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      4140584                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         4140584                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      4140584                       # number of overall hits
system.cpu0.icache.overall_hits::total        4140584                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst         8894                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          8894                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst         8894                       # number of overall misses
system.cpu0.icache.overall_misses::total         8894                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    230982500                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    230982500                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    230982500                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    230982500                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      4149478                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      4149478                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      4149478                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      4149478                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.002143                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.002143                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 25970.598156                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 25970.598156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 25970.598156                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 25970.598156                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks         8878                       # number of writebacks
system.cpu0.icache.writebacks::total             8878                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst         8894                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total         8894                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst         8894                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total         8894                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    222088500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    222088500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    222088500                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    222088500                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 24970.598156                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 24970.598156                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 24970.598156                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 24970.598156                       # average overall mshr miss latency
system.cpu0.icache.replacements                  8878                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      4140584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        4140584                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst         8894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         8894                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    230982500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    230982500                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      4149478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      4149478                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 25970.598156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 25970.598156                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst         8894                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total         8894                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    222088500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    222088500                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 24970.598156                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 24970.598156                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999888                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            4149478                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             8894                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           466.548010                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999888                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses         33204718                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses        33204718                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      9364627                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         9364627                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      9364627                       # number of overall hits
system.cpu0.dcache.overall_hits::total        9364627                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data      2617255                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       2617255                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data      2617255                       # number of overall misses
system.cpu0.dcache.overall_misses::total      2617255                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 224287228500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 224287228500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 224287228500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 224287228500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data     11981882                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     11981882                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data     11981882                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     11981882                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.218434                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.218434                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.218434                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.218434                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 85695.596531                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 85695.596531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 85695.596531                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 85695.596531                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      1304076                       # number of writebacks
system.cpu0.dcache.writebacks::total          1304076                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data      1299417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      1299417                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data      1299417                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      1299417                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data      1317838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      1317838                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data      1317838                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      1317838                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 110837690000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 110837690000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 110837690000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 110837690000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 84105.701915                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 84105.701915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 84105.701915                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 84105.701915                       # average overall mshr miss latency
system.cpu0.dcache.replacements               1317822                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data      1484447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1484447                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data        16410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        16410                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    416955000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    416955000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data      1500857                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1500857                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.010934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010934                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 25408.592322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 25408.592322                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          305                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        16105                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    387889500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    387889500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.010731                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 24085.035703                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 24085.035703                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      7880180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7880180                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data      2600845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      2600845                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 223870273500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 223870273500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     10481025                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.248148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.248148                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 86075.976654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 86075.976654                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data      1299112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total      1299112                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1301733                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 110449800500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 110449800500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84848.275722                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84848.275722                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999895                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs           10682465                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          1317838                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.106053                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999895                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         97172894                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        97172894                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4138836                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4138836                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4138836                       # number of overall hits
system.cpu1.icache.overall_hits::total        4138836                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst         8887                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          8887                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst         8887                       # number of overall misses
system.cpu1.icache.overall_misses::total         8887                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst    256912000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total    256912000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst    256912000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total    256912000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4147723                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4147723                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4147723                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4147723                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002143                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002143                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002143                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002143                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 28908.743108                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 28908.743108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 28908.743108                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 28908.743108                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks         8871                       # number of writebacks
system.cpu1.icache.writebacks::total             8871                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst         8887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total         8887                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst         8887                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total         8887                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    248025000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    248025000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    248025000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    248025000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002143                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002143                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27908.743108                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27908.743108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27908.743108                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27908.743108                       # average overall mshr miss latency
system.cpu1.icache.replacements                  8871                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4138836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4138836                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst         8887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         8887                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst    256912000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total    256912000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4147723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4147723                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002143                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 28908.743108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 28908.743108                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst         8887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total         8887                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    248025000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    248025000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002143                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27908.743108                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27908.743108                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999883                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4147723                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             8887                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           466.718015                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            92500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999883                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         33190671                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        33190671                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      9360677                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         9360677                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      9360677                       # number of overall hits
system.cpu1.dcache.overall_hits::total        9360677                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      2616043                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       2616043                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      2616043                       # number of overall misses
system.cpu1.dcache.overall_misses::total      2616043                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 224232402500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 224232402500                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 224232402500                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 224232402500                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     11976720                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     11976720                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     11976720                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     11976720                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.218427                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.218427                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.218427                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.218427                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 85714.341278                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 85714.341278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 85714.341278                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 85714.341278                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      1302852                       # number of writebacks
system.cpu1.dcache.writebacks::total          1302852                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      1298777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      1298777                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      1298777                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      1298777                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      1317266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      1317266                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      1317266                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      1317266                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 110832085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 110832085000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 110832085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 110832085000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.109986                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.109986                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 84137.968337                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 84137.968337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 84137.968337                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 84137.968337                       # average overall mshr miss latency
system.cpu1.dcache.replacements               1317249                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1483875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1483875                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data        16410                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        16410                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data    452260000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    452260000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1500285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1500285                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.010938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010938                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 27560.024375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 27560.024375                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total          304                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        16106                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data    422229500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    422229500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.010735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.010735                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 26215.664970                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 26215.664970                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      7876802                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7876802                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      2599633                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      2599633                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 223780142500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 223780142500                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     10476435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     10476435                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.248141                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 86081.436303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 86081.436303                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      1298473                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      1298473                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1301160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1301160                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110409855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110409855500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.124199                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 84854.941360                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 84854.941360                       # average WriteReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999891                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           10677942                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          1317265                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.106146                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           193500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999891                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999993                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         97131025                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        97131025                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                7350                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data               18630                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                6956                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data               18071                       # number of demand (read+write) hits
system.l2.demand_hits::total                    51007                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               7350                       # number of overall hits
system.l2.overall_hits::.cpu0.data              18630                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               6956                       # number of overall hits
system.l2.overall_hits::.cpu1.data              18071                       # number of overall hits
system.l2.overall_hits::total                   51007                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              1544                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           1299208                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              1931                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           1299195                       # number of demand (read+write) misses
system.l2.demand_misses::total                2601878                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             1544                       # number of overall misses
system.l2.overall_misses::.cpu0.data          1299208                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             1931                       # number of overall misses
system.l2.overall_misses::.cpu1.data          1299195                       # number of overall misses
system.l2.overall_misses::total               2601878                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    127302000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 108594835000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    156976000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 108593893500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     217473006500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    127302000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 108594835000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    156976000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 108593893500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    217473006500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst            8894                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data         1317838                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst            8887                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         1317266                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2652885                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst           8894                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data        1317838                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst           8887                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        1317266                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2652885                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.173600                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.985863                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.217284                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.986281                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.980773                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.173600                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.985863                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.217284                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.986281                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.980773                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82449.481865                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 83585.411266                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 81292.594511                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 83585.522958                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83583.091329                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82449.481865                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 83585.411266                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 81292.594511                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 83585.522958                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83583.091329                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             2591856                       # number of writebacks
system.l2.writebacks::total                   2591856                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         1544                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      1299208                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         1931                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      1299195                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           2601878                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         1544                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      1299208                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         1931                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      1299195                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          2601878                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    111862000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  95602755000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    137666000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data  95601943500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 191454226500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    111862000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  95602755000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    137666000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data  95601943500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 191454226500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.173600                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.985863                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.217284                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.986281                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.980773                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.173600                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.985863                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.217284                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.986281                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.980773                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72449.481865                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 73585.411266                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 71292.594511                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 73585.522958                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73583.091329                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72449.481865                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 73585.411266                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 71292.594511                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 73585.522958                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73583.091329                       # average overall mshr miss latency
system.l2.replacements                        2601093                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      2606928                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          2606928                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      2606928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      2606928                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        17749                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            17749                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        17749                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        17749                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            98                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             5144                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             5079                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10223                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        1296589                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1296081                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2592670                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 108373714500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 108333171000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  216706885500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      1301733                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1301160                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           2602893                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996048                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.996097                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.996072                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 83583.706556                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 83585.185648                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83584.445957                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data      1296589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1296081                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        2592670                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  95407824500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data  95372361000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 190780185500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996048                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.996097                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.996072                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 73583.706556                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 73585.185648                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73584.445957                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          7350                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          6956                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              14306                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         1544                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         1931                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3475                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    127302000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    156976000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    284278000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst         8894                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst         8887                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          17781                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.173600                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.217284                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.195433                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82449.481865                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 81292.594511                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 81806.618705                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         1544                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         1931                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3475                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    111862000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    137666000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    249528000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.173600                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.217284                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.195433                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72449.481865                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 71292.594511                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 71806.618705                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data        13486                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data        12992                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             26478                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         2619                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data         3114                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            5733                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    221120500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data    260722500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    481843000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data        16105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data        16106                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         32211                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.162620                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.193344                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.177983                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 84429.362352                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 83725.915222                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84047.270190                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         2619                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data         3114                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         5733                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    194930500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data    229582500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    424513000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.162620                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.193344                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.177983                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 74429.362352                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 73725.915222                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74047.270190                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1023.778489                       # Cycle average of tags in use
system.l2.tags.total_refs                     5305607                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2602117                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.038958                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.972657                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        3.425126                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      763.407338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        2.893282                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      253.080086                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000950                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.003345                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.745515                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.002825                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.247149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999784                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          213                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  45047757                       # Number of tag accesses
system.l2.tags.data_accesses                 45047757                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst         98816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      83149312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        123584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data      83148480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          166520192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst        98816                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       123584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        222400                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    165878784                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       165878784                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           1544                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        1299208                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           1931                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        1299195                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2601878                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      2591856                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            2591856                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           797092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        670717960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           996881                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        670711249                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1343223183                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       797092                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       996881                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1793974                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1338049311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1338049311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1338049311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          797092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       670717960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          996881                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       670711249                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2681272495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   2591846.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      1544.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   1299194.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      1931.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   1299107.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000233196500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       161577                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       161577                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7376710                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            2434042                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     2601878                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    2591856                       # Number of write requests accepted
system.mem_ctrls.readBursts                   2601878                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  2591856                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    102                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            162663                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            162818                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            163088                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            162800                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            162763                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            162528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            162282                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            162224                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            162365                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            162271                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           162415                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           162622                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           162688                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           163056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           162742                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           162451                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            161888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            161929                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            162141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            162206                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            161949                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            161954                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            162013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            161887                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            161981                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            161859                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           161909                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           162021                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           162074                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           162222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           162013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           161781                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.89                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.34                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                  35141430000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                13008880000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             83924730000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     13506.71                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                32256.71                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  2406978                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2414332                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 92.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.15                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               2601878                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              2591856                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1347421                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1253692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     576                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  40854                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 163193                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 163384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 163000                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 164314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 163402                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 165520                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 180210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 166647                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 209053                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 165620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 168826                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 189399                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 161611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 161625                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 161577                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    899                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       372289                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    892.822254                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   800.918756                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   272.756226                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         8734      2.35%      2.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        13175      3.54%      5.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13887      3.73%      9.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10988      2.95%     12.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        12257      3.29%     15.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9334      2.51%     18.37% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         9405      2.53%     20.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         9141      2.46%     23.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       285368     76.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       372289                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       161577                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      16.102378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.056655                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.287266                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         161519     99.96%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           37      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           10      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        161577                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       161577                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.040816                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.036375                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.407979                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           159918     98.97%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      0.00%     98.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              139      0.09%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               41      0.03%     99.09% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1177      0.73%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              296      0.18%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        161577                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              166513664                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    6528                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               165876928                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               166520192                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            165878784                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1343.17                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1338.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1343.22                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1338.05                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.95                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.45                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  123970594000                       # Total gap between requests
system.mem_ctrls.avgGap                      23869.26                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst        98816                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     83148416                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       123584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data     83142848                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    165876928                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 797092.175220955163                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 670710732.832910418510                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 996881.470435015857                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 670665818.960342884064                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1338034340.172540664673                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         1544                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      1299208                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         1931                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      1299195                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      2591856                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     48567250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  41923541750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst     58440250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data  41894180750                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 3138193376500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31455.47                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     32268.54                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     30264.24                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     32246.26                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1210790.02                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           1325648100                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            704598675                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          9286355400                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         6764389200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9785683440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      44935779570                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       9764056320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        82566510705                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        666.016836                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  24671676750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   4139460000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  95159469250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           1332523920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            708238080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          9290325240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         6764947740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9785683440.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      44987797200                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       9720252000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        82589767620                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        666.204436                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  24560769000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   4139460000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  95270377000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp             49992                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      5198784                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        17749                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37380                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          2602893                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         2602893                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         17781                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        32211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        26666                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      3953498                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        26645                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      3951781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7958590                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1137408                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    167802496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      1136512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    167687552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              337763968                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2601093                       # Total snoops (count)
system.tol2bus.snoopTraffic                 165878784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          5253978                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000071                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.008403                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                5253607     99.99%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    371      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            5253978                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         5277529500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              4.3                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy        1975947403                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy          13347965                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1976806401                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          13354473                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 123970606000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
