Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 14 19:08:25 2023
| Host         : DESKTOP-D9TA2M7 running 64-bit major release  (build 9200)
| Command      : report_methodology -file Unit_Control_methodology_drc_routed.rpt -pb Unit_Control_methodology_drc_routed.pb -rpx Unit_Control_methodology_drc_routed.rpx
| Design       : Unit_Control
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+-------------------+------------+
| Rule      | Severity | Description       | Violations |
+-----------+----------+-------------------+------------+
| TIMING-20 | Warning  | Non-clocked latch | 6          |
+-----------+----------+-------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-20#1 Warning
Non-clocked latch  
The latch instruction_length_reg[0] cannot be properly analyzed as its control pin instruction_length_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch instruction_length_reg[1] cannot be properly analyzed as its control pin instruction_length_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch instruction_length_reg[2] cannot be properly analyzed as its control pin instruction_length_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch jump_reg cannot be properly analyzed as its control pin jump_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch op2_isMemory_reg cannot be properly analyzed as its control pin op2_isMemory_reg/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch regWrite_reg cannot be properly analyzed as its control pin regWrite_reg/G is not reached by a timing clock
Related violations: <none>


