
DM_onchip_2.elf:     file format elf32-littlenios2
DM_onchip_2.elf
architecture: nios2, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x0c000198

Program Header:
    LOAD off    0x00001000 vaddr 0x00000000 paddr 0x00000000 align 2**12
         filesz 0x00000020 memsz 0x00000020 flags r-x
    LOAD off    0x00001020 vaddr 0x00000020 paddr 0x0c000000 align 2**12
         filesz 0x00000198 memsz 0x00000198 flags r-x
    LOAD off    0x00002198 vaddr 0x0c000198 paddr 0x0c000198 align 2**12
         filesz 0x00003580 memsz 0x00003580 flags r-x
    LOAD off    0x00005718 vaddr 0x0c003718 paddr 0x0c004f74 align 2**12
         filesz 0x0000185c memsz 0x0000185c flags rw-
    LOAD off    0x000077d0 vaddr 0x0c0067d0 paddr 0x0c0067d0 align 2**12
         filesz 0x00000000 memsz 0x000002b4 flags rw-

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .entry        00000020  00000000  00000000  00001000  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .exceptions   00000198  00000020  0c000000  00001020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .text         00003440  0c000198  0c000198  00002198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       00000140  0c0035d8  0c0035d8  000055d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .rwdata       0000185c  0c003718  0c004f74  00005718  2**2
                  CONTENTS, ALLOC, LOAD, DATA, SMALL_DATA
  5 .bss          000002b4  0c0067d0  0c0067d0  000077d0  2**2
                  ALLOC, SMALL_DATA
  6 .comment      00000026  00000000  00000000  00006f74  2**0
                  CONTENTS, READONLY
  7 .debug_aranges 000005b8  00000000  00000000  00006fa0  2**3
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_pubnames 00000c44  00000000  00000000  00007558  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_info   0000c757  00000000  00000000  0000819c  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 00002a5a  00000000  00000000  000148f3  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_line   00007400  00000000  00000000  0001734d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_frame  00000c40  00000000  00000000  0001e750  2**2
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_str    00000c56  00000000  00000000  0001f390  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_loc    00001327  00000000  00000000  0001ffe6  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_alt_sim_info 00000020  00000000  00000000  00021310  2**2
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_ranges 00000090  00000000  00000000  00021330  2**3
                  CONTENTS, READONLY, DEBUGGING
 17 .thread_model 00000003  00000000  00000000  00023710  2**0
                  CONTENTS, READONLY
 18 .cpu          00000003  00000000  00000000  00023713  2**0
                  CONTENTS, READONLY
 19 .qsys         00000001  00000000  00000000  00023716  2**0
                  CONTENTS, READONLY
 20 .simulation_enabled 00000001  00000000  00000000  00023717  2**0
                  CONTENTS, READONLY
 21 .sysid_hash   00000004  00000000  00000000  00023718  2**0
                  CONTENTS, READONLY
 22 .sysid_base   00000004  00000000  00000000  0002371c  2**0
                  CONTENTS, READONLY
 23 .sysid_time   00000004  00000000  00000000  00023720  2**0
                  CONTENTS, READONLY
 24 .stderr_dev   00000009  00000000  00000000  00023724  2**0
                  CONTENTS, READONLY
 25 .stdin_dev    00000009  00000000  00000000  0002372d  2**0
                  CONTENTS, READONLY
 26 .stdout_dev   00000009  00000000  00000000  00023736  2**0
                  CONTENTS, READONLY
 27 .sopc_system_name 0000000b  00000000  00000000  0002373f  2**0
                  CONTENTS, READONLY
 28 .quartus_project_dir 0000003b  00000000  00000000  0002374a  2**0
                  CONTENTS, READONLY
 29 .jdi          00004ecd  00000000  00000000  00023785  2**0
                  CONTENTS, READONLY
 30 .sopcinfo     00092284  00000000  00000000  00028652  2**0
                  CONTENTS, READONLY
SYMBOL TABLE:
00000000 l    d  .entry	00000000 .entry
00000020 l    d  .exceptions	00000000 .exceptions
0c000198 l    d  .text	00000000 .text
0c0035d8 l    d  .rodata	00000000 .rodata
0c003718 l    d  .rwdata	00000000 .rwdata
0c0067d0 l    d  .bss	00000000 .bss
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_pubnames	00000000 .debug_pubnames
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_alt_sim_info	00000000 .debug_alt_sim_info
00000000 l    d  .debug_ranges	00000000 .debug_ranges
0c0001d0 l       .text	00000000 alt_after_alt_main
00000000 l    df *ABS*	00000000 alt_irq_handler.c
00000000 l    df *ABS*	00000000 main.c
0c003718 l     O .rwdata	0000000a digit_data.1473
0c0067d0 l     O .bss	00000001 digit3.1472
0c0067d1 l     O .bss	00000001 digit2.1471
0c0067d2 l     O .bss	00000001 digit1.1470
0c0067d3 l     O .bss	00000001 playState.1465
0c004f44 l     O .rwdata	00000002 currentBPM.1464
0c0067d4 l     O .bss	00000004 currentBank.1463
00000000 l    df *ABS*	00000000 alt_load.c
0c000658 l     F .text	0000006c alt_load_section
00000000 l    df *ABS*	00000000 alt_main.c
00000000 l    df *ABS*	00000000 alt_sys_init.c
0c003724 l     O .rwdata	00001060 JTAG_UART
0c004784 l     O .rwdata	0000002c Char_LCD_16x2
0c0047b0 l     O .rwdata	0000002c IrDA
0c0047dc l     O .rwdata	0000002c Expansion_JP5
0c004808 l     O .rwdata	0000002c Green_LEDs
0c004834 l     O .rwdata	0000002c HEX3_HEX0
0c004860 l     O .rwdata	0000002c HEX7_HEX4
0c00488c l     O .rwdata	0000002c Pushbuttons
0c0048b8 l     O .rwdata	0000002c Red_LEDs
0c0048e4 l     O .rwdata	0000002c Slider_Switches
0c004910 l     O .rwdata	0000002c Serial_Port
0c00493c l     O .rwdata	00000034 USB
0c004970 l     O .rwdata	0000002c SD_Card
0c00085c l     F .text	00000038 alt_dev_reg
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_fd.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_init.c
0c000a94 l     F .text	0000022c altera_avalon_jtag_uart_irq
0c000cc0 l     F .text	000000b0 altera_avalon_jtag_uart_timeout
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_ioctl.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_read.c
00000000 l    df *ABS*	00000000 altera_avalon_jtag_uart_write.c
00000000 l    df *ABS*	00000000 altera_avalon_timer_sc.c
0c00133c l     F .text	00000074 alt_avalon_timer_sc_irq
00000000 l    df *ABS*	00000000 altera_up_avalon_character_lcd.c
00000000 l    df *ABS*	00000000 altera_up_avalon_irda.c
00000000 l    df *ABS*	00000000 altera_up_avalon_parallel_port.c
00000000 l    df *ABS*	00000000 altera_up_avalon_rs232.c
00000000 l    df *ABS*	00000000 alt_alarm_start.c
00000000 l    df *ABS*	00000000 alt_close.c
0c002324 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_dcache_flush_all.c
00000000 l    df *ABS*	00000000 alt_dev.c
0c0023a0 l     F .text	0000002c alt_dev_null_write
00000000 l    df *ABS*	00000000 alt_dev_llist_insert.c
0c002480 l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_do_ctors.c
00000000 l    df *ABS*	00000000 alt_do_dtors.c
00000000 l    df *ABS*	00000000 alt_errno.c
00000000 l    df *ABS*	00000000 alt_find_dev.c
00000000 l    df *ABS*	00000000 alt_icache_flush_all.c
00000000 l    df *ABS*	00000000 alt_io_redirect.c
0c00266c l     F .text	000000c4 alt_open_fd
00000000 l    df *ABS*	00000000 alt_irq_register.c
00000000 l    df *ABS*	00000000 alt_irq_vars.c
00000000 l    df *ABS*	00000000 alt_open.c
0c002968 l     F .text	000000dc alt_file_locked
0c002bcc l     F .text	00000060 alt_get_errno
00000000 l    df *ABS*	00000000 alt_release_fd.c
00000000 l    df *ABS*	00000000 alt_tick.c
00000000 l    df *ABS*	00000000 altera_nios2_qsys_irq.c
00000000 l    df *ABS*	00000000 alt_find_file.c
00000000 l    df *ABS*	00000000 alt_get_fd.c
00000000 l    df *ABS*	00000000 alt_icache_flush.c
00000000 l    df *ABS*	00000000 atexit.c
00000000 l    df *ABS*	00000000 exit.c
00000000 l    df *ABS*	00000000 impure.c
0c004b44 l     O .rwdata	00000400 impure_data
00000000 l    df *ABS*	00000000 int_errno.c
00000000 l    df *ABS*	00000000 memcmp.c
00000000 l    df *ABS*	00000000 memcpy.c
00000000 l    df *ABS*	00000000 strlen.c
00000000 l    df *ABS*	00000000 __atexit.c
00000000 l    df *ABS*	00000000 __call_atexit.c
0c0033c0 l     F .text	00000004 register_fini
00000000 l    df *ABS*	00000000 alt_exit.c
0c003574 l     F .text	00000040 alt_sim_halt
0c0006c4 g     F .text	0000006c alt_main
0c0067f4 g     O .bss	00000100 alt_irq
0c004f74 g       *ABS*	00000000 __flash_rwdata_start
0c0014b4 g     F .text	00000034 alt_up_character_lcd_send_cmd
0c001f70 g     F .text	00000090 alt_up_rs232_read_fd
00000000  w      *UND*	00000000 __errno
0c001438 g     F .text	0000007c get_DDRAM_addr
00000000 g     F .entry	0000001c __reset
0c000000 g       *ABS*	00000000 __flash_exceptions_start
0c0067f0 g     O .bss	00000004 errno
0c0067dc g     O .bss	00000004 alt_argv
0c00cf44 g       *ABS*	00000000 _gp
0c0049c4 g     O .rwdata	00000180 alt_fd_list
0c0025a8 g     F .text	00000094 alt_find_dev
0c003178 g     F .text	000000a0 memcpy
0c00164c g     F .text	0000004c alt_up_character_lcd_write_fd
0c002730 g     F .text	00000078 alt_io_redirect
0c0035d8 g       *ABS*	00000000 __DTOR_END__
0c001c2c g     F .text	00000090 alt_up_irda_write_fd
0c001efc g     F .text	00000074 alt_up_rs232_read_data
0c001a14 g     F .text	0000003c alt_up_irda_get_used_space_in_read_FIFO
0c000ed8 g     F .text	00000224 altera_avalon_jtag_uart_read
00000000  w      *UND*	00000000 malloc
00000000 g       *ABS*	00000000 __alt_mem_onchip_memory2_0
0c0019bc g     F .text	00000058 alt_up_irda_disable_read_interrupt
0c003028 g     F .text	00000090 alt_icache_flush
0c004f58 g     O .rwdata	00000004 alt_max_fd
0c001e64 g     F .text	00000050 alt_up_rs232_check_parity
0c0027a8 g     F .text	000001c0 alt_irq_register
0c004f70 g     O .rwdata	00000004 _global_impure_ptr
0c006a84 g       *ABS*	00000000 __bss_end
0c002d24 g     F .text	0000010c alt_tick
0c000000 g       *ABS*	00000000 __alt_mem_Flash_flash_data
0c002c8c g     F .text	00000098 alt_alarm_stop
0c0067e4 g     O .bss	00000004 alt_irq_active
0c001a50 g     F .text	00000040 alt_up_irda_get_available_space_in_write_FIFO
000000ec g     F .exceptions	000000cc alt_irq_handler
0c00499c g     O .rwdata	00000028 alt_dev_null
0c001934 g     F .text	00000034 alt_up_character_lcd_cursor_blink_on
0c001cfc g     F .text	00000040 alt_up_parallel_port_open_dev
0c002384 g     F .text	0000001c alt_dcache_flush_all
0c004f74 g       *ABS*	00000000 __ram_rwdata_end
0c004f50 g     O .rwdata	00000008 alt_dev_list
0c003718 g       *ABS*	00000000 __ram_rodata_end
0c002000 g     F .text	00000094 alt_up_rs232_write_fd
0c006a84 g       *ABS*	00000000 end
0c001a90 g     F .text	00000050 alt_up_irda_check_parity
0c0009dc g     F .text	000000b8 altera_avalon_jtag_uart_init
0c0035d4 g       *ABS*	00000000 __CTOR_LIST__
0c800000 g       *ABS*	00000000 __alt_stack_pointer
0c0013b0 g     F .text	00000088 alt_avalon_timer_sc_init
0c0010fc g     F .text	00000240 altera_avalon_jtag_uart_write
0c00155c g     F .text	00000078 alt_up_character_lcd_write
0c0033c4 g     F .text	000001b0 __call_exitprocs
0c000198 g     F .text	0000003c _start
0c0067e8 g     O .bss	00000004 _alt_tick_rate
0c0067ec g     O .bss	00000004 _alt_nticks
0c000764 g     F .text	000000f8 alt_sys_init
0c0017c0 g     F .text	000000b0 alt_up_character_lcd_shift_display
0c00328c g     F .text	00000134 __register_exitproc
0c001e24 g     F .text	00000040 alt_up_rs232_get_available_space_in_write_FIFO
0c001870 g     F .text	00000090 alt_up_character_lcd_erase_pos
0c000d70 g     F .text	00000074 altera_avalon_jtag_uart_close
0c003718 g       *ABS*	00000000 __ram_rwdata_start
0c0035d8 g       *ABS*	00000000 __ram_rodata_start
0c000894 g     F .text	00000058 altera_avalon_jtag_uart_read_fd
0c002f70 g     F .text	000000b8 alt_get_fd
0c003104 g     F .text	00000074 memcmp
0c000944 g     F .text	00000048 altera_avalon_jtag_uart_close_fd
0c006a84 g       *ABS*	00000000 __alt_stack_base
0c00098c g     F .text	00000050 altera_avalon_jtag_uart_ioctl_fd
0c001968 g     F .text	00000054 alt_up_irda_enable_read_interrupt
0c0001d4 g     F .text	0000003c init
0c001d90 g     F .text	00000058 alt_up_rs232_disable_read_interrupt
0c002e50 g     F .text	00000120 alt_find_file
0c0023cc g     F .text	000000b4 alt_dev_llist_insert
0c0067d0 g       *ABS*	00000000 __bss_start
0c000210 g     F .text	000003c8 main
0c0067e0 g     O .bss	00000004 alt_envp
0c0008ec g     F .text	00000058 altera_avalon_jtag_uart_write_fd
0c001710 g     F .text	000000b0 alt_up_character_lcd_shift_cursor
0c0068f4 g     O .bss	00000190 _atexit0
0c004f5c g     O .rwdata	00000004 alt_errno
0c001ae0 g     F .text	00000048 alt_up_irda_write_data
0c00151c g     F .text	00000040 alt_up_character_lcd_open_dev
0c0035d8 g       *ABS*	00000000 __CTOR_END__
0c0014e8 g     F .text	00000034 alt_up_character_lcd_init
0c0035d8 g       *ABS*	00000000 __flash_rodata_start
0c0035d8 g       *ABS*	00000000 __DTOR_LIST__
0c002094 g     F .text	00000040 alt_up_rs232_open_dev
0c000730 g     F .text	00000034 alt_irq_init
0c002c2c g     F .text	00000060 alt_release_fd
0c001900 g     F .text	00000034 alt_up_character_lcd_cursor_off
0c0030b8 g     F .text	00000014 atexit
0c004f6c g     O .rwdata	00000004 _impure_ptr
0c0067d8 g     O .bss	00000004 alt_argc
0c002544 g     F .text	00000064 _do_dtors
00000020 g       .exceptions	00000000 alt_irq_entry
0c004f48 g     O .rwdata	00000008 alt_fs_list
0c001d3c g     F .text	00000054 alt_up_rs232_enable_read_interrupt
0c001eb4 g     F .text	00000048 alt_up_rs232_write_data
00000020 g       *ABS*	00000000 __ram_exceptions_start
0c004f74 g       *ABS*	00000000 _edata
0c006a84 g       *ABS*	00000000 _end
000001b8 g       *ABS*	00000000 __ram_exceptions_end
0c000de4 g     F .text	000000f4 altera_avalon_jtag_uart_ioctl
0c002e30 g     F .text	00000020 altera_nios2_qsys_irq_init
0c0030cc g     F .text	00000038 exit
0c001b28 g     F .text	00000074 alt_up_irda_read_data
0c800000 g       *ABS*	00000000 __alt_data_end
00000020 g     F .exceptions	00000000 alt_exception
0c0015d4 g     F .text	00000078 alt_up_character_lcd_string
0c001cbc g     F .text	00000040 alt_up_irda_open_dev
0c0035b4 g     F .text	00000020 _exit
0c0020d4 g     F .text	00000154 alt_alarm_start
0c003218 g     F .text	00000074 strlen
0c002a44 g     F .text	00000188 open
0c00263c g     F .text	00000030 alt_icache_flush_all
0c001698 g     F .text	00000078 alt_up_character_lcd_set_cursor_pos
0c004f60 g     O .rwdata	00000004 alt_priority_mask
0c001b9c g     F .text	00000090 alt_up_irda_read_fd
0c004f64 g     O .rwdata	00000008 alt_alarm_list
0c0024e0 g     F .text	00000064 _do_ctors
0c001de8 g     F .text	0000003c alt_up_rs232_get_used_space_in_read_FIFO
0c002228 g     F .text	000000fc close
0c0005d8 g     F .text	00000080 alt_load
00000000  w      *UND*	00000000 free



Disassembly of section .entry:

00000000 <__reset>:
#if NIOS2_ICACHE_SIZE > 0 && defined(ALT_ALLOW_CODE_AT_RESET) && !defined(ALT_SIM_OPTIMIZE)
    /* Assume the instruction cache size is always a power of two. */
#if NIOS2_ICACHE_SIZE > 0x8000
    movhi r2, %hi(NIOS2_ICACHE_SIZE)
#else
    movui r2, NIOS2_ICACHE_SIZE
   0:	00840014 	movui	r2,4096
#endif

0:
    initi r2
   4:	1001483a 	initi	r2
    addi r2, r2, -NIOS2_ICACHE_LINE_SIZE
   8:	10bff804 	addi	r2,r2,-32
    bgt r2, zero, 0b
   c:	00bffd16 	blt	zero,r2,4 <__reset+0x4>
 * Jump to the _start entry point in the .text section if reset code
 * is allowed or if optimizing for RTL simulation.
 */
#if defined(ALT_ALLOW_CODE_AT_RESET) || defined(ALT_SIM_OPTIMIZE)
    /* Jump to the _start entry point in the .text section. */
    movhi r1, %hi(_start)
  10:	00430034 	movhi	at,3072
    ori r1, r1, %lo(_start)
  14:	08406614 	ori	at,at,408
    jmp r1
  18:	0800683a 	jmp	at
  1c:	00000000 	call	0 <__reset>

Disassembly of section .exceptions:

00000020 <alt_exception>:
         * Process an exception.  For all exceptions we must preserve all
         * caller saved registers on the stack (See the Nios2 ABI
         * documentation for details).
         */

        addi  sp, sp, -76
  20:	deffed04 	addi	sp,sp,-76

#endif

#endif

        stw   ra,  0(sp)
  24:	dfc00015 	stw	ra,0(sp)
        /*
         * Leave a gap in the stack frame at 4(sp) for the muldiv handler to
         * store zero into.
         */

        stw   r1,   8(sp)
  28:	d8400215 	stw	at,8(sp)
        stw   r2,  12(sp)
  2c:	d8800315 	stw	r2,12(sp)
        stw   r3,  16(sp)
  30:	d8c00415 	stw	r3,16(sp)
        stw   r4,  20(sp)
  34:	d9000515 	stw	r4,20(sp)
        stw   r5,  24(sp)
  38:	d9400615 	stw	r5,24(sp)
        stw   r6,  28(sp)
  3c:	d9800715 	stw	r6,28(sp)
        stw   r7,  32(sp)
  40:	d9c00815 	stw	r7,32(sp)

        rdctl r5, estatus
  44:	000b307a 	rdctl	r5,estatus

        stw   r8,  36(sp)
  48:	da000915 	stw	r8,36(sp)
        stw   r9,  40(sp)
  4c:	da400a15 	stw	r9,40(sp)
        stw   r10, 44(sp)
  50:	da800b15 	stw	r10,44(sp)
        stw   r11, 48(sp)
  54:	dac00c15 	stw	r11,48(sp)
        stw   r12, 52(sp)
  58:	db000d15 	stw	r12,52(sp)
        stw   r13, 56(sp)
  5c:	db400e15 	stw	r13,56(sp)
        stw   r14, 60(sp)
  60:	db800f15 	stw	r14,60(sp)
        stw   r15, 64(sp)
  64:	dbc01015 	stw	r15,64(sp)
        /*
         * ea-4 contains the address of the instruction being executed
         * when the exception occured. For interrupt exceptions, we will
         * will be re-issue the isntruction. Store it in 72(sp)
         */
        stw   r5,  68(sp)  /* estatus */
  68:	d9401115 	stw	r5,68(sp)
        addi  r15, ea, -4  /* instruction that caused exception */
  6c:	ebffff04 	addi	r15,ea,-4
        stw   r15,  72(sp)
  70:	dbc01215 	stw	r15,72(sp)
#else
        /*
         * Test to see if the exception was a software exception or caused 
         * by an external interrupt, and vector accordingly.
         */
        rdctl r4, ipending
  74:	0009313a 	rdctl	r4,ipending
        andi  r2, r5, 1
  78:	2880004c 	andi	r2,r5,1
        beq   r2, zero, .Lnot_irq
  7c:	10000326 	beq	r2,zero,8c <alt_exception+0x6c>
        beq   r4, zero, .Lnot_irq
  80:	20000226 	beq	r4,zero,8c <alt_exception+0x6c>
        /*
         * Now that all necessary registers have been preserved, call 
         * alt_irq_handler() to process the interrupts.
         */

        call alt_irq_handler
  84:	00000ec0 	call	ec <alt_irq_handler>

        .section .exceptions.irqreturn, "xa"

        br    .Lexception_exit
  88:	00000306 	br	98 <alt_exception+0x78>
         * upon completion, so we write ea (address of instruction *after*
         * the one where the exception occured) into 72(sp). The actual
         * instruction that caused the exception is written in r2, which these
         * handlers will utilize.
         */
        stw   ea,  72(sp)  /* Don't re-issue */
  8c:	df401215 	stw	ea,72(sp)
        ldw   r2, -4(ea)   /* Instruction that caused exception */
  90:	e8bfff17 	ldw	r2,-4(ea)
#ifdef NIOS2_HAS_DEBUG_STUB
       /*
        *  Either tell the user now (if there is a debugger attached) or go into
        *  the debug monitor which will loop until a debugger is attached.
        */
        break
  94:	003da03a 	break	0
        /* 
         * Restore the saved registers, so that all general purpose registers 
         * have been restored to their state at the time the interrupt occured.
         */

        ldw   r5,  68(sp)
  98:	d9401117 	ldw	r5,68(sp)
        ldw   ea,  72(sp)  /* This becomes the PC once eret is executed */
  9c:	df401217 	ldw	ea,72(sp)
        ldw   ra,   0(sp)
  a0:	dfc00017 	ldw	ra,0(sp)

        wrctl estatus, r5
  a4:	2801707a 	wrctl	estatus,r5

        ldw   r1,   8(sp)
  a8:	d8400217 	ldw	at,8(sp)
        ldw   r2,  12(sp)
  ac:	d8800317 	ldw	r2,12(sp)
        ldw   r3,  16(sp)
  b0:	d8c00417 	ldw	r3,16(sp)
        ldw   r4,  20(sp)
  b4:	d9000517 	ldw	r4,20(sp)
        ldw   r5,  24(sp)
  b8:	d9400617 	ldw	r5,24(sp)
        ldw   r6,  28(sp)
  bc:	d9800717 	ldw	r6,28(sp)
        ldw   r7,  32(sp)
  c0:	d9c00817 	ldw	r7,32(sp)
#ifdef ALT_STACK_CHECK
        ldw   et, %gprel(alt_exception_old_stack_limit)(gp)
#endif
#endif

        ldw   r8,  36(sp)
  c4:	da000917 	ldw	r8,36(sp)
        ldw   r9,  40(sp)
  c8:	da400a17 	ldw	r9,40(sp)
        ldw   r10, 44(sp)
  cc:	da800b17 	ldw	r10,44(sp)
        ldw   r11, 48(sp)
  d0:	dac00c17 	ldw	r11,48(sp)
        ldw   r12, 52(sp)
  d4:	db000d17 	ldw	r12,52(sp)
        ldw   r13, 56(sp)
  d8:	db400e17 	ldw	r13,56(sp)
        ldw   r14, 60(sp)
  dc:	db800f17 	ldw	r14,60(sp)
        ldw   r15, 64(sp)
  e0:	dbc01017 	ldw	r15,64(sp)
#endif

        ldw   sp,  76(sp)

#else
        addi  sp, sp, 76
  e4:	dec01304 	addi	sp,sp,76

        /*
         * Return to the interrupted instruction.
         */

        eret
  e8:	ef80083a 	eret

000000ec <alt_irq_handler>:
 * instruction is present if the macro ALT_CI_INTERRUPT_VECTOR defined.
 */

void alt_irq_handler (void) __attribute__ ((section (".exceptions")));
void alt_irq_handler (void)
{
  ec:	defff904 	addi	sp,sp,-28
  f0:	dfc00615 	stw	ra,24(sp)
  f4:	df000515 	stw	fp,20(sp)
  f8:	df000504 	addi	fp,sp,20
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
  fc:	0005313a 	rdctl	r2,ipending
 100:	e0bffc15 	stw	r2,-16(fp)

  return active;
 104:	e0bffc17 	ldw	r2,-16(fp)
   * Consider the case where the high priority interupt is asserted during
   * the interrupt entry sequence for a lower priority interrupt to see why
   * this is the case.
   */

  active = alt_irq_pending ();
 108:	e0bfff15 	stw	r2,-4(fp)

  do
  {
    i = 0;
 10c:	e03ffd15 	stw	zero,-12(fp)
    mask = 1;
 110:	00800044 	movi	r2,1
 114:	e0bffe15 	stw	r2,-8(fp)
     * called to clear the interrupt condition.
     */

    do
    {
      if (active & mask)
 118:	e0ffff17 	ldw	r3,-4(fp)
 11c:	e0bffe17 	ldw	r2,-8(fp)
 120:	1884703a 	and	r2,r3,r2
 124:	1005003a 	cmpeq	r2,r2,zero
 128:	1000171e 	bne	r2,zero,188 <alt_irq_handler+0x9c>
      { 
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
        alt_irq[i].handler(alt_irq[i].context); 
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
 12c:	e0bffd17 	ldw	r2,-12(fp)
 130:	00c30034 	movhi	r3,3072
 134:	18d9fd04 	addi	r3,r3,26612
 138:	100490fa 	slli	r2,r2,3
 13c:	10c5883a 	add	r2,r2,r3
 140:	11800017 	ldw	r6,0(r2)
 144:	e0bffd17 	ldw	r2,-12(fp)
 148:	00c30034 	movhi	r3,3072
 14c:	18d9fd04 	addi	r3,r3,26612
 150:	100490fa 	slli	r2,r2,3
 154:	10c5883a 	add	r2,r2,r3
 158:	10800104 	addi	r2,r2,4
 15c:	11000017 	ldw	r4,0(r2)
 160:	e17ffd17 	ldw	r5,-12(fp)
 164:	303ee83a 	callr	r6
#ifndef NIOS2_EIC_PRESENT
static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_irq_pending (void)
{
  alt_u32 active;

  NIOS2_READ_IPENDING (active);
 168:	0005313a 	rdctl	r2,ipending
 16c:	e0bffb15 	stw	r2,-20(fp)

  return active;
 170:	e0bffb17 	ldw	r2,-20(fp)
      mask <<= 1;
      i++;

    } while (1);

    active = alt_irq_pending ();
 174:	e0bfff15 	stw	r2,-4(fp)
    
  } while (active);
 178:	e0bfff17 	ldw	r2,-4(fp)
 17c:	1004c03a 	cmpne	r2,r2,zero
 180:	103fe21e 	bne	r2,zero,10c <alt_irq_handler+0x20>
 184:	00000706 	br	1a4 <alt_irq_handler+0xb8>
#else
        alt_irq[i].handler(alt_irq[i].context, i); 
#endif
        break;
      }
      mask <<= 1;
 188:	e0bffe17 	ldw	r2,-8(fp)
 18c:	1085883a 	add	r2,r2,r2
 190:	e0bffe15 	stw	r2,-8(fp)
      i++;
 194:	e0bffd17 	ldw	r2,-12(fp)
 198:	10800044 	addi	r2,r2,1
 19c:	e0bffd15 	stw	r2,-12(fp)

    } while (1);
 1a0:	003fdd06 	br	118 <alt_irq_handler+0x2c>
  /*
   * Notify the operating system that interrupt processing is complete.
   */ 

  ALT_OS_INT_EXIT();
}
 1a4:	e037883a 	mov	sp,fp
 1a8:	dfc00117 	ldw	ra,4(sp)
 1ac:	df000017 	ldw	fp,0(sp)
 1b0:	dec00204 	addi	sp,sp,8
 1b4:	f800283a 	ret

Disassembly of section .text:

0c000198 <_start>:
#if (NIOS2_NUM_OF_SHADOW_REG_SETS == 0)    
    /*
     * Now that the caches are initialized, set up the stack pointer.
     * The value provided by the linker is assumed to be correctly aligned.
     */
    movhi sp, %hi(__alt_stack_pointer)
 c000198:	06c32034 	movhi	sp,3200
    ori sp, sp, %lo(__alt_stack_pointer)
 c00019c:	dec00014 	ori	sp,sp,0

    /* Set up the global pointer. */
    movhi gp, %hi(_gp)
 c0001a0:	06830034 	movhi	gp,3072
    ori gp, gp, %lo(_gp)
 c0001a4:	d6b3d114 	ori	gp,gp,53060
 */
#ifndef ALT_SIM_OPTIMIZE
    /* Log that the BSS is about to be cleared. */
    ALT_LOG_PUTS(alt_log_msg_bss)

    movhi r2, %hi(__bss_start)
 c0001a8:	00830034 	movhi	r2,3072
    ori r2, r2, %lo(__bss_start)
 c0001ac:	1099f414 	ori	r2,r2,26576

    movhi r3, %hi(__bss_end)
 c0001b0:	00c30034 	movhi	r3,3072
    ori r3, r3, %lo(__bss_end)
 c0001b4:	18daa114 	ori	r3,r3,27268

    beq r2, r3, 1f
 c0001b8:	10c00326 	beq	r2,r3,c0001c8 <_start+0x30>

0:
    stw zero, (r2)
 c0001bc:	10000015 	stw	zero,0(r2)
    addi r2, r2, 4
 c0001c0:	10800104 	addi	r2,r2,4
    bltu r2, r3, 0b
 c0001c4:	10fffd36 	bltu	r2,r3,c0001bc <_start+0x24>
     * section aren't defined until alt_load() has been called).
     */
    mov   et, zero
#endif

    call alt_load
 c0001c8:	c0005d80 	call	c0005d8 <alt_load>

    /* Log that alt_main is about to be called. */
    ALT_LOG_PUTS(alt_log_msg_alt_main)

    /* Call the C entry point. It should never return. */
    call alt_main
 c0001cc:	c0006c40 	call	c0006c4 <alt_main>

0c0001d0 <alt_after_alt_main>:

    /* Wait in infinite loop in case alt_main does return. */
alt_after_alt_main:
    br alt_after_alt_main
 c0001d0:	003fff06 	br	c0001d0 <alt_after_alt_main>

0c0001d4 <init>:

void init(
    alt_up_parallel_port_dev *greenLEDs,
    alt_up_parallel_port_dev *redLEDs,
    alt_up_parallel_port_dev *hex3to0,
    alt_up_parallel_port_dev *hex7to4) {
 c0001d4:	defffb04 	addi	sp,sp,-20
 c0001d8:	df000415 	stw	fp,16(sp)
 c0001dc:	df000404 	addi	fp,sp,16
 c0001e0:	e13ffc15 	stw	r4,-16(fp)
 c0001e4:	e17ffd15 	stw	r5,-12(fp)
 c0001e8:	e1bffe15 	stw	r6,-8(fp)
 c0001ec:	e1ffff15 	stw	r7,-4(fp)

        IOWR_ALT_UP_PARALLEL_PORT_DATA(GREEN_LEDS_BASE, (1<<0));
 c0001f0:	00c40034 	movhi	r3,4096
 c0001f4:	18c00404 	addi	r3,r3,16
 c0001f8:	00800044 	movi	r2,1
 c0001fc:	18800035 	stwio	r2,0(r3)
}
 c000200:	e037883a 	mov	sp,fp
 c000204:	df000017 	ldw	fp,0(sp)
 c000208:	dec00104 	addi	sp,sp,4
 c00020c:	f800283a 	ret

0c000210 <main>:


int main(void) {
 c000210:	defff204 	addi	sp,sp,-56
 c000214:	dfc00d15 	stw	ra,52(sp)
 c000218:	df000c15 	stw	fp,48(sp)
 c00021c:	df000c04 	addi	fp,sp,48
    alt_up_parallel_port_dev *greenLEDs, *redLEDs, *hex3to0, *hex7to4;

    static int currentBank = 0;
    static alt_u16 currentBPM = 120;
    static alt_u8 playState = 0; // Data which indicates if the maschine is generating an output signal
    alt_u8 keys = 0; // Data that contains the current loops pushbutton setting
 c000220:	e03ff705 	stb	zero,-36(fp)
    alt_u32 switches = 0; // Data that contains the current loops switch setting
 c000224:	e03ff615 	stw	zero,-40(fp)
    alt_u32 pattern[4] = {0}; // Data which contains all Patterns, created from switches
 c000228:	e03ffc15 	stw	zero,-16(fp)
 c00022c:	e03ffd15 	stw	zero,-12(fp)
 c000230:	e03ffe15 	stw	zero,-8(fp)
 c000234:	e03fff15 	stw	zero,-4(fp)
    alt_u32 BPMData = 0; // Data that will be written to HEX3to0
 c000238:	e03ff515 	stw	zero,-44(fp)
    static unsigned char digit1 = 0, digit2 = 0, digit3 = 0; // Variables for computing Digit by Digit of the BPM Value
    static unsigned char digit_data[10] = {191, 134, 219, 207, 230, 237, 253, 135, 255, 239}; // Bit-Data for 7-Segment Digits

    // Initialization of HAL Ports
    greenLEDs = alt_up_parallel_port_open_dev(GREEN_LEDS_NAME);
 c00023c:	01030034 	movhi	r4,3072
 c000240:	210d7604 	addi	r4,r4,13784
 c000244:	c001cfc0 	call	c001cfc <alt_up_parallel_port_open_dev>
 c000248:	e0bffb15 	stw	r2,-20(fp)
    redLEDs = alt_up_parallel_port_open_dev(RED_LEDS_NAME);
 c00024c:	01030034 	movhi	r4,3072
 c000250:	210d7a04 	addi	r4,r4,13800
 c000254:	c001cfc0 	call	c001cfc <alt_up_parallel_port_open_dev>
 c000258:	e0bffa15 	stw	r2,-24(fp)
    hex3to0 = alt_up_parallel_port_open_dev(HEX3_HEX0_NAME);
 c00025c:	01030034 	movhi	r4,3072
 c000260:	210d7e04 	addi	r4,r4,13816
 c000264:	c001cfc0 	call	c001cfc <alt_up_parallel_port_open_dev>
 c000268:	e0bff915 	stw	r2,-28(fp)
    hex7to4 = alt_up_parallel_port_open_dev(HEX7_HEX4_NAME);
 c00026c:	01030034 	movhi	r4,3072
 c000270:	210d8204 	addi	r4,r4,13832
 c000274:	c001cfc0 	call	c001cfc <alt_up_parallel_port_open_dev>
 c000278:	e0bff815 	stw	r2,-32(fp)

    //Initiating functions
    init(greenLEDs, redLEDs, hex3to0, hex7to4);
 c00027c:	e13ffb17 	ldw	r4,-20(fp)
 c000280:	e17ffa17 	ldw	r5,-24(fp)
 c000284:	e1bff917 	ldw	r6,-28(fp)
 c000288:	e1fff817 	ldw	r7,-32(fp)
 c00028c:	c0001d40 	call	c0001d4 <init>
    // MAIN LOOP //
    ///////////////

    while(1){
        //Grab Inputs
    	keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);
 c000290:	00840034 	movhi	r2,4096
 c000294:	10801404 	addi	r2,r2,80
 c000298:	10800037 	ldwio	r2,0(r2)
 c00029c:	e0bff705 	stb	r2,-36(fp)
        switches = IORD_ALT_UP_PARALLEL_PORT_DATA(SLIDER_SWITCHES_BASE);
 c0002a0:	00840034 	movhi	r2,4096
 c0002a4:	10801004 	addi	r2,r2,64
 c0002a8:	10800037 	ldwio	r2,0(r2)
 c0002ac:	e0bff615 	stw	r2,-40(fp)

        //Play/Pause Button
        if(keys & (1<<1)){ // ^ => XOR
 c0002b0:	e0bff703 	ldbu	r2,-36(fp)
 c0002b4:	1080008c 	andi	r2,r2,2
 c0002b8:	1005003a 	cmpeq	r2,r2,zero
 c0002bc:	1000111e 	bne	r2,zero,c000304 <main+0xf4>
            if(playState != 0) playState = 0;
 c0002c0:	d0a623c3 	ldbu	r2,-26481(gp)
 c0002c4:	10803fcc 	andi	r2,r2,255
 c0002c8:	1005003a 	cmpeq	r2,r2,zero
 c0002cc:	1000021e 	bne	r2,zero,c0002d8 <main+0xc8>
 c0002d0:	d02623c5 	stb	zero,-26481(gp)
 c0002d4:	00000706 	br	c0002f4 <main+0xe4>
            else playState = 255;
 c0002d8:	00bfffc4 	movi	r2,-1
 c0002dc:	d0a623c5 	stb	r2,-26481(gp)
            while(keys & (1<<1)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
 c0002e0:	00000406 	br	c0002f4 <main+0xe4>
 c0002e4:	00840034 	movhi	r2,4096
 c0002e8:	10801404 	addi	r2,r2,80
 c0002ec:	10800037 	ldwio	r2,0(r2)
 c0002f0:	e0bff705 	stb	r2,-36(fp)
 c0002f4:	e0bff703 	ldbu	r2,-36(fp)
 c0002f8:	1080008c 	andi	r2,r2,2
 c0002fc:	1004c03a 	cmpne	r2,r2,zero
 c000300:	103ff81e 	bne	r2,zero,c0002e4 <main+0xd4>
        }

        //BPM Up/Down
        if (keys & (1<<2)){
 c000304:	e0bff703 	ldbu	r2,-36(fp)
 c000308:	1080010c 	andi	r2,r2,4
 c00030c:	1005003a 	cmpeq	r2,r2,zero
 c000310:	1000211e 	bne	r2,zero,c000398 <main+0x188>
            if(switches & (1<<0)){
 c000314:	e0bff617 	ldw	r2,-40(fp)
 c000318:	1080004c 	andi	r2,r2,1
 c00031c:	10803fcc 	andi	r2,r2,255
 c000320:	1005003a 	cmpeq	r2,r2,zero
 c000324:	1000041e 	bne	r2,zero,c000338 <main+0x128>
                currentBPM = currentBPM + STEP_BPM;
 c000328:	d0a0000b 	ldhu	r2,-32768(gp)
 c00032c:	10800284 	addi	r2,r2,10
 c000330:	d0a0000d 	sth	r2,-32768(gp)
 c000334:	00000306 	br	c000344 <main+0x134>
            }
            else{
                currentBPM = currentBPM - STEP_BPM;
 c000338:	d0a0000b 	ldhu	r2,-32768(gp)
 c00033c:	10bffd84 	addi	r2,r2,-10
 c000340:	d0a0000d 	sth	r2,-32768(gp)
            }

            if(currentBPM >= (MAX_BPM + STEP_BPM)) currentBPM = MAX_BPM;
 c000344:	d0a0000b 	ldhu	r2,-32768(gp)
 c000348:	10bfffcc 	andi	r2,r2,65535
 c00034c:	10803eb0 	cmpltui	r2,r2,250
 c000350:	1000021e 	bne	r2,zero,c00035c <main+0x14c>
 c000354:	00803c04 	movi	r2,240
 c000358:	d0a0000d 	sth	r2,-32768(gp)
            if(currentBPM <= (MIN_BPM - STEP_BPM))  currentBPM = MIN_BPM;
 c00035c:	d0a0000b 	ldhu	r2,-32768(gp)
 c000360:	10bfffcc 	andi	r2,r2,65535
 c000364:	10800ce8 	cmpgeui	r2,r2,51
 c000368:	1000071e 	bne	r2,zero,c000388 <main+0x178>
 c00036c:	00800f04 	movi	r2,60
 c000370:	d0a0000d 	sth	r2,-32768(gp)
            while(keys & (1<<2)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
 c000374:	00000406 	br	c000388 <main+0x178>
 c000378:	00840034 	movhi	r2,4096
 c00037c:	10801404 	addi	r2,r2,80
 c000380:	10800037 	ldwio	r2,0(r2)
 c000384:	e0bff705 	stb	r2,-36(fp)
 c000388:	e0bff703 	ldbu	r2,-36(fp)
 c00038c:	1080010c 	andi	r2,r2,4
 c000390:	1004c03a 	cmpne	r2,r2,zero
 c000394:	103ff81e 	bne	r2,zero,c000378 <main+0x168>
        }

        //Process Bank Change and save pattern
        if(keys & (1<<3)){
 c000398:	e0bff703 	ldbu	r2,-36(fp)
 c00039c:	1080020c 	andi	r2,r2,8
 c0003a0:	1005003a 	cmpeq	r2,r2,zero
 c0003a4:	1000181e 	bne	r2,zero,c000408 <main+0x1f8>
            pattern[currentBank] = switches;
 c0003a8:	d0a62417 	ldw	r2,-26480(gp)
 c0003ac:	1085883a 	add	r2,r2,r2
 c0003b0:	1085883a 	add	r2,r2,r2
 c0003b4:	e0fff404 	addi	r3,fp,-48
 c0003b8:	10c5883a 	add	r2,r2,r3
 c0003bc:	10c00804 	addi	r3,r2,32
 c0003c0:	e0bff617 	ldw	r2,-40(fp)
 c0003c4:	18800015 	stw	r2,0(r3)
            currentBank++;
 c0003c8:	d0a62417 	ldw	r2,-26480(gp)
 c0003cc:	10800044 	addi	r2,r2,1
 c0003d0:	d0a62415 	stw	r2,-26480(gp)
            if (currentBank > 3) currentBank = 0;
 c0003d4:	d0a62417 	ldw	r2,-26480(gp)
 c0003d8:	10800110 	cmplti	r2,r2,4
 c0003dc:	1000061e 	bne	r2,zero,c0003f8 <main+0x1e8>
 c0003e0:	d0262415 	stw	zero,-26480(gp)
            while(keys & (1<<3)){keys = IORD_ALT_UP_PARALLEL_PORT_DATA(PUSHBUTTONS_BASE);}
 c0003e4:	00000406 	br	c0003f8 <main+0x1e8>
 c0003e8:	00840034 	movhi	r2,4096
 c0003ec:	10801404 	addi	r2,r2,80
 c0003f0:	10800037 	ldwio	r2,0(r2)
 c0003f4:	e0bff705 	stb	r2,-36(fp)
 c0003f8:	e0bff703 	ldbu	r2,-36(fp)
 c0003fc:	1080020c 	andi	r2,r2,8
 c000400:	1004c03a 	cmpne	r2,r2,zero
 c000404:	103ff81e 	bne	r2,zero,c0003e8 <main+0x1d8>

        /////////////////////////
        //    Output to RAM    //
        /////////////////////////

        int i = 0;
 c000408:	e03ff415 	stw	zero,-48(fp)
        for(i = 0; i<=3; i++){
 c00040c:	e03ff415 	stw	zero,-48(fp)
 c000410:	00001206 	br	c00045c <main+0x24c>
            IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PATTERN + (i*16), pattern[i]);
 c000414:	e0bff417 	ldw	r2,-48(fp)
 c000418:	1006913a 	slli	r3,r2,4
 c00041c:	00820034 	movhi	r2,2048
 c000420:	1885883a 	add	r2,r3,r2
 c000424:	1009883a 	mov	r4,r2
 c000428:	e0bff417 	ldw	r2,-48(fp)
 c00042c:	1085883a 	add	r2,r2,r2
 c000430:	1085883a 	add	r2,r2,r2
 c000434:	e0fff404 	addi	r3,fp,-48
 c000438:	10c5883a 	add	r2,r2,r3
 c00043c:	10800804 	addi	r2,r2,32
 c000440:	10800017 	ldw	r2,0(r2)
 c000444:	1007883a 	mov	r3,r2
 c000448:	2005883a 	mov	r2,r4
 c00044c:	10c00035 	stwio	r3,0(r2)
        /////////////////////////
        //    Output to RAM    //
        /////////////////////////

        int i = 0;
        for(i = 0; i<=3; i++){
 c000450:	e0bff417 	ldw	r2,-48(fp)
 c000454:	10800044 	addi	r2,r2,1
 c000458:	e0bff415 	stw	r2,-48(fp)
 c00045c:	e0bff417 	ldw	r2,-48(fp)
 c000460:	10800110 	cmplti	r2,r2,4
 c000464:	103feb1e 	bne	r2,zero,c000414 <main+0x204>
            IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PATTERN + (i*16), pattern[i]);
        }
        IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_BPM, currentBPM);
 c000468:	d0a0000b 	ldhu	r2,-32768(gp)
 c00046c:	10ffffcc 	andi	r3,r2,65535
 c000470:	00820034 	movhi	r2,2048
 c000474:	10801004 	addi	r2,r2,64
 c000478:	10c00035 	stwio	r3,0(r2)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(SRAM_BASE + OFFSET_PLAYPAUSE, playState);
 c00047c:	d0a623c3 	ldbu	r2,-26481(gp)
 c000480:	10c03fcc 	andi	r3,r2,255
 c000484:	00820034 	movhi	r2,2048
 c000488:	10801404 	addi	r2,r2,80
 c00048c:	10c00035 	stwio	r3,0(r2)

        //Output to red LEDs
        IOWR_ALT_UP_PARALLEL_PORT_DATA(RED_LEDS_BASE, pattern[currentBank]);
 c000490:	d0a62417 	ldw	r2,-26480(gp)
 c000494:	1085883a 	add	r2,r2,r2
 c000498:	1085883a 	add	r2,r2,r2
 c00049c:	e0fff404 	addi	r3,fp,-48
 c0004a0:	10c5883a 	add	r2,r2,r3
 c0004a4:	10800804 	addi	r2,r2,32
 c0004a8:	10800017 	ldw	r2,0(r2)
 c0004ac:	1007883a 	mov	r3,r2
 c0004b0:	00840034 	movhi	r2,4096
 c0004b4:	10c00035 	stwio	r3,0(r2)


        //Output to green LEDs
        IOWR_ALT_UP_PARALLEL_PORT_DATA(GREEN_LEDS_BASE, playState);
 c0004b8:	d0a623c3 	ldbu	r2,-26481(gp)
 c0004bc:	10c03fcc 	andi	r3,r2,255
 c0004c0:	00840034 	movhi	r2,4096
 c0004c4:	10800404 	addi	r2,r2,16
 c0004c8:	10c00035 	stwio	r3,0(r2)

        //Output to 7Segment Display
        digit1 = currentBPM / 100;
 c0004cc:	d0a0000b 	ldhu	r2,-32768(gp)
 c0004d0:	10ffffcc 	andi	r3,r2,65535
 c0004d4:	00801904 	movi	r2,100
 c0004d8:	1885203a 	divu	r2,r3,r2
 c0004dc:	d0a62385 	stb	r2,-26482(gp)
        digit2 = (currentBPM % 100) / 10;
 c0004e0:	d0a0000b 	ldhu	r2,-32768(gp)
 c0004e4:	10ffffcc 	andi	r3,r2,65535
 c0004e8:	00801904 	movi	r2,100
 c0004ec:	1885203a 	divu	r2,r3,r2
 c0004f0:	10801924 	muli	r2,r2,100
 c0004f4:	1885c83a 	sub	r2,r3,r2
 c0004f8:	10ffffcc 	andi	r3,r2,65535
 c0004fc:	00800284 	movi	r2,10
 c000500:	1885203a 	divu	r2,r3,r2
 c000504:	d0a62345 	stb	r2,-26483(gp)
        digit3 = ((currentBPM % 100) % 10);
 c000508:	d0a0000b 	ldhu	r2,-32768(gp)
 c00050c:	10ffffcc 	andi	r3,r2,65535
 c000510:	00801904 	movi	r2,100
 c000514:	1885203a 	divu	r2,r3,r2
 c000518:	10801924 	muli	r2,r2,100
 c00051c:	1885c83a 	sub	r2,r3,r2
 c000520:	10ffffcc 	andi	r3,r2,65535
 c000524:	00800284 	movi	r2,10
 c000528:	1885203a 	divu	r2,r3,r2
 c00052c:	108002a4 	muli	r2,r2,10
 c000530:	1885c83a 	sub	r2,r3,r2
 c000534:	d0a62305 	stb	r2,-26484(gp)

        BPMData = (digit_data[digit1]<<16) + (digit_data[digit2]<<8) + (digit_data[digit3]<<0);
 c000538:	d0a62383 	ldbu	r2,-26482(gp)
 c00053c:	10c03fcc 	andi	r3,r2,255
 c000540:	00830034 	movhi	r2,3072
 c000544:	108dc604 	addi	r2,r2,14104
 c000548:	10c5883a 	add	r2,r2,r3
 c00054c:	10800003 	ldbu	r2,0(r2)
 c000550:	10803fcc 	andi	r2,r2,255
 c000554:	1008943a 	slli	r4,r2,16
 c000558:	d0a62343 	ldbu	r2,-26483(gp)
 c00055c:	10c03fcc 	andi	r3,r2,255
 c000560:	00830034 	movhi	r2,3072
 c000564:	108dc604 	addi	r2,r2,14104
 c000568:	10c5883a 	add	r2,r2,r3
 c00056c:	10800003 	ldbu	r2,0(r2)
 c000570:	10803fcc 	andi	r2,r2,255
 c000574:	1004923a 	slli	r2,r2,8
 c000578:	2089883a 	add	r4,r4,r2
 c00057c:	d0a62303 	ldbu	r2,-26484(gp)
 c000580:	10c03fcc 	andi	r3,r2,255
 c000584:	00830034 	movhi	r2,3072
 c000588:	108dc604 	addi	r2,r2,14104
 c00058c:	10c5883a 	add	r2,r2,r3
 c000590:	10800003 	ldbu	r2,0(r2)
 c000594:	10803fcc 	andi	r2,r2,255
 c000598:	2085883a 	add	r2,r4,r2
 c00059c:	e0bff515 	stw	r2,-44(fp)
        IOWR_ALT_UP_PARALLEL_PORT_DATA(HEX3_HEX0_BASE,BPMData);
 c0005a0:	e0fff517 	ldw	r3,-44(fp)
 c0005a4:	00840034 	movhi	r2,4096
 c0005a8:	10800804 	addi	r2,r2,32
 c0005ac:	10c00035 	stwio	r3,0(r2)

        IOWR_ALT_UP_PARALLEL_PORT_DATA(HEX7_HEX4_BASE,digit_data[currentBank]<<0);
 c0005b0:	d0e62417 	ldw	r3,-26480(gp)
 c0005b4:	00830034 	movhi	r2,3072
 c0005b8:	108dc604 	addi	r2,r2,14104
 c0005bc:	10c5883a 	add	r2,r2,r3
 c0005c0:	10800003 	ldbu	r2,0(r2)
 c0005c4:	10c03fcc 	andi	r3,r2,255
 c0005c8:	00840034 	movhi	r2,4096
 c0005cc:	10800c04 	addi	r2,r2,48
 c0005d0:	10c00035 	stwio	r3,0(r2)
    }
 c0005d4:	003f2e06 	br	c000290 <main+0x80>

0c0005d8 <alt_load>:
 * there is no bootloader, so this application is responsible for loading to
 * RAM any sections that are required.
 */  

void alt_load (void)
{
 c0005d8:	defffe04 	addi	sp,sp,-8
 c0005dc:	dfc00115 	stw	ra,4(sp)
 c0005e0:	df000015 	stw	fp,0(sp)
 c0005e4:	d839883a 	mov	fp,sp
  /* 
   * Copy the .rwdata section. 
   */

  alt_load_section (&__flash_rwdata_start, 
 c0005e8:	01030034 	movhi	r4,3072
 c0005ec:	2113dd04 	addi	r4,r4,20340
 c0005f0:	01430034 	movhi	r5,3072
 c0005f4:	294dc604 	addi	r5,r5,14104
 c0005f8:	01830034 	movhi	r6,3072
 c0005fc:	3193dd04 	addi	r6,r6,20340
 c000600:	c0006580 	call	c000658 <alt_load_section>

  /*
   * Copy the exception handler.
   */

  alt_load_section (&__flash_exceptions_start, 
 c000604:	01030034 	movhi	r4,3072
 c000608:	21000004 	addi	r4,r4,0
 c00060c:	01400034 	movhi	r5,0
 c000610:	29400804 	addi	r5,r5,32
 c000614:	01800034 	movhi	r6,0
 c000618:	31806e04 	addi	r6,r6,440
 c00061c:	c0006580 	call	c000658 <alt_load_section>

  /*
   * Copy the .rodata section.
   */

  alt_load_section (&__flash_rodata_start, 
 c000620:	01030034 	movhi	r4,3072
 c000624:	210d7604 	addi	r4,r4,13784
 c000628:	01430034 	movhi	r5,3072
 c00062c:	294d7604 	addi	r5,r5,13784
 c000630:	01830034 	movhi	r6,3072
 c000634:	318dc604 	addi	r6,r6,14104
 c000638:	c0006580 	call	c000658 <alt_load_section>
  
  /*
   * Now ensure that the caches are in synch.
   */
  
  alt_dcache_flush_all();
 c00063c:	c0023840 	call	c002384 <alt_dcache_flush_all>
  alt_icache_flush_all();
 c000640:	c00263c0 	call	c00263c <alt_icache_flush_all>
}
 c000644:	e037883a 	mov	sp,fp
 c000648:	dfc00117 	ldw	ra,4(sp)
 c00064c:	df000017 	ldw	fp,0(sp)
 c000650:	dec00204 	addi	sp,sp,8
 c000654:	f800283a 	ret

0c000658 <alt_load_section>:
 */

static void ALT_INLINE alt_load_section (alt_u32* from, 
                                         alt_u32* to, 
                                         alt_u32* end)
{
 c000658:	defffc04 	addi	sp,sp,-16
 c00065c:	df000315 	stw	fp,12(sp)
 c000660:	df000304 	addi	fp,sp,12
 c000664:	e13ffd15 	stw	r4,-12(fp)
 c000668:	e17ffe15 	stw	r5,-8(fp)
 c00066c:	e1bfff15 	stw	r6,-4(fp)
  if (to != from)
 c000670:	e0fffe17 	ldw	r3,-8(fp)
 c000674:	e0bffd17 	ldw	r2,-12(fp)
 c000678:	18800e26 	beq	r3,r2,c0006b4 <alt_load_section+0x5c>
  {
    while( to != end )
 c00067c:	00000a06 	br	c0006a8 <alt_load_section+0x50>
    {
      *to++ = *from++;
 c000680:	e0bffd17 	ldw	r2,-12(fp)
 c000684:	10c00017 	ldw	r3,0(r2)
 c000688:	e0bffe17 	ldw	r2,-8(fp)
 c00068c:	10c00015 	stw	r3,0(r2)
 c000690:	e0bffe17 	ldw	r2,-8(fp)
 c000694:	10800104 	addi	r2,r2,4
 c000698:	e0bffe15 	stw	r2,-8(fp)
 c00069c:	e0bffd17 	ldw	r2,-12(fp)
 c0006a0:	10800104 	addi	r2,r2,4
 c0006a4:	e0bffd15 	stw	r2,-12(fp)
                                         alt_u32* to, 
                                         alt_u32* end)
{
  if (to != from)
  {
    while( to != end )
 c0006a8:	e0fffe17 	ldw	r3,-8(fp)
 c0006ac:	e0bfff17 	ldw	r2,-4(fp)
 c0006b0:	18bff31e 	bne	r3,r2,c000680 <alt_load_section+0x28>
    {
      *to++ = *from++;
    }
  }
}
 c0006b4:	e037883a 	mov	sp,fp
 c0006b8:	df000017 	ldw	fp,0(sp)
 c0006bc:	dec00104 	addi	sp,sp,4
 c0006c0:	f800283a 	ret

0c0006c4 <alt_main>:
 * devices/filesystems/components in the system; and call the entry point for
 * the users application, i.e. main().
 */

void alt_main (void)
{
 c0006c4:	defffd04 	addi	sp,sp,-12
 c0006c8:	dfc00215 	stw	ra,8(sp)
 c0006cc:	df000115 	stw	fp,4(sp)
 c0006d0:	df000104 	addi	fp,sp,4
#endif

  /* ALT LOG - please see HAL/sys/alt_log_printf.h for details */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Entering alt_main, calling alt_irq_init.\r\n");
  /* Initialize the interrupt controller. */
  alt_irq_init (NULL);
 c0006d4:	0009883a 	mov	r4,zero
 c0006d8:	c0007300 	call	c000730 <alt_irq_init>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Done OS Init, calling alt_sem_create.\r\n");
  ALT_SEM_CREATE (&alt_fd_list_lock, 1);

  /* Initialize the device drivers/software components. */
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling alt_sys_init.\r\n");
  alt_sys_init();
 c0006dc:	c0007640 	call	c000764 <alt_sys_init>
   * devices be present (not equal to /dev/null) and if direct drivers
   * aren't being used.
   */

    ALT_LOG_PRINT_BOOT("[alt_main.c] Redirecting IO.\r\n");
    alt_io_redirect(ALT_STDOUT, ALT_STDIN, ALT_STDERR);
 c0006e0:	01030034 	movhi	r4,3072
 c0006e4:	210d8604 	addi	r4,r4,13848
 c0006e8:	01430034 	movhi	r5,3072
 c0006ec:	294d8604 	addi	r5,r5,13848
 c0006f0:	01830034 	movhi	r6,3072
 c0006f4:	318d8604 	addi	r6,r6,13848
 c0006f8:	c0027300 	call	c002730 <alt_io_redirect>
  /* 
   * Call the C++ constructors 
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling C++ constructors.\r\n");
  _do_ctors ();
 c0006fc:	c0024e00 	call	c0024e0 <_do_ctors>
   * redefined as _exit()). This is in the interest of reducing code footprint,
   * in that the atexit() overhead is removed when it's not needed.
   */

  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling atexit.\r\n");
  atexit (_do_dtors);
 c000700:	01030034 	movhi	r4,3072
 c000704:	21095104 	addi	r4,r4,9540
 c000708:	c0030b80 	call	c0030b8 <atexit>
  ALT_LOG_PRINT_BOOT("[alt_main.c] Calling main.\r\n");

#ifdef ALT_NO_EXIT
  main (alt_argc, alt_argv, alt_envp);
#else
  result = main (alt_argc, alt_argv, alt_envp);
 c00070c:	d1262517 	ldw	r4,-26476(gp)
 c000710:	d1662617 	ldw	r5,-26472(gp)
 c000714:	d1a62717 	ldw	r6,-26468(gp)
 c000718:	c0002100 	call	c000210 <main>
 c00071c:	e0bfff15 	stw	r2,-4(fp)
  close(STDOUT_FILENO);
 c000720:	01000044 	movi	r4,1
 c000724:	c0022280 	call	c002228 <close>
  exit (result);
 c000728:	e13fff17 	ldw	r4,-4(fp)
 c00072c:	c0030cc0 	call	c0030cc <exit>

0c000730 <alt_irq_init>:
 * The "base" parameter is ignored and only
 * present for backwards-compatibility.
 */

void alt_irq_init ( const void* base )
{
 c000730:	defffd04 	addi	sp,sp,-12
 c000734:	dfc00215 	stw	ra,8(sp)
 c000738:	df000115 	stw	fp,4(sp)
 c00073c:	df000104 	addi	fp,sp,4
 c000740:	e13fff15 	stw	r4,-4(fp)
    ALTERA_NIOS2_QSYS_IRQ_INIT ( CPU, CPU);
 c000744:	c002e300 	call	c002e30 <altera_nios2_qsys_irq_init>
 * alt_irq_cpu_enable_interrupts() enables the CPU to start taking interrupts.
 */
static ALT_INLINE void ALT_ALWAYS_INLINE 
       alt_irq_cpu_enable_interrupts ()
{
    NIOS2_WRITE_STATUS(NIOS2_STATUS_PIE_MSK
 c000748:	00800044 	movi	r2,1
 c00074c:	1001703a 	wrctl	status,r2
    alt_irq_cpu_enable_interrupts();
}
 c000750:	e037883a 	mov	sp,fp
 c000754:	dfc00117 	ldw	ra,4(sp)
 c000758:	df000017 	ldw	fp,0(sp)
 c00075c:	dec00204 	addi	sp,sp,8
 c000760:	f800283a 	ret

0c000764 <alt_sys_init>:
 * Initialize the non-interrupt controller devices.
 * Called after alt_irq_init().
 */

void alt_sys_init( void )
{
 c000764:	defffe04 	addi	sp,sp,-8
 c000768:	dfc00115 	stw	ra,4(sp)
 c00076c:	df000015 	stw	fp,0(sp)
 c000770:	d839883a 	mov	fp,sp
    ALTERA_AVALON_TIMER_INIT ( INTERVAL_TIMER, Interval_Timer);
 c000774:	01040034 	movhi	r4,4096
 c000778:	21080004 	addi	r4,r4,8192
 c00077c:	000b883a 	mov	r5,zero
 c000780:	000d883a 	mov	r6,zero
 c000784:	01c00204 	movi	r7,8
 c000788:	c0013b00 	call	c0013b0 <alt_avalon_timer_sc_init>
    ALTERA_AVALON_JTAG_UART_INIT ( JTAG_UART, JTAG_UART);
 c00078c:	01030034 	movhi	r4,3072
 c000790:	210dd304 	addi	r4,r4,14156
 c000794:	000b883a 	mov	r5,zero
 c000798:	01800204 	movi	r6,8
 c00079c:	c0009dc0 	call	c0009dc <altera_avalon_jtag_uart_init>
 c0007a0:	01030034 	movhi	r4,3072
 c0007a4:	210dc904 	addi	r4,r4,14116
 c0007a8:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_AVALON_SYSID_QSYS_INIT ( SYSID, sysid);
    ALTERA_UP_AVALON_CHARACTER_LCD_INIT ( CHAR_LCD_16X2, Char_LCD_16x2);
 c0007ac:	01030034 	movhi	r4,3072
 c0007b0:	2111e104 	addi	r4,r4,18308
 c0007b4:	c0014e80 	call	c0014e8 <alt_up_character_lcd_init>
 c0007b8:	01030034 	movhi	r4,3072
 c0007bc:	2111e104 	addi	r4,r4,18308
 c0007c0:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_IRDA_INIT ( IRDA, IrDA);
 c0007c4:	01030034 	movhi	r4,3072
 c0007c8:	2111ec04 	addi	r4,r4,18352
 c0007cc:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( EXPANSION_JP5, Expansion_JP5);
 c0007d0:	01030034 	movhi	r4,3072
 c0007d4:	2111f704 	addi	r4,r4,18396
 c0007d8:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( GREEN_LEDS, Green_LEDs);
 c0007dc:	01030034 	movhi	r4,3072
 c0007e0:	21120204 	addi	r4,r4,18440
 c0007e4:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX3_HEX0, HEX3_HEX0);
 c0007e8:	01030034 	movhi	r4,3072
 c0007ec:	21120d04 	addi	r4,r4,18484
 c0007f0:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( HEX7_HEX4, HEX7_HEX4);
 c0007f4:	01030034 	movhi	r4,3072
 c0007f8:	21121804 	addi	r4,r4,18528
 c0007fc:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( PUSHBUTTONS, Pushbuttons);
 c000800:	01030034 	movhi	r4,3072
 c000804:	21122304 	addi	r4,r4,18572
 c000808:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( RED_LEDS, Red_LEDs);
 c00080c:	01030034 	movhi	r4,3072
 c000810:	21122e04 	addi	r4,r4,18616
 c000814:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_PARALLEL_PORT_INIT ( SLIDER_SWITCHES, Slider_Switches);
 c000818:	01030034 	movhi	r4,3072
 c00081c:	21123904 	addi	r4,r4,18660
 c000820:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_RS232_INIT ( SERIAL_PORT, Serial_Port);
 c000824:	01030034 	movhi	r4,3072
 c000828:	21124404 	addi	r4,r4,18704
 c00082c:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_AVALON_USB_INIT ( USB, USB);
 c000830:	01030034 	movhi	r4,3072
 c000834:	21124f04 	addi	r4,r4,18748
 c000838:	c00085c0 	call	c00085c <alt_dev_reg>
    ALTERA_UP_SD_CARD_AVALON_INTERFACE_INIT ( SD_CARD, SD_Card);
 c00083c:	01030034 	movhi	r4,3072
 c000840:	21125c04 	addi	r4,r4,18800
 c000844:	c00085c0 	call	c00085c <alt_dev_reg>
}
 c000848:	e037883a 	mov	sp,fp
 c00084c:	dfc00117 	ldw	ra,4(sp)
 c000850:	df000017 	ldw	fp,0(sp)
 c000854:	dec00204 	addi	sp,sp,8
 c000858:	f800283a 	ret

0c00085c <alt_dev_reg>:
 */

extern int alt_fs_reg  (alt_dev* dev); 

static ALT_INLINE int alt_dev_reg (alt_dev* dev)
{
 c00085c:	defffd04 	addi	sp,sp,-12
 c000860:	dfc00215 	stw	ra,8(sp)
 c000864:	df000115 	stw	fp,4(sp)
 c000868:	df000104 	addi	fp,sp,4
 c00086c:	e13fff15 	stw	r4,-4(fp)
  extern alt_llist alt_dev_list;

  return alt_dev_llist_insert ((alt_dev_llist*) dev, &alt_dev_list);
 c000870:	e13fff17 	ldw	r4,-4(fp)
 c000874:	01430034 	movhi	r5,3072
 c000878:	2953d404 	addi	r5,r5,20304
 c00087c:	c0023cc0 	call	c0023cc <alt_dev_llist_insert>
}
 c000880:	e037883a 	mov	sp,fp
 c000884:	dfc00117 	ldw	ra,4(sp)
 c000888:	df000017 	ldw	fp,0(sp)
 c00088c:	dec00204 	addi	sp,sp,8
 c000890:	f800283a 	ret

0c000894 <altera_avalon_jtag_uart_read_fd>:
 *
 */

int 
altera_avalon_jtag_uart_read_fd(alt_fd* fd, char* buffer, int space)
{
 c000894:	defffa04 	addi	sp,sp,-24
 c000898:	dfc00515 	stw	ra,20(sp)
 c00089c:	df000415 	stw	fp,16(sp)
 c0008a0:	df000404 	addi	fp,sp,16
 c0008a4:	e13ffd15 	stw	r4,-12(fp)
 c0008a8:	e17ffe15 	stw	r5,-8(fp)
 c0008ac:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 c0008b0:	e0bffd17 	ldw	r2,-12(fp)
 c0008b4:	10800017 	ldw	r2,0(r2)
 c0008b8:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_read(&dev->state, buffer, space,
 c0008bc:	e0bffc17 	ldw	r2,-16(fp)
 c0008c0:	11000a04 	addi	r4,r2,40
 c0008c4:	e0bffd17 	ldw	r2,-12(fp)
 c0008c8:	11c00217 	ldw	r7,8(r2)
 c0008cc:	e17ffe17 	ldw	r5,-8(fp)
 c0008d0:	e1bfff17 	ldw	r6,-4(fp)
 c0008d4:	c000ed80 	call	c000ed8 <altera_avalon_jtag_uart_read>
      fd->fd_flags);
}
 c0008d8:	e037883a 	mov	sp,fp
 c0008dc:	dfc00117 	ldw	ra,4(sp)
 c0008e0:	df000017 	ldw	fp,0(sp)
 c0008e4:	dec00204 	addi	sp,sp,8
 c0008e8:	f800283a 	ret

0c0008ec <altera_avalon_jtag_uart_write_fd>:

int 
altera_avalon_jtag_uart_write_fd(alt_fd* fd, const char* buffer, int space)
{
 c0008ec:	defffa04 	addi	sp,sp,-24
 c0008f0:	dfc00515 	stw	ra,20(sp)
 c0008f4:	df000415 	stw	fp,16(sp)
 c0008f8:	df000404 	addi	fp,sp,16
 c0008fc:	e13ffd15 	stw	r4,-12(fp)
 c000900:	e17ffe15 	stw	r5,-8(fp)
 c000904:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 c000908:	e0bffd17 	ldw	r2,-12(fp)
 c00090c:	10800017 	ldw	r2,0(r2)
 c000910:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_write(&dev->state, buffer, space,
 c000914:	e0bffc17 	ldw	r2,-16(fp)
 c000918:	11000a04 	addi	r4,r2,40
 c00091c:	e0bffd17 	ldw	r2,-12(fp)
 c000920:	11c00217 	ldw	r7,8(r2)
 c000924:	e17ffe17 	ldw	r5,-8(fp)
 c000928:	e1bfff17 	ldw	r6,-4(fp)
 c00092c:	c0010fc0 	call	c0010fc <altera_avalon_jtag_uart_write>
      fd->fd_flags);
}
 c000930:	e037883a 	mov	sp,fp
 c000934:	dfc00117 	ldw	ra,4(sp)
 c000938:	df000017 	ldw	fp,0(sp)
 c00093c:	dec00204 	addi	sp,sp,8
 c000940:	f800283a 	ret

0c000944 <altera_avalon_jtag_uart_close_fd>:

#ifndef ALTERA_AVALON_JTAG_UART_SMALL

int 
altera_avalon_jtag_uart_close_fd(alt_fd* fd)
{
 c000944:	defffc04 	addi	sp,sp,-16
 c000948:	dfc00315 	stw	ra,12(sp)
 c00094c:	df000215 	stw	fp,8(sp)
 c000950:	df000204 	addi	fp,sp,8
 c000954:	e13fff15 	stw	r4,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev; 
 c000958:	e0bfff17 	ldw	r2,-4(fp)
 c00095c:	10800017 	ldw	r2,0(r2)
 c000960:	e0bffe15 	stw	r2,-8(fp)

    return altera_avalon_jtag_uart_close(&dev->state, fd->fd_flags);
 c000964:	e0bffe17 	ldw	r2,-8(fp)
 c000968:	11000a04 	addi	r4,r2,40
 c00096c:	e0bfff17 	ldw	r2,-4(fp)
 c000970:	11400217 	ldw	r5,8(r2)
 c000974:	c000d700 	call	c000d70 <altera_avalon_jtag_uart_close>
}
 c000978:	e037883a 	mov	sp,fp
 c00097c:	dfc00117 	ldw	ra,4(sp)
 c000980:	df000017 	ldw	fp,0(sp)
 c000984:	dec00204 	addi	sp,sp,8
 c000988:	f800283a 	ret

0c00098c <altera_avalon_jtag_uart_ioctl_fd>:

int 
altera_avalon_jtag_uart_ioctl_fd(alt_fd* fd, int req, void* arg)
{
 c00098c:	defffa04 	addi	sp,sp,-24
 c000990:	dfc00515 	stw	ra,20(sp)
 c000994:	df000415 	stw	fp,16(sp)
 c000998:	df000404 	addi	fp,sp,16
 c00099c:	e13ffd15 	stw	r4,-12(fp)
 c0009a0:	e17ffe15 	stw	r5,-8(fp)
 c0009a4:	e1bfff15 	stw	r6,-4(fp)
    altera_avalon_jtag_uart_dev* dev = (altera_avalon_jtag_uart_dev*) fd->dev;
 c0009a8:	e0bffd17 	ldw	r2,-12(fp)
 c0009ac:	10800017 	ldw	r2,0(r2)
 c0009b0:	e0bffc15 	stw	r2,-16(fp)

    return altera_avalon_jtag_uart_ioctl(&dev->state, req, arg);
 c0009b4:	e0bffc17 	ldw	r2,-16(fp)
 c0009b8:	11000a04 	addi	r4,r2,40
 c0009bc:	e17ffe17 	ldw	r5,-8(fp)
 c0009c0:	e1bfff17 	ldw	r6,-4(fp)
 c0009c4:	c000de40 	call	c000de4 <altera_avalon_jtag_uart_ioctl>
}
 c0009c8:	e037883a 	mov	sp,fp
 c0009cc:	dfc00117 	ldw	ra,4(sp)
 c0009d0:	df000017 	ldw	fp,0(sp)
 c0009d4:	dec00204 	addi	sp,sp,8
 c0009d8:	f800283a 	ret

0c0009dc <altera_avalon_jtag_uart_init>:
 * Return 1 on sucessful IRQ register and 0 on failure.
 */

void altera_avalon_jtag_uart_init(altera_avalon_jtag_uart_state* sp, 
                                  int irq_controller_id, int irq)
{
 c0009dc:	defffb04 	addi	sp,sp,-20
 c0009e0:	dfc00415 	stw	ra,16(sp)
 c0009e4:	df000315 	stw	fp,12(sp)
 c0009e8:	df000304 	addi	fp,sp,12
 c0009ec:	e13ffd15 	stw	r4,-12(fp)
 c0009f0:	e17ffe15 	stw	r5,-8(fp)
 c0009f4:	e1bfff15 	stw	r6,-4(fp)
  ALT_FLAG_CREATE(&sp->events, 0);
  ALT_SEM_CREATE(&sp->read_lock, 1);
  ALT_SEM_CREATE(&sp->write_lock, 1);

  /* enable read interrupts at the device */
  sp->irq_enable = ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 c0009f8:	e0fffd17 	ldw	r3,-12(fp)
 c0009fc:	00800044 	movi	r2,1
 c000a00:	18800815 	stw	r2,32(r3)

  IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable); 
 c000a04:	e0bffd17 	ldw	r2,-12(fp)
 c000a08:	10800017 	ldw	r2,0(r2)
 c000a0c:	11000104 	addi	r4,r2,4
 c000a10:	e0bffd17 	ldw	r2,-12(fp)
 c000a14:	10800817 	ldw	r2,32(r2)
 c000a18:	1007883a 	mov	r3,r2
 c000a1c:	2005883a 	mov	r2,r4
 c000a20:	10c00035 	stwio	r3,0(r2)
  /* register the interrupt handler */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, altera_avalon_jtag_uart_irq, 
                      sp, NULL);
#else
  alt_irq_register(irq, sp, altera_avalon_jtag_uart_irq);
 c000a24:	e13fff17 	ldw	r4,-4(fp)
 c000a28:	e17ffd17 	ldw	r5,-12(fp)
 c000a2c:	01830034 	movhi	r6,3072
 c000a30:	3182a504 	addi	r6,r6,2708
 c000a34:	c0027a80 	call	c0027a8 <alt_irq_register>
#endif  

  /* Register an alarm to go off every second to check for presence of host */
  sp->host_inactive = 0;
 c000a38:	e0bffd17 	ldw	r2,-12(fp)
 c000a3c:	10000915 	stw	zero,36(r2)

  if (alt_alarm_start(&sp->alarm, alt_ticks_per_second(), 
 c000a40:	e0bffd17 	ldw	r2,-12(fp)
 c000a44:	11000204 	addi	r4,r2,8
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 c000a48:	00830034 	movhi	r2,3072
 c000a4c:	1099fa04 	addi	r2,r2,26600
 c000a50:	10800017 	ldw	r2,0(r2)
 c000a54:	100b883a 	mov	r5,r2
 c000a58:	01830034 	movhi	r6,3072
 c000a5c:	31833004 	addi	r6,r6,3264
 c000a60:	e1fffd17 	ldw	r7,-12(fp)
 c000a64:	c0020d40 	call	c0020d4 <alt_alarm_start>
 c000a68:	1004403a 	cmpge	r2,r2,zero
 c000a6c:	1000041e 	bne	r2,zero,c000a80 <altera_avalon_jtag_uart_init+0xa4>
    &altera_avalon_jtag_uart_timeout, sp) < 0)
  {
    /* If we can't set the alarm then record "don't know if host present" 
     * and behave as though the host is present.
     */
    sp->timeout = INT_MAX;
 c000a70:	e0fffd17 	ldw	r3,-12(fp)
 c000a74:	00a00034 	movhi	r2,32768
 c000a78:	10bfffc4 	addi	r2,r2,-1
 c000a7c:	18800115 	stw	r2,4(r3)
  }

  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ALARM_REGISTER(sp, sp->base);
}
 c000a80:	e037883a 	mov	sp,fp
 c000a84:	dfc00117 	ldw	ra,4(sp)
 c000a88:	df000017 	ldw	fp,0(sp)
 c000a8c:	dec00204 	addi	sp,sp,8
 c000a90:	f800283a 	ret

0c000a94 <altera_avalon_jtag_uart_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void altera_avalon_jtag_uart_irq(void* context)
#else
static void altera_avalon_jtag_uart_irq(void* context, alt_u32 id)
#endif
{
 c000a94:	defff704 	addi	sp,sp,-36
 c000a98:	df000815 	stw	fp,32(sp)
 c000a9c:	df000804 	addi	fp,sp,32
 c000aa0:	e13ffe15 	stw	r4,-8(fp)
 c000aa4:	e17fff15 	stw	r5,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state*) context;
 c000aa8:	e0bffe17 	ldw	r2,-8(fp)
 c000aac:	e0bffd15 	stw	r2,-12(fp)
  unsigned int base = sp->base;
 c000ab0:	e0bffd17 	ldw	r2,-12(fp)
 c000ab4:	10800017 	ldw	r2,0(r2)
 c000ab8:	e0bffc15 	stw	r2,-16(fp)
 c000abc:	00000006 	br	c000ac0 <altera_avalon_jtag_uart_irq+0x2c>
  /* ALT_LOG - see altera_hal/HAL/inc/sys/alt_log_printf.h */ 
  ALT_LOG_JTAG_UART_ISR_FUNCTION(base, sp);

  for ( ; ; )
  {
    unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 c000ac0:	e0bffc17 	ldw	r2,-16(fp)
 c000ac4:	10800104 	addi	r2,r2,4
 c000ac8:	10800037 	ldwio	r2,0(r2)
 c000acc:	e0bffb15 	stw	r2,-20(fp)

    /* Return once nothing more to do */
    if ((control & (ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK | ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)) == 0)
 c000ad0:	e0bffb17 	ldw	r2,-20(fp)
 c000ad4:	1080c00c 	andi	r2,r2,768
 c000ad8:	1005003a 	cmpeq	r2,r2,zero
 c000adc:	1000741e 	bne	r2,zero,c000cb0 <altera_avalon_jtag_uart_irq+0x21c>
      break;

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_RI_MSK)
 c000ae0:	e0bffb17 	ldw	r2,-20(fp)
 c000ae4:	1080400c 	andi	r2,r2,256
 c000ae8:	1005003a 	cmpeq	r2,r2,zero
 c000aec:	1000351e 	bne	r2,zero,c000bc4 <altera_avalon_jtag_uart_irq+0x130>
    {
      /* process a read irq.  Start by assuming that there is data in the
       * receive FIFO (otherwise why would we have been interrupted?)
       */
      unsigned int data = 1 << ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_OFST;
 c000af0:	00800074 	movhi	r2,1
 c000af4:	e0bffa15 	stw	r2,-24(fp)
      for ( ; ; )
      {
        /* Check whether there is space in the buffer.  If not then we must not
         * read any characters from the buffer as they will be lost.
         */
        unsigned int next = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 c000af8:	e0bffd17 	ldw	r2,-12(fp)
 c000afc:	10800a17 	ldw	r2,40(r2)
 c000b00:	10800044 	addi	r2,r2,1
 c000b04:	1081ffcc 	andi	r2,r2,2047
 c000b08:	e0bff915 	stw	r2,-28(fp)
        if (next == sp->rx_out)
 c000b0c:	e0bffd17 	ldw	r2,-12(fp)
 c000b10:	10c00b17 	ldw	r3,44(r2)
 c000b14:	e0bff917 	ldw	r2,-28(fp)
 c000b18:	18801626 	beq	r3,r2,c000b74 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        /* Try to remove a character from the FIFO and find out whether there
         * are any more characters remaining.
         */
        data = IORD_ALTERA_AVALON_JTAG_UART_DATA(base);
 c000b1c:	e0bffc17 	ldw	r2,-16(fp)
 c000b20:	10800037 	ldwio	r2,0(r2)
 c000b24:	e0bffa15 	stw	r2,-24(fp)
        
        if ((data & ALTERA_AVALON_JTAG_UART_DATA_RVALID_MSK) == 0)
 c000b28:	e0bffa17 	ldw	r2,-24(fp)
 c000b2c:	10a0000c 	andi	r2,r2,32768
 c000b30:	1005003a 	cmpeq	r2,r2,zero
 c000b34:	10000f1e 	bne	r2,zero,c000b74 <altera_avalon_jtag_uart_irq+0xe0>
          break;

        sp->rx_buf[sp->rx_in] = (data & ALTERA_AVALON_JTAG_UART_DATA_DATA_MSK) >> ALTERA_AVALON_JTAG_UART_DATA_DATA_OFST;
 c000b38:	e0bffd17 	ldw	r2,-12(fp)
 c000b3c:	10c00a17 	ldw	r3,40(r2)
 c000b40:	e0bffa17 	ldw	r2,-24(fp)
 c000b44:	1009883a 	mov	r4,r2
 c000b48:	e0bffd17 	ldw	r2,-12(fp)
 c000b4c:	1885883a 	add	r2,r3,r2
 c000b50:	10800e04 	addi	r2,r2,56
 c000b54:	11000005 	stb	r4,0(r2)
        sp->rx_in = (sp->rx_in + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 c000b58:	e0bffd17 	ldw	r2,-12(fp)
 c000b5c:	10800a17 	ldw	r2,40(r2)
 c000b60:	10800044 	addi	r2,r2,1
 c000b64:	10c1ffcc 	andi	r3,r2,2047
 c000b68:	e0bffd17 	ldw	r2,-12(fp)
 c000b6c:	10c00a15 	stw	r3,40(r2)

        /* Post an event to notify jtag_uart_read that a character has been read */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_READ_RDY, OS_FLAG_SET);
      }
 c000b70:	003fe106 	br	c000af8 <altera_avalon_jtag_uart_irq+0x64>

      if (data & ALTERA_AVALON_JTAG_UART_DATA_RAVAIL_MSK)
 c000b74:	e0bffa17 	ldw	r2,-24(fp)
 c000b78:	10bfffec 	andhi	r2,r2,65535
 c000b7c:	1005003a 	cmpeq	r2,r2,zero
 c000b80:	1000101e 	bne	r2,zero,c000bc4 <altera_avalon_jtag_uart_irq+0x130>
      {
        /* If there is still data available here then the buffer is full 
         * so turn off receive interrupts until some space becomes available.
         */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 c000b84:	e0bffd17 	ldw	r2,-12(fp)
 c000b88:	10c00817 	ldw	r3,32(r2)
 c000b8c:	00bfff84 	movi	r2,-2
 c000b90:	1886703a 	and	r3,r3,r2
 c000b94:	e0bffd17 	ldw	r2,-12(fp)
 c000b98:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(base, sp->irq_enable);
 c000b9c:	e0bffc17 	ldw	r2,-16(fp)
 c000ba0:	11000104 	addi	r4,r2,4
 c000ba4:	e0bffd17 	ldw	r2,-12(fp)
 c000ba8:	10800817 	ldw	r2,32(r2)
 c000bac:	1007883a 	mov	r3,r2
 c000bb0:	2005883a 	mov	r2,r4
 c000bb4:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 c000bb8:	e0bffc17 	ldw	r2,-16(fp)
 c000bbc:	10800104 	addi	r2,r2,4
 c000bc0:	10800037 	ldwio	r2,0(r2)
      }
    }

    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
 c000bc4:	e0bffb17 	ldw	r2,-20(fp)
 c000bc8:	1080800c 	andi	r2,r2,512
 c000bcc:	1005003a 	cmpeq	r2,r2,zero
 c000bd0:	103fbb1e 	bne	r2,zero,c000ac0 <altera_avalon_jtag_uart_irq+0x2c>
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;
 c000bd4:	e0bffb17 	ldw	r2,-20(fp)
 c000bd8:	10bfffec 	andhi	r2,r2,65535
 c000bdc:	1004d43a 	srli	r2,r2,16
 c000be0:	e0bff815 	stw	r2,-32(fp)

      while (space > 0 && sp->tx_out != sp->tx_in)
 c000be4:	00001506 	br	c000c3c <altera_avalon_jtag_uart_irq+0x1a8>
      {
        IOWR_ALTERA_AVALON_JTAG_UART_DATA(base, sp->tx_buf[sp->tx_out]);
 c000be8:	e13ffc17 	ldw	r4,-16(fp)
 c000bec:	e0bffd17 	ldw	r2,-12(fp)
 c000bf0:	10c00d17 	ldw	r3,52(r2)
 c000bf4:	e0bffd17 	ldw	r2,-12(fp)
 c000bf8:	1885883a 	add	r2,r3,r2
 c000bfc:	10820e04 	addi	r2,r2,2104
 c000c00:	10800003 	ldbu	r2,0(r2)
 c000c04:	10c03fcc 	andi	r3,r2,255
 c000c08:	18c0201c 	xori	r3,r3,128
 c000c0c:	18ffe004 	addi	r3,r3,-128
 c000c10:	2005883a 	mov	r2,r4
 c000c14:	10c00035 	stwio	r3,0(r2)

        sp->tx_out = (sp->tx_out + 1) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 c000c18:	e0bffd17 	ldw	r2,-12(fp)
 c000c1c:	10800d17 	ldw	r2,52(r2)
 c000c20:	10800044 	addi	r2,r2,1
 c000c24:	10c1ffcc 	andi	r3,r2,2047
 c000c28:	e0bffd17 	ldw	r2,-12(fp)
 c000c2c:	10c00d15 	stw	r3,52(r2)

        /* Post an event to notify jtag_uart_write that a character has been written */
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
 c000c30:	e0bff817 	ldw	r2,-32(fp)
 c000c34:	10bfffc4 	addi	r2,r2,-1
 c000c38:	e0bff815 	stw	r2,-32(fp)
    if (control & ALTERA_AVALON_JTAG_UART_CONTROL_WI_MSK)
    {
      /* process a write irq */
      unsigned int space = (control & ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_MSK) >> ALTERA_AVALON_JTAG_UART_CONTROL_WSPACE_OFST;

      while (space > 0 && sp->tx_out != sp->tx_in)
 c000c3c:	e0bff817 	ldw	r2,-32(fp)
 c000c40:	1005003a 	cmpeq	r2,r2,zero
 c000c44:	1000051e 	bne	r2,zero,c000c5c <altera_avalon_jtag_uart_irq+0x1c8>
 c000c48:	e0bffd17 	ldw	r2,-12(fp)
 c000c4c:	10c00d17 	ldw	r3,52(r2)
 c000c50:	e0bffd17 	ldw	r2,-12(fp)
 c000c54:	10800c17 	ldw	r2,48(r2)
 c000c58:	18bfe31e 	bne	r3,r2,c000be8 <altera_avalon_jtag_uart_irq+0x154>
        ALT_FLAG_POST (sp->events, ALT_JTAG_UART_WRITE_RDY, OS_FLAG_SET);

        space--;
      }

      if (space > 0)
 c000c5c:	e0bff817 	ldw	r2,-32(fp)
 c000c60:	1005003a 	cmpeq	r2,r2,zero
 c000c64:	103f961e 	bne	r2,zero,c000ac0 <altera_avalon_jtag_uart_irq+0x2c>
      {
        /* If we don't have any more data available then turn off the TX interrupt */
        sp->irq_enable &= ~ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 c000c68:	e0bffd17 	ldw	r2,-12(fp)
 c000c6c:	10c00817 	ldw	r3,32(r2)
 c000c70:	00bfff44 	movi	r2,-3
 c000c74:	1886703a 	and	r3,r3,r2
 c000c78:	e0bffd17 	ldw	r2,-12(fp)
 c000c7c:	10c00815 	stw	r3,32(r2)
        IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 c000c80:	e0bffd17 	ldw	r2,-12(fp)
 c000c84:	10800017 	ldw	r2,0(r2)
 c000c88:	11000104 	addi	r4,r2,4
 c000c8c:	e0bffd17 	ldw	r2,-12(fp)
 c000c90:	10800817 	ldw	r2,32(r2)
 c000c94:	1007883a 	mov	r3,r2
 c000c98:	2005883a 	mov	r2,r4
 c000c9c:	10c00035 	stwio	r3,0(r2)
        
        /* Dummy read to ensure IRQ is cleared prior to ISR completion */
        IORD_ALTERA_AVALON_JTAG_UART_CONTROL(base);
 c000ca0:	e0bffc17 	ldw	r2,-16(fp)
 c000ca4:	10800104 	addi	r2,r2,4
 c000ca8:	10800037 	ldwio	r2,0(r2)
      }
    }
  }
 c000cac:	003f8406 	br	c000ac0 <altera_avalon_jtag_uart_irq+0x2c>
}
 c000cb0:	e037883a 	mov	sp,fp
 c000cb4:	df000017 	ldw	fp,0(sp)
 c000cb8:	dec00104 	addi	sp,sp,4
 c000cbc:	f800283a 	ret

0c000cc0 <altera_avalon_jtag_uart_timeout>:
 * Timeout routine is called every second
 */

static alt_u32 
altera_avalon_jtag_uart_timeout(void* context) 
{
 c000cc0:	defffc04 	addi	sp,sp,-16
 c000cc4:	df000315 	stw	fp,12(sp)
 c000cc8:	df000304 	addi	fp,sp,12
 c000ccc:	e13fff15 	stw	r4,-4(fp)
  altera_avalon_jtag_uart_state* sp = (altera_avalon_jtag_uart_state *) context;
 c000cd0:	e0bfff17 	ldw	r2,-4(fp)
 c000cd4:	e0bffe15 	stw	r2,-8(fp)

  unsigned int control = IORD_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base);
 c000cd8:	e0bffe17 	ldw	r2,-8(fp)
 c000cdc:	10800017 	ldw	r2,0(r2)
 c000ce0:	10800104 	addi	r2,r2,4
 c000ce4:	10800037 	ldwio	r2,0(r2)
 c000ce8:	e0bffd15 	stw	r2,-12(fp)

  if (control & ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK)
 c000cec:	e0bffd17 	ldw	r2,-12(fp)
 c000cf0:	1081000c 	andi	r2,r2,1024
 c000cf4:	1005003a 	cmpeq	r2,r2,zero
 c000cf8:	10000c1e 	bne	r2,zero,c000d2c <altera_avalon_jtag_uart_timeout+0x6c>
  {
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable | ALTERA_AVALON_JTAG_UART_CONTROL_AC_MSK);
 c000cfc:	e0bffe17 	ldw	r2,-8(fp)
 c000d00:	10800017 	ldw	r2,0(r2)
 c000d04:	11000104 	addi	r4,r2,4
 c000d08:	e0bffe17 	ldw	r2,-8(fp)
 c000d0c:	10800817 	ldw	r2,32(r2)
 c000d10:	10810014 	ori	r2,r2,1024
 c000d14:	1007883a 	mov	r3,r2
 c000d18:	2005883a 	mov	r2,r4
 c000d1c:	10c00035 	stwio	r3,0(r2)
    sp->host_inactive = 0;
 c000d20:	e0bffe17 	ldw	r2,-8(fp)
 c000d24:	10000915 	stw	zero,36(r2)
 c000d28:	00000a06 	br	c000d54 <altera_avalon_jtag_uart_timeout+0x94>
  }
  else if (sp->host_inactive < INT_MAX - 2) {
 c000d2c:	e0bffe17 	ldw	r2,-8(fp)
 c000d30:	10c00917 	ldw	r3,36(r2)
 c000d34:	00a00034 	movhi	r2,32768
 c000d38:	10bfff04 	addi	r2,r2,-4
 c000d3c:	10c00536 	bltu	r2,r3,c000d54 <altera_avalon_jtag_uart_timeout+0x94>
    sp->host_inactive++;
 c000d40:	e0bffe17 	ldw	r2,-8(fp)
 c000d44:	10800917 	ldw	r2,36(r2)
 c000d48:	10c00044 	addi	r3,r2,1
 c000d4c:	e0bffe17 	ldw	r2,-8(fp)
 c000d50:	10c00915 	stw	r3,36(r2)
 c000d54:	00830034 	movhi	r2,3072
 c000d58:	1099fa04 	addi	r2,r2,26600
 c000d5c:	10800017 	ldw	r2,0(r2)
      ALT_FLAG_POST (sp->events, ALT_JTAG_UART_TIMEOUT, OS_FLAG_SET);
    }
  }

  return alt_ticks_per_second();
}
 c000d60:	e037883a 	mov	sp,fp
 c000d64:	df000017 	ldw	fp,0(sp)
 c000d68:	dec00104 	addi	sp,sp,4
 c000d6c:	f800283a 	ret

0c000d70 <altera_avalon_jtag_uart_close>:
 * The close routine is not implemented for the small driver; instead it will
 * map to null. This is because the small driver simply waits while characters
 * are transmitted; there is no interrupt-serviced buffer to empty 
 */
int altera_avalon_jtag_uart_close(altera_avalon_jtag_uart_state* sp, int flags)
{
 c000d70:	defffc04 	addi	sp,sp,-16
 c000d74:	df000315 	stw	fp,12(sp)
 c000d78:	df000304 	addi	fp,sp,12
 c000d7c:	e13ffd15 	stw	r4,-12(fp)
 c000d80:	e17ffe15 	stw	r5,-8(fp)
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 c000d84:	00000706 	br	c000da4 <altera_avalon_jtag_uart_close+0x34>
    if (flags & O_NONBLOCK) {
 c000d88:	e0bffe17 	ldw	r2,-8(fp)
 c000d8c:	1090000c 	andi	r2,r2,16384
 c000d90:	1005003a 	cmpeq	r2,r2,zero
 c000d94:	1000031e 	bne	r2,zero,c000da4 <altera_avalon_jtag_uart_close+0x34>
      return -EWOULDBLOCK; 
 c000d98:	00bffd44 	movi	r2,-11
 c000d9c:	e0bfff15 	stw	r2,-4(fp)
 c000da0:	00000b06 	br	c000dd0 <altera_avalon_jtag_uart_close+0x60>
{
  /* 
   * Wait for all transmit data to be emptied by the JTAG UART ISR, or
   * for a host-inactivity timeout, in which case transmit data will be lost
   */
  while ( (sp->tx_out != sp->tx_in) && (sp->host_inactive < sp->timeout) ) {
 c000da4:	e0bffd17 	ldw	r2,-12(fp)
 c000da8:	10c00d17 	ldw	r3,52(r2)
 c000dac:	e0bffd17 	ldw	r2,-12(fp)
 c000db0:	10800c17 	ldw	r2,48(r2)
 c000db4:	18800526 	beq	r3,r2,c000dcc <altera_avalon_jtag_uart_close+0x5c>
 c000db8:	e0bffd17 	ldw	r2,-12(fp)
 c000dbc:	10c00917 	ldw	r3,36(r2)
 c000dc0:	e0bffd17 	ldw	r2,-12(fp)
 c000dc4:	10800117 	ldw	r2,4(r2)
 c000dc8:	18bfef36 	bltu	r3,r2,c000d88 <altera_avalon_jtag_uart_close+0x18>
    if (flags & O_NONBLOCK) {
      return -EWOULDBLOCK; 
    }
  }

  return 0;
 c000dcc:	e03fff15 	stw	zero,-4(fp)
 c000dd0:	e0bfff17 	ldw	r2,-4(fp)
}
 c000dd4:	e037883a 	mov	sp,fp
 c000dd8:	df000017 	ldw	fp,0(sp)
 c000ddc:	dec00104 	addi	sp,sp,4
 c000de0:	f800283a 	ret

0c000de4 <altera_avalon_jtag_uart_ioctl>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_ioctl(altera_avalon_jtag_uart_state* sp, int req,
  void* arg)
{
 c000de4:	defff804 	addi	sp,sp,-32
 c000de8:	df000715 	stw	fp,28(sp)
 c000dec:	df000704 	addi	fp,sp,28
 c000df0:	e13ffb15 	stw	r4,-20(fp)
 c000df4:	e17ffc15 	stw	r5,-16(fp)
 c000df8:	e1bffd15 	stw	r6,-12(fp)
  int rc = -ENOTTY;
 c000dfc:	00bff9c4 	movi	r2,-25
 c000e00:	e0bffa15 	stw	r2,-24(fp)

  switch (req)
 c000e04:	e0bffc17 	ldw	r2,-16(fp)
 c000e08:	e0bfff15 	stw	r2,-4(fp)
 c000e0c:	e0ffff17 	ldw	r3,-4(fp)
 c000e10:	189a8060 	cmpeqi	r2,r3,27137
 c000e14:	1000041e 	bne	r2,zero,c000e28 <altera_avalon_jtag_uart_ioctl+0x44>
 c000e18:	e0ffff17 	ldw	r3,-4(fp)
 c000e1c:	189a80a0 	cmpeqi	r2,r3,27138
 c000e20:	10001b1e 	bne	r2,zero,c000e90 <altera_avalon_jtag_uart_ioctl+0xac>
 c000e24:	00002706 	br	c000ec4 <altera_avalon_jtag_uart_ioctl+0xe0>
  {
  case TIOCSTIMEOUT:
    /* Set the time to wait until assuming host is not connected */
    if (sp->timeout != INT_MAX)
 c000e28:	e0bffb17 	ldw	r2,-20(fp)
 c000e2c:	10c00117 	ldw	r3,4(r2)
 c000e30:	00a00034 	movhi	r2,32768
 c000e34:	10bfffc4 	addi	r2,r2,-1
 c000e38:	18802226 	beq	r3,r2,c000ec4 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      int timeout = *((int *)arg);
 c000e3c:	e0bffd17 	ldw	r2,-12(fp)
 c000e40:	10800017 	ldw	r2,0(r2)
 c000e44:	e0bff915 	stw	r2,-28(fp)
      sp->timeout = (timeout >= 2 && timeout < INT_MAX) ? timeout : INT_MAX - 1;
 c000e48:	e0bff917 	ldw	r2,-28(fp)
 c000e4c:	10800090 	cmplti	r2,r2,2
 c000e50:	1000071e 	bne	r2,zero,c000e70 <altera_avalon_jtag_uart_ioctl+0x8c>
 c000e54:	e0fff917 	ldw	r3,-28(fp)
 c000e58:	00a00034 	movhi	r2,32768
 c000e5c:	10bfffc4 	addi	r2,r2,-1
 c000e60:	18800326 	beq	r3,r2,c000e70 <altera_avalon_jtag_uart_ioctl+0x8c>
 c000e64:	e0bff917 	ldw	r2,-28(fp)
 c000e68:	e0bffe15 	stw	r2,-8(fp)
 c000e6c:	00000306 	br	c000e7c <altera_avalon_jtag_uart_ioctl+0x98>
 c000e70:	00e00034 	movhi	r3,32768
 c000e74:	18ffff84 	addi	r3,r3,-2
 c000e78:	e0fffe15 	stw	r3,-8(fp)
 c000e7c:	e0bffb17 	ldw	r2,-20(fp)
 c000e80:	e0fffe17 	ldw	r3,-8(fp)
 c000e84:	10c00115 	stw	r3,4(r2)
      rc = 0;
 c000e88:	e03ffa15 	stw	zero,-24(fp)
    }
    break;
 c000e8c:	00000d06 	br	c000ec4 <altera_avalon_jtag_uart_ioctl+0xe0>

  case TIOCGCONNECTED:
    /* Find out whether host is connected */
    if (sp->timeout != INT_MAX)
 c000e90:	e0bffb17 	ldw	r2,-20(fp)
 c000e94:	10c00117 	ldw	r3,4(r2)
 c000e98:	00a00034 	movhi	r2,32768
 c000e9c:	10bfffc4 	addi	r2,r2,-1
 c000ea0:	18800826 	beq	r3,r2,c000ec4 <altera_avalon_jtag_uart_ioctl+0xe0>
    {
      *((int *)arg) = (sp->host_inactive < sp->timeout) ? 1 : 0;
 c000ea4:	e13ffd17 	ldw	r4,-12(fp)
 c000ea8:	e0bffb17 	ldw	r2,-20(fp)
 c000eac:	10c00917 	ldw	r3,36(r2)
 c000eb0:	e0bffb17 	ldw	r2,-20(fp)
 c000eb4:	10800117 	ldw	r2,4(r2)
 c000eb8:	1885803a 	cmpltu	r2,r3,r2
 c000ebc:	20800015 	stw	r2,0(r4)
      rc = 0;
 c000ec0:	e03ffa15 	stw	zero,-24(fp)

  default:
    break;
  }

  return rc;
 c000ec4:	e0bffa17 	ldw	r2,-24(fp)
}
 c000ec8:	e037883a 	mov	sp,fp
 c000ecc:	df000017 	ldw	fp,0(sp)
 c000ed0:	dec00104 	addi	sp,sp,4
 c000ed4:	f800283a 	ret

0c000ed8 <altera_avalon_jtag_uart_read>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_read(altera_avalon_jtag_uart_state* sp, 
  char * buffer, int space, int flags)
{
 c000ed8:	defff204 	addi	sp,sp,-56
 c000edc:	dfc00d15 	stw	ra,52(sp)
 c000ee0:	df000c15 	stw	fp,48(sp)
 c000ee4:	df000c04 	addi	fp,sp,48
 c000ee8:	e13ffb15 	stw	r4,-20(fp)
 c000eec:	e17ffc15 	stw	r5,-16(fp)
 c000ef0:	e1bffd15 	stw	r6,-12(fp)
 c000ef4:	e1fffe15 	stw	r7,-8(fp)
  char * ptr = buffer;
 c000ef8:	e0bffc17 	ldw	r2,-16(fp)
 c000efc:	e0bffa15 	stw	r2,-24(fp)
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 c000f00:	00004806 	br	c001024 <altera_avalon_jtag_uart_read+0x14c>
    unsigned int in, out;

    /* Read as much data as possible */
    do
    {
      in  = sp->rx_in;
 c000f04:	e0bffb17 	ldw	r2,-20(fp)
 c000f08:	10800a17 	ldw	r2,40(r2)
 c000f0c:	e0bff715 	stw	r2,-36(fp)
      out = sp->rx_out;
 c000f10:	e0bffb17 	ldw	r2,-20(fp)
 c000f14:	10800b17 	ldw	r2,44(r2)
 c000f18:	e0bff615 	stw	r2,-40(fp)

      if (in >= out)
 c000f1c:	e0fff717 	ldw	r3,-36(fp)
 c000f20:	e0bff617 	ldw	r2,-40(fp)
 c000f24:	18800536 	bltu	r3,r2,c000f3c <altera_avalon_jtag_uart_read+0x64>
        n = in - out;
 c000f28:	e0bff717 	ldw	r2,-36(fp)
 c000f2c:	e0fff617 	ldw	r3,-40(fp)
 c000f30:	10c5c83a 	sub	r2,r2,r3
 c000f34:	e0bff815 	stw	r2,-32(fp)
 c000f38:	00000406 	br	c000f4c <altera_avalon_jtag_uart_read+0x74>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - out;
 c000f3c:	00820004 	movi	r2,2048
 c000f40:	e0fff617 	ldw	r3,-40(fp)
 c000f44:	10c5c83a 	sub	r2,r2,r3
 c000f48:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 c000f4c:	e0bff817 	ldw	r2,-32(fp)
 c000f50:	1005003a 	cmpeq	r2,r2,zero
 c000f54:	10001f1e 	bne	r2,zero,c000fd4 <altera_avalon_jtag_uart_read+0xfc>
        break; /* No more data available */

      if (n > space)
 c000f58:	e0fffd17 	ldw	r3,-12(fp)
 c000f5c:	e0bff817 	ldw	r2,-32(fp)
 c000f60:	1880022e 	bgeu	r3,r2,c000f6c <altera_avalon_jtag_uart_read+0x94>
        n = space;
 c000f64:	e0bffd17 	ldw	r2,-12(fp)
 c000f68:	e0bff815 	stw	r2,-32(fp)

      memcpy(ptr, sp->rx_buf + out, n);
 c000f6c:	e0bffb17 	ldw	r2,-20(fp)
 c000f70:	10c00e04 	addi	r3,r2,56
 c000f74:	e0bff617 	ldw	r2,-40(fp)
 c000f78:	1887883a 	add	r3,r3,r2
 c000f7c:	e0bffa17 	ldw	r2,-24(fp)
 c000f80:	1009883a 	mov	r4,r2
 c000f84:	180b883a 	mov	r5,r3
 c000f88:	e1bff817 	ldw	r6,-32(fp)
 c000f8c:	c0031780 	call	c003178 <memcpy>
      ptr   += n;
 c000f90:	e0fff817 	ldw	r3,-32(fp)
 c000f94:	e0bffa17 	ldw	r2,-24(fp)
 c000f98:	10c5883a 	add	r2,r2,r3
 c000f9c:	e0bffa15 	stw	r2,-24(fp)
      space -= n;
 c000fa0:	e0fffd17 	ldw	r3,-12(fp)
 c000fa4:	e0bff817 	ldw	r2,-32(fp)
 c000fa8:	1885c83a 	sub	r2,r3,r2
 c000fac:	e0bffd15 	stw	r2,-12(fp)

      sp->rx_out = (out + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 c000fb0:	e0fff617 	ldw	r3,-40(fp)
 c000fb4:	e0bff817 	ldw	r2,-32(fp)
 c000fb8:	1885883a 	add	r2,r3,r2
 c000fbc:	10c1ffcc 	andi	r3,r2,2047
 c000fc0:	e0bffb17 	ldw	r2,-20(fp)
 c000fc4:	10c00b15 	stw	r3,44(r2)
    }
    while (space > 0);
 c000fc8:	e0bffd17 	ldw	r2,-12(fp)
 c000fcc:	10800048 	cmpgei	r2,r2,1
 c000fd0:	103fcc1e 	bne	r2,zero,c000f04 <altera_avalon_jtag_uart_read+0x2c>

    /* If we read any data then return it */
    if (ptr != buffer)
 c000fd4:	e0fffa17 	ldw	r3,-24(fp)
 c000fd8:	e0bffc17 	ldw	r2,-16(fp)
 c000fdc:	1880141e 	bne	r3,r2,c001030 <altera_avalon_jtag_uart_read+0x158>
      break;

    /* If in non-blocking mode then return error */
    if (flags & O_NONBLOCK)
 c000fe0:	e0bffe17 	ldw	r2,-8(fp)
 c000fe4:	1090000c 	andi	r2,r2,16384
 c000fe8:	1004c03a 	cmpne	r2,r2,zero
 c000fec:	1000101e 	bne	r2,zero,c001030 <altera_avalon_jtag_uart_read+0x158>
      while (in == sp->rx_in && sp->host_inactive < sp->timeout)
        ;
    }
#else
    /* No OS: Always spin */
    while (in == sp->rx_in && sp->host_inactive < sp->timeout)
 c000ff0:	e0bffb17 	ldw	r2,-20(fp)
 c000ff4:	10c00a17 	ldw	r3,40(r2)
 c000ff8:	e0bff717 	ldw	r2,-36(fp)
 c000ffc:	1880051e 	bne	r3,r2,c001014 <altera_avalon_jtag_uart_read+0x13c>
 c001000:	e0bffb17 	ldw	r2,-20(fp)
 c001004:	10c00917 	ldw	r3,36(r2)
 c001008:	e0bffb17 	ldw	r2,-20(fp)
 c00100c:	10800117 	ldw	r2,4(r2)
 c001010:	18bff736 	bltu	r3,r2,c000ff0 <altera_avalon_jtag_uart_read+0x118>
      ;
#endif /* __ucosii__ */

    if (in == sp->rx_in)
 c001014:	e0bffb17 	ldw	r2,-20(fp)
 c001018:	10c00a17 	ldw	r3,40(r2)
 c00101c:	e0bff717 	ldw	r2,-36(fp)
 c001020:	18800326 	beq	r3,r2,c001030 <altera_avalon_jtag_uart_read+0x158>
   * When running in a multi threaded environment, obtain the "read_lock"
   * semaphore. This ensures that reading from the device is thread-safe.
   */
  ALT_SEM_PEND (sp->read_lock, 0);

  while (space > 0)
 c001024:	e0bffd17 	ldw	r2,-12(fp)
 c001028:	10800048 	cmpgei	r2,r2,1
 c00102c:	103fb51e 	bne	r2,zero,c000f04 <altera_avalon_jtag_uart_read+0x2c>
   * semaphore so that other threads can access the buffer.
   */

  ALT_SEM_POST (sp->read_lock);

  if (ptr != buffer)
 c001030:	e0fffa17 	ldw	r3,-24(fp)
 c001034:	e0bffc17 	ldw	r2,-16(fp)
 c001038:	18801926 	beq	r3,r2,c0010a0 <altera_avalon_jtag_uart_read+0x1c8>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c00103c:	0005303a 	rdctl	r2,status
 c001040:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c001044:	e0fff517 	ldw	r3,-44(fp)
 c001048:	00bfff84 	movi	r2,-2
 c00104c:	1884703a 	and	r2,r3,r2
 c001050:	1001703a 	wrctl	status,r2
  
  return context;
 c001054:	e0bff517 	ldw	r2,-44(fp)
  {
    /* If we read any data then there is space in the buffer so enable interrupts */
    context = alt_irq_disable_all();
 c001058:	e0bff915 	stw	r2,-28(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_RE_MSK;
 c00105c:	e0bffb17 	ldw	r2,-20(fp)
 c001060:	10800817 	ldw	r2,32(r2)
 c001064:	10c00054 	ori	r3,r2,1
 c001068:	e0bffb17 	ldw	r2,-20(fp)
 c00106c:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 c001070:	e0bffb17 	ldw	r2,-20(fp)
 c001074:	10800017 	ldw	r2,0(r2)
 c001078:	11000104 	addi	r4,r2,4
 c00107c:	e0bffb17 	ldw	r2,-20(fp)
 c001080:	10800817 	ldw	r2,32(r2)
 c001084:	1007883a 	mov	r3,r2
 c001088:	2005883a 	mov	r2,r4
 c00108c:	10c00035 	stwio	r3,0(r2)
 c001090:	e0bff917 	ldw	r2,-28(fp)
 c001094:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c001098:	e0bff417 	ldw	r2,-48(fp)
 c00109c:	1001703a 	wrctl	status,r2
    alt_irq_enable_all(context);
  }

  if (ptr != buffer)
 c0010a0:	e0fffa17 	ldw	r3,-24(fp)
 c0010a4:	e0bffc17 	ldw	r2,-16(fp)
 c0010a8:	18800526 	beq	r3,r2,c0010c0 <altera_avalon_jtag_uart_read+0x1e8>
    return ptr - buffer;
 c0010ac:	e0fffa17 	ldw	r3,-24(fp)
 c0010b0:	e0bffc17 	ldw	r2,-16(fp)
 c0010b4:	1887c83a 	sub	r3,r3,r2
 c0010b8:	e0ffff15 	stw	r3,-4(fp)
 c0010bc:	00000906 	br	c0010e4 <altera_avalon_jtag_uart_read+0x20c>
  else if (flags & O_NONBLOCK)
 c0010c0:	e0bffe17 	ldw	r2,-8(fp)
 c0010c4:	1090000c 	andi	r2,r2,16384
 c0010c8:	1005003a 	cmpeq	r2,r2,zero
 c0010cc:	1000031e 	bne	r2,zero,c0010dc <altera_avalon_jtag_uart_read+0x204>
    return -EWOULDBLOCK;
 c0010d0:	00bffd44 	movi	r2,-11
 c0010d4:	e0bfff15 	stw	r2,-4(fp)
 c0010d8:	00000206 	br	c0010e4 <altera_avalon_jtag_uart_read+0x20c>
  else
    return -EIO;
 c0010dc:	00bffec4 	movi	r2,-5
 c0010e0:	e0bfff15 	stw	r2,-4(fp)
 c0010e4:	e0bfff17 	ldw	r2,-4(fp)
}
 c0010e8:	e037883a 	mov	sp,fp
 c0010ec:	dfc00117 	ldw	ra,4(sp)
 c0010f0:	df000017 	ldw	fp,0(sp)
 c0010f4:	dec00204 	addi	sp,sp,8
 c0010f8:	f800283a 	ret

0c0010fc <altera_avalon_jtag_uart_write>:
/* ----------------------------------------------------------- */

int 
altera_avalon_jtag_uart_write(altera_avalon_jtag_uart_state* sp, 
  const char * ptr, int count, int flags)
{
 c0010fc:	defff204 	addi	sp,sp,-56
 c001100:	dfc00d15 	stw	ra,52(sp)
 c001104:	df000c15 	stw	fp,48(sp)
 c001108:	df000c04 	addi	fp,sp,48
 c00110c:	e13ffb15 	stw	r4,-20(fp)
 c001110:	e17ffc15 	stw	r5,-16(fp)
 c001114:	e1bffd15 	stw	r6,-12(fp)
 c001118:	e1fffe15 	stw	r7,-8(fp)
  /* Remove warning at optimisation level 03 by seting out to 0 */
  unsigned int in, out=0;
 c00111c:	e03ff915 	stw	zero,-28(fp)
  unsigned int n;
  alt_irq_context context;

  const char * start = ptr;
 c001120:	e0bffc17 	ldw	r2,-16(fp)
 c001124:	e0bff615 	stw	r2,-40(fp)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 c001128:	00003a06 	br	c001214 <altera_avalon_jtag_uart_write+0x118>
    {
      /* We need a stable value of the out pointer to calculate the space available */
      in  = sp->tx_in;
 c00112c:	e0bffb17 	ldw	r2,-20(fp)
 c001130:	10800c17 	ldw	r2,48(r2)
 c001134:	e0bffa15 	stw	r2,-24(fp)
      out = sp->tx_out;
 c001138:	e0bffb17 	ldw	r2,-20(fp)
 c00113c:	10800d17 	ldw	r2,52(r2)
 c001140:	e0bff915 	stw	r2,-28(fp)

      if (in < out)
 c001144:	e0fffa17 	ldw	r3,-24(fp)
 c001148:	e0bff917 	ldw	r2,-28(fp)
 c00114c:	1880062e 	bgeu	r3,r2,c001168 <altera_avalon_jtag_uart_write+0x6c>
        n = out - 1 - in;
 c001150:	e0fff917 	ldw	r3,-28(fp)
 c001154:	e0bffa17 	ldw	r2,-24(fp)
 c001158:	1885c83a 	sub	r2,r3,r2
 c00115c:	10bfffc4 	addi	r2,r2,-1
 c001160:	e0bff815 	stw	r2,-32(fp)
 c001164:	00000c06 	br	c001198 <altera_avalon_jtag_uart_write+0x9c>
      else if (out > 0)
 c001168:	e0bff917 	ldw	r2,-28(fp)
 c00116c:	1005003a 	cmpeq	r2,r2,zero
 c001170:	1000051e 	bne	r2,zero,c001188 <altera_avalon_jtag_uart_write+0x8c>
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - in;
 c001174:	00820004 	movi	r2,2048
 c001178:	e0fffa17 	ldw	r3,-24(fp)
 c00117c:	10c5c83a 	sub	r2,r2,r3
 c001180:	e0bff815 	stw	r2,-32(fp)
 c001184:	00000406 	br	c001198 <altera_avalon_jtag_uart_write+0x9c>
      else
        n = ALTERA_AVALON_JTAG_UART_BUF_LEN - 1 - in;
 c001188:	0081ffc4 	movi	r2,2047
 c00118c:	e0fffa17 	ldw	r3,-24(fp)
 c001190:	10c5c83a 	sub	r2,r2,r3
 c001194:	e0bff815 	stw	r2,-32(fp)

      if (n == 0)
 c001198:	e0bff817 	ldw	r2,-32(fp)
 c00119c:	1005003a 	cmpeq	r2,r2,zero
 c0011a0:	10001f1e 	bne	r2,zero,c001220 <altera_avalon_jtag_uart_write+0x124>
        break;

      if (n > count)
 c0011a4:	e0fffd17 	ldw	r3,-12(fp)
 c0011a8:	e0bff817 	ldw	r2,-32(fp)
 c0011ac:	1880022e 	bgeu	r3,r2,c0011b8 <altera_avalon_jtag_uart_write+0xbc>
        n = count;
 c0011b0:	e0bffd17 	ldw	r2,-12(fp)
 c0011b4:	e0bff815 	stw	r2,-32(fp)

      memcpy(sp->tx_buf + in, ptr, n);
 c0011b8:	e0bffb17 	ldw	r2,-20(fp)
 c0011bc:	10c20e04 	addi	r3,r2,2104
 c0011c0:	e0bffa17 	ldw	r2,-24(fp)
 c0011c4:	1885883a 	add	r2,r3,r2
 c0011c8:	e0fffc17 	ldw	r3,-16(fp)
 c0011cc:	1009883a 	mov	r4,r2
 c0011d0:	180b883a 	mov	r5,r3
 c0011d4:	e1bff817 	ldw	r6,-32(fp)
 c0011d8:	c0031780 	call	c003178 <memcpy>
      ptr   += n;
 c0011dc:	e0fff817 	ldw	r3,-32(fp)
 c0011e0:	e0bffc17 	ldw	r2,-16(fp)
 c0011e4:	10c5883a 	add	r2,r2,r3
 c0011e8:	e0bffc15 	stw	r2,-16(fp)
      count -= n;
 c0011ec:	e0fffd17 	ldw	r3,-12(fp)
 c0011f0:	e0bff817 	ldw	r2,-32(fp)
 c0011f4:	1885c83a 	sub	r2,r3,r2
 c0011f8:	e0bffd15 	stw	r2,-12(fp)

      sp->tx_in = (in + n) % ALTERA_AVALON_JTAG_UART_BUF_LEN;
 c0011fc:	e0fffa17 	ldw	r3,-24(fp)
 c001200:	e0bff817 	ldw	r2,-32(fp)
 c001204:	1885883a 	add	r2,r3,r2
 c001208:	10c1ffcc 	andi	r3,r2,2047
 c00120c:	e0bffb17 	ldw	r2,-20(fp)
 c001210:	10c00c15 	stw	r3,48(r2)
  ALT_SEM_PEND (sp->write_lock, 0);

  do
  {
    /* Copy as much as we can into the transmit buffer */
    while (count > 0)
 c001214:	e0bffd17 	ldw	r2,-12(fp)
 c001218:	10800048 	cmpgei	r2,r2,1
 c00121c:	103fc31e 	bne	r2,zero,c00112c <altera_avalon_jtag_uart_write+0x30>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c001220:	0005303a 	rdctl	r2,status
 c001224:	e0bff515 	stw	r2,-44(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c001228:	e0fff517 	ldw	r3,-44(fp)
 c00122c:	00bfff84 	movi	r2,-2
 c001230:	1884703a 	and	r2,r3,r2
 c001234:	1001703a 	wrctl	status,r2
  
  return context;
 c001238:	e0bff517 	ldw	r2,-44(fp)
     * to enable interrupts if there is no space left in the FIFO
     *
     * For now kick the interrupt routine every time to make it transmit 
     * the data 
     */
    context = alt_irq_disable_all();
 c00123c:	e0bff715 	stw	r2,-36(fp)
    sp->irq_enable |= ALTERA_AVALON_JTAG_UART_CONTROL_WE_MSK;
 c001240:	e0bffb17 	ldw	r2,-20(fp)
 c001244:	10800817 	ldw	r2,32(r2)
 c001248:	10c00094 	ori	r3,r2,2
 c00124c:	e0bffb17 	ldw	r2,-20(fp)
 c001250:	10c00815 	stw	r3,32(r2)
    IOWR_ALTERA_AVALON_JTAG_UART_CONTROL(sp->base, sp->irq_enable);
 c001254:	e0bffb17 	ldw	r2,-20(fp)
 c001258:	10800017 	ldw	r2,0(r2)
 c00125c:	11000104 	addi	r4,r2,4
 c001260:	e0bffb17 	ldw	r2,-20(fp)
 c001264:	10800817 	ldw	r2,32(r2)
 c001268:	1007883a 	mov	r3,r2
 c00126c:	2005883a 	mov	r2,r4
 c001270:	10c00035 	stwio	r3,0(r2)
 c001274:	e0bff717 	ldw	r2,-36(fp)
 c001278:	e0bff415 	stw	r2,-48(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c00127c:	e0bff417 	ldw	r2,-48(fp)
 c001280:	1001703a 	wrctl	status,r2
    /* 
     * If there is any data left then either return now or block until 
     * some has been sent 
     */
    /* consider: test whether there is anything there while doing this and delay for at most 2s. */
    if (count > 0)
 c001284:	e0bffd17 	ldw	r2,-12(fp)
 c001288:	10800050 	cmplti	r2,r2,1
 c00128c:	1000111e 	bne	r2,zero,c0012d4 <altera_avalon_jtag_uart_write+0x1d8>
    {
      if (flags & O_NONBLOCK)
 c001290:	e0bffe17 	ldw	r2,-8(fp)
 c001294:	1090000c 	andi	r2,r2,16384
 c001298:	1004c03a 	cmpne	r2,r2,zero
 c00129c:	1000101e 	bne	r2,zero,c0012e0 <altera_avalon_jtag_uart_write+0x1e4>
      /*
       * No OS present: Always wait for data to be removed from buffer.  Once
       * the interrupt routine has removed some data then we will be able to
       * insert some more.
       */
      while (out == sp->tx_out && sp->host_inactive < sp->timeout)
 c0012a0:	e0bffb17 	ldw	r2,-20(fp)
 c0012a4:	10c00d17 	ldw	r3,52(r2)
 c0012a8:	e0bff917 	ldw	r2,-28(fp)
 c0012ac:	1880051e 	bne	r3,r2,c0012c4 <altera_avalon_jtag_uart_write+0x1c8>
 c0012b0:	e0bffb17 	ldw	r2,-20(fp)
 c0012b4:	10c00917 	ldw	r3,36(r2)
 c0012b8:	e0bffb17 	ldw	r2,-20(fp)
 c0012bc:	10800117 	ldw	r2,4(r2)
 c0012c0:	18bff736 	bltu	r3,r2,c0012a0 <altera_avalon_jtag_uart_write+0x1a4>
        ;
#endif /* __ucosii__ */

      if (out == sp->tx_out)
 c0012c4:	e0bffb17 	ldw	r2,-20(fp)
 c0012c8:	10c00d17 	ldw	r3,52(r2)
 c0012cc:	e0bff917 	ldw	r2,-28(fp)
 c0012d0:	18800326 	beq	r3,r2,c0012e0 <altera_avalon_jtag_uart_write+0x1e4>
         break;
    }
  }
  while (count > 0);
 c0012d4:	e0bffd17 	ldw	r2,-12(fp)
 c0012d8:	10800048 	cmpgei	r2,r2,1
 c0012dc:	103fcd1e 	bne	r2,zero,c001214 <altera_avalon_jtag_uart_write+0x118>
   * Now that access to the circular buffer is complete, release the write
   * semaphore so that other threads can access the buffer.
   */
  ALT_SEM_POST (sp->write_lock);

  if (ptr != start)
 c0012e0:	e0fffc17 	ldw	r3,-16(fp)
 c0012e4:	e0bff617 	ldw	r2,-40(fp)
 c0012e8:	18800526 	beq	r3,r2,c001300 <altera_avalon_jtag_uart_write+0x204>
    return ptr - start;
 c0012ec:	e0fffc17 	ldw	r3,-16(fp)
 c0012f0:	e0bff617 	ldw	r2,-40(fp)
 c0012f4:	1887c83a 	sub	r3,r3,r2
 c0012f8:	e0ffff15 	stw	r3,-4(fp)
 c0012fc:	00000906 	br	c001324 <altera_avalon_jtag_uart_write+0x228>
  else if (flags & O_NONBLOCK)
 c001300:	e0bffe17 	ldw	r2,-8(fp)
 c001304:	1090000c 	andi	r2,r2,16384
 c001308:	1005003a 	cmpeq	r2,r2,zero
 c00130c:	1000031e 	bne	r2,zero,c00131c <altera_avalon_jtag_uart_write+0x220>
    return -EWOULDBLOCK;
 c001310:	00bffd44 	movi	r2,-11
 c001314:	e0bfff15 	stw	r2,-4(fp)
 c001318:	00000206 	br	c001324 <altera_avalon_jtag_uart_write+0x228>
    sp->tx_out = sp->tx_in = 0;
    return ptr - start + count;
  }
#endif
  else
    return -EIO; /* Host not connected */
 c00131c:	00bffec4 	movi	r2,-5
 c001320:	e0bfff15 	stw	r2,-4(fp)
 c001324:	e0bfff17 	ldw	r2,-4(fp)
}
 c001328:	e037883a 	mov	sp,fp
 c00132c:	dfc00117 	ldw	ra,4(sp)
 c001330:	df000017 	ldw	fp,0(sp)
 c001334:	dec00204 	addi	sp,sp,8
 c001338:	f800283a 	ret

0c00133c <alt_avalon_timer_sc_irq>:
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
static void alt_avalon_timer_sc_irq (void* base)
#else
static void alt_avalon_timer_sc_irq (void* base, alt_u32 id)
#endif
{
 c00133c:	defff904 	addi	sp,sp,-28
 c001340:	dfc00615 	stw	ra,24(sp)
 c001344:	df000515 	stw	fp,20(sp)
 c001348:	df000504 	addi	fp,sp,20
 c00134c:	e13ffe15 	stw	r4,-8(fp)
 c001350:	e17fff15 	stw	r5,-4(fp)
  alt_irq_context cpu_sr;
  
  /* clear the interrupt */
  IOWR_ALTERA_AVALON_TIMER_STATUS (base, 0);
 c001354:	e0bffe17 	ldw	r2,-8(fp)
 c001358:	10000035 	stwio	zero,0(r2)
  /* 
   * Dummy read to ensure IRQ is negated before the ISR returns.
   * The control register is read because reading the status
   * register has side-effects per the register map documentation.
   */
  IORD_ALTERA_AVALON_TIMER_CONTROL (base);
 c00135c:	e0bffe17 	ldw	r2,-8(fp)
 c001360:	10800104 	addi	r2,r2,4
 c001364:	10800037 	ldwio	r2,0(r2)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c001368:	0005303a 	rdctl	r2,status
 c00136c:	e0bffc15 	stw	r2,-16(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c001370:	e0fffc17 	ldw	r3,-16(fp)
 c001374:	00bfff84 	movi	r2,-2
 c001378:	1884703a 	and	r2,r3,r2
 c00137c:	1001703a 	wrctl	status,r2
  
  return context;
 c001380:	e0bffc17 	ldw	r2,-16(fp)

  /* 
   * Notify the system of a clock tick. disable interrupts 
   * during this time to safely support ISR preemption
   */
  cpu_sr = alt_irq_disable_all();
 c001384:	e0bffd15 	stw	r2,-12(fp)
  alt_tick ();
 c001388:	c002d240 	call	c002d24 <alt_tick>
 c00138c:	e0bffd17 	ldw	r2,-12(fp)
 c001390:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c001394:	e0bffb17 	ldw	r2,-20(fp)
 c001398:	1001703a 	wrctl	status,r2
  alt_irq_enable_all(cpu_sr);
}
 c00139c:	e037883a 	mov	sp,fp
 c0013a0:	dfc00117 	ldw	ra,4(sp)
 c0013a4:	df000017 	ldw	fp,0(sp)
 c0013a8:	dec00204 	addi	sp,sp,8
 c0013ac:	f800283a 	ret

0c0013b0 <alt_avalon_timer_sc_init>:
 * auto-generated alt_sys_init() function.
 */

void alt_avalon_timer_sc_init (void* base, alt_u32 irq_controller_id, 
                                alt_u32 irq, alt_u32 freq)
{
 c0013b0:	defff904 	addi	sp,sp,-28
 c0013b4:	dfc00615 	stw	ra,24(sp)
 c0013b8:	df000515 	stw	fp,20(sp)
 c0013bc:	df000504 	addi	fp,sp,20
 c0013c0:	e13ffc15 	stw	r4,-16(fp)
 c0013c4:	e17ffd15 	stw	r5,-12(fp)
 c0013c8:	e1bffe15 	stw	r6,-8(fp)
 c0013cc:	e1ffff15 	stw	r7,-4(fp)
 c0013d0:	e0bfff17 	ldw	r2,-4(fp)
 c0013d4:	e0bffb15 	stw	r2,-20(fp)
 * in order to initialise the value of the clock frequency.
 */

static ALT_INLINE int ALT_ALWAYS_INLINE alt_sysclk_init (alt_u32 nticks)
{
  if (! _alt_tick_rate)
 c0013d8:	00830034 	movhi	r2,3072
 c0013dc:	1099fa04 	addi	r2,r2,26600
 c0013e0:	10800017 	ldw	r2,0(r2)
 c0013e4:	1004c03a 	cmpne	r2,r2,zero
 c0013e8:	1000041e 	bne	r2,zero,c0013fc <alt_avalon_timer_sc_init+0x4c>
  {
    _alt_tick_rate = nticks;
 c0013ec:	00c30034 	movhi	r3,3072
 c0013f0:	18d9fa04 	addi	r3,r3,26600
 c0013f4:	e0bffb17 	ldw	r2,-20(fp)
 c0013f8:	18800015 	stw	r2,0(r3)
  
  alt_sysclk_init (freq);
  
  /* set to free running mode */
  
  IOWR_ALTERA_AVALON_TIMER_CONTROL (base, 
 c0013fc:	e0bffc17 	ldw	r2,-16(fp)
 c001400:	10800104 	addi	r2,r2,4
 c001404:	1007883a 	mov	r3,r2
 c001408:	008001c4 	movi	r2,7
 c00140c:	18800035 	stwio	r2,0(r3)
  /* register the interrupt handler, and enable the interrupt */
#ifdef ALT_ENHANCED_INTERRUPT_API_PRESENT
  alt_ic_isr_register(irq_controller_id, irq, alt_avalon_timer_sc_irq, 
                      base, NULL);
#else
  alt_irq_register (irq, base, alt_avalon_timer_sc_irq);
 c001410:	e13ffe17 	ldw	r4,-8(fp)
 c001414:	e17ffc17 	ldw	r5,-16(fp)
 c001418:	01830034 	movhi	r6,3072
 c00141c:	3184cf04 	addi	r6,r6,4924
 c001420:	c0027a80 	call	c0027a8 <alt_irq_register>
#endif  
}
 c001424:	e037883a 	mov	sp,fp
 c001428:	dfc00117 	ldw	ra,4(sp)
 c00142c:	df000017 	ldw	fp,0(sp)
 c001430:	dec00204 	addi	sp,sp,8
 c001434:	f800283a 	ret

0c001438 <get_DDRAM_addr>:
 * @sa the datasheet for the LCD Display Controller on the DE2 Board
 * @note the function requires that the input are in the valid range
 *
 **/
unsigned char get_DDRAM_addr(unsigned x_pos, unsigned y_pos)
{
 c001438:	defffc04 	addi	sp,sp,-16
 c00143c:	df000315 	stw	fp,12(sp)
 c001440:	df000304 	addi	fp,sp,12
 c001444:	e13ffe15 	stw	r4,-8(fp)
 c001448:	e17fff15 	stw	r5,-4(fp)
	//assume valid inputs
	unsigned char addr = 0x00000000;
 c00144c:	e03ffd05 	stb	zero,-12(fp)
	if (y_pos == 0)
 c001450:	e0bfff17 	ldw	r2,-4(fp)
 c001454:	1004c03a 	cmpne	r2,r2,zero
 c001458:	1000061e 	bne	r2,zero,c001474 <get_DDRAM_addr+0x3c>
	{
		addr |= x_pos;
 c00145c:	e0bffe17 	ldw	r2,-8(fp)
 c001460:	1007883a 	mov	r3,r2
 c001464:	e0bffd03 	ldbu	r2,-12(fp)
 c001468:	10c4b03a 	or	r2,r2,r3
 c00146c:	e0bffd05 	stb	r2,-12(fp)
 c001470:	00000806 	br	c001494 <get_DDRAM_addr+0x5c>
	}
	else
	{
		addr |= x_pos;
 c001474:	e0bffe17 	ldw	r2,-8(fp)
 c001478:	1007883a 	mov	r3,r2
 c00147c:	e0bffd03 	ldbu	r2,-12(fp)
 c001480:	10c4b03a 	or	r2,r2,r3
 c001484:	e0bffd05 	stb	r2,-12(fp)
		addr |= 0x00000040;
 c001488:	e0bffd03 	ldbu	r2,-12(fp)
 c00148c:	10801014 	ori	r2,r2,64
 c001490:	e0bffd05 	stb	r2,-12(fp)
	}
	// b_7 is always 1 for DDRAM address, see datasheet
	return (addr | 0x00000080);
 c001494:	e0fffd03 	ldbu	r3,-12(fp)
 c001498:	00bfe004 	movi	r2,-128
 c00149c:	1884b03a 	or	r2,r3,r2
 c0014a0:	10803fcc 	andi	r2,r2,255
}
 c0014a4:	e037883a 	mov	sp,fp
 c0014a8:	df000017 	ldw	fp,0(sp)
 c0014ac:	dec00104 	addi	sp,sp,4
 c0014b0:	f800283a 	ret

0c0014b4 <alt_up_character_lcd_send_cmd>:
 * @param cmd -- the command bits 
 *
 * @return nothing
 **/
void alt_up_character_lcd_send_cmd(alt_up_character_lcd_dev *lcd, unsigned char cmd)
{
 c0014b4:	defffd04 	addi	sp,sp,-12
 c0014b8:	df000215 	stw	fp,8(sp)
 c0014bc:	df000204 	addi	fp,sp,8
 c0014c0:	e13ffe15 	stw	r4,-8(fp)
 c0014c4:	e17fff05 	stb	r5,-4(fp)
 	// NOTE: We use the term Instruction Register and Control Register interchangeably
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, cmd);
 c0014c8:	e0bffe17 	ldw	r2,-8(fp)
 c0014cc:	10800a17 	ldw	r2,40(r2)
 c0014d0:	e0ffff03 	ldbu	r3,-4(fp)
 c0014d4:	10c00025 	stbio	r3,0(r2)
}
 c0014d8:	e037883a 	mov	sp,fp
 c0014dc:	df000017 	ldw	fp,0(sp)
 c0014e0:	dec00104 	addi	sp,sp,4
 c0014e4:	f800283a 	ret

0c0014e8 <alt_up_character_lcd_init>:
 * file for a detailed description of each function
 */
////////////////////////////////////////////////////////////////////////////

void alt_up_character_lcd_init(alt_up_character_lcd_dev *lcd)
{
 c0014e8:	defffe04 	addi	sp,sp,-8
 c0014ec:	df000115 	stw	fp,4(sp)
 c0014f0:	df000104 	addi	fp,sp,4
 c0014f4:	e13fff15 	stw	r4,-4(fp)
	IOWR_ALT_UP_CHARACTER_LCD_COMMAND(lcd->base, ALT_UP_CHARACTER_LCD_COMM_CLEAR_DISPLAY);
 c0014f8:	e0bfff17 	ldw	r2,-4(fp)
 c0014fc:	10800a17 	ldw	r2,40(r2)
 c001500:	1007883a 	mov	r3,r2
 c001504:	00800044 	movi	r2,1
 c001508:	18800025 	stbio	r2,0(r3)
	// register the device 
	// see "Developing Device Drivers for the HAL" in "Nios II Software Developer's Handbook"
}
 c00150c:	e037883a 	mov	sp,fp
 c001510:	df000017 	ldw	fp,0(sp)
 c001514:	dec00104 	addi	sp,sp,4
 c001518:	f800283a 	ret

0c00151c <alt_up_character_lcd_open_dev>:

alt_up_character_lcd_dev* alt_up_character_lcd_open_dev(const char* name)
{
 c00151c:	defffc04 	addi	sp,sp,-16
 c001520:	dfc00315 	stw	ra,12(sp)
 c001524:	df000215 	stw	fp,8(sp)
 c001528:	df000204 	addi	fp,sp,8
 c00152c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_character_lcd_dev *dev = (alt_up_character_lcd_dev*)alt_find_dev(name, &alt_dev_list);
 c001530:	e13fff17 	ldw	r4,-4(fp)
 c001534:	01430034 	movhi	r5,3072
 c001538:	2953d404 	addi	r5,r5,20304
 c00153c:	c0025a80 	call	c0025a8 <alt_find_dev>
 c001540:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 c001544:	e0bffe17 	ldw	r2,-8(fp)
}
 c001548:	e037883a 	mov	sp,fp
 c00154c:	dfc00117 	ldw	ra,4(sp)
 c001550:	df000017 	ldw	fp,0(sp)
 c001554:	dec00204 	addi	sp,sp,8
 c001558:	f800283a 	ret

0c00155c <alt_up_character_lcd_write>:

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
 c00155c:	defffb04 	addi	sp,sp,-20
 c001560:	df000415 	stw	fp,16(sp)
 c001564:	df000404 	addi	fp,sp,16
 c001568:	e13ffd15 	stw	r4,-12(fp)
 c00156c:	e17ffe15 	stw	r5,-8(fp)
 c001570:	e1bfff15 	stw	r6,-4(fp)
	unsigned int i;
	for (i = 0; i < len; i++)
 c001574:	e03ffc15 	stw	zero,-16(fp)
 c001578:	00000f06 	br	c0015b8 <alt_up_character_lcd_write+0x5c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
 c00157c:	e0bffd17 	ldw	r2,-12(fp)
 c001580:	10800a17 	ldw	r2,40(r2)
 c001584:	11000044 	addi	r4,r2,1
 c001588:	e0fffc17 	ldw	r3,-16(fp)
 c00158c:	e0bffe17 	ldw	r2,-8(fp)
 c001590:	1885883a 	add	r2,r3,r2
 c001594:	10800003 	ldbu	r2,0(r2)
 c001598:	10c03fcc 	andi	r3,r2,255
 c00159c:	18c0201c 	xori	r3,r3,128
 c0015a0:	18ffe004 	addi	r3,r3,-128
 c0015a4:	2005883a 	mov	r2,r4
 c0015a8:	10c00025 	stbio	r3,0(r2)
}

void alt_up_character_lcd_write(alt_up_character_lcd_dev *dev, const char *ptr, unsigned int len)
{
	unsigned int i;
	for (i = 0; i < len; i++)
 c0015ac:	e0bffc17 	ldw	r2,-16(fp)
 c0015b0:	10800044 	addi	r2,r2,1
 c0015b4:	e0bffc15 	stw	r2,-16(fp)
 c0015b8:	e0fffc17 	ldw	r3,-16(fp)
 c0015bc:	e0bfff17 	ldw	r2,-4(fp)
 c0015c0:	18bfee36 	bltu	r3,r2,c00157c <alt_up_character_lcd_write+0x20>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr+i));
	}
}
 c0015c4:	e037883a 	mov	sp,fp
 c0015c8:	df000017 	ldw	fp,0(sp)
 c0015cc:	dec00104 	addi	sp,sp,4
 c0015d0:	f800283a 	ret

0c0015d4 <alt_up_character_lcd_string>:

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
 c0015d4:	defffd04 	addi	sp,sp,-12
 c0015d8:	df000215 	stw	fp,8(sp)
 c0015dc:	df000204 	addi	fp,sp,8
 c0015e0:	e13ffe15 	stw	r4,-8(fp)
 c0015e4:	e17fff15 	stw	r5,-4(fp)
	while ( *ptr )
 c0015e8:	00000d06 	br	c001620 <alt_up_character_lcd_string+0x4c>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
 c0015ec:	e0bffe17 	ldw	r2,-8(fp)
 c0015f0:	10800a17 	ldw	r2,40(r2)
 c0015f4:	11000044 	addi	r4,r2,1
 c0015f8:	e0bfff17 	ldw	r2,-4(fp)
 c0015fc:	10800003 	ldbu	r2,0(r2)
 c001600:	10c03fcc 	andi	r3,r2,255
 c001604:	18c0201c 	xori	r3,r3,128
 c001608:	18ffe004 	addi	r3,r3,-128
 c00160c:	2005883a 	mov	r2,r4
 c001610:	10c00025 	stbio	r3,0(r2)
		++ptr;
 c001614:	e0bfff17 	ldw	r2,-4(fp)
 c001618:	10800044 	addi	r2,r2,1
 c00161c:	e0bfff15 	stw	r2,-4(fp)
	}
}

void alt_up_character_lcd_string(alt_up_character_lcd_dev *dev, const char *ptr)
{
	while ( *ptr )
 c001620:	e0bfff17 	ldw	r2,-4(fp)
 c001624:	10800003 	ldbu	r2,0(r2)
 c001628:	10803fcc 	andi	r2,r2,255
 c00162c:	1080201c 	xori	r2,r2,128
 c001630:	10bfe004 	addi	r2,r2,-128
 c001634:	1004c03a 	cmpne	r2,r2,zero
 c001638:	103fec1e 	bne	r2,zero,c0015ec <alt_up_character_lcd_string+0x18>
	{
		IOWR_ALT_UP_CHARACTER_LCD_DATA(dev->base, *(ptr));
		++ptr;
	}
}
 c00163c:	e037883a 	mov	sp,fp
 c001640:	df000017 	ldw	fp,0(sp)
 c001644:	dec00104 	addi	sp,sp,4
 c001648:	f800283a 	ret

0c00164c <alt_up_character_lcd_write_fd>:

// this function isn't used, and is included for future upgrades
int alt_up_character_lcd_write_fd(alt_fd *fd, const char *ptr, int len)
{
 c00164c:	defffb04 	addi	sp,sp,-20
 c001650:	dfc00415 	stw	ra,16(sp)
 c001654:	df000315 	stw	fp,12(sp)
 c001658:	df000304 	addi	fp,sp,12
 c00165c:	e13ffd15 	stw	r4,-12(fp)
 c001660:	e17ffe15 	stw	r5,-8(fp)
 c001664:	e1bfff15 	stw	r6,-4(fp)
	alt_up_character_lcd_write( (alt_up_character_lcd_dev *) fd->dev, ptr, (unsigned int) len);
 c001668:	e0bffd17 	ldw	r2,-12(fp)
 c00166c:	10800017 	ldw	r2,0(r2)
 c001670:	1009883a 	mov	r4,r2
 c001674:	e1bfff17 	ldw	r6,-4(fp)
 c001678:	e17ffe17 	ldw	r5,-8(fp)
 c00167c:	c00155c0 	call	c00155c <alt_up_character_lcd_write>
	return 0;
 c001680:	0005883a 	mov	r2,zero
}
 c001684:	e037883a 	mov	sp,fp
 c001688:	dfc00117 	ldw	ra,4(sp)
 c00168c:	df000017 	ldw	fp,0(sp)
 c001690:	dec00204 	addi	sp,sp,8
 c001694:	f800283a 	ret

0c001698 <alt_up_character_lcd_set_cursor_pos>:

int alt_up_character_lcd_set_cursor_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, 
	 unsigned y_pos)
{
 c001698:	defff904 	addi	sp,sp,-28
 c00169c:	dfc00615 	stw	ra,24(sp)
 c0016a0:	df000515 	stw	fp,20(sp)
 c0016a4:	df000504 	addi	fp,sp,20
 c0016a8:	e13ffc15 	stw	r4,-16(fp)
 c0016ac:	e17ffd15 	stw	r5,-12(fp)
 c0016b0:	e1bffe15 	stw	r6,-8(fp)
	//boundary check
	if (x_pos > 39 || y_pos > 1 )
 c0016b4:	e0bffd17 	ldw	r2,-12(fp)
 c0016b8:	10800a28 	cmpgeui	r2,r2,40
 c0016bc:	1000031e 	bne	r2,zero,c0016cc <alt_up_character_lcd_set_cursor_pos+0x34>
 c0016c0:	e0bffe17 	ldw	r2,-8(fp)
 c0016c4:	108000b0 	cmpltui	r2,r2,2
 c0016c8:	1000031e 	bne	r2,zero,c0016d8 <alt_up_character_lcd_set_cursor_pos+0x40>
		// invalid argument
		return -1;
 c0016cc:	00bfffc4 	movi	r2,-1
 c0016d0:	e0bfff15 	stw	r2,-4(fp)
 c0016d4:	00000806 	br	c0016f8 <alt_up_character_lcd_set_cursor_pos+0x60>
	// calculate address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
 c0016d8:	e13ffd17 	ldw	r4,-12(fp)
 c0016dc:	e17ffe17 	ldw	r5,-8(fp)
 c0016e0:	c0014380 	call	c001438 <get_DDRAM_addr>
 c0016e4:	e0bffb05 	stb	r2,-20(fp)
	// set the cursor
	alt_up_character_lcd_send_cmd(lcd, addr);
 c0016e8:	e17ffb03 	ldbu	r5,-20(fp)
 c0016ec:	e13ffc17 	ldw	r4,-16(fp)
 c0016f0:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
	return 0;
 c0016f4:	e03fff15 	stw	zero,-4(fp)
 c0016f8:	e0bfff17 	ldw	r2,-4(fp)
}
 c0016fc:	e037883a 	mov	sp,fp
 c001700:	dfc00117 	ldw	ra,4(sp)
 c001704:	df000017 	ldw	fp,0(sp)
 c001708:	dec00204 	addi	sp,sp,8
 c00170c:	f800283a 	ret

0c001710 <alt_up_character_lcd_shift_cursor>:

void alt_up_character_lcd_shift_cursor(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
 c001710:	defff904 	addi	sp,sp,-28
 c001714:	dfc00615 	stw	ra,24(sp)
 c001718:	df000515 	stw	fp,20(sp)
 c00171c:	df000504 	addi	fp,sp,20
 c001720:	e13ffc15 	stw	r4,-16(fp)
 c001724:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
 c001728:	e0bffd17 	ldw	r2,-12(fp)
 c00172c:	1005003a 	cmpeq	r2,r2,zero
 c001730:	10001e1e 	bne	r2,zero,c0017ac <alt_up_character_lcd_shift_cursor+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
 c001734:	e0bffd17 	ldw	r2,-12(fp)
 c001738:	10800050 	cmplti	r2,r2,1
 c00173c:	1000031e 	bne	r2,zero,c00174c <alt_up_character_lcd_shift_cursor+0x3c>
 c001740:	00800504 	movi	r2,20
 c001744:	e0bfff05 	stb	r2,-4(fp)
 c001748:	00000206 	br	c001754 <alt_up_character_lcd_shift_cursor+0x44>
 c00174c:	00c00404 	movi	r3,16
 c001750:	e0ffff05 	stb	r3,-4(fp)
 c001754:	e0bfff03 	ldbu	r2,-4(fp)
 c001758:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
 c00175c:	e0fffd17 	ldw	r3,-12(fp)
 c001760:	e0fffe15 	stw	r3,-8(fp)
 c001764:	e0fffe17 	ldw	r3,-8(fp)
 c001768:	1804403a 	cmpge	r2,r3,zero
 c00176c:	1000031e 	bne	r2,zero,c00177c <alt_up_character_lcd_shift_cursor+0x6c>
 c001770:	e0bffe17 	ldw	r2,-8(fp)
 c001774:	0085c83a 	sub	r2,zero,r2
 c001778:	e0bffe15 	stw	r2,-8(fp)
 c00177c:	e0fffe17 	ldw	r3,-8(fp)
 c001780:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
 c001784:	00000306 	br	c001794 <alt_up_character_lcd_shift_cursor+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
 c001788:	e17ffb43 	ldbu	r5,-19(fp)
 c00178c:	e13ffc17 	ldw	r4,-16(fp)
 c001790:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_CURSOR_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
 c001794:	e0bffb03 	ldbu	r2,-20(fp)
 c001798:	10bfffc4 	addi	r2,r2,-1
 c00179c:	e0bffb05 	stb	r2,-20(fp)
 c0017a0:	e0bffb03 	ldbu	r2,-20(fp)
 c0017a4:	10803fd8 	cmpnei	r2,r2,255
 c0017a8:	103ff71e 	bne	r2,zero,c001788 <alt_up_character_lcd_shift_cursor+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
 c0017ac:	e037883a 	mov	sp,fp
 c0017b0:	dfc00117 	ldw	ra,4(sp)
 c0017b4:	df000017 	ldw	fp,0(sp)
 c0017b8:	dec00204 	addi	sp,sp,8
 c0017bc:	f800283a 	ret

0c0017c0 <alt_up_character_lcd_shift_display>:

void alt_up_character_lcd_shift_display(alt_up_character_lcd_dev *lcd, int x_right_shift_offset)
{
 c0017c0:	defff904 	addi	sp,sp,-28
 c0017c4:	dfc00615 	stw	ra,24(sp)
 c0017c8:	df000515 	stw	fp,20(sp)
 c0017cc:	df000504 	addi	fp,sp,20
 c0017d0:	e13ffc15 	stw	r4,-16(fp)
 c0017d4:	e17ffd15 	stw	r5,-12(fp)
	if (x_right_shift_offset == 0) 
 c0017d8:	e0bffd17 	ldw	r2,-12(fp)
 c0017dc:	1005003a 	cmpeq	r2,r2,zero
 c0017e0:	10001e1e 	bne	r2,zero,c00185c <alt_up_character_lcd_shift_display+0x9c>
		// don't ask me to do nothing 
		return;

	// see shift right or left
	unsigned char shift_cmd = (x_right_shift_offset > 0) ? 
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
 c0017e4:	e0bffd17 	ldw	r2,-12(fp)
 c0017e8:	10800050 	cmplti	r2,r2,1
 c0017ec:	1000031e 	bne	r2,zero,c0017fc <alt_up_character_lcd_shift_display+0x3c>
 c0017f0:	00800704 	movi	r2,28
 c0017f4:	e0bfff05 	stb	r2,-4(fp)
 c0017f8:	00000206 	br	c001804 <alt_up_character_lcd_shift_display+0x44>
 c0017fc:	00c00604 	movi	r3,24
 c001800:	e0ffff05 	stb	r3,-4(fp)
 c001804:	e0bfff03 	ldbu	r2,-4(fp)
 c001808:	e0bffb45 	stb	r2,-19(fp)
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
 c00180c:	e0fffd17 	ldw	r3,-12(fp)
 c001810:	e0fffe15 	stw	r3,-8(fp)
 c001814:	e0fffe17 	ldw	r3,-8(fp)
 c001818:	1804403a 	cmpge	r2,r3,zero
 c00181c:	1000031e 	bne	r2,zero,c00182c <alt_up_character_lcd_shift_display+0x6c>
 c001820:	e0bffe17 	ldw	r2,-8(fp)
 c001824:	0085c83a 	sub	r2,zero,r2
 c001828:	e0bffe15 	stw	r2,-8(fp)
 c00182c:	e0fffe17 	ldw	r3,-8(fp)
 c001830:	e0fffb05 	stb	r3,-20(fp)
	// do the shift
	while (num_offset-- > 0)
 c001834:	00000306 	br	c001844 <alt_up_character_lcd_shift_display+0x84>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
 c001838:	e17ffb43 	ldbu	r5,-19(fp)
 c00183c:	e13ffc17 	ldw	r4,-16(fp)
 c001840:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
		ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_RIGHT : ALT_UP_CHARACTER_LCD_COMM_DISPLAY_SHIFT_LEFT;
	// see how many to shift
	unsigned char num_offset = (x_right_shift_offset > 0) ? x_right_shift_offset : 
		-x_right_shift_offset;
	// do the shift
	while (num_offset-- > 0)
 c001844:	e0bffb03 	ldbu	r2,-20(fp)
 c001848:	10bfffc4 	addi	r2,r2,-1
 c00184c:	e0bffb05 	stb	r2,-20(fp)
 c001850:	e0bffb03 	ldbu	r2,-20(fp)
 c001854:	10803fd8 	cmpnei	r2,r2,255
 c001858:	103ff71e 	bne	r2,zero,c001838 <alt_up_character_lcd_shift_display+0x78>
		alt_up_character_lcd_send_cmd(lcd, shift_cmd);
}
 c00185c:	e037883a 	mov	sp,fp
 c001860:	dfc00117 	ldw	ra,4(sp)
 c001864:	df000017 	ldw	fp,0(sp)
 c001868:	dec00204 	addi	sp,sp,8
 c00186c:	f800283a 	ret

0c001870 <alt_up_character_lcd_erase_pos>:

int alt_up_character_lcd_erase_pos(alt_up_character_lcd_dev *lcd, unsigned x_pos, unsigned y_pos)
{
 c001870:	defff904 	addi	sp,sp,-28
 c001874:	dfc00615 	stw	ra,24(sp)
 c001878:	df000515 	stw	fp,20(sp)
 c00187c:	df000504 	addi	fp,sp,20
 c001880:	e13ffc15 	stw	r4,-16(fp)
 c001884:	e17ffd15 	stw	r5,-12(fp)
 c001888:	e1bffe15 	stw	r6,-8(fp)
	// boundary check
	if (x_pos > 39 || y_pos > 1 )
 c00188c:	e0bffd17 	ldw	r2,-12(fp)
 c001890:	10800a28 	cmpgeui	r2,r2,40
 c001894:	1000031e 	bne	r2,zero,c0018a4 <alt_up_character_lcd_erase_pos+0x34>
 c001898:	e0bffe17 	ldw	r2,-8(fp)
 c00189c:	108000b0 	cmpltui	r2,r2,2
 c0018a0:	1000031e 	bne	r2,zero,c0018b0 <alt_up_character_lcd_erase_pos+0x40>
		return -1;
 c0018a4:	00bfffc4 	movi	r2,-1
 c0018a8:	e0bfff15 	stw	r2,-4(fp)
 c0018ac:	00000e06 	br	c0018e8 <alt_up_character_lcd_erase_pos+0x78>

	// get address
	unsigned char addr = get_DDRAM_addr(x_pos, y_pos);
 c0018b0:	e13ffd17 	ldw	r4,-12(fp)
 c0018b4:	e17ffe17 	ldw	r5,-8(fp)
 c0018b8:	c0014380 	call	c001438 <get_DDRAM_addr>
 c0018bc:	e0bffb05 	stb	r2,-20(fp)
	// set cursor to dest point
	alt_up_character_lcd_send_cmd(lcd, addr);
 c0018c0:	e17ffb03 	ldbu	r5,-20(fp)
 c0018c4:	e13ffc17 	ldw	r4,-16(fp)
 c0018c8:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
	//send an empty char as erase (refer to the Character Generator ROM part of the Datasheet)
	IOWR_ALT_UP_CHARACTER_LCD_DATA(lcd->base, (0x00000002) );
 c0018cc:	e0bffc17 	ldw	r2,-16(fp)
 c0018d0:	10800a17 	ldw	r2,40(r2)
 c0018d4:	10800044 	addi	r2,r2,1
 c0018d8:	1007883a 	mov	r3,r2
 c0018dc:	00800084 	movi	r2,2
 c0018e0:	18800025 	stbio	r2,0(r3)
	return 0;
 c0018e4:	e03fff15 	stw	zero,-4(fp)
 c0018e8:	e0bfff17 	ldw	r2,-4(fp)
}
 c0018ec:	e037883a 	mov	sp,fp
 c0018f0:	dfc00117 	ldw	ra,4(sp)
 c0018f4:	df000017 	ldw	fp,0(sp)
 c0018f8:	dec00204 	addi	sp,sp,8
 c0018fc:	f800283a 	ret

0c001900 <alt_up_character_lcd_cursor_off>:

void alt_up_character_lcd_cursor_off(alt_up_character_lcd_dev *lcd)
{
 c001900:	defffd04 	addi	sp,sp,-12
 c001904:	dfc00215 	stw	ra,8(sp)
 c001908:	df000115 	stw	fp,4(sp)
 c00190c:	df000104 	addi	fp,sp,4
 c001910:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_OFF);
 c001914:	e13fff17 	ldw	r4,-4(fp)
 c001918:	01400304 	movi	r5,12
 c00191c:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
}
 c001920:	e037883a 	mov	sp,fp
 c001924:	dfc00117 	ldw	ra,4(sp)
 c001928:	df000017 	ldw	fp,0(sp)
 c00192c:	dec00204 	addi	sp,sp,8
 c001930:	f800283a 	ret

0c001934 <alt_up_character_lcd_cursor_blink_on>:

void alt_up_character_lcd_cursor_blink_on(alt_up_character_lcd_dev *lcd)
{
 c001934:	defffd04 	addi	sp,sp,-12
 c001938:	dfc00215 	stw	ra,8(sp)
 c00193c:	df000115 	stw	fp,4(sp)
 c001940:	df000104 	addi	fp,sp,4
 c001944:	e13fff15 	stw	r4,-4(fp)
	alt_up_character_lcd_send_cmd(lcd, ALT_UP_CHARACTER_LCD_COMM_CURSOR_BLINK_ON);
 c001948:	e13fff17 	ldw	r4,-4(fp)
 c00194c:	014003c4 	movi	r5,15
 c001950:	c0014b40 	call	c0014b4 <alt_up_character_lcd_send_cmd>
}
 c001954:	e037883a 	mov	sp,fp
 c001958:	dfc00117 	ldw	ra,4(sp)
 c00195c:	df000017 	ldw	fp,0(sp)
 c001960:	dec00204 	addi	sp,sp,8
 c001964:	f800283a 	ret

0c001968 <alt_up_irda_enable_read_interrupt>:
#include "altera_up_avalon_irda.h"
#include "altera_up_avalon_irda_regs.h"


void alt_up_irda_enable_read_interrupt(alt_up_irda_dev *irda)
{
 c001968:	defffd04 	addi	sp,sp,-12
 c00196c:	df000215 	stw	fp,8(sp)
 c001970:	df000204 	addi	fp,sp,8
 c001974:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
 c001978:	e0bfff17 	ldw	r2,-4(fp)
 c00197c:	10800a17 	ldw	r2,40(r2)
 c001980:	10800104 	addi	r2,r2,4
 c001984:	10800037 	ldwio	r2,0(r2)
 c001988:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_IRDA_CONTROL_RE_MSK;
 c00198c:	e0bffe17 	ldw	r2,-8(fp)
 c001990:	10800054 	ori	r2,r2,1
 c001994:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
 c001998:	e0bfff17 	ldw	r2,-4(fp)
 c00199c:	10800a17 	ldw	r2,40(r2)
 c0019a0:	10800104 	addi	r2,r2,4
 c0019a4:	e0fffe17 	ldw	r3,-8(fp)
 c0019a8:	10c00035 	stwio	r3,0(r2)
}
 c0019ac:	e037883a 	mov	sp,fp
 c0019b0:	df000017 	ldw	fp,0(sp)
 c0019b4:	dec00104 	addi	sp,sp,4
 c0019b8:	f800283a 	ret

0c0019bc <alt_up_irda_disable_read_interrupt>:

void alt_up_irda_disable_read_interrupt(alt_up_irda_dev *irda)
{
 c0019bc:	defffd04 	addi	sp,sp,-12
 c0019c0:	df000215 	stw	fp,8(sp)
 c0019c4:	df000204 	addi	fp,sp,8
 c0019c8:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
 c0019cc:	e0bfff17 	ldw	r2,-4(fp)
 c0019d0:	10800a17 	ldw	r2,40(r2)
 c0019d4:	10800104 	addi	r2,r2,4
 c0019d8:	10800037 	ldwio	r2,0(r2)
 c0019dc:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_IRDA_CONTROL_RE_MSK;
 c0019e0:	e0fffe17 	ldw	r3,-8(fp)
 c0019e4:	00bfff84 	movi	r2,-2
 c0019e8:	1884703a 	and	r2,r3,r2
 c0019ec:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_IRDA_CONTROL(irda->base, ctrl_reg);
 c0019f0:	e0bfff17 	ldw	r2,-4(fp)
 c0019f4:	10800a17 	ldw	r2,40(r2)
 c0019f8:	10800104 	addi	r2,r2,4
 c0019fc:	e0fffe17 	ldw	r3,-8(fp)
 c001a00:	10c00035 	stwio	r3,0(r2)
}
 c001a04:	e037883a 	mov	sp,fp
 c001a08:	df000017 	ldw	fp,0(sp)
 c001a0c:	dec00104 	addi	sp,sp,4
 c001a10:	f800283a 	ret

0c001a14 <alt_up_irda_get_used_space_in_read_FIFO>:

unsigned alt_up_irda_get_used_space_in_read_FIFO(alt_up_irda_dev *irda)
{
 c001a14:	defffd04 	addi	sp,sp,-12
 c001a18:	df000215 	stw	fp,8(sp)
 c001a1c:	df000204 	addi	fp,sp,8
 c001a20:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
 c001a24:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_IRDA_DATA(irda->base), 2); 
//	return ravail;
	ravail = IORD_ALT_UP_IRDA_RAVAIL(irda->base); 
 c001a28:	e0bfff17 	ldw	r2,-4(fp)
 c001a2c:	10800a17 	ldw	r2,40(r2)
 c001a30:	10800084 	addi	r2,r2,2
 c001a34:	1080002b 	ldhuio	r2,0(r2)
 c001a38:	e0bffe0d 	sth	r2,-8(fp)
	return (ravail & ALT_UP_IRDA_RAVAIL_MSK) >> ALT_UP_IRDA_RAVAIL_OFST;
 c001a3c:	e0bffe0b 	ldhu	r2,-8(fp)
}
 c001a40:	e037883a 	mov	sp,fp
 c001a44:	df000017 	ldw	fp,0(sp)
 c001a48:	dec00104 	addi	sp,sp,4
 c001a4c:	f800283a 	ret

0c001a50 <alt_up_irda_get_available_space_in_write_FIFO>:

unsigned alt_up_irda_get_available_space_in_write_FIFO(alt_up_irda_dev *irda)
{
 c001a50:	defffd04 	addi	sp,sp,-12
 c001a54:	df000215 	stw	fp,8(sp)
 c001a58:	df000204 	addi	fp,sp,8
 c001a5c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_IRDA_CONTROL(irda->base); 
 c001a60:	e0bfff17 	ldw	r2,-4(fp)
 c001a64:	10800a17 	ldw	r2,40(r2)
 c001a68:	10800104 	addi	r2,r2,4
 c001a6c:	10800037 	ldwio	r2,0(r2)
 c001a70:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_IRDA_CONTROL_WSPACE_MSK) >> ALT_UP_IRDA_CONTROL_WSPACE_OFST;
 c001a74:	e0bffe17 	ldw	r2,-8(fp)
 c001a78:	10bfffec 	andhi	r2,r2,65535
 c001a7c:	1004d43a 	srli	r2,r2,16
}
 c001a80:	e037883a 	mov	sp,fp
 c001a84:	df000017 	ldw	fp,0(sp)
 c001a88:	dec00104 	addi	sp,sp,4
 c001a8c:	f800283a 	ret

0c001a90 <alt_up_irda_check_parity>:

int alt_up_irda_check_parity(alt_u32 data_reg)
{
 c001a90:	defffc04 	addi	sp,sp,-16
 c001a94:	df000315 	stw	fp,12(sp)
 c001a98:	df000304 	addi	fp,sp,12
 c001a9c:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_IRDA_DATA_PE_MSK) >> ALT_UP_IRDA_DATA_PE_OFST;
 c001aa0:	e0bffe17 	ldw	r2,-8(fp)
 c001aa4:	1080800c 	andi	r2,r2,512
 c001aa8:	1004d27a 	srli	r2,r2,9
 c001aac:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
 c001ab0:	e0bffd17 	ldw	r2,-12(fp)
 c001ab4:	1005003a 	cmpeq	r2,r2,zero
 c001ab8:	1000031e 	bne	r2,zero,c001ac8 <alt_up_irda_check_parity+0x38>
 c001abc:	00bfffc4 	movi	r2,-1
 c001ac0:	e0bfff15 	stw	r2,-4(fp)
 c001ac4:	00000106 	br	c001acc <alt_up_irda_check_parity+0x3c>
 c001ac8:	e03fff15 	stw	zero,-4(fp)
 c001acc:	e0bfff17 	ldw	r2,-4(fp)
}
 c001ad0:	e037883a 	mov	sp,fp
 c001ad4:	df000017 	ldw	fp,0(sp)
 c001ad8:	dec00104 	addi	sp,sp,4
 c001adc:	f800283a 	ret

0c001ae0 <alt_up_irda_write_data>:

int alt_up_irda_write_data(alt_up_irda_dev *irda, alt_u8 data)
{
 c001ae0:	defffc04 	addi	sp,sp,-16
 c001ae4:	df000315 	stw	fp,12(sp)
 c001ae8:	df000304 	addi	fp,sp,12
 c001aec:	e13ffe15 	stw	r4,-8(fp)
 c001af0:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
 c001af4:	e0bffe17 	ldw	r2,-8(fp)
 c001af8:	10800a17 	ldw	r2,40(r2)
 c001afc:	10800037 	ldwio	r2,0(r2)
 c001b00:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_IRDA_DATA(irda->base, (data>>ALT_UP_IRDA_DATA_DATA_OFST) & ALT_UP_IRDA_DATA_DATA_MSK);
 c001b04:	e0bffe17 	ldw	r2,-8(fp)
 c001b08:	10800a17 	ldw	r2,40(r2)
 c001b0c:	e0ffff03 	ldbu	r3,-4(fp)
 c001b10:	10c00035 	stwio	r3,0(r2)
	return 0;
 c001b14:	0005883a 	mov	r2,zero
}
 c001b18:	e037883a 	mov	sp,fp
 c001b1c:	df000017 	ldw	fp,0(sp)
 c001b20:	dec00104 	addi	sp,sp,4
 c001b24:	f800283a 	ret

0c001b28 <alt_up_irda_read_data>:

int alt_up_irda_read_data(alt_up_irda_dev *irda, alt_u8 *data, alt_u8 *parity_error)
{
 c001b28:	defffa04 	addi	sp,sp,-24
 c001b2c:	dfc00515 	stw	ra,20(sp)
 c001b30:	df000415 	stw	fp,16(sp)
 c001b34:	df000404 	addi	fp,sp,16
 c001b38:	e13ffd15 	stw	r4,-12(fp)
 c001b3c:	e17ffe15 	stw	r5,-8(fp)
 c001b40:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_IRDA_DATA(irda->base);
 c001b44:	e0bffd17 	ldw	r2,-12(fp)
 c001b48:	10800a17 	ldw	r2,40(r2)
 c001b4c:	10800037 	ldwio	r2,0(r2)
 c001b50:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_IRDA_DATA_DATA_MSK) >> ALT_UP_IRDA_DATA_DATA_OFST;
 c001b54:	e0bffc17 	ldw	r2,-16(fp)
 c001b58:	1007883a 	mov	r3,r2
 c001b5c:	e0bffe17 	ldw	r2,-8(fp)
 c001b60:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_irda_check_parity(data_reg);
 c001b64:	e13ffc17 	ldw	r4,-16(fp)
 c001b68:	c001a900 	call	c001a90 <alt_up_irda_check_parity>
 c001b6c:	1007883a 	mov	r3,r2
 c001b70:	e0bfff17 	ldw	r2,-4(fp)
 c001b74:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_IRDA_DATA_RVALID_MSK) >> ALT_UP_IRDA_DATA_RVALID_OFST) - 1);
 c001b78:	e0bffc17 	ldw	r2,-16(fp)
 c001b7c:	10a0000c 	andi	r2,r2,32768
 c001b80:	1004d3fa 	srli	r2,r2,15
 c001b84:	10bfffc4 	addi	r2,r2,-1
}
 c001b88:	e037883a 	mov	sp,fp
 c001b8c:	dfc00117 	ldw	ra,4(sp)
 c001b90:	df000017 	ldw	fp,0(sp)
 c001b94:	dec00204 	addi	sp,sp,8
 c001b98:	f800283a 	ret

0c001b9c <alt_up_irda_read_fd>:

int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
 c001b9c:	defff804 	addi	sp,sp,-32
 c001ba0:	dfc00715 	stw	ra,28(sp)
 c001ba4:	df000615 	stw	fp,24(sp)
 c001ba8:	df000604 	addi	fp,sp,24
 c001bac:	e13ffd15 	stw	r4,-12(fp)
 c001bb0:	e17ffe15 	stw	r5,-8(fp)
 c001bb4:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
 c001bb8:	e0bffd17 	ldw	r2,-12(fp)
 c001bbc:	10800017 	ldw	r2,0(r2)
 c001bc0:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
 c001bc4:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
 c001bc8:	00000c06 	br	c001bfc <alt_up_irda_read_fd+0x60>
	{
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
 c001bcc:	e17ffe17 	ldw	r5,-8(fp)
 c001bd0:	e0bffe17 	ldw	r2,-8(fp)
 c001bd4:	10800044 	addi	r2,r2,1
 c001bd8:	e0bffe15 	stw	r2,-8(fp)
 c001bdc:	e1bffc04 	addi	r6,fp,-16
 c001be0:	e13ffb17 	ldw	r4,-20(fp)
 c001be4:	c001b280 	call	c001b28 <alt_up_irda_read_data>
 c001be8:	1004c03a 	cmpne	r2,r2,zero
 c001bec:	1000091e 	bne	r2,zero,c001c14 <alt_up_irda_read_fd+0x78>
			count++;
 c001bf0:	e0bffa17 	ldw	r2,-24(fp)
 c001bf4:	10800044 	addi	r2,r2,1
 c001bf8:	e0bffa15 	stw	r2,-24(fp)
int alt_up_irda_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
 c001bfc:	e0bfff17 	ldw	r2,-4(fp)
 c001c00:	10bfffc4 	addi	r2,r2,-1
 c001c04:	e0bfff15 	stw	r2,-4(fp)
 c001c08:	e0bfff17 	ldw	r2,-4(fp)
 c001c0c:	10bfffd8 	cmpnei	r2,r2,-1
 c001c10:	103fee1e 	bne	r2,zero,c001bcc <alt_up_irda_read_fd+0x30>
		if (alt_up_irda_read_data(irda, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
 c001c14:	e0bffa17 	ldw	r2,-24(fp)
}
 c001c18:	e037883a 	mov	sp,fp
 c001c1c:	dfc00117 	ldw	ra,4(sp)
 c001c20:	df000017 	ldw	fp,0(sp)
 c001c24:	dec00204 	addi	sp,sp,8
 c001c28:	f800283a 	ret

0c001c2c <alt_up_irda_write_fd>:

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
 c001c2c:	defff904 	addi	sp,sp,-28
 c001c30:	dfc00615 	stw	ra,24(sp)
 c001c34:	df000515 	stw	fp,20(sp)
 c001c38:	df000504 	addi	fp,sp,20
 c001c3c:	e13ffd15 	stw	r4,-12(fp)
 c001c40:	e17ffe15 	stw	r5,-8(fp)
 c001c44:	e1bfff15 	stw	r6,-4(fp)
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
 c001c48:	e0bffd17 	ldw	r2,-12(fp)
 c001c4c:	10800017 	ldw	r2,0(r2)
 c001c50:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
 c001c54:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
 c001c58:	00000c06 	br	c001c8c <alt_up_irda_write_fd+0x60>
	{
		if (alt_up_irda_write_data(irda, ptr++)==0)
 c001c5c:	e0bffe17 	ldw	r2,-8(fp)
 c001c60:	11403fcc 	andi	r5,r2,255
 c001c64:	e0bffe17 	ldw	r2,-8(fp)
 c001c68:	10800044 	addi	r2,r2,1
 c001c6c:	e0bffe15 	stw	r2,-8(fp)
 c001c70:	e13ffc17 	ldw	r4,-16(fp)
 c001c74:	c001ae00 	call	c001ae0 <alt_up_irda_write_data>
 c001c78:	1004c03a 	cmpne	r2,r2,zero
 c001c7c:	1000091e 	bne	r2,zero,c001ca4 <alt_up_irda_write_fd+0x78>
			count++;
 c001c80:	e0bffb17 	ldw	r2,-20(fp)
 c001c84:	10800044 	addi	r2,r2,1
 c001c88:	e0bffb15 	stw	r2,-20(fp)

int alt_up_irda_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_irda_dev *irda = (alt_up_irda_dev*)fd->dev;
	int count = 0;
	while(len--)
 c001c8c:	e0bfff17 	ldw	r2,-4(fp)
 c001c90:	10bfffc4 	addi	r2,r2,-1
 c001c94:	e0bfff15 	stw	r2,-4(fp)
 c001c98:	e0bfff17 	ldw	r2,-4(fp)
 c001c9c:	10bfffd8 	cmpnei	r2,r2,-1
 c001ca0:	103fee1e 	bne	r2,zero,c001c5c <alt_up_irda_write_fd+0x30>
		if (alt_up_irda_write_data(irda, ptr++)==0)
			count++;
		else
			break;
	}
	return count;
 c001ca4:	e0bffb17 	ldw	r2,-20(fp)
}
 c001ca8:	e037883a 	mov	sp,fp
 c001cac:	dfc00117 	ldw	ra,4(sp)
 c001cb0:	df000017 	ldw	fp,0(sp)
 c001cb4:	dec00204 	addi	sp,sp,8
 c001cb8:	f800283a 	ret

0c001cbc <alt_up_irda_open_dev>:

alt_up_irda_dev* alt_up_irda_open_dev(const char* name)
{
 c001cbc:	defffc04 	addi	sp,sp,-16
 c001cc0:	dfc00315 	stw	ra,12(sp)
 c001cc4:	df000215 	stw	fp,8(sp)
 c001cc8:	df000204 	addi	fp,sp,8
 c001ccc:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_irda_dev *dev = (alt_up_irda_dev*)alt_find_dev(name, &alt_dev_list);
 c001cd0:	e13fff17 	ldw	r4,-4(fp)
 c001cd4:	01430034 	movhi	r5,3072
 c001cd8:	2953d404 	addi	r5,r5,20304
 c001cdc:	c0025a80 	call	c0025a8 <alt_find_dev>
 c001ce0:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 c001ce4:	e0bffe17 	ldw	r2,-8(fp)
}
 c001ce8:	e037883a 	mov	sp,fp
 c001cec:	dfc00117 	ldw	ra,4(sp)
 c001cf0:	df000017 	ldw	fp,0(sp)
 c001cf4:	dec00204 	addi	sp,sp,8
 c001cf8:	f800283a 	ret

0c001cfc <alt_up_parallel_port_open_dev>:

#include "altera_up_avalon_parallel_port.h"
#include "altera_up_avalon_parallel_port_regs.h"

alt_up_parallel_port_dev* alt_up_parallel_port_open_dev(const char* name)
{
 c001cfc:	defffc04 	addi	sp,sp,-16
 c001d00:	dfc00315 	stw	ra,12(sp)
 c001d04:	df000215 	stw	fp,8(sp)
 c001d08:	df000204 	addi	fp,sp,8
 c001d0c:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_parallel_port_dev *dev = (alt_up_parallel_port_dev*)alt_find_dev(name, &alt_dev_list);
 c001d10:	e13fff17 	ldw	r4,-4(fp)
 c001d14:	01430034 	movhi	r5,3072
 c001d18:	2953d404 	addi	r5,r5,20304
 c001d1c:	c0025a80 	call	c0025a8 <alt_find_dev>
 c001d20:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 c001d24:	e0bffe17 	ldw	r2,-8(fp)
}
 c001d28:	e037883a 	mov	sp,fp
 c001d2c:	dfc00117 	ldw	ra,4(sp)
 c001d30:	df000017 	ldw	fp,0(sp)
 c001d34:	dec00204 	addi	sp,sp,8
 c001d38:	f800283a 	ret

0c001d3c <alt_up_rs232_enable_read_interrupt>:
#include "altera_up_avalon_rs232.h"
#include "altera_up_avalon_rs232_regs.h"


void alt_up_rs232_enable_read_interrupt(alt_up_rs232_dev *rs232)
{
 c001d3c:	defffd04 	addi	sp,sp,-12
 c001d40:	df000215 	stw	fp,8(sp)
 c001d44:	df000204 	addi	fp,sp,8
 c001d48:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 c001d4c:	e0bfff17 	ldw	r2,-4(fp)
 c001d50:	10800a17 	ldw	r2,40(r2)
 c001d54:	10800104 	addi	r2,r2,4
 c001d58:	10800037 	ldwio	r2,0(r2)
 c001d5c:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 1 while maintaining other bits the same
	ctrl_reg |= ALT_UP_RS232_CONTROL_RE_MSK;
 c001d60:	e0bffe17 	ldw	r2,-8(fp)
 c001d64:	10800054 	ori	r2,r2,1
 c001d68:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
 c001d6c:	e0bfff17 	ldw	r2,-4(fp)
 c001d70:	10800a17 	ldw	r2,40(r2)
 c001d74:	10800104 	addi	r2,r2,4
 c001d78:	e0fffe17 	ldw	r3,-8(fp)
 c001d7c:	10c00035 	stwio	r3,0(r2)
}
 c001d80:	e037883a 	mov	sp,fp
 c001d84:	df000017 	ldw	fp,0(sp)
 c001d88:	dec00104 	addi	sp,sp,4
 c001d8c:	f800283a 	ret

0c001d90 <alt_up_rs232_disable_read_interrupt>:

void alt_up_rs232_disable_read_interrupt(alt_up_rs232_dev *rs232)
{
 c001d90:	defffd04 	addi	sp,sp,-12
 c001d94:	df000215 	stw	fp,8(sp)
 c001d98:	df000204 	addi	fp,sp,8
 c001d9c:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 c001da0:	e0bfff17 	ldw	r2,-4(fp)
 c001da4:	10800a17 	ldw	r2,40(r2)
 c001da8:	10800104 	addi	r2,r2,4
 c001dac:	10800037 	ldwio	r2,0(r2)
 c001db0:	e0bffe15 	stw	r2,-8(fp)
	// set RE to 0 while maintaining other bits the same
	ctrl_reg &= ~ALT_UP_RS232_CONTROL_RE_MSK;
 c001db4:	e0fffe17 	ldw	r3,-8(fp)
 c001db8:	00bfff84 	movi	r2,-2
 c001dbc:	1884703a 	and	r2,r3,r2
 c001dc0:	e0bffe15 	stw	r2,-8(fp)
	IOWR_ALT_UP_RS232_CONTROL(rs232->base, ctrl_reg);
 c001dc4:	e0bfff17 	ldw	r2,-4(fp)
 c001dc8:	10800a17 	ldw	r2,40(r2)
 c001dcc:	10800104 	addi	r2,r2,4
 c001dd0:	e0fffe17 	ldw	r3,-8(fp)
 c001dd4:	10c00035 	stwio	r3,0(r2)
}
 c001dd8:	e037883a 	mov	sp,fp
 c001ddc:	df000017 	ldw	fp,0(sp)
 c001de0:	dec00104 	addi	sp,sp,4
 c001de4:	f800283a 	ret

0c001de8 <alt_up_rs232_get_used_space_in_read_FIFO>:

unsigned alt_up_rs232_get_used_space_in_read_FIFO(alt_up_rs232_dev *rs232)
{
 c001de8:	defffd04 	addi	sp,sp,-12
 c001dec:	df000215 	stw	fp,8(sp)
 c001df0:	df000204 	addi	fp,sp,8
 c001df4:	e13fff15 	stw	r4,-4(fp)
	alt_u16 ravail = 0;
 c001df8:	e03ffe0d 	sth	zero,-8(fp)
	// we can only read the 16 bits for RAVAIL --- a read of DATA will discard the data
//	ravail = IORD_16DIRECT(IOADDR_ALT_UP_RS232_DATA(rs232->base), 2); 
	ravail = IORD_ALT_UP_RS232_RAVAIL(rs232->base); 
 c001dfc:	e0bfff17 	ldw	r2,-4(fp)
 c001e00:	10800a17 	ldw	r2,40(r2)
 c001e04:	10800084 	addi	r2,r2,2
 c001e08:	1080002b 	ldhuio	r2,0(r2)
 c001e0c:	e0bffe0d 	sth	r2,-8(fp)
//	return ravail;
	return (ravail & ALT_UP_RS232_RAVAIL_MSK) >> ALT_UP_RS232_RAVAIL_OFST;
 c001e10:	e0bffe0b 	ldhu	r2,-8(fp)
}
 c001e14:	e037883a 	mov	sp,fp
 c001e18:	df000017 	ldw	fp,0(sp)
 c001e1c:	dec00104 	addi	sp,sp,4
 c001e20:	f800283a 	ret

0c001e24 <alt_up_rs232_get_available_space_in_write_FIFO>:

unsigned alt_up_rs232_get_available_space_in_write_FIFO(alt_up_rs232_dev *rs232)
{
 c001e24:	defffd04 	addi	sp,sp,-12
 c001e28:	df000215 	stw	fp,8(sp)
 c001e2c:	df000204 	addi	fp,sp,8
 c001e30:	e13fff15 	stw	r4,-4(fp)
	alt_u32 ctrl_reg;
	ctrl_reg = IORD_ALT_UP_RS232_CONTROL(rs232->base); 
 c001e34:	e0bfff17 	ldw	r2,-4(fp)
 c001e38:	10800a17 	ldw	r2,40(r2)
 c001e3c:	10800104 	addi	r2,r2,4
 c001e40:	10800037 	ldwio	r2,0(r2)
 c001e44:	e0bffe15 	stw	r2,-8(fp)
	return (ctrl_reg & ALT_UP_RS232_CONTROL_WSPACE_MSK) >> ALT_UP_RS232_CONTROL_WSPACE_OFST;
 c001e48:	e0bffe17 	ldw	r2,-8(fp)
 c001e4c:	10bfffec 	andhi	r2,r2,65535
 c001e50:	1004d43a 	srli	r2,r2,16
}
 c001e54:	e037883a 	mov	sp,fp
 c001e58:	df000017 	ldw	fp,0(sp)
 c001e5c:	dec00104 	addi	sp,sp,4
 c001e60:	f800283a 	ret

0c001e64 <alt_up_rs232_check_parity>:

int alt_up_rs232_check_parity(alt_u32 data_reg)
{
 c001e64:	defffc04 	addi	sp,sp,-16
 c001e68:	df000315 	stw	fp,12(sp)
 c001e6c:	df000304 	addi	fp,sp,12
 c001e70:	e13ffe15 	stw	r4,-8(fp)
	unsigned parity_error = (data_reg & ALT_UP_RS232_DATA_PE_MSK) >> ALT_UP_RS232_DATA_PE_OFST;
 c001e74:	e0bffe17 	ldw	r2,-8(fp)
 c001e78:	1080800c 	andi	r2,r2,512
 c001e7c:	1004d27a 	srli	r2,r2,9
 c001e80:	e0bffd15 	stw	r2,-12(fp)
	return (parity_error ? -1 : 0);
 c001e84:	e0bffd17 	ldw	r2,-12(fp)
 c001e88:	1005003a 	cmpeq	r2,r2,zero
 c001e8c:	1000031e 	bne	r2,zero,c001e9c <alt_up_rs232_check_parity+0x38>
 c001e90:	00bfffc4 	movi	r2,-1
 c001e94:	e0bfff15 	stw	r2,-4(fp)
 c001e98:	00000106 	br	c001ea0 <alt_up_rs232_check_parity+0x3c>
 c001e9c:	e03fff15 	stw	zero,-4(fp)
 c001ea0:	e0bfff17 	ldw	r2,-4(fp)
}
 c001ea4:	e037883a 	mov	sp,fp
 c001ea8:	df000017 	ldw	fp,0(sp)
 c001eac:	dec00104 	addi	sp,sp,4
 c001eb0:	f800283a 	ret

0c001eb4 <alt_up_rs232_write_data>:

int alt_up_rs232_write_data(alt_up_rs232_dev *rs232, alt_u8 data)
{
 c001eb4:	defffc04 	addi	sp,sp,-16
 c001eb8:	df000315 	stw	fp,12(sp)
 c001ebc:	df000304 	addi	fp,sp,12
 c001ec0:	e13ffe15 	stw	r4,-8(fp)
 c001ec4:	e17fff05 	stb	r5,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
 c001ec8:	e0bffe17 	ldw	r2,-8(fp)
 c001ecc:	10800a17 	ldw	r2,40(r2)
 c001ed0:	10800037 	ldwio	r2,0(r2)
 c001ed4:	e0bffd15 	stw	r2,-12(fp)

	// we can write directly without thinking about other bit fields for this
	// case ONLY, because only DATA field of the data register is writable
	IOWR_ALT_UP_RS232_DATA(rs232->base, (data>>ALT_UP_RS232_DATA_DATA_OFST) & ALT_UP_RS232_DATA_DATA_MSK);
 c001ed8:	e0bffe17 	ldw	r2,-8(fp)
 c001edc:	10800a17 	ldw	r2,40(r2)
 c001ee0:	e0ffff03 	ldbu	r3,-4(fp)
 c001ee4:	10c00035 	stwio	r3,0(r2)
	return 0;
 c001ee8:	0005883a 	mov	r2,zero
}
 c001eec:	e037883a 	mov	sp,fp
 c001ef0:	df000017 	ldw	fp,0(sp)
 c001ef4:	dec00104 	addi	sp,sp,4
 c001ef8:	f800283a 	ret

0c001efc <alt_up_rs232_read_data>:

int alt_up_rs232_read_data(alt_up_rs232_dev *rs232, alt_u8 *data, alt_u8 *parity_error)
{
 c001efc:	defffa04 	addi	sp,sp,-24
 c001f00:	dfc00515 	stw	ra,20(sp)
 c001f04:	df000415 	stw	fp,16(sp)
 c001f08:	df000404 	addi	fp,sp,16
 c001f0c:	e13ffd15 	stw	r4,-12(fp)
 c001f10:	e17ffe15 	stw	r5,-8(fp)
 c001f14:	e1bfff15 	stw	r6,-4(fp)
	alt_u32 data_reg;
	data_reg = IORD_ALT_UP_RS232_DATA(rs232->base);
 c001f18:	e0bffd17 	ldw	r2,-12(fp)
 c001f1c:	10800a17 	ldw	r2,40(r2)
 c001f20:	10800037 	ldwio	r2,0(r2)
 c001f24:	e0bffc15 	stw	r2,-16(fp)
	*data = (data_reg & ALT_UP_RS232_DATA_DATA_MSK) >> ALT_UP_RS232_DATA_DATA_OFST;
 c001f28:	e0bffc17 	ldw	r2,-16(fp)
 c001f2c:	1007883a 	mov	r3,r2
 c001f30:	e0bffe17 	ldw	r2,-8(fp)
 c001f34:	10c00005 	stb	r3,0(r2)
	*parity_error = alt_up_rs232_check_parity(data_reg);
 c001f38:	e13ffc17 	ldw	r4,-16(fp)
 c001f3c:	c001e640 	call	c001e64 <alt_up_rs232_check_parity>
 c001f40:	1007883a 	mov	r3,r2
 c001f44:	e0bfff17 	ldw	r2,-4(fp)
 c001f48:	10c00005 	stb	r3,0(r2)
	return (((data_reg & ALT_UP_RS232_DATA_RVALID_MSK) >> ALT_UP_RS232_DATA_RVALID_OFST) - 1);
 c001f4c:	e0bffc17 	ldw	r2,-16(fp)
 c001f50:	10a0000c 	andi	r2,r2,32768
 c001f54:	1004d3fa 	srli	r2,r2,15
 c001f58:	10bfffc4 	addi	r2,r2,-1
}
 c001f5c:	e037883a 	mov	sp,fp
 c001f60:	dfc00117 	ldw	ra,4(sp)
 c001f64:	df000017 	ldw	fp,0(sp)
 c001f68:	dec00204 	addi	sp,sp,8
 c001f6c:	f800283a 	ret

0c001f70 <alt_up_rs232_read_fd>:

int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
 c001f70:	defff804 	addi	sp,sp,-32
 c001f74:	dfc00715 	stw	ra,28(sp)
 c001f78:	df000615 	stw	fp,24(sp)
 c001f7c:	df000604 	addi	fp,sp,24
 c001f80:	e13ffd15 	stw	r4,-12(fp)
 c001f84:	e17ffe15 	stw	r5,-8(fp)
 c001f88:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
 c001f8c:	e0bffd17 	ldw	r2,-12(fp)
 c001f90:	10800017 	ldw	r2,0(r2)
 c001f94:	e0bffb15 	stw	r2,-20(fp)
	int count = 0;
 c001f98:	e03ffa15 	stw	zero,-24(fp)
	alt_u8 parity_error;
	while(len--)
 c001f9c:	00000c06 	br	c001fd0 <alt_up_rs232_read_fd+0x60>
	{
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
 c001fa0:	e17ffe17 	ldw	r5,-8(fp)
 c001fa4:	e0bffe17 	ldw	r2,-8(fp)
 c001fa8:	10800044 	addi	r2,r2,1
 c001fac:	e0bffe15 	stw	r2,-8(fp)
 c001fb0:	e1bffc04 	addi	r6,fp,-16
 c001fb4:	e13ffb17 	ldw	r4,-20(fp)
 c001fb8:	c001efc0 	call	c001efc <alt_up_rs232_read_data>
 c001fbc:	1004c03a 	cmpne	r2,r2,zero
 c001fc0:	1000091e 	bne	r2,zero,c001fe8 <alt_up_rs232_read_fd+0x78>
			count++;
 c001fc4:	e0bffa17 	ldw	r2,-24(fp)
 c001fc8:	10800044 	addi	r2,r2,1
 c001fcc:	e0bffa15 	stw	r2,-24(fp)
int alt_up_rs232_read_fd (alt_fd* fd, char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	alt_u8 parity_error;
	while(len--)
 c001fd0:	e0bfff17 	ldw	r2,-4(fp)
 c001fd4:	10bfffc4 	addi	r2,r2,-1
 c001fd8:	e0bfff15 	stw	r2,-4(fp)
 c001fdc:	e0bfff17 	ldw	r2,-4(fp)
 c001fe0:	10bfffd8 	cmpnei	r2,r2,-1
 c001fe4:	103fee1e 	bne	r2,zero,c001fa0 <alt_up_rs232_read_fd+0x30>
		if (alt_up_rs232_read_data(rs232, ptr++, &parity_error)==0)
			count++;
		else
			break;
	}
	return count;
 c001fe8:	e0bffa17 	ldw	r2,-24(fp)
}
 c001fec:	e037883a 	mov	sp,fp
 c001ff0:	dfc00117 	ldw	ra,4(sp)
 c001ff4:	df000017 	ldw	fp,0(sp)
 c001ff8:	dec00204 	addi	sp,sp,8
 c001ffc:	f800283a 	ret

0c002000 <alt_up_rs232_write_fd>:

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
 c002000:	defff904 	addi	sp,sp,-28
 c002004:	dfc00615 	stw	ra,24(sp)
 c002008:	df000515 	stw	fp,20(sp)
 c00200c:	df000504 	addi	fp,sp,20
 c002010:	e13ffd15 	stw	r4,-12(fp)
 c002014:	e17ffe15 	stw	r5,-8(fp)
 c002018:	e1bfff15 	stw	r6,-4(fp)
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
 c00201c:	e0bffd17 	ldw	r2,-12(fp)
 c002020:	10800017 	ldw	r2,0(r2)
 c002024:	e0bffc15 	stw	r2,-16(fp)
	int count = 0;
 c002028:	e03ffb15 	stw	zero,-20(fp)
	while(len--)
 c00202c:	00000d06 	br	c002064 <alt_up_rs232_write_fd+0x64>
	{
		if (alt_up_rs232_write_data(rs232, *ptr)==0)
 c002030:	e0bffe17 	ldw	r2,-8(fp)
 c002034:	10800003 	ldbu	r2,0(r2)
 c002038:	11403fcc 	andi	r5,r2,255
 c00203c:	e13ffc17 	ldw	r4,-16(fp)
 c002040:	c001eb40 	call	c001eb4 <alt_up_rs232_write_data>
 c002044:	1004c03a 	cmpne	r2,r2,zero
 c002048:	10000c1e 	bne	r2,zero,c00207c <alt_up_rs232_write_fd+0x7c>
		{
			count++;
 c00204c:	e0bffb17 	ldw	r2,-20(fp)
 c002050:	10800044 	addi	r2,r2,1
 c002054:	e0bffb15 	stw	r2,-20(fp)
			ptr++;
 c002058:	e0bffe17 	ldw	r2,-8(fp)
 c00205c:	10800044 	addi	r2,r2,1
 c002060:	e0bffe15 	stw	r2,-8(fp)

int alt_up_rs232_write_fd (alt_fd* fd, const char* ptr, int len)
{
	alt_up_rs232_dev *rs232 = (alt_up_rs232_dev*)fd->dev;
	int count = 0;
	while(len--)
 c002064:	e0bfff17 	ldw	r2,-4(fp)
 c002068:	10bfffc4 	addi	r2,r2,-1
 c00206c:	e0bfff15 	stw	r2,-4(fp)
 c002070:	e0bfff17 	ldw	r2,-4(fp)
 c002074:	10bfffd8 	cmpnei	r2,r2,-1
 c002078:	103fed1e 	bne	r2,zero,c002030 <alt_up_rs232_write_fd+0x30>
			ptr++;
		}
		else
			break;
	}
	return count;
 c00207c:	e0bffb17 	ldw	r2,-20(fp)
}
 c002080:	e037883a 	mov	sp,fp
 c002084:	dfc00117 	ldw	ra,4(sp)
 c002088:	df000017 	ldw	fp,0(sp)
 c00208c:	dec00204 	addi	sp,sp,8
 c002090:	f800283a 	ret

0c002094 <alt_up_rs232_open_dev>:

alt_up_rs232_dev* alt_up_rs232_open_dev(const char* name)
{
 c002094:	defffc04 	addi	sp,sp,-16
 c002098:	dfc00315 	stw	ra,12(sp)
 c00209c:	df000215 	stw	fp,8(sp)
 c0020a0:	df000204 	addi	fp,sp,8
 c0020a4:	e13fff15 	stw	r4,-4(fp)
  // find the device from the device list 
  // (see altera_hal/HAL/inc/priv/alt_file.h 
  // and altera_hal/HAL/src/alt_find_dev.c 
  // for details)
  alt_up_rs232_dev *dev = (alt_up_rs232_dev*)alt_find_dev(name, &alt_dev_list);
 c0020a8:	e13fff17 	ldw	r4,-4(fp)
 c0020ac:	01430034 	movhi	r5,3072
 c0020b0:	2953d404 	addi	r5,r5,20304
 c0020b4:	c0025a80 	call	c0025a8 <alt_find_dev>
 c0020b8:	e0bffe15 	stw	r2,-8(fp)

  return dev;
 c0020bc:	e0bffe17 	ldw	r2,-8(fp)
}
 c0020c0:	e037883a 	mov	sp,fp
 c0020c4:	dfc00117 	ldw	ra,4(sp)
 c0020c8:	df000017 	ldw	fp,0(sp)
 c0020cc:	dec00204 	addi	sp,sp,8
 c0020d0:	f800283a 	ret

0c0020d4 <alt_alarm_start>:
 */ 

int alt_alarm_start (alt_alarm* alarm, alt_u32 nticks,
                     alt_u32 (*callback) (void* context),
                     void* context)
{
 c0020d4:	defff404 	addi	sp,sp,-48
 c0020d8:	df000b15 	stw	fp,44(sp)
 c0020dc:	df000b04 	addi	fp,sp,44
 c0020e0:	e13ffb15 	stw	r4,-20(fp)
 c0020e4:	e17ffc15 	stw	r5,-16(fp)
 c0020e8:	e1bffd15 	stw	r6,-12(fp)
 c0020ec:	e1fffe15 	stw	r7,-8(fp)
  alt_irq_context irq_context;
  alt_u32 current_nticks = 0;
 c0020f0:	e03ff915 	stw	zero,-28(fp)
 * Obtain the system clock rate in ticks/s. 
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_ticks_per_second (void)
{
  return _alt_tick_rate;
 c0020f4:	00830034 	movhi	r2,3072
 c0020f8:	1099fa04 	addi	r2,r2,26600
 c0020fc:	10800017 	ldw	r2,0(r2)
  
  if (alt_ticks_per_second ())
 c002100:	1005003a 	cmpeq	r2,r2,zero
 c002104:	1000411e 	bne	r2,zero,c00220c <alt_alarm_start+0x138>
  {
    if (alarm)
 c002108:	e0bffb17 	ldw	r2,-20(fp)
 c00210c:	1005003a 	cmpeq	r2,r2,zero
 c002110:	10003b1e 	bne	r2,zero,c002200 <alt_alarm_start+0x12c>
    {
      alarm->callback = callback;
 c002114:	e0fffb17 	ldw	r3,-20(fp)
 c002118:	e0bffd17 	ldw	r2,-12(fp)
 c00211c:	18800315 	stw	r2,12(r3)
      alarm->context  = context;
 c002120:	e0fffb17 	ldw	r3,-20(fp)
 c002124:	e0bffe17 	ldw	r2,-8(fp)
 c002128:	18800515 	stw	r2,20(r3)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c00212c:	0005303a 	rdctl	r2,status
 c002130:	e0bff815 	stw	r2,-32(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c002134:	e0fff817 	ldw	r3,-32(fp)
 c002138:	00bfff84 	movi	r2,-2
 c00213c:	1884703a 	and	r2,r3,r2
 c002140:	1001703a 	wrctl	status,r2
  
  return context;
 c002144:	e0bff817 	ldw	r2,-32(fp)
 
      irq_context = alt_irq_disable_all ();
 c002148:	e0bffa15 	stw	r2,-24(fp)
 * alt_nticks() returns the elapsed number of system clock ticks since reset.
 */

static ALT_INLINE alt_u32 ALT_ALWAYS_INLINE alt_nticks (void)
{
  return _alt_nticks;
 c00214c:	00830034 	movhi	r2,3072
 c002150:	1099fb04 	addi	r2,r2,26604
 c002154:	10800017 	ldw	r2,0(r2)
      
      current_nticks = alt_nticks();
 c002158:	e0bff915 	stw	r2,-28(fp)
      
      alarm->time = nticks + current_nticks + 1; 
 c00215c:	e0fffc17 	ldw	r3,-16(fp)
 c002160:	e0bff917 	ldw	r2,-28(fp)
 c002164:	1885883a 	add	r2,r3,r2
 c002168:	10c00044 	addi	r3,r2,1
 c00216c:	e0bffb17 	ldw	r2,-20(fp)
 c002170:	10c00215 	stw	r3,8(r2)
      /* 
       * If the desired alarm time causes a roll-over, set the rollover
       * flag. This will prevent the subsequent tick event from causing
       * an alarm too early.
       */
      if(alarm->time < current_nticks)
 c002174:	e0bffb17 	ldw	r2,-20(fp)
 c002178:	10c00217 	ldw	r3,8(r2)
 c00217c:	e0bff917 	ldw	r2,-28(fp)
 c002180:	1880042e 	bgeu	r3,r2,c002194 <alt_alarm_start+0xc0>
      {
        alarm->rollover = 1;
 c002184:	e0fffb17 	ldw	r3,-20(fp)
 c002188:	00800044 	movi	r2,1
 c00218c:	18800405 	stb	r2,16(r3)
 c002190:	00000206 	br	c00219c <alt_alarm_start+0xc8>
      }
      else
      {
        alarm->rollover = 0;
 c002194:	e0bffb17 	ldw	r2,-20(fp)
 c002198:	10000405 	stb	zero,16(r2)
      }
    
      alt_llist_insert (&alt_alarm_list, &alarm->llist);
 c00219c:	e0fffb17 	ldw	r3,-20(fp)
 c0021a0:	00830034 	movhi	r2,3072
 c0021a4:	1093d904 	addi	r2,r2,20324
 c0021a8:	e0bff615 	stw	r2,-40(fp)
 c0021ac:	e0fff715 	stw	r3,-36(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 c0021b0:	e0fff717 	ldw	r3,-36(fp)
 c0021b4:	e0bff617 	ldw	r2,-40(fp)
 c0021b8:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 c0021bc:	e0bff617 	ldw	r2,-40(fp)
 c0021c0:	10c00017 	ldw	r3,0(r2)
 c0021c4:	e0bff717 	ldw	r2,-36(fp)
 c0021c8:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 c0021cc:	e0bff617 	ldw	r2,-40(fp)
 c0021d0:	10c00017 	ldw	r3,0(r2)
 c0021d4:	e0bff717 	ldw	r2,-36(fp)
 c0021d8:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 c0021dc:	e0fff617 	ldw	r3,-40(fp)
 c0021e0:	e0bff717 	ldw	r2,-36(fp)
 c0021e4:	18800015 	stw	r2,0(r3)
 c0021e8:	e0bffa17 	ldw	r2,-24(fp)
 c0021ec:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c0021f0:	e0bff517 	ldw	r2,-44(fp)
 c0021f4:	1001703a 	wrctl	status,r2
      alt_irq_enable_all (irq_context);

      return 0;
 c0021f8:	e03fff15 	stw	zero,-4(fp)
 c0021fc:	00000506 	br	c002214 <alt_alarm_start+0x140>
    }
    else
    {
      return -EINVAL;
 c002200:	00bffa84 	movi	r2,-22
 c002204:	e0bfff15 	stw	r2,-4(fp)
 c002208:	00000206 	br	c002214 <alt_alarm_start+0x140>
    }
  }
  else
  {
    return -ENOTSUP;
 c00220c:	00bfde84 	movi	r2,-134
 c002210:	e0bfff15 	stw	r2,-4(fp)
 c002214:	e0bfff17 	ldw	r2,-4(fp)
  }
}
 c002218:	e037883a 	mov	sp,fp
 c00221c:	df000017 	ldw	fp,0(sp)
 c002220:	dec00104 	addi	sp,sp,4
 c002224:	f800283a 	ret

0c002228 <close>:
 *
 * ALT_CLOSE is mapped onto the close() system call in alt_syscall.h
 */
 
int ALT_CLOSE (int fildes)
{
 c002228:	defff804 	addi	sp,sp,-32
 c00222c:	dfc00715 	stw	ra,28(sp)
 c002230:	df000615 	stw	fp,24(sp)
 c002234:	df000604 	addi	fp,sp,24
 c002238:	e13ffc15 	stw	r4,-16(fp)
   * A common error case is that when the file descriptor was created, the call
   * to open() failed resulting in a negative file descriptor. This is trapped
   * below so that we don't try and process an invalid file descriptor.
   */

  fd = (fildes < 0) ? NULL : &alt_fd_list[fildes];
 c00223c:	e0bffc17 	ldw	r2,-16(fp)
 c002240:	1004803a 	cmplt	r2,r2,zero
 c002244:	1000081e 	bne	r2,zero,c002268 <close+0x40>
 c002248:	e0bffc17 	ldw	r2,-16(fp)
 c00224c:	10800324 	muli	r2,r2,12
 c002250:	1007883a 	mov	r3,r2
 c002254:	00830034 	movhi	r2,3072
 c002258:	10927104 	addi	r2,r2,18884
 c00225c:	1887883a 	add	r3,r3,r2
 c002260:	e0ffff15 	stw	r3,-4(fp)
 c002264:	00000106 	br	c00226c <close+0x44>
 c002268:	e03fff15 	stw	zero,-4(fp)
 c00226c:	e0bfff17 	ldw	r2,-4(fp)
 c002270:	e0bffb15 	stw	r2,-20(fp)

  if (fd)
 c002274:	e0bffb17 	ldw	r2,-20(fp)
 c002278:	1005003a 	cmpeq	r2,r2,zero
 c00227c:	10001d1e 	bne	r2,zero,c0022f4 <close+0xcc>
    /*
     * If the associated file system/device has a close function, call it so 
     * that any necessary cleanup code can run.
     */

    rval = (fd->dev->close) ? fd->dev->close(fd) : 0;
 c002280:	e0bffb17 	ldw	r2,-20(fp)
 c002284:	10800017 	ldw	r2,0(r2)
 c002288:	10800417 	ldw	r2,16(r2)
 c00228c:	1005003a 	cmpeq	r2,r2,zero
 c002290:	1000071e 	bne	r2,zero,c0022b0 <close+0x88>
 c002294:	e0bffb17 	ldw	r2,-20(fp)
 c002298:	10800017 	ldw	r2,0(r2)
 c00229c:	10800417 	ldw	r2,16(r2)
 c0022a0:	e13ffb17 	ldw	r4,-20(fp)
 c0022a4:	103ee83a 	callr	r2
 c0022a8:	e0bffe15 	stw	r2,-8(fp)
 c0022ac:	00000106 	br	c0022b4 <close+0x8c>
 c0022b0:	e03ffe15 	stw	zero,-8(fp)
 c0022b4:	e0bffe17 	ldw	r2,-8(fp)
 c0022b8:	e0bffa15 	stw	r2,-24(fp)

    /* Free the file descriptor structure and return. */

    alt_release_fd (fildes);
 c0022bc:	e13ffc17 	ldw	r4,-16(fp)
 c0022c0:	c002c2c0 	call	c002c2c <alt_release_fd>
    if (rval < 0)
 c0022c4:	e0bffa17 	ldw	r2,-24(fp)
 c0022c8:	1004403a 	cmpge	r2,r2,zero
 c0022cc:	1000071e 	bne	r2,zero,c0022ec <close+0xc4>
    {
      ALT_ERRNO = -rval;
 c0022d0:	c0023240 	call	c002324 <alt_get_errno>
 c0022d4:	e0fffa17 	ldw	r3,-24(fp)
 c0022d8:	00c7c83a 	sub	r3,zero,r3
 c0022dc:	10c00015 	stw	r3,0(r2)
      return -1;
 c0022e0:	00bfffc4 	movi	r2,-1
 c0022e4:	e0bffd15 	stw	r2,-12(fp)
 c0022e8:	00000806 	br	c00230c <close+0xe4>
    }
    return 0;
 c0022ec:	e03ffd15 	stw	zero,-12(fp)
 c0022f0:	00000606 	br	c00230c <close+0xe4>
  }
  else
  {
    ALT_ERRNO = EBADFD;
 c0022f4:	c0023240 	call	c002324 <alt_get_errno>
 c0022f8:	1007883a 	mov	r3,r2
 c0022fc:	00801444 	movi	r2,81
 c002300:	18800015 	stw	r2,0(r3)
    return -1;
 c002304:	00bfffc4 	movi	r2,-1
 c002308:	e0bffd15 	stw	r2,-12(fp)
 c00230c:	e0bffd17 	ldw	r2,-12(fp)
  }
}
 c002310:	e037883a 	mov	sp,fp
 c002314:	dfc00117 	ldw	ra,4(sp)
 c002318:	df000017 	ldw	fp,0(sp)
 c00231c:	dec00204 	addi	sp,sp,8
 c002320:	f800283a 	ret

0c002324 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 c002324:	defffd04 	addi	sp,sp,-12
 c002328:	dfc00215 	stw	ra,8(sp)
 c00232c:	df000115 	stw	fp,4(sp)
 c002330:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 c002334:	00830034 	movhi	r2,3072
 c002338:	1093d704 	addi	r2,r2,20316
 c00233c:	10800017 	ldw	r2,0(r2)
 c002340:	1005003a 	cmpeq	r2,r2,zero
 c002344:	1000061e 	bne	r2,zero,c002360 <alt_get_errno+0x3c>
 c002348:	00830034 	movhi	r2,3072
 c00234c:	1093d704 	addi	r2,r2,20316
 c002350:	10800017 	ldw	r2,0(r2)
 c002354:	103ee83a 	callr	r2
 c002358:	e0bfff15 	stw	r2,-4(fp)
 c00235c:	00000306 	br	c00236c <alt_get_errno+0x48>
 c002360:	00830034 	movhi	r2,3072
 c002364:	1099fc04 	addi	r2,r2,26608
 c002368:	e0bfff15 	stw	r2,-4(fp)
 c00236c:	e0bfff17 	ldw	r2,-4(fp)
}
 c002370:	e037883a 	mov	sp,fp
 c002374:	dfc00117 	ldw	ra,4(sp)
 c002378:	df000017 	ldw	fp,0(sp)
 c00237c:	dec00204 	addi	sp,sp,8
 c002380:	f800283a 	ret

0c002384 <alt_dcache_flush_all>:
/*
 * alt_dcache_flush_all() is called to flush the entire data cache.
 */

void alt_dcache_flush_all (void)
{
 c002384:	deffff04 	addi	sp,sp,-4
 c002388:	df000015 	stw	fp,0(sp)
 c00238c:	d839883a 	mov	fp,sp
  for (i = (char*) 0; i < (char*) NIOS2_DCACHE_SIZE; i+= NIOS2_DCACHE_LINE_SIZE)
  { 
    __asm__ volatile ("flushd (%0)" :: "r" (i));
  }
#endif /* NIOS2_DCACHE_SIZE > 0 */
}
 c002390:	e037883a 	mov	sp,fp
 c002394:	df000017 	ldw	fp,0(sp)
 c002398:	dec00104 	addi	sp,sp,4
 c00239c:	f800283a 	ret

0c0023a0 <alt_dev_null_write>:
 * by the alt_dev_null device. It simple discards all data passed to it, and
 * indicates that the data has been successfully transmitted.
 */

static int alt_dev_null_write (alt_fd* fd, const char* ptr, int len)
{
 c0023a0:	defffc04 	addi	sp,sp,-16
 c0023a4:	df000315 	stw	fp,12(sp)
 c0023a8:	df000304 	addi	fp,sp,12
 c0023ac:	e13ffd15 	stw	r4,-12(fp)
 c0023b0:	e17ffe15 	stw	r5,-8(fp)
 c0023b4:	e1bfff15 	stw	r6,-4(fp)
  return len;
 c0023b8:	e0bfff17 	ldw	r2,-4(fp)
}
 c0023bc:	e037883a 	mov	sp,fp
 c0023c0:	df000017 	ldw	fp,0(sp)
 c0023c4:	dec00104 	addi	sp,sp,4
 c0023c8:	f800283a 	ret

0c0023cc <alt_dev_llist_insert>:
/*
 *
 */

int alt_dev_llist_insert (alt_dev_llist* dev, alt_llist* list)
{
 c0023cc:	defff904 	addi	sp,sp,-28
 c0023d0:	dfc00615 	stw	ra,24(sp)
 c0023d4:	df000515 	stw	fp,20(sp)
 c0023d8:	df000504 	addi	fp,sp,20
 c0023dc:	e13ffd15 	stw	r4,-12(fp)
 c0023e0:	e17ffe15 	stw	r5,-8(fp)
  /*
   * check that the device exists, and that it has a valid name.
   */

  if (!dev || !dev->name)
 c0023e4:	e0bffd17 	ldw	r2,-12(fp)
 c0023e8:	1005003a 	cmpeq	r2,r2,zero
 c0023ec:	1000041e 	bne	r2,zero,c002400 <alt_dev_llist_insert+0x34>
 c0023f0:	e0bffd17 	ldw	r2,-12(fp)
 c0023f4:	10800217 	ldw	r2,8(r2)
 c0023f8:	1004c03a 	cmpne	r2,r2,zero
 c0023fc:	1000071e 	bne	r2,zero,c00241c <alt_dev_llist_insert+0x50>
  {
    ALT_ERRNO = EINVAL;
 c002400:	c0024800 	call	c002480 <alt_get_errno>
 c002404:	1007883a 	mov	r3,r2
 c002408:	00800584 	movi	r2,22
 c00240c:	18800015 	stw	r2,0(r3)
    return -EINVAL;
 c002410:	00bffa84 	movi	r2,-22
 c002414:	e0bfff15 	stw	r2,-4(fp)
 c002418:	00001306 	br	c002468 <alt_dev_llist_insert+0x9c>
  
  /*
   * register the device.
   */
  
  alt_llist_insert(list, &dev->llist);
 c00241c:	e0fffd17 	ldw	r3,-12(fp)
 c002420:	e0bffe17 	ldw	r2,-8(fp)
 c002424:	e0bffb15 	stw	r2,-20(fp)
 c002428:	e0fffc15 	stw	r3,-16(fp)
 */

static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_insert(alt_llist* list, 
                alt_llist* entry)
{
  entry->previous = list;
 c00242c:	e0fffc17 	ldw	r3,-16(fp)
 c002430:	e0bffb17 	ldw	r2,-20(fp)
 c002434:	18800115 	stw	r2,4(r3)
  entry->next     = list->next;
 c002438:	e0bffb17 	ldw	r2,-20(fp)
 c00243c:	10c00017 	ldw	r3,0(r2)
 c002440:	e0bffc17 	ldw	r2,-16(fp)
 c002444:	10c00015 	stw	r3,0(r2)

  list->next->previous = entry;
 c002448:	e0bffb17 	ldw	r2,-20(fp)
 c00244c:	10c00017 	ldw	r3,0(r2)
 c002450:	e0bffc17 	ldw	r2,-16(fp)
 c002454:	18800115 	stw	r2,4(r3)
  list->next           = entry;
 c002458:	e0fffb17 	ldw	r3,-20(fp)
 c00245c:	e0bffc17 	ldw	r2,-16(fp)
 c002460:	18800015 	stw	r2,0(r3)

  return 0;  
 c002464:	e03fff15 	stw	zero,-4(fp)
 c002468:	e0bfff17 	ldw	r2,-4(fp)
}
 c00246c:	e037883a 	mov	sp,fp
 c002470:	dfc00117 	ldw	ra,4(sp)
 c002474:	df000017 	ldw	fp,0(sp)
 c002478:	dec00204 	addi	sp,sp,8
 c00247c:	f800283a 	ret

0c002480 <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 c002480:	defffd04 	addi	sp,sp,-12
 c002484:	dfc00215 	stw	ra,8(sp)
 c002488:	df000115 	stw	fp,4(sp)
 c00248c:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 c002490:	00830034 	movhi	r2,3072
 c002494:	1093d704 	addi	r2,r2,20316
 c002498:	10800017 	ldw	r2,0(r2)
 c00249c:	1005003a 	cmpeq	r2,r2,zero
 c0024a0:	1000061e 	bne	r2,zero,c0024bc <alt_get_errno+0x3c>
 c0024a4:	00830034 	movhi	r2,3072
 c0024a8:	1093d704 	addi	r2,r2,20316
 c0024ac:	10800017 	ldw	r2,0(r2)
 c0024b0:	103ee83a 	callr	r2
 c0024b4:	e0bfff15 	stw	r2,-4(fp)
 c0024b8:	00000306 	br	c0024c8 <alt_get_errno+0x48>
 c0024bc:	00830034 	movhi	r2,3072
 c0024c0:	1099fc04 	addi	r2,r2,26608
 c0024c4:	e0bfff15 	stw	r2,-4(fp)
 c0024c8:	e0bfff17 	ldw	r2,-4(fp)
}
 c0024cc:	e037883a 	mov	sp,fp
 c0024d0:	dfc00117 	ldw	ra,4(sp)
 c0024d4:	df000017 	ldw	fp,0(sp)
 c0024d8:	dec00204 	addi	sp,sp,8
 c0024dc:	f800283a 	ret

0c0024e0 <_do_ctors>:
/*
 * Run the C++ static constructors.
 */

void _do_ctors(void)
{
 c0024e0:	defffd04 	addi	sp,sp,-12
 c0024e4:	dfc00215 	stw	ra,8(sp)
 c0024e8:	df000115 	stw	fp,4(sp)
 c0024ec:	df000104 	addi	fp,sp,4
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 c0024f0:	00bfff04 	movi	r2,-4
 c0024f4:	00c30034 	movhi	r3,3072
 c0024f8:	18cd7604 	addi	r3,r3,13784
 c0024fc:	1885883a 	add	r2,r3,r2
 c002500:	e0bfff15 	stw	r2,-4(fp)
 c002504:	00000606 	br	c002520 <_do_ctors+0x40>
        (*ctor) (); 
 c002508:	e0bfff17 	ldw	r2,-4(fp)
 c00250c:	10800017 	ldw	r2,0(r2)
 c002510:	103ee83a 	callr	r2

void _do_ctors(void)
{
  constructor* ctor;

  for (ctor = &__CTOR_END__[-1]; ctor >= __CTOR_LIST__; ctor--)
 c002514:	e0bfff17 	ldw	r2,-4(fp)
 c002518:	10bfff04 	addi	r2,r2,-4
 c00251c:	e0bfff15 	stw	r2,-4(fp)
 c002520:	e0ffff17 	ldw	r3,-4(fp)
 c002524:	00830034 	movhi	r2,3072
 c002528:	108d7504 	addi	r2,r2,13780
 c00252c:	18bff62e 	bgeu	r3,r2,c002508 <_do_ctors+0x28>
        (*ctor) (); 
}
 c002530:	e037883a 	mov	sp,fp
 c002534:	dfc00117 	ldw	ra,4(sp)
 c002538:	df000017 	ldw	fp,0(sp)
 c00253c:	dec00204 	addi	sp,sp,8
 c002540:	f800283a 	ret

0c002544 <_do_dtors>:
/*
 * Run the C++ static destructors.
 */

void _do_dtors(void)
{
 c002544:	defffd04 	addi	sp,sp,-12
 c002548:	dfc00215 	stw	ra,8(sp)
 c00254c:	df000115 	stw	fp,4(sp)
 c002550:	df000104 	addi	fp,sp,4
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 c002554:	00bfff04 	movi	r2,-4
 c002558:	00c30034 	movhi	r3,3072
 c00255c:	18cd7604 	addi	r3,r3,13784
 c002560:	1885883a 	add	r2,r3,r2
 c002564:	e0bfff15 	stw	r2,-4(fp)
 c002568:	00000606 	br	c002584 <_do_dtors+0x40>
        (*dtor) (); 
 c00256c:	e0bfff17 	ldw	r2,-4(fp)
 c002570:	10800017 	ldw	r2,0(r2)
 c002574:	103ee83a 	callr	r2

void _do_dtors(void)
{
  destructor* dtor;

  for (dtor = &__DTOR_END__[-1]; dtor >= __DTOR_LIST__; dtor--)
 c002578:	e0bfff17 	ldw	r2,-4(fp)
 c00257c:	10bfff04 	addi	r2,r2,-4
 c002580:	e0bfff15 	stw	r2,-4(fp)
 c002584:	e0ffff17 	ldw	r3,-4(fp)
 c002588:	00830034 	movhi	r2,3072
 c00258c:	108d7604 	addi	r2,r2,13784
 c002590:	18bff62e 	bgeu	r3,r2,c00256c <_do_dtors+0x28>
        (*dtor) (); 
}
 c002594:	e037883a 	mov	sp,fp
 c002598:	dfc00117 	ldw	ra,4(sp)
 c00259c:	df000017 	ldw	fp,0(sp)
 c0025a0:	dec00204 	addi	sp,sp,8
 c0025a4:	f800283a 	ret

0c0025a8 <alt_find_dev>:
 * "name" must be an exact match for the devices registered name for a match to
 * be found.
 */
 
alt_dev* alt_find_dev(const char* name, alt_llist* llist)
{
 c0025a8:	defff904 	addi	sp,sp,-28
 c0025ac:	dfc00615 	stw	ra,24(sp)
 c0025b0:	df000515 	stw	fp,20(sp)
 c0025b4:	df000504 	addi	fp,sp,20
 c0025b8:	e13ffd15 	stw	r4,-12(fp)
 c0025bc:	e17ffe15 	stw	r5,-8(fp)
  alt_dev* next = (alt_dev*) llist->next;
 c0025c0:	e0bffe17 	ldw	r2,-8(fp)
 c0025c4:	10800017 	ldw	r2,0(r2)
 c0025c8:	e0bffc15 	stw	r2,-16(fp)
  alt_32 len;

  len  = strlen(name) + 1;
 c0025cc:	e13ffd17 	ldw	r4,-12(fp)
 c0025d0:	c0032180 	call	c003218 <strlen>
 c0025d4:	10800044 	addi	r2,r2,1
 c0025d8:	e0bffb15 	stw	r2,-20(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 c0025dc:	00000d06 	br	c002614 <alt_find_dev+0x6c>
    /* 
     * memcmp() is used here rather than strcmp() in order to reduce the size
     * of the executable.
     */

    if (!memcmp (next->name, name, len))
 c0025e0:	e0bffc17 	ldw	r2,-16(fp)
 c0025e4:	11000217 	ldw	r4,8(r2)
 c0025e8:	e1bffb17 	ldw	r6,-20(fp)
 c0025ec:	e17ffd17 	ldw	r5,-12(fp)
 c0025f0:	c0031040 	call	c003104 <memcmp>
 c0025f4:	1004c03a 	cmpne	r2,r2,zero
 c0025f8:	1000031e 	bne	r2,zero,c002608 <alt_find_dev+0x60>
    {
      /* match found */

      return next;
 c0025fc:	e0bffc17 	ldw	r2,-16(fp)
 c002600:	e0bfff15 	stw	r2,-4(fp)
 c002604:	00000706 	br	c002624 <alt_find_dev+0x7c>
    }
    next = (alt_dev*) next->llist.next;
 c002608:	e0bffc17 	ldw	r2,-16(fp)
 c00260c:	10800017 	ldw	r2,0(r2)
 c002610:	e0bffc15 	stw	r2,-16(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 

  while (next != (alt_dev*) llist)
 c002614:	e0fffe17 	ldw	r3,-8(fp)
 c002618:	e0bffc17 	ldw	r2,-16(fp)
 c00261c:	10fff01e 	bne	r2,r3,c0025e0 <alt_find_dev+0x38>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;
 c002620:	e03fff15 	stw	zero,-4(fp)
 c002624:	e0bfff17 	ldw	r2,-4(fp)
}
 c002628:	e037883a 	mov	sp,fp
 c00262c:	dfc00117 	ldw	ra,4(sp)
 c002630:	df000017 	ldw	fp,0(sp)
 c002634:	dec00204 	addi	sp,sp,8
 c002638:	f800283a 	ret

0c00263c <alt_icache_flush_all>:
/*
 * alt_icache_flush_all() is called to flush the entire instruction cache.
 */

void alt_icache_flush_all (void)
{
 c00263c:	defffe04 	addi	sp,sp,-8
 c002640:	dfc00115 	stw	ra,4(sp)
 c002644:	df000015 	stw	fp,0(sp)
 c002648:	d839883a 	mov	fp,sp
#if NIOS2_ICACHE_SIZE > 0
  alt_icache_flush (0, NIOS2_ICACHE_SIZE);
 c00264c:	0009883a 	mov	r4,zero
 c002650:	01440004 	movi	r5,4096
 c002654:	c0030280 	call	c003028 <alt_icache_flush>
#endif
}
 c002658:	e037883a 	mov	sp,fp
 c00265c:	dfc00117 	ldw	ra,4(sp)
 c002660:	df000017 	ldw	fp,0(sp)
 c002664:	dec00204 	addi	sp,sp,8
 c002668:	f800283a 	ret

0c00266c <alt_open_fd>:
 * If the device can not be succesfully opened, then the input file descriptor
 * remains unchanged.
 */

static void alt_open_fd(alt_fd* fd, const char* name, int flags, int mode)
{
 c00266c:	defff904 	addi	sp,sp,-28
 c002670:	dfc00615 	stw	ra,24(sp)
 c002674:	df000515 	stw	fp,20(sp)
 c002678:	df000504 	addi	fp,sp,20
 c00267c:	e13ffc15 	stw	r4,-16(fp)
 c002680:	e17ffd15 	stw	r5,-12(fp)
 c002684:	e1bffe15 	stw	r6,-8(fp)
 c002688:	e1ffff15 	stw	r7,-4(fp)
  int old;

  old = open (name, flags, mode);
 c00268c:	e13ffd17 	ldw	r4,-12(fp)
 c002690:	e17ffe17 	ldw	r5,-8(fp)
 c002694:	e1bfff17 	ldw	r6,-4(fp)
 c002698:	c002a440 	call	c002a44 <open>
 c00269c:	e0bffb15 	stw	r2,-20(fp)

  if (old >= 0)
 c0026a0:	e0bffb17 	ldw	r2,-20(fp)
 c0026a4:	1004803a 	cmplt	r2,r2,zero
 c0026a8:	10001c1e 	bne	r2,zero,c00271c <alt_open_fd+0xb0>
  {
    fd->dev      = alt_fd_list[old].dev;
 c0026ac:	e0bffb17 	ldw	r2,-20(fp)
 c0026b0:	00c30034 	movhi	r3,3072
 c0026b4:	18d27104 	addi	r3,r3,18884
 c0026b8:	10800324 	muli	r2,r2,12
 c0026bc:	10c5883a 	add	r2,r2,r3
 c0026c0:	10c00017 	ldw	r3,0(r2)
 c0026c4:	e0bffc17 	ldw	r2,-16(fp)
 c0026c8:	10c00015 	stw	r3,0(r2)
    fd->priv     = alt_fd_list[old].priv;
 c0026cc:	e0bffb17 	ldw	r2,-20(fp)
 c0026d0:	00c30034 	movhi	r3,3072
 c0026d4:	18d27104 	addi	r3,r3,18884
 c0026d8:	10800324 	muli	r2,r2,12
 c0026dc:	10c5883a 	add	r2,r2,r3
 c0026e0:	10800104 	addi	r2,r2,4
 c0026e4:	10c00017 	ldw	r3,0(r2)
 c0026e8:	e0bffc17 	ldw	r2,-16(fp)
 c0026ec:	10c00115 	stw	r3,4(r2)
    fd->fd_flags = alt_fd_list[old].fd_flags;
 c0026f0:	e0bffb17 	ldw	r2,-20(fp)
 c0026f4:	00c30034 	movhi	r3,3072
 c0026f8:	18d27104 	addi	r3,r3,18884
 c0026fc:	10800324 	muli	r2,r2,12
 c002700:	10c5883a 	add	r2,r2,r3
 c002704:	10800204 	addi	r2,r2,8
 c002708:	10c00017 	ldw	r3,0(r2)
 c00270c:	e0bffc17 	ldw	r2,-16(fp)
 c002710:	10c00215 	stw	r3,8(r2)

    alt_release_fd (old);
 c002714:	e13ffb17 	ldw	r4,-20(fp)
 c002718:	c002c2c0 	call	c002c2c <alt_release_fd>
  }
} 
 c00271c:	e037883a 	mov	sp,fp
 c002720:	dfc00117 	ldw	ra,4(sp)
 c002724:	df000017 	ldw	fp,0(sp)
 c002728:	dec00204 	addi	sp,sp,8
 c00272c:	f800283a 	ret

0c002730 <alt_io_redirect>:
 */
 
void alt_io_redirect(const char* stdout_dev, 
                     const char* stdin_dev, 
                     const char* stderr_dev)
{
 c002730:	defffb04 	addi	sp,sp,-20
 c002734:	dfc00415 	stw	ra,16(sp)
 c002738:	df000315 	stw	fp,12(sp)
 c00273c:	df000304 	addi	fp,sp,12
 c002740:	e13ffd15 	stw	r4,-12(fp)
 c002744:	e17ffe15 	stw	r5,-8(fp)
 c002748:	e1bfff15 	stw	r6,-4(fp)
  /* Redirect the channels */

  alt_open_fd (&alt_fd_list[STDOUT_FILENO], stdout_dev, O_WRONLY, 0777);
 c00274c:	01030034 	movhi	r4,3072
 c002750:	21127404 	addi	r4,r4,18896
 c002754:	e17ffd17 	ldw	r5,-12(fp)
 c002758:	01800044 	movi	r6,1
 c00275c:	01c07fc4 	movi	r7,511
 c002760:	c00266c0 	call	c00266c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDIN_FILENO], stdin_dev, O_RDONLY, 0777);
 c002764:	01030034 	movhi	r4,3072
 c002768:	21127104 	addi	r4,r4,18884
 c00276c:	e17ffe17 	ldw	r5,-8(fp)
 c002770:	000d883a 	mov	r6,zero
 c002774:	01c07fc4 	movi	r7,511
 c002778:	c00266c0 	call	c00266c <alt_open_fd>
  alt_open_fd (&alt_fd_list[STDERR_FILENO], stderr_dev, O_WRONLY, 0777);
 c00277c:	01030034 	movhi	r4,3072
 c002780:	21127704 	addi	r4,r4,18908
 c002784:	e17fff17 	ldw	r5,-4(fp)
 c002788:	01800044 	movi	r6,1
 c00278c:	01c07fc4 	movi	r7,511
 c002790:	c00266c0 	call	c00266c <alt_open_fd>
}  
 c002794:	e037883a 	mov	sp,fp
 c002798:	dfc00117 	ldw	ra,4(sp)
 c00279c:	df000017 	ldw	fp,0(sp)
 c0027a0:	dec00204 	addi	sp,sp,8
 c0027a4:	f800283a 	ret

0c0027a8 <alt_irq_register>:
 */
 
int alt_irq_register (alt_u32 id, 
                      void* context, 
                      alt_isr_func handler)
{
 c0027a8:	deffef04 	addi	sp,sp,-68
 c0027ac:	df001015 	stw	fp,64(sp)
 c0027b0:	df001004 	addi	fp,sp,64
 c0027b4:	e13ffc15 	stw	r4,-16(fp)
 c0027b8:	e17ffd15 	stw	r5,-12(fp)
 c0027bc:	e1bffe15 	stw	r6,-8(fp)
  int rc = -EINVAL;  
 c0027c0:	00bffa84 	movi	r2,-22
 c0027c4:	e0bffb15 	stw	r2,-20(fp)
  alt_irq_context status;

  if (id < ALT_NIRQ)
 c0027c8:	e0bffc17 	ldw	r2,-16(fp)
 c0027cc:	10800828 	cmpgeui	r2,r2,32
 c0027d0:	1000601e 	bne	r2,zero,c002954 <alt_irq_register+0x1ac>
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c0027d4:	0005303a 	rdctl	r2,status
 c0027d8:	e0bff915 	stw	r2,-28(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c0027dc:	e0fff917 	ldw	r3,-28(fp)
 c0027e0:	00bfff84 	movi	r2,-2
 c0027e4:	1884703a 	and	r2,r3,r2
 c0027e8:	1001703a 	wrctl	status,r2
  
  return context;
 c0027ec:	e0bff917 	ldw	r2,-28(fp)
     * interrupts are disabled while the handler tables are updated to ensure
     * that an interrupt doesn't occur while the tables are in an inconsistant
     * state.
     */

    status = alt_irq_disable_all ();
 c0027f0:	e0bffa15 	stw	r2,-24(fp)

    alt_irq[id].handler = handler;
 c0027f4:	e0bffc17 	ldw	r2,-16(fp)
 c0027f8:	00c30034 	movhi	r3,3072
 c0027fc:	18d9fd04 	addi	r3,r3,26612
 c002800:	100490fa 	slli	r2,r2,3
 c002804:	10c7883a 	add	r3,r2,r3
 c002808:	e0bffe17 	ldw	r2,-8(fp)
 c00280c:	18800015 	stw	r2,0(r3)
    alt_irq[id].context = context;
 c002810:	e0bffc17 	ldw	r2,-16(fp)
 c002814:	00c30034 	movhi	r3,3072
 c002818:	18d9fd04 	addi	r3,r3,26612
 c00281c:	100490fa 	slli	r2,r2,3
 c002820:	10c5883a 	add	r2,r2,r3
 c002824:	10c00104 	addi	r3,r2,4
 c002828:	e0bffd17 	ldw	r2,-12(fp)
 c00282c:	18800015 	stw	r2,0(r3)

    rc = (handler) ? alt_irq_enable (id): alt_irq_disable (id);
 c002830:	e0bffe17 	ldw	r2,-8(fp)
 c002834:	1005003a 	cmpeq	r2,r2,zero
 c002838:	1000201e 	bne	r2,zero,c0028bc <alt_irq_register+0x114>
 c00283c:	e0bffc17 	ldw	r2,-16(fp)
 c002840:	e0bff715 	stw	r2,-36(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c002844:	0005303a 	rdctl	r2,status
 c002848:	e0bff615 	stw	r2,-40(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c00284c:	e0fff617 	ldw	r3,-40(fp)
 c002850:	00bfff84 	movi	r2,-2
 c002854:	1884703a 	and	r2,r3,r2
 c002858:	1001703a 	wrctl	status,r2
  
  return context;
 c00285c:	e0bff617 	ldw	r2,-40(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_enable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 c002860:	e0bff815 	stw	r2,-32(fp)

  alt_irq_active |= (1 << id);
 c002864:	e0fff717 	ldw	r3,-36(fp)
 c002868:	00800044 	movi	r2,1
 c00286c:	10c4983a 	sll	r2,r2,r3
 c002870:	1007883a 	mov	r3,r2
 c002874:	00830034 	movhi	r2,3072
 c002878:	1099f904 	addi	r2,r2,26596
 c00287c:	10800017 	ldw	r2,0(r2)
 c002880:	1886b03a 	or	r3,r3,r2
 c002884:	00830034 	movhi	r2,3072
 c002888:	1099f904 	addi	r2,r2,26596
 c00288c:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 c002890:	00830034 	movhi	r2,3072
 c002894:	1099f904 	addi	r2,r2,26596
 c002898:	10800017 	ldw	r2,0(r2)
 c00289c:	100170fa 	wrctl	ienable,r2
 c0028a0:	e0bff817 	ldw	r2,-32(fp)
 c0028a4:	e0bff515 	stw	r2,-44(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c0028a8:	e0bff517 	ldw	r2,-44(fp)
 c0028ac:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 c0028b0:	0005883a 	mov	r2,zero
 c0028b4:	e0bfff15 	stw	r2,-4(fp)
 c0028b8:	00002006 	br	c00293c <alt_irq_register+0x194>
 c0028bc:	e0bffc17 	ldw	r2,-16(fp)
 c0028c0:	e0bff315 	stw	r2,-52(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c0028c4:	0005303a 	rdctl	r2,status
 c0028c8:	e0bff215 	stw	r2,-56(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c0028cc:	e0fff217 	ldw	r3,-56(fp)
 c0028d0:	00bfff84 	movi	r2,-2
 c0028d4:	1884703a 	and	r2,r3,r2
 c0028d8:	1001703a 	wrctl	status,r2
  
  return context;
 c0028dc:	e0bff217 	ldw	r2,-56(fp)
static ALT_INLINE int ALT_ALWAYS_INLINE alt_irq_disable (alt_u32 id)
{
  alt_irq_context  status;
  extern volatile alt_u32 alt_irq_active;

  status = alt_irq_disable_all ();
 c0028e0:	e0bff415 	stw	r2,-48(fp)

  alt_irq_active &= ~(1 << id);
 c0028e4:	e0fff317 	ldw	r3,-52(fp)
 c0028e8:	00800044 	movi	r2,1
 c0028ec:	10c4983a 	sll	r2,r2,r3
 c0028f0:	0084303a 	nor	r2,zero,r2
 c0028f4:	1007883a 	mov	r3,r2
 c0028f8:	00830034 	movhi	r2,3072
 c0028fc:	1099f904 	addi	r2,r2,26596
 c002900:	10800017 	ldw	r2,0(r2)
 c002904:	1886703a 	and	r3,r3,r2
 c002908:	00830034 	movhi	r2,3072
 c00290c:	1099f904 	addi	r2,r2,26596
 c002910:	10c00015 	stw	r3,0(r2)
  NIOS2_WRITE_IENABLE (alt_irq_active);
 c002914:	00830034 	movhi	r2,3072
 c002918:	1099f904 	addi	r2,r2,26596
 c00291c:	10800017 	ldw	r2,0(r2)
 c002920:	100170fa 	wrctl	ienable,r2
 c002924:	e0bff417 	ldw	r2,-48(fp)
 c002928:	e0bff115 	stw	r2,-60(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c00292c:	e0bff117 	ldw	r2,-60(fp)
 c002930:	1001703a 	wrctl	status,r2

  alt_irq_enable_all(status);

  return 0;
 c002934:	0005883a 	mov	r2,zero
 c002938:	e0bfff15 	stw	r2,-4(fp)
 c00293c:	e0bfff17 	ldw	r2,-4(fp)
 c002940:	e0bffb15 	stw	r2,-20(fp)
 c002944:	e0bffa17 	ldw	r2,-24(fp)
 c002948:	e0bff015 	stw	r2,-64(fp)
 c00294c:	e0bff017 	ldw	r2,-64(fp)
 c002950:	1001703a 	wrctl	status,r2

    alt_irq_enable_all(status);
  }
  return rc; 
 c002954:	e0bffb17 	ldw	r2,-20(fp)
}
 c002958:	e037883a 	mov	sp,fp
 c00295c:	df000017 	ldw	fp,0(sp)
 c002960:	dec00104 	addi	sp,sp,4
 c002964:	f800283a 	ret

0c002968 <alt_file_locked>:
 * performed for devices. Filesystems are required to handle the ioctl() call
 * themselves, and report the error from the filesystems open() function. 
 */ 

static int alt_file_locked (alt_fd* fd)
{
 c002968:	defffc04 	addi	sp,sp,-16
 c00296c:	df000315 	stw	fp,12(sp)
 c002970:	df000304 	addi	fp,sp,12
 c002974:	e13ffe15 	stw	r4,-8(fp)

  /*
   * Mark the file descriptor as belonging to a device.
   */

  fd->fd_flags |= ALT_FD_DEV;
 c002978:	e0bffe17 	ldw	r2,-8(fp)
 c00297c:	10800217 	ldw	r2,8(r2)
 c002980:	10d00034 	orhi	r3,r2,16384
 c002984:	e0bffe17 	ldw	r2,-8(fp)
 c002988:	10c00215 	stw	r3,8(r2)
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 c00298c:	e03ffd15 	stw	zero,-12(fp)
 c002990:	00002006 	br	c002a14 <alt_file_locked+0xac>
  {
    if ((alt_fd_list[i].dev == fd->dev) &&
 c002994:	e0bffd17 	ldw	r2,-12(fp)
 c002998:	00c30034 	movhi	r3,3072
 c00299c:	18d27104 	addi	r3,r3,18884
 c0029a0:	10800324 	muli	r2,r2,12
 c0029a4:	10c5883a 	add	r2,r2,r3
 c0029a8:	10c00017 	ldw	r3,0(r2)
 c0029ac:	e0bffe17 	ldw	r2,-8(fp)
 c0029b0:	10800017 	ldw	r2,0(r2)
 c0029b4:	1880141e 	bne	r3,r2,c002a08 <alt_file_locked+0xa0>
 c0029b8:	e0bffd17 	ldw	r2,-12(fp)
 c0029bc:	00c30034 	movhi	r3,3072
 c0029c0:	18d27104 	addi	r3,r3,18884
 c0029c4:	10800324 	muli	r2,r2,12
 c0029c8:	10c5883a 	add	r2,r2,r3
 c0029cc:	10800204 	addi	r2,r2,8
 c0029d0:	10800017 	ldw	r2,0(r2)
 c0029d4:	1004403a 	cmpge	r2,r2,zero
 c0029d8:	10000b1e 	bne	r2,zero,c002a08 <alt_file_locked+0xa0>
 c0029dc:	e0bffd17 	ldw	r2,-12(fp)
 c0029e0:	10800324 	muli	r2,r2,12
 c0029e4:	1007883a 	mov	r3,r2
 c0029e8:	00830034 	movhi	r2,3072
 c0029ec:	10927104 	addi	r2,r2,18884
 c0029f0:	1887883a 	add	r3,r3,r2
 c0029f4:	e0bffe17 	ldw	r2,-8(fp)
 c0029f8:	18800326 	beq	r3,r2,c002a08 <alt_file_locked+0xa0>
        (alt_fd_list[i].fd_flags & ALT_FD_EXCL) &&
        (&alt_fd_list[i] != fd))
    {
      return -EACCES;
 c0029fc:	00bffcc4 	movi	r2,-13
 c002a00:	e0bfff15 	stw	r2,-4(fp)
 c002a04:	00000a06 	br	c002a30 <alt_file_locked+0xc8>
  /*
   * Loop through all current file descriptors searching for one that's locked
   * for exclusive access. If a match is found, generate an error.
   */

  for (i = 0; i <= alt_max_fd; i++)
 c002a08:	e0bffd17 	ldw	r2,-12(fp)
 c002a0c:	10800044 	addi	r2,r2,1
 c002a10:	e0bffd15 	stw	r2,-12(fp)
 c002a14:	00830034 	movhi	r2,3072
 c002a18:	1093d604 	addi	r2,r2,20312
 c002a1c:	10800017 	ldw	r2,0(r2)
 c002a20:	1007883a 	mov	r3,r2
 c002a24:	e0bffd17 	ldw	r2,-12(fp)
 c002a28:	18bfda2e 	bgeu	r3,r2,c002994 <alt_file_locked+0x2c>
    }
  }
  
  /* The device is not locked */
 
  return 0;
 c002a2c:	e03fff15 	stw	zero,-4(fp)
 c002a30:	e0bfff17 	ldw	r2,-4(fp)
}
 c002a34:	e037883a 	mov	sp,fp
 c002a38:	df000017 	ldw	fp,0(sp)
 c002a3c:	dec00104 	addi	sp,sp,4
 c002a40:	f800283a 	ret

0c002a44 <open>:
 *
 * ALT_OPEN is mapped onto the open() system call in alt_syscall.h
 */
 
int ALT_OPEN (const char* file, int flags, int mode)
{ 
 c002a44:	defff404 	addi	sp,sp,-48
 c002a48:	dfc00b15 	stw	ra,44(sp)
 c002a4c:	df000a15 	stw	fp,40(sp)
 c002a50:	df000a04 	addi	fp,sp,40
 c002a54:	e13ffb15 	stw	r4,-20(fp)
 c002a58:	e17ffc15 	stw	r5,-16(fp)
 c002a5c:	e1bffd15 	stw	r6,-12(fp)
  alt_dev* dev;
  alt_fd*  fd;
  int index  = -1;
 c002a60:	00bfffc4 	movi	r2,-1
 c002a64:	e0bff815 	stw	r2,-32(fp)
  int status = -ENODEV;
 c002a68:	00bffb44 	movi	r2,-19
 c002a6c:	e0bff715 	stw	r2,-36(fp)
  int isafs = 0;
 c002a70:	e03ff615 	stw	zero,-40(fp)
  /* 
   * Check the device list, to see if a device with a matching name is 
   * registered.
   */
  
  if (!(dev = alt_find_dev (file, &alt_dev_list)))
 c002a74:	e13ffb17 	ldw	r4,-20(fp)
 c002a78:	01430034 	movhi	r5,3072
 c002a7c:	2953d404 	addi	r5,r5,20304
 c002a80:	c0025a80 	call	c0025a8 <alt_find_dev>
 c002a84:	e0bffa15 	stw	r2,-24(fp)
 c002a88:	e0bffa17 	ldw	r2,-24(fp)
 c002a8c:	1004c03a 	cmpne	r2,r2,zero
 c002a90:	1000051e 	bne	r2,zero,c002aa8 <open+0x64>
  {
    /* No matching device, so try the filesystem list */

    dev   = alt_find_file (file);
 c002a94:	e13ffb17 	ldw	r4,-20(fp)
 c002a98:	c002e500 	call	c002e50 <alt_find_file>
 c002a9c:	e0bffa15 	stw	r2,-24(fp)
    isafs = 1;
 c002aa0:	00800044 	movi	r2,1
 c002aa4:	e0bff615 	stw	r2,-40(fp)

  /* 
   * If a matching device or filesystem is found, allocate a file descriptor. 
   */

  if (dev)
 c002aa8:	e0bffa17 	ldw	r2,-24(fp)
 c002aac:	1005003a 	cmpeq	r2,r2,zero
 c002ab0:	1000301e 	bne	r2,zero,c002b74 <open+0x130>
  {
    if ((index = alt_get_fd (dev)) < 0)
 c002ab4:	e13ffa17 	ldw	r4,-24(fp)
 c002ab8:	c002f700 	call	c002f70 <alt_get_fd>
 c002abc:	e0bff815 	stw	r2,-32(fp)
 c002ac0:	e0bff817 	ldw	r2,-32(fp)
 c002ac4:	1004403a 	cmpge	r2,r2,zero
 c002ac8:	1000031e 	bne	r2,zero,c002ad8 <open+0x94>
    {
      status = index;
 c002acc:	e0bff817 	ldw	r2,-32(fp)
 c002ad0:	e0bff715 	stw	r2,-36(fp)
 c002ad4:	00002906 	br	c002b7c <open+0x138>
    }
    else
    {
      fd = &alt_fd_list[index];
 c002ad8:	e0bff817 	ldw	r2,-32(fp)
 c002adc:	10800324 	muli	r2,r2,12
 c002ae0:	1007883a 	mov	r3,r2
 c002ae4:	00830034 	movhi	r2,3072
 c002ae8:	10927104 	addi	r2,r2,18884
 c002aec:	1885883a 	add	r2,r3,r2
 c002af0:	e0bff915 	stw	r2,-28(fp)
      fd->fd_flags = (flags & ~ALT_FD_FLAGS_MASK);
 c002af4:	e0fffc17 	ldw	r3,-16(fp)
 c002af8:	00900034 	movhi	r2,16384
 c002afc:	10bfffc4 	addi	r2,r2,-1
 c002b00:	1886703a 	and	r3,r3,r2
 c002b04:	e0bff917 	ldw	r2,-28(fp)
 c002b08:	10c00215 	stw	r3,8(r2)
      
      /* If this is a device, ensure it isn't already locked */

      if (isafs || ((status = alt_file_locked (fd)) >= 0))
 c002b0c:	e0bff617 	ldw	r2,-40(fp)
 c002b10:	1004c03a 	cmpne	r2,r2,zero
 c002b14:	1000061e 	bne	r2,zero,c002b30 <open+0xec>
 c002b18:	e13ff917 	ldw	r4,-28(fp)
 c002b1c:	c0029680 	call	c002968 <alt_file_locked>
 c002b20:	e0bff715 	stw	r2,-36(fp)
 c002b24:	e0bff717 	ldw	r2,-36(fp)
 c002b28:	1004803a 	cmplt	r2,r2,zero
 c002b2c:	1000131e 	bne	r2,zero,c002b7c <open+0x138>
        /* 
         * If the device or filesystem provides an open() callback function,
         * call it now to perform any device/filesystem specific operations.
         */
    
        status = (dev->open) ? dev->open(fd, file, flags, mode): 0;
 c002b30:	e0bffa17 	ldw	r2,-24(fp)
 c002b34:	10800317 	ldw	r2,12(r2)
 c002b38:	1005003a 	cmpeq	r2,r2,zero
 c002b3c:	1000091e 	bne	r2,zero,c002b64 <open+0x120>
 c002b40:	e0bffa17 	ldw	r2,-24(fp)
 c002b44:	10800317 	ldw	r2,12(r2)
 c002b48:	e13ff917 	ldw	r4,-28(fp)
 c002b4c:	e17ffb17 	ldw	r5,-20(fp)
 c002b50:	e1bffc17 	ldw	r6,-16(fp)
 c002b54:	e1fffd17 	ldw	r7,-12(fp)
 c002b58:	103ee83a 	callr	r2
 c002b5c:	e0bfff15 	stw	r2,-4(fp)
 c002b60:	00000106 	br	c002b68 <open+0x124>
 c002b64:	e03fff15 	stw	zero,-4(fp)
 c002b68:	e0bfff17 	ldw	r2,-4(fp)
 c002b6c:	e0bff715 	stw	r2,-36(fp)
 c002b70:	00000206 	br	c002b7c <open+0x138>
      }
    }
  }
  else
  {
    status = -ENODEV;
 c002b74:	00bffb44 	movi	r2,-19
 c002b78:	e0bff715 	stw	r2,-36(fp)
  }

  /* Allocation failed, so clean up and return an error */ 

  if (status < 0)
 c002b7c:	e0bff717 	ldw	r2,-36(fp)
 c002b80:	1004403a 	cmpge	r2,r2,zero
 c002b84:	1000091e 	bne	r2,zero,c002bac <open+0x168>
  {
    alt_release_fd (index);  
 c002b88:	e13ff817 	ldw	r4,-32(fp)
 c002b8c:	c002c2c0 	call	c002c2c <alt_release_fd>
    ALT_ERRNO = -status;
 c002b90:	c002bcc0 	call	c002bcc <alt_get_errno>
 c002b94:	e0fff717 	ldw	r3,-36(fp)
 c002b98:	00c7c83a 	sub	r3,zero,r3
 c002b9c:	10c00015 	stw	r3,0(r2)
    return -1;
 c002ba0:	00bfffc4 	movi	r2,-1
 c002ba4:	e0bffe15 	stw	r2,-8(fp)
 c002ba8:	00000206 	br	c002bb4 <open+0x170>
  }
  
  /* return the reference upon success */

  return index;
 c002bac:	e0bff817 	ldw	r2,-32(fp)
 c002bb0:	e0bffe15 	stw	r2,-8(fp)
 c002bb4:	e0bffe17 	ldw	r2,-8(fp)
}
 c002bb8:	e037883a 	mov	sp,fp
 c002bbc:	dfc00117 	ldw	ra,4(sp)
 c002bc0:	df000017 	ldw	fp,0(sp)
 c002bc4:	dec00204 	addi	sp,sp,8
 c002bc8:	f800283a 	ret

0c002bcc <alt_get_errno>:
#undef errno

extern int errno;

static ALT_INLINE int* alt_get_errno(void)
{
 c002bcc:	defffd04 	addi	sp,sp,-12
 c002bd0:	dfc00215 	stw	ra,8(sp)
 c002bd4:	df000115 	stw	fp,4(sp)
 c002bd8:	df000104 	addi	fp,sp,4
  return ((alt_errno) ? alt_errno() : &errno);
 c002bdc:	00830034 	movhi	r2,3072
 c002be0:	1093d704 	addi	r2,r2,20316
 c002be4:	10800017 	ldw	r2,0(r2)
 c002be8:	1005003a 	cmpeq	r2,r2,zero
 c002bec:	1000061e 	bne	r2,zero,c002c08 <alt_get_errno+0x3c>
 c002bf0:	00830034 	movhi	r2,3072
 c002bf4:	1093d704 	addi	r2,r2,20316
 c002bf8:	10800017 	ldw	r2,0(r2)
 c002bfc:	103ee83a 	callr	r2
 c002c00:	e0bfff15 	stw	r2,-4(fp)
 c002c04:	00000306 	br	c002c14 <alt_get_errno+0x48>
 c002c08:	00830034 	movhi	r2,3072
 c002c0c:	1099fc04 	addi	r2,r2,26608
 c002c10:	e0bfff15 	stw	r2,-4(fp)
 c002c14:	e0bfff17 	ldw	r2,-4(fp)
}
 c002c18:	e037883a 	mov	sp,fp
 c002c1c:	dfc00117 	ldw	ra,4(sp)
 c002c20:	df000017 	ldw	fp,0(sp)
 c002c24:	dec00204 	addi	sp,sp,8
 c002c28:	f800283a 	ret

0c002c2c <alt_release_fd>:
 * File descriptors correcponding to standard in, standard out and standard 
 * error cannont be released backed to the pool. They are always reserved.
 */

void alt_release_fd (int fd)
{
 c002c2c:	defffe04 	addi	sp,sp,-8
 c002c30:	df000115 	stw	fp,4(sp)
 c002c34:	df000104 	addi	fp,sp,4
 c002c38:	e13fff15 	stw	r4,-4(fp)
  if (fd > 2)
 c002c3c:	e0bfff17 	ldw	r2,-4(fp)
 c002c40:	108000d0 	cmplti	r2,r2,3
 c002c44:	10000d1e 	bne	r2,zero,c002c7c <alt_release_fd+0x50>
  {
    alt_fd_list[fd].fd_flags = 0;
 c002c48:	e0bfff17 	ldw	r2,-4(fp)
 c002c4c:	00c30034 	movhi	r3,3072
 c002c50:	18d27104 	addi	r3,r3,18884
 c002c54:	10800324 	muli	r2,r2,12
 c002c58:	10c5883a 	add	r2,r2,r3
 c002c5c:	10800204 	addi	r2,r2,8
 c002c60:	10000015 	stw	zero,0(r2)
    alt_fd_list[fd].dev      = 0;
 c002c64:	e0bfff17 	ldw	r2,-4(fp)
 c002c68:	00c30034 	movhi	r3,3072
 c002c6c:	18d27104 	addi	r3,r3,18884
 c002c70:	10800324 	muli	r2,r2,12
 c002c74:	10c5883a 	add	r2,r2,r3
 c002c78:	10000015 	stw	zero,0(r2)
  }
}
 c002c7c:	e037883a 	mov	sp,fp
 c002c80:	df000017 	ldw	fp,0(sp)
 c002c84:	dec00104 	addi	sp,sp,4
 c002c88:	f800283a 	ret

0c002c8c <alt_alarm_stop>:
 * alarms. Alternatively an alarm can unregister itself by returning zero when 
 * the alarm executes.
 */

void alt_alarm_stop (alt_alarm* alarm)
{
 c002c8c:	defffa04 	addi	sp,sp,-24
 c002c90:	df000515 	stw	fp,20(sp)
 c002c94:	df000504 	addi	fp,sp,20
 c002c98:	e13fff15 	stw	r4,-4(fp)
static ALT_INLINE alt_irq_context ALT_ALWAYS_INLINE 
       alt_irq_disable_all (void)
{
  alt_irq_context context;

  NIOS2_READ_STATUS (context);
 c002c9c:	0005303a 	rdctl	r2,status
 c002ca0:	e0bffd15 	stw	r2,-12(fp)

  NIOS2_WRITE_STATUS (context & ~NIOS2_STATUS_PIE_MSK);
 c002ca4:	e0fffd17 	ldw	r3,-12(fp)
 c002ca8:	00bfff84 	movi	r2,-2
 c002cac:	1884703a 	and	r2,r3,r2
 c002cb0:	1001703a 	wrctl	status,r2
  
  return context;
 c002cb4:	e0bffd17 	ldw	r2,-12(fp)
  alt_irq_context irq_context;

  irq_context = alt_irq_disable_all();
 c002cb8:	e0bffe15 	stw	r2,-8(fp)
  alt_llist_remove (&alarm->llist);
 c002cbc:	e0bfff17 	ldw	r2,-4(fp)
 c002cc0:	e0bffc15 	stw	r2,-16(fp)
 * input argument is the element to remove.
 */
     
static ALT_INLINE void ALT_ALWAYS_INLINE alt_llist_remove(alt_llist* entry)
{
  entry->next->previous = entry->previous;
 c002cc4:	e0bffc17 	ldw	r2,-16(fp)
 c002cc8:	10c00017 	ldw	r3,0(r2)
 c002ccc:	e0bffc17 	ldw	r2,-16(fp)
 c002cd0:	10800117 	ldw	r2,4(r2)
 c002cd4:	18800115 	stw	r2,4(r3)
  entry->previous->next = entry->next;
 c002cd8:	e0bffc17 	ldw	r2,-16(fp)
 c002cdc:	10c00117 	ldw	r3,4(r2)
 c002ce0:	e0bffc17 	ldw	r2,-16(fp)
 c002ce4:	10800017 	ldw	r2,0(r2)
 c002ce8:	18800015 	stw	r2,0(r3)
  /* 
   * Set the entry to point to itself, so that any further calls to
   * alt_llist_remove() are harmless.
   */

  entry->previous = entry;
 c002cec:	e0fffc17 	ldw	r3,-16(fp)
 c002cf0:	e0bffc17 	ldw	r2,-16(fp)
 c002cf4:	18800115 	stw	r2,4(r3)
  entry->next     = entry;
 c002cf8:	e0fffc17 	ldw	r3,-16(fp)
 c002cfc:	e0bffc17 	ldw	r2,-16(fp)
 c002d00:	18800015 	stw	r2,0(r3)
 c002d04:	e0bffe17 	ldw	r2,-8(fp)
 c002d08:	e0bffb15 	stw	r2,-20(fp)
  status &= ~NIOS2_STATUS_PIE_MSK;
  status |= (context & NIOS2_STATUS_PIE_MSK);
  
  NIOS2_WRITE_STATUS (status);
#else
  NIOS2_WRITE_STATUS (context);
 c002d0c:	e0bffb17 	ldw	r2,-20(fp)
 c002d10:	1001703a 	wrctl	status,r2
  alt_irq_enable_all (irq_context);
}
 c002d14:	e037883a 	mov	sp,fp
 c002d18:	df000017 	ldw	fp,0(sp)
 c002d1c:	dec00104 	addi	sp,sp,4
 c002d20:	f800283a 	ret

0c002d24 <alt_tick>:
 * 
 * alt_tick() is expected to run at interrupt level.
 */

void alt_tick (void)
{
 c002d24:	defffb04 	addi	sp,sp,-20
 c002d28:	dfc00415 	stw	ra,16(sp)
 c002d2c:	df000315 	stw	fp,12(sp)
 c002d30:	df000304 	addi	fp,sp,12
  alt_alarm* next;
  alt_alarm* alarm = (alt_alarm*) alt_alarm_list.next;
 c002d34:	d0a00817 	ldw	r2,-32736(gp)
 c002d38:	e0bffe15 	stw	r2,-8(fp)

  alt_u32    next_callback;

  /* update the tick counter */

  _alt_nticks++;
 c002d3c:	d0a62a17 	ldw	r2,-26456(gp)
 c002d40:	10800044 	addi	r2,r2,1
 c002d44:	d0a62a15 	stw	r2,-26456(gp)

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 c002d48:	00003106 	br	c002e10 <alt_tick+0xec>
  {
    next = (alt_alarm*) alarm->llist.next;
 c002d4c:	e0bffe17 	ldw	r2,-8(fp)
 c002d50:	10800017 	ldw	r2,0(r2)
 c002d54:	e0bfff15 	stw	r2,-4(fp)
    /* 
     * Upon the tick-counter rolling over it is safe to clear the 
     * roll-over flag; once the flag is cleared this (or subsequnt)
     * tick events are enabled to generate an alarm event. 
     */
    if ((alarm->rollover) && (_alt_nticks == 0))
 c002d58:	e0bffe17 	ldw	r2,-8(fp)
 c002d5c:	10800403 	ldbu	r2,16(r2)
 c002d60:	10803fcc 	andi	r2,r2,255
 c002d64:	1005003a 	cmpeq	r2,r2,zero
 c002d68:	1000051e 	bne	r2,zero,c002d80 <alt_tick+0x5c>
 c002d6c:	d0a62a17 	ldw	r2,-26456(gp)
 c002d70:	1004c03a 	cmpne	r2,r2,zero
 c002d74:	1000021e 	bne	r2,zero,c002d80 <alt_tick+0x5c>
    {
      alarm->rollover = 0;
 c002d78:	e0bffe17 	ldw	r2,-8(fp)
 c002d7c:	10000405 	stb	zero,16(r2)
    }
    
    /* if the alarm period has expired, make the callback */    
    if ((alarm->time <= _alt_nticks) && (alarm->rollover == 0))
 c002d80:	e0bffe17 	ldw	r2,-8(fp)
 c002d84:	10c00217 	ldw	r3,8(r2)
 c002d88:	d0a62a17 	ldw	r2,-26456(gp)
 c002d8c:	10c01e36 	bltu	r2,r3,c002e08 <alt_tick+0xe4>
 c002d90:	e0bffe17 	ldw	r2,-8(fp)
 c002d94:	10800403 	ldbu	r2,16(r2)
 c002d98:	10803fcc 	andi	r2,r2,255
 c002d9c:	1004c03a 	cmpne	r2,r2,zero
 c002da0:	1000191e 	bne	r2,zero,c002e08 <alt_tick+0xe4>
    {
      next_callback = alarm->callback (alarm->context);
 c002da4:	e0bffe17 	ldw	r2,-8(fp)
 c002da8:	10c00317 	ldw	r3,12(r2)
 c002dac:	e0bffe17 	ldw	r2,-8(fp)
 c002db0:	11000517 	ldw	r4,20(r2)
 c002db4:	183ee83a 	callr	r3
 c002db8:	e0bffd15 	stw	r2,-12(fp)

      /* deactivate the alarm if the return value is zero */

      if (next_callback == 0)
 c002dbc:	e0bffd17 	ldw	r2,-12(fp)
 c002dc0:	1004c03a 	cmpne	r2,r2,zero
 c002dc4:	1000031e 	bne	r2,zero,c002dd4 <alt_tick+0xb0>
      {
        alt_alarm_stop (alarm);
 c002dc8:	e13ffe17 	ldw	r4,-8(fp)
 c002dcc:	c002c8c0 	call	c002c8c <alt_alarm_stop>
 c002dd0:	00000d06 	br	c002e08 <alt_tick+0xe4>
      }
      else
      {
        alarm->time += next_callback;
 c002dd4:	e0bffe17 	ldw	r2,-8(fp)
 c002dd8:	10c00217 	ldw	r3,8(r2)
 c002ddc:	e0bffd17 	ldw	r2,-12(fp)
 c002de0:	1887883a 	add	r3,r3,r2
 c002de4:	e0bffe17 	ldw	r2,-8(fp)
 c002de8:	10c00215 	stw	r3,8(r2)
        /* 
         * If the desired alarm time causes a roll-over, set the rollover
         * flag. This will prevent the subsequent tick event from causing
         * an alarm too early.
         */
        if(alarm->time < _alt_nticks)
 c002dec:	e0bffe17 	ldw	r2,-8(fp)
 c002df0:	10c00217 	ldw	r3,8(r2)
 c002df4:	d0a62a17 	ldw	r2,-26456(gp)
 c002df8:	1880032e 	bgeu	r3,r2,c002e08 <alt_tick+0xe4>
        {
          alarm->rollover = 1;
 c002dfc:	e0fffe17 	ldw	r3,-8(fp)
 c002e00:	00800044 	movi	r2,1
 c002e04:	18800405 	stb	r2,16(r3)
        }
      }
    }
    alarm = next;
 c002e08:	e0bfff17 	ldw	r2,-4(fp)
 c002e0c:	e0bffe15 	stw	r2,-8(fp)

  _alt_nticks++;

  /* process the registered callbacks */

  while (alarm != (alt_alarm*) &alt_alarm_list)
 c002e10:	d0e00804 	addi	r3,gp,-32736
 c002e14:	e0bffe17 	ldw	r2,-8(fp)
 c002e18:	10ffcc1e 	bne	r2,r3,c002d4c <alt_tick+0x28>
  /* 
   * Update the operating system specific timer facilities.
   */

  ALT_OS_TIME_TICK();
}
 c002e1c:	e037883a 	mov	sp,fp
 c002e20:	dfc00117 	ldw	ra,4(sp)
 c002e24:	df000017 	ldw	fp,0(sp)
 c002e28:	dec00204 	addi	sp,sp,8
 c002e2c:	f800283a 	ret

0c002e30 <altera_nios2_qsys_irq_init>:
/*
 * To initialize the internal interrupt controller, just clear the IENABLE
 * register so that all possible IRQs are disabled.
 */
void altera_nios2_qsys_irq_init(void) 
{
 c002e30:	deffff04 	addi	sp,sp,-4
 c002e34:	df000015 	stw	fp,0(sp)
 c002e38:	d839883a 	mov	fp,sp
    NIOS2_WRITE_IENABLE(0);
 c002e3c:	000170fa 	wrctl	ienable,zero
}
 c002e40:	e037883a 	mov	sp,fp
 c002e44:	df000017 	ldw	fp,0(sp)
 c002e48:	dec00104 	addi	sp,sp,4
 c002e4c:	f800283a 	ret

0c002e50 <alt_find_file>:
 * either '/' or '\0' is the prefix of the filename. For example the filename:
 * "/myfilesystem/junk.txt" would match: "/myfilesystem", but not: "/myfile". 
 */
 
alt_dev* alt_find_file (const char* name)
{
 c002e50:	defffa04 	addi	sp,sp,-24
 c002e54:	dfc00515 	stw	ra,20(sp)
 c002e58:	df000415 	stw	fp,16(sp)
 c002e5c:	df000404 	addi	fp,sp,16
 c002e60:	e13ffe15 	stw	r4,-8(fp)
  alt_dev* next = (alt_dev*) alt_fs_list.next;   
 c002e64:	00830034 	movhi	r2,3072
 c002e68:	1093d204 	addi	r2,r2,20296
 c002e6c:	10800017 	ldw	r2,0(r2)
 c002e70:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 c002e74:	00003306 	br	c002f44 <alt_find_file+0xf4>
  {
    len = strlen(next->name);
 c002e78:	e0bffd17 	ldw	r2,-12(fp)
 c002e7c:	11000217 	ldw	r4,8(r2)
 c002e80:	c0032180 	call	c003218 <strlen>
 c002e84:	e0bffc15 	stw	r2,-16(fp)
    
    if (next->name[len-1] == '/')
 c002e88:	e0bffd17 	ldw	r2,-12(fp)
 c002e8c:	10c00217 	ldw	r3,8(r2)
 c002e90:	e0bffc17 	ldw	r2,-16(fp)
 c002e94:	1885883a 	add	r2,r3,r2
 c002e98:	10bfffc4 	addi	r2,r2,-1
 c002e9c:	10800003 	ldbu	r2,0(r2)
 c002ea0:	10803fcc 	andi	r2,r2,255
 c002ea4:	1080201c 	xori	r2,r2,128
 c002ea8:	10bfe004 	addi	r2,r2,-128
 c002eac:	10800bd8 	cmpnei	r2,r2,47
 c002eb0:	1000031e 	bne	r2,zero,c002ec0 <alt_find_file+0x70>
    {
      len -= 1;
 c002eb4:	e0bffc17 	ldw	r2,-16(fp)
 c002eb8:	10bfffc4 	addi	r2,r2,-1
 c002ebc:	e0bffc15 	stw	r2,-16(fp)
    }

    if (((name[len] == '/') || (name[len] == '\0')) && 
 c002ec0:	e0bffc17 	ldw	r2,-16(fp)
 c002ec4:	1007883a 	mov	r3,r2
 c002ec8:	e0bffe17 	ldw	r2,-8(fp)
 c002ecc:	1885883a 	add	r2,r3,r2
 c002ed0:	10800003 	ldbu	r2,0(r2)
 c002ed4:	10803fcc 	andi	r2,r2,255
 c002ed8:	1080201c 	xori	r2,r2,128
 c002edc:	10bfe004 	addi	r2,r2,-128
 c002ee0:	10800be0 	cmpeqi	r2,r2,47
 c002ee4:	10000a1e 	bne	r2,zero,c002f10 <alt_find_file+0xc0>
 c002ee8:	e0bffc17 	ldw	r2,-16(fp)
 c002eec:	1007883a 	mov	r3,r2
 c002ef0:	e0bffe17 	ldw	r2,-8(fp)
 c002ef4:	1885883a 	add	r2,r3,r2
 c002ef8:	10800003 	ldbu	r2,0(r2)
 c002efc:	10803fcc 	andi	r2,r2,255
 c002f00:	1080201c 	xori	r2,r2,128
 c002f04:	10bfe004 	addi	r2,r2,-128
 c002f08:	1004c03a 	cmpne	r2,r2,zero
 c002f0c:	10000a1e 	bne	r2,zero,c002f38 <alt_find_file+0xe8>
 c002f10:	e0bffd17 	ldw	r2,-12(fp)
 c002f14:	11000217 	ldw	r4,8(r2)
 c002f18:	e1bffc17 	ldw	r6,-16(fp)
 c002f1c:	e17ffe17 	ldw	r5,-8(fp)
 c002f20:	c0031040 	call	c003104 <memcmp>
 c002f24:	1004c03a 	cmpne	r2,r2,zero
 c002f28:	1000031e 	bne	r2,zero,c002f38 <alt_find_file+0xe8>
        !memcmp (next->name, name, len))
    {
      /* match found */

      return next;
 c002f2c:	e0bffd17 	ldw	r2,-12(fp)
 c002f30:	e0bfff15 	stw	r2,-4(fp)
 c002f34:	00000806 	br	c002f58 <alt_find_file+0x108>
    }
    next = (alt_dev*) next->llist.next;
 c002f38:	e0bffd17 	ldw	r2,-12(fp)
 c002f3c:	10800017 	ldw	r2,0(r2)
 c002f40:	e0bffd15 	stw	r2,-12(fp)
  /*
   * Check each list entry in turn, until a match is found, or we reach the
   * end of the list (i.e. next winds up pointing back to the list head).
   */ 
 
  while (next != (alt_dev*) &alt_fs_list)
 c002f44:	00c30034 	movhi	r3,3072
 c002f48:	18d3d204 	addi	r3,r3,20296
 c002f4c:	e0bffd17 	ldw	r2,-12(fp)
 c002f50:	10ffc91e 	bne	r2,r3,c002e78 <alt_find_file+0x28>
    next = (alt_dev*) next->llist.next;
  }
  
  /* No match found */
  
  return NULL;     
 c002f54:	e03fff15 	stw	zero,-4(fp)
 c002f58:	e0bfff17 	ldw	r2,-4(fp)
}
 c002f5c:	e037883a 	mov	sp,fp
 c002f60:	dfc00117 	ldw	ra,4(sp)
 c002f64:	df000017 	ldw	fp,0(sp)
 c002f68:	dec00204 	addi	sp,sp,8
 c002f6c:	f800283a 	ret

0c002f70 <alt_get_fd>:
 * the offset of the file descriptor within the file descriptor array). A
 * negative value indicates failure.
 */

int alt_get_fd (alt_dev* dev)
{
 c002f70:	defffc04 	addi	sp,sp,-16
 c002f74:	df000315 	stw	fp,12(sp)
 c002f78:	df000304 	addi	fp,sp,12
 c002f7c:	e13fff15 	stw	r4,-4(fp)
  alt_32 i;
  int rc = -EMFILE;
 c002f80:	00bffa04 	movi	r2,-24
 c002f84:	e0bffd15 	stw	r2,-12(fp)
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 c002f88:	e03ffe15 	stw	zero,-8(fp)
 c002f8c:	00001e06 	br	c003008 <alt_get_fd+0x98>
  {
    if (!alt_fd_list[i].dev)
 c002f90:	e0bffe17 	ldw	r2,-8(fp)
 c002f94:	00c30034 	movhi	r3,3072
 c002f98:	18d27104 	addi	r3,r3,18884
 c002f9c:	10800324 	muli	r2,r2,12
 c002fa0:	10c5883a 	add	r2,r2,r3
 c002fa4:	10800017 	ldw	r2,0(r2)
 c002fa8:	1004c03a 	cmpne	r2,r2,zero
 c002fac:	1000131e 	bne	r2,zero,c002ffc <alt_get_fd+0x8c>
    {
      alt_fd_list[i].dev = dev;
 c002fb0:	e0bffe17 	ldw	r2,-8(fp)
 c002fb4:	00c30034 	movhi	r3,3072
 c002fb8:	18d27104 	addi	r3,r3,18884
 c002fbc:	10800324 	muli	r2,r2,12
 c002fc0:	10c7883a 	add	r3,r2,r3
 c002fc4:	e0bfff17 	ldw	r2,-4(fp)
 c002fc8:	18800015 	stw	r2,0(r3)
      if (i > alt_max_fd)
 c002fcc:	00830034 	movhi	r2,3072
 c002fd0:	1093d604 	addi	r2,r2,20312
 c002fd4:	10c00017 	ldw	r3,0(r2)
 c002fd8:	e0bffe17 	ldw	r2,-8(fp)
 c002fdc:	1880040e 	bge	r3,r2,c002ff0 <alt_get_fd+0x80>
      {
        alt_max_fd = i;
 c002fe0:	00c30034 	movhi	r3,3072
 c002fe4:	18d3d604 	addi	r3,r3,20312
 c002fe8:	e0bffe17 	ldw	r2,-8(fp)
 c002fec:	18800015 	stw	r2,0(r3)
      }
      rc = i;
 c002ff0:	e0bffe17 	ldw	r2,-8(fp)
 c002ff4:	e0bffd15 	stw	r2,-12(fp)
      goto alt_get_fd_exit;
 c002ff8:	00000606 	br	c003014 <alt_get_fd+0xa4>
   * indicates the highest file descriptor ever allocated. This is used to
   * improve efficency when searching the file descriptor list, and 
   * therefore reduce contention on the alt_fd_list_lock semaphore. 
   */

  for (i = 0; i < ALT_MAX_FD; i++)
 c002ffc:	e0bffe17 	ldw	r2,-8(fp)
 c003000:	10800044 	addi	r2,r2,1
 c003004:	e0bffe15 	stw	r2,-8(fp)
 c003008:	e0bffe17 	ldw	r2,-8(fp)
 c00300c:	10800810 	cmplti	r2,r2,32
 c003010:	103fdf1e 	bne	r2,zero,c002f90 <alt_get_fd+0x20>
   * file descriptor pool.
   */

  ALT_SEM_POST(alt_fd_list_lock);

  return rc;
 c003014:	e0bffd17 	ldw	r2,-12(fp)
}
 c003018:	e037883a 	mov	sp,fp
 c00301c:	df000017 	ldw	fp,0(sp)
 c003020:	dec00104 	addi	sp,sp,4
 c003024:	f800283a 	ret

0c003028 <alt_icache_flush>:
 * alt_icache_flush() is called to flush the instruction cache for a memory
 * region of length "len" bytes, starting at address "start".
 */

void alt_icache_flush (void* start, alt_u32 len)
{
 c003028:	defffb04 	addi	sp,sp,-20
 c00302c:	df000415 	stw	fp,16(sp)
 c003030:	df000404 	addi	fp,sp,16
 c003034:	e13ffe15 	stw	r4,-8(fp)
 c003038:	e17fff15 	stw	r5,-4(fp)

  /*
   * This is the most we would ever need to flush.
   */
 
  if (len > NIOS2_ICACHE_SIZE)
 c00303c:	e0bfff17 	ldw	r2,-4(fp)
 c003040:	10840070 	cmpltui	r2,r2,4097
 c003044:	1000021e 	bne	r2,zero,c003050 <alt_icache_flush+0x28>
  {
    len = NIOS2_ICACHE_SIZE;
 c003048:	00840004 	movi	r2,4096
 c00304c:	e0bfff15 	stw	r2,-4(fp)
  }

  end = ((char*) start) + len;
 c003050:	e0fffe17 	ldw	r3,-8(fp)
 c003054:	e0bfff17 	ldw	r2,-4(fp)
 c003058:	1885883a 	add	r2,r3,r2
 c00305c:	e0bffc15 	stw	r2,-16(fp)

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 c003060:	e0bffe17 	ldw	r2,-8(fp)
 c003064:	e0bffd15 	stw	r2,-12(fp)
 c003068:	00000506 	br	c003080 <alt_icache_flush+0x58>
  { 
    __asm__ volatile ("flushi %0" :: "r" (i)); 
 c00306c:	e0bffd17 	ldw	r2,-12(fp)
 c003070:	1000603a 	flushi	r2
    len = NIOS2_ICACHE_SIZE;
  }

  end = ((char*) start) + len;

  for (i = start; i < end; i+= NIOS2_ICACHE_LINE_SIZE)
 c003074:	e0bffd17 	ldw	r2,-12(fp)
 c003078:	10800804 	addi	r2,r2,32
 c00307c:	e0bffd15 	stw	r2,-12(fp)
 c003080:	e0fffd17 	ldw	r3,-12(fp)
 c003084:	e0bffc17 	ldw	r2,-16(fp)
 c003088:	18bff836 	bltu	r3,r2,c00306c <alt_icache_flush+0x44>
   * For an unaligned flush request, we've got one more line left.
   * Note that this is dependent on NIOS2_ICACHE_LINE_SIZE to be a 
   * multiple of 2 (which it always is).
   */

  if (((alt_u32) start) & (NIOS2_ICACHE_LINE_SIZE - 1))
 c00308c:	e0bffe17 	ldw	r2,-8(fp)
 c003090:	108007cc 	andi	r2,r2,31
 c003094:	1005003a 	cmpeq	r2,r2,zero
 c003098:	1000021e 	bne	r2,zero,c0030a4 <alt_icache_flush+0x7c>
  {
    __asm__ volatile ("flushi %0" :: "r" (i));
 c00309c:	e0bffd17 	ldw	r2,-12(fp)
 c0030a0:	1000603a 	flushi	r2
  /* 
   * Having flushed the cache, flush any stale instructions in the 
   * pipeline 
   */

  __asm__ volatile ("flushp");
 c0030a4:	0000203a 	flushp

#endif /* NIOS2_ICACHE_SIZE > 0 */
}
 c0030a8:	e037883a 	mov	sp,fp
 c0030ac:	df000017 	ldw	fp,0(sp)
 c0030b0:	dec00104 	addi	sp,sp,4
 c0030b4:	f800283a 	ret

0c0030b8 <atexit>:
 c0030b8:	200b883a 	mov	r5,r4
 c0030bc:	000d883a 	mov	r6,zero
 c0030c0:	0009883a 	mov	r4,zero
 c0030c4:	000f883a 	mov	r7,zero
 c0030c8:	c00328c1 	jmpi	c00328c <__register_exitproc>

0c0030cc <exit>:
 c0030cc:	defffe04 	addi	sp,sp,-8
 c0030d0:	000b883a 	mov	r5,zero
 c0030d4:	dc000015 	stw	r16,0(sp)
 c0030d8:	dfc00115 	stw	ra,4(sp)
 c0030dc:	2021883a 	mov	r16,r4
 c0030e0:	c0033c40 	call	c0033c4 <__call_exitprocs>
 c0030e4:	00830034 	movhi	r2,3072
 c0030e8:	1093dc04 	addi	r2,r2,20336
 c0030ec:	11000017 	ldw	r4,0(r2)
 c0030f0:	20800f17 	ldw	r2,60(r4)
 c0030f4:	10000126 	beq	r2,zero,c0030fc <exit+0x30>
 c0030f8:	103ee83a 	callr	r2
 c0030fc:	8009883a 	mov	r4,r16
 c003100:	c0035b40 	call	c0035b4 <_exit>

0c003104 <memcmp>:
 c003104:	00c000c4 	movi	r3,3
 c003108:	1980032e 	bgeu	r3,r6,c003118 <memcmp+0x14>
 c00310c:	2144b03a 	or	r2,r4,r5
 c003110:	10c4703a 	and	r2,r2,r3
 c003114:	10000f26 	beq	r2,zero,c003154 <memcmp+0x50>
 c003118:	31ffffc4 	addi	r7,r6,-1
 c00311c:	3000061e 	bne	r6,zero,c003138 <memcmp+0x34>
 c003120:	00000a06 	br	c00314c <memcmp+0x48>
 c003124:	39ffffc4 	addi	r7,r7,-1
 c003128:	00bfffc4 	movi	r2,-1
 c00312c:	21000044 	addi	r4,r4,1
 c003130:	29400044 	addi	r5,r5,1
 c003134:	38800526 	beq	r7,r2,c00314c <memcmp+0x48>
 c003138:	20c00003 	ldbu	r3,0(r4)
 c00313c:	28800003 	ldbu	r2,0(r5)
 c003140:	18bff826 	beq	r3,r2,c003124 <memcmp+0x20>
 c003144:	1885c83a 	sub	r2,r3,r2
 c003148:	f800283a 	ret
 c00314c:	0005883a 	mov	r2,zero
 c003150:	f800283a 	ret
 c003154:	180f883a 	mov	r7,r3
 c003158:	20c00017 	ldw	r3,0(r4)
 c00315c:	28800017 	ldw	r2,0(r5)
 c003160:	18bfed1e 	bne	r3,r2,c003118 <memcmp+0x14>
 c003164:	31bfff04 	addi	r6,r6,-4
 c003168:	21000104 	addi	r4,r4,4
 c00316c:	29400104 	addi	r5,r5,4
 c003170:	39bff936 	bltu	r7,r6,c003158 <memcmp+0x54>
 c003174:	003fe806 	br	c003118 <memcmp+0x14>

0c003178 <memcpy>:
 c003178:	01c003c4 	movi	r7,15
 c00317c:	2007883a 	mov	r3,r4
 c003180:	3980032e 	bgeu	r7,r6,c003190 <memcpy+0x18>
 c003184:	2904b03a 	or	r2,r5,r4
 c003188:	108000cc 	andi	r2,r2,3
 c00318c:	10000926 	beq	r2,zero,c0031b4 <memcpy+0x3c>
 c003190:	30000626 	beq	r6,zero,c0031ac <memcpy+0x34>
 c003194:	30cd883a 	add	r6,r6,r3
 c003198:	28800003 	ldbu	r2,0(r5)
 c00319c:	29400044 	addi	r5,r5,1
 c0031a0:	18800005 	stb	r2,0(r3)
 c0031a4:	18c00044 	addi	r3,r3,1
 c0031a8:	30fffb1e 	bne	r6,r3,c003198 <memcpy+0x20>
 c0031ac:	2005883a 	mov	r2,r4
 c0031b0:	f800283a 	ret
 c0031b4:	3811883a 	mov	r8,r7
 c0031b8:	200f883a 	mov	r7,r4
 c0031bc:	28c00017 	ldw	r3,0(r5)
 c0031c0:	31bffc04 	addi	r6,r6,-16
 c0031c4:	38c00015 	stw	r3,0(r7)
 c0031c8:	28800117 	ldw	r2,4(r5)
 c0031cc:	38800115 	stw	r2,4(r7)
 c0031d0:	28c00217 	ldw	r3,8(r5)
 c0031d4:	38c00215 	stw	r3,8(r7)
 c0031d8:	28800317 	ldw	r2,12(r5)
 c0031dc:	29400404 	addi	r5,r5,16
 c0031e0:	38800315 	stw	r2,12(r7)
 c0031e4:	39c00404 	addi	r7,r7,16
 c0031e8:	41bff436 	bltu	r8,r6,c0031bc <memcpy+0x44>
 c0031ec:	008000c4 	movi	r2,3
 c0031f0:	1180072e 	bgeu	r2,r6,c003210 <memcpy+0x98>
 c0031f4:	1007883a 	mov	r3,r2
 c0031f8:	28800017 	ldw	r2,0(r5)
 c0031fc:	31bfff04 	addi	r6,r6,-4
 c003200:	29400104 	addi	r5,r5,4
 c003204:	38800015 	stw	r2,0(r7)
 c003208:	39c00104 	addi	r7,r7,4
 c00320c:	19bffa36 	bltu	r3,r6,c0031f8 <memcpy+0x80>
 c003210:	3807883a 	mov	r3,r7
 c003214:	003fde06 	br	c003190 <memcpy+0x18>

0c003218 <strlen>:
 c003218:	208000cc 	andi	r2,r4,3
 c00321c:	2011883a 	mov	r8,r4
 c003220:	1000161e 	bne	r2,zero,c00327c <strlen+0x64>
 c003224:	20c00017 	ldw	r3,0(r4)
 c003228:	017fbff4 	movhi	r5,65279
 c00322c:	297fbfc4 	addi	r5,r5,-257
 c003230:	01e02074 	movhi	r7,32897
 c003234:	39e02004 	addi	r7,r7,-32640
 c003238:	1945883a 	add	r2,r3,r5
 c00323c:	11c4703a 	and	r2,r2,r7
 c003240:	00c6303a 	nor	r3,zero,r3
 c003244:	1886703a 	and	r3,r3,r2
 c003248:	18000c1e 	bne	r3,zero,c00327c <strlen+0x64>
 c00324c:	280d883a 	mov	r6,r5
 c003250:	380b883a 	mov	r5,r7
 c003254:	21000104 	addi	r4,r4,4
 c003258:	20800017 	ldw	r2,0(r4)
 c00325c:	1187883a 	add	r3,r2,r6
 c003260:	1946703a 	and	r3,r3,r5
 c003264:	0084303a 	nor	r2,zero,r2
 c003268:	10c4703a 	and	r2,r2,r3
 c00326c:	103ff926 	beq	r2,zero,c003254 <strlen+0x3c>
 c003270:	20800007 	ldb	r2,0(r4)
 c003274:	10000326 	beq	r2,zero,c003284 <strlen+0x6c>
 c003278:	21000044 	addi	r4,r4,1
 c00327c:	20800007 	ldb	r2,0(r4)
 c003280:	103ffd1e 	bne	r2,zero,c003278 <strlen+0x60>
 c003284:	2205c83a 	sub	r2,r4,r8
 c003288:	f800283a 	ret

0c00328c <__register_exitproc>:
 c00328c:	defffa04 	addi	sp,sp,-24
 c003290:	00830034 	movhi	r2,3072
 c003294:	1093dc04 	addi	r2,r2,20336
 c003298:	dc000015 	stw	r16,0(sp)
 c00329c:	14000017 	ldw	r16,0(r2)
 c0032a0:	dd000415 	stw	r20,16(sp)
 c0032a4:	2829883a 	mov	r20,r5
 c0032a8:	81405217 	ldw	r5,328(r16)
 c0032ac:	dcc00315 	stw	r19,12(sp)
 c0032b0:	dc800215 	stw	r18,8(sp)
 c0032b4:	dc400115 	stw	r17,4(sp)
 c0032b8:	dfc00515 	stw	ra,20(sp)
 c0032bc:	2023883a 	mov	r17,r4
 c0032c0:	3027883a 	mov	r19,r6
 c0032c4:	3825883a 	mov	r18,r7
 c0032c8:	28002526 	beq	r5,zero,c003360 <__register_exitproc+0xd4>
 c0032cc:	29000117 	ldw	r4,4(r5)
 c0032d0:	008007c4 	movi	r2,31
 c0032d4:	11002716 	blt	r2,r4,c003374 <__register_exitproc+0xe8>
 c0032d8:	8800101e 	bne	r17,zero,c00331c <__register_exitproc+0x90>
 c0032dc:	2105883a 	add	r2,r4,r4
 c0032e0:	1085883a 	add	r2,r2,r2
 c0032e4:	20c00044 	addi	r3,r4,1
 c0032e8:	1145883a 	add	r2,r2,r5
 c0032ec:	0009883a 	mov	r4,zero
 c0032f0:	15000215 	stw	r20,8(r2)
 c0032f4:	28c00115 	stw	r3,4(r5)
 c0032f8:	2005883a 	mov	r2,r4
 c0032fc:	dfc00517 	ldw	ra,20(sp)
 c003300:	dd000417 	ldw	r20,16(sp)
 c003304:	dcc00317 	ldw	r19,12(sp)
 c003308:	dc800217 	ldw	r18,8(sp)
 c00330c:	dc400117 	ldw	r17,4(sp)
 c003310:	dc000017 	ldw	r16,0(sp)
 c003314:	dec00604 	addi	sp,sp,24
 c003318:	f800283a 	ret
 c00331c:	29802204 	addi	r6,r5,136
 c003320:	00800044 	movi	r2,1
 c003324:	110e983a 	sll	r7,r2,r4
 c003328:	30c04017 	ldw	r3,256(r6)
 c00332c:	2105883a 	add	r2,r4,r4
 c003330:	1085883a 	add	r2,r2,r2
 c003334:	1185883a 	add	r2,r2,r6
 c003338:	19c6b03a 	or	r3,r3,r7
 c00333c:	14802015 	stw	r18,128(r2)
 c003340:	14c00015 	stw	r19,0(r2)
 c003344:	00800084 	movi	r2,2
 c003348:	30c04015 	stw	r3,256(r6)
 c00334c:	88bfe31e 	bne	r17,r2,c0032dc <__register_exitproc+0x50>
 c003350:	30804117 	ldw	r2,260(r6)
 c003354:	11c4b03a 	or	r2,r2,r7
 c003358:	30804115 	stw	r2,260(r6)
 c00335c:	003fdf06 	br	c0032dc <__register_exitproc+0x50>
 c003360:	00830034 	movhi	r2,3072
 c003364:	109a3d04 	addi	r2,r2,26868
 c003368:	100b883a 	mov	r5,r2
 c00336c:	80805215 	stw	r2,328(r16)
 c003370:	003fd606 	br	c0032cc <__register_exitproc+0x40>
 c003374:	00800034 	movhi	r2,0
 c003378:	10800004 	addi	r2,r2,0
 c00337c:	1000021e 	bne	r2,zero,c003388 <__register_exitproc+0xfc>
 c003380:	013fffc4 	movi	r4,-1
 c003384:	003fdc06 	br	c0032f8 <__register_exitproc+0x6c>
 c003388:	01006404 	movi	r4,400
 c00338c:	103ee83a 	callr	r2
 c003390:	1007883a 	mov	r3,r2
 c003394:	103ffa26 	beq	r2,zero,c003380 <__register_exitproc+0xf4>
 c003398:	80805217 	ldw	r2,328(r16)
 c00339c:	180b883a 	mov	r5,r3
 c0033a0:	18000115 	stw	zero,4(r3)
 c0033a4:	18800015 	stw	r2,0(r3)
 c0033a8:	80c05215 	stw	r3,328(r16)
 c0033ac:	18006215 	stw	zero,392(r3)
 c0033b0:	18006315 	stw	zero,396(r3)
 c0033b4:	0009883a 	mov	r4,zero
 c0033b8:	883fc826 	beq	r17,zero,c0032dc <__register_exitproc+0x50>
 c0033bc:	003fd706 	br	c00331c <__register_exitproc+0x90>

0c0033c0 <register_fini>:
 c0033c0:	f800283a 	ret

0c0033c4 <__call_exitprocs>:
 c0033c4:	00830034 	movhi	r2,3072
 c0033c8:	1093dc04 	addi	r2,r2,20336
 c0033cc:	10800017 	ldw	r2,0(r2)
 c0033d0:	defff304 	addi	sp,sp,-52
 c0033d4:	df000b15 	stw	fp,44(sp)
 c0033d8:	d8800115 	stw	r2,4(sp)
 c0033dc:	00800034 	movhi	r2,0
 c0033e0:	10800004 	addi	r2,r2,0
 c0033e4:	1005003a 	cmpeq	r2,r2,zero
 c0033e8:	d8800215 	stw	r2,8(sp)
 c0033ec:	d8800117 	ldw	r2,4(sp)
 c0033f0:	dd400815 	stw	r21,32(sp)
 c0033f4:	dd000715 	stw	r20,28(sp)
 c0033f8:	10805204 	addi	r2,r2,328
 c0033fc:	dfc00c15 	stw	ra,48(sp)
 c003400:	ddc00a15 	stw	r23,40(sp)
 c003404:	dd800915 	stw	r22,36(sp)
 c003408:	dcc00615 	stw	r19,24(sp)
 c00340c:	dc800515 	stw	r18,20(sp)
 c003410:	dc400415 	stw	r17,16(sp)
 c003414:	dc000315 	stw	r16,12(sp)
 c003418:	282b883a 	mov	r21,r5
 c00341c:	2039883a 	mov	fp,r4
 c003420:	d8800015 	stw	r2,0(sp)
 c003424:	2829003a 	cmpeq	r20,r5,zero
 c003428:	d8800117 	ldw	r2,4(sp)
 c00342c:	14405217 	ldw	r17,328(r2)
 c003430:	88001026 	beq	r17,zero,c003474 <__call_exitprocs+0xb0>
 c003434:	ddc00017 	ldw	r23,0(sp)
 c003438:	88800117 	ldw	r2,4(r17)
 c00343c:	8c802204 	addi	r18,r17,136
 c003440:	143fffc4 	addi	r16,r2,-1
 c003444:	80000916 	blt	r16,zero,c00346c <__call_exitprocs+0xa8>
 c003448:	05bfffc4 	movi	r22,-1
 c00344c:	a000151e 	bne	r20,zero,c0034a4 <__call_exitprocs+0xe0>
 c003450:	8409883a 	add	r4,r16,r16
 c003454:	2105883a 	add	r2,r4,r4
 c003458:	1485883a 	add	r2,r2,r18
 c00345c:	10c02017 	ldw	r3,128(r2)
 c003460:	a8c01126 	beq	r21,r3,c0034a8 <__call_exitprocs+0xe4>
 c003464:	843fffc4 	addi	r16,r16,-1
 c003468:	85bff81e 	bne	r16,r22,c00344c <__call_exitprocs+0x88>
 c00346c:	d8800217 	ldw	r2,8(sp)
 c003470:	10003126 	beq	r2,zero,c003538 <__call_exitprocs+0x174>
 c003474:	dfc00c17 	ldw	ra,48(sp)
 c003478:	df000b17 	ldw	fp,44(sp)
 c00347c:	ddc00a17 	ldw	r23,40(sp)
 c003480:	dd800917 	ldw	r22,36(sp)
 c003484:	dd400817 	ldw	r21,32(sp)
 c003488:	dd000717 	ldw	r20,28(sp)
 c00348c:	dcc00617 	ldw	r19,24(sp)
 c003490:	dc800517 	ldw	r18,20(sp)
 c003494:	dc400417 	ldw	r17,16(sp)
 c003498:	dc000317 	ldw	r16,12(sp)
 c00349c:	dec00d04 	addi	sp,sp,52
 c0034a0:	f800283a 	ret
 c0034a4:	8409883a 	add	r4,r16,r16
 c0034a8:	88c00117 	ldw	r3,4(r17)
 c0034ac:	2105883a 	add	r2,r4,r4
 c0034b0:	1445883a 	add	r2,r2,r17
 c0034b4:	18ffffc4 	addi	r3,r3,-1
 c0034b8:	11800217 	ldw	r6,8(r2)
 c0034bc:	1c001526 	beq	r3,r16,c003514 <__call_exitprocs+0x150>
 c0034c0:	10000215 	stw	zero,8(r2)
 c0034c4:	303fe726 	beq	r6,zero,c003464 <__call_exitprocs+0xa0>
 c0034c8:	00c00044 	movi	r3,1
 c0034cc:	1c06983a 	sll	r3,r3,r16
 c0034d0:	90804017 	ldw	r2,256(r18)
 c0034d4:	8cc00117 	ldw	r19,4(r17)
 c0034d8:	1884703a 	and	r2,r3,r2
 c0034dc:	10001426 	beq	r2,zero,c003530 <__call_exitprocs+0x16c>
 c0034e0:	90804117 	ldw	r2,260(r18)
 c0034e4:	1884703a 	and	r2,r3,r2
 c0034e8:	10000c1e 	bne	r2,zero,c00351c <__call_exitprocs+0x158>
 c0034ec:	2105883a 	add	r2,r4,r4
 c0034f0:	1485883a 	add	r2,r2,r18
 c0034f4:	11400017 	ldw	r5,0(r2)
 c0034f8:	e009883a 	mov	r4,fp
 c0034fc:	303ee83a 	callr	r6
 c003500:	88800117 	ldw	r2,4(r17)
 c003504:	98bfc81e 	bne	r19,r2,c003428 <__call_exitprocs+0x64>
 c003508:	b8800017 	ldw	r2,0(r23)
 c00350c:	147fd526 	beq	r2,r17,c003464 <__call_exitprocs+0xa0>
 c003510:	003fc506 	br	c003428 <__call_exitprocs+0x64>
 c003514:	8c000115 	stw	r16,4(r17)
 c003518:	003fea06 	br	c0034c4 <__call_exitprocs+0x100>
 c00351c:	2105883a 	add	r2,r4,r4
 c003520:	1485883a 	add	r2,r2,r18
 c003524:	11000017 	ldw	r4,0(r2)
 c003528:	303ee83a 	callr	r6
 c00352c:	003ff406 	br	c003500 <__call_exitprocs+0x13c>
 c003530:	303ee83a 	callr	r6
 c003534:	003ff206 	br	c003500 <__call_exitprocs+0x13c>
 c003538:	88800117 	ldw	r2,4(r17)
 c00353c:	1000081e 	bne	r2,zero,c003560 <__call_exitprocs+0x19c>
 c003540:	89000017 	ldw	r4,0(r17)
 c003544:	20000726 	beq	r4,zero,c003564 <__call_exitprocs+0x1a0>
 c003548:	b9000015 	stw	r4,0(r23)
 c00354c:	8809883a 	mov	r4,r17
 c003550:	00000000 	call	0 <__alt_mem_onchip_memory2_0>
 c003554:	bc400017 	ldw	r17,0(r23)
 c003558:	883fb71e 	bne	r17,zero,c003438 <__call_exitprocs+0x74>
 c00355c:	003fc506 	br	c003474 <__call_exitprocs+0xb0>
 c003560:	89000017 	ldw	r4,0(r17)
 c003564:	882f883a 	mov	r23,r17
 c003568:	2023883a 	mov	r17,r4
 c00356c:	883fb21e 	bne	r17,zero,c003438 <__call_exitprocs+0x74>
 c003570:	003fc006 	br	c003474 <__call_exitprocs+0xb0>

0c003574 <alt_sim_halt>:

/*
 * Routine called on exit.
 */
static ALT_ALWAYS_INLINE void alt_sim_halt(int exit_code)
{
 c003574:	defffd04 	addi	sp,sp,-12
 c003578:	df000215 	stw	fp,8(sp)
 c00357c:	df000204 	addi	fp,sp,8
 c003580:	e13fff15 	stw	r4,-4(fp)
  int r2 = exit_code;
 c003584:	e0bfff17 	ldw	r2,-4(fp)
 c003588:	e0bffe15 	stw	r2,-8(fp)
  __asm__ volatile ("\n0:\n\taddi %0,%0, -1\n\tbgt %0,zero,0b" : : "r" (ALT_CPU_FREQ/100) ); /* Delay for >30ms */

  __asm__ volatile ("break 2" : : "D02"(r2), "D03"(r3) ALT_GMON_DATA );

#else /* !DEBUG_STUB */
  if (r2) {
 c00358c:	e0bffe17 	ldw	r2,-8(fp)
 c003590:	1005003a 	cmpeq	r2,r2,zero
 c003594:	1000021e 	bne	r2,zero,c0035a0 <alt_sim_halt+0x2c>
    ALT_SIM_FAIL();
 c003598:	002af070 	cmpltui	zero,zero,43969
 c00359c:	00000106 	br	c0035a4 <alt_sim_halt+0x30>
  } else {
    ALT_SIM_PASS();
 c0035a0:	002af0b0 	cmpltui	zero,zero,43970
  }
#endif /* DEBUG_STUB */
}
 c0035a4:	e037883a 	mov	sp,fp
 c0035a8:	df000017 	ldw	fp,0(sp)
 c0035ac:	dec00104 	addi	sp,sp,4
 c0035b0:	f800283a 	ret

0c0035b4 <_exit>:
 *
 * ALT_EXIT is mapped onto the _exit() system call in alt_syscall.h
 */

void ALT_EXIT (int exit_code)
{
 c0035b4:	defffd04 	addi	sp,sp,-12
 c0035b8:	dfc00215 	stw	ra,8(sp)
 c0035bc:	df000115 	stw	fp,4(sp)
 c0035c0:	df000104 	addi	fp,sp,4
 c0035c4:	e13fff15 	stw	r4,-4(fp)
  ALT_OS_STOP();

  /* Provide notification to the simulator that we've stopped */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Calling ALT_SIM_HALT().\r\n");
  ALT_SIM_HALT(exit_code);
 c0035c8:	e13fff17 	ldw	r4,-4(fp)
 c0035cc:	c0035740 	call	c003574 <alt_sim_halt>

  /* spin forever, since there's no where to go back to */

  ALT_LOG_PRINT_BOOT("[alt_exit.c] Spinning forever.\r\n");
  while (1);
 c0035d0:	003fff06 	br	c0035d0 <_exit+0x1c>
 c0035d4:	0c0033c0 	call	c0033c <__ram_exceptions_end+0xc00184>
