Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,502
design__inferred_latch__count,0
design__instance__count,22231
design__instance__area,184850
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,649
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,330
design__max_cap_violation__count__corner:nom_tt_025C_1v80,73
power__internal__total,0.014089942909777164
power__switching__total,0.006153987254947424
power__leakage__total,2.0643287257371412E-7
power__total,0.020244136452674866
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5370366525709047
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5356055750516893
timing__hold__ws__corner:nom_tt_025C_1v80,0.29348369010166203
timing__setup__ws__corner:nom_tt_025C_1v80,0.32738968018803627
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.293484
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,0.513595
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2052
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,330
design__max_cap_violation__count__corner:nom_ss_100C_1v60,98
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.6892988597232058
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.6876619468494035
timing__hold__ws__corner:nom_ss_100C_1v60,0.4675220343194372
timing__setup__ws__corner:nom_ss_100C_1v60,-5.973835817327895
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,-742.4131564096674
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,-5.973835817327895
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.863086
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,710
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,-3.328673
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,702
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,347
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,330
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,53
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.46806304601463783
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4745539651116846
timing__hold__ws__corner:nom_ff_n40C_1v95,0.08109280143582927
timing__setup__ws__corner:nom_ff_n40C_1v95,0.9121006430522963
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.081093
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,1.980494
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,2454
design__max_fanout_violation__count,330
design__max_cap_violation__count,109
clock__skew__worst_hold,-0.4379699227251446
clock__skew__worst_setup,0.43287827325675826
timing__hold__ws,-0.0061334272730068475
timing__setup__ws,-6.540587812037904
timing__hold__tns,-0.0061334272730068475
timing__setup__tns,-1016.5120162216912
timing__hold__wns,-0.0061334272730068475
timing__setup__wns,-6.540587812037904
timing__hold_vio__count,1
timing__hold_r2r__ws,-0.006133
timing__hold_r2r_vio__count,1
timing__setup_vio__count,2170
timing__setup_r2r__ws,-3.850009
timing__setup_r2r_vio__count,2144
design__die__bbox,0.0 0.0 508.76 511.36
design__core__bbox,2.76 2.72 506.0 508.64
design__io,45
design__die__area,260160
design__core__area,254599
design__instance__count__stdcell,22231
design__instance__area__stdcell,184850
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.726042
design__instance__utilization__stdcell,0.726042
design__instance__count__class:buffer,7
design__instance__count__class:inverter,282
design__instance__count__class:sequential_cell,3031
design__instance__count__class:multi_input_combinational_cell,9531
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,10514
design__instance__count__class:tap_cell,3572
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,583735
design__violations,0
design__instance__count__class:timing_repair_buffer,3309
design__instance__count__class:clock_buffer,293
design__instance__count__class:clock_inverter,189
design__instance__count__setup_buffer,50
design__instance__count__hold_buffer,2261
antenna__violating__nets,57
antenna__violating__pins,59
route__antenna_violation__count,57
design__instance__count__class:antenna_cell,2017
antenna_diodes_count,362
route__net,16457
route__net__special,2
route__drc_errors__iter:1,23703
route__wirelength__iter:1,806608
route__drc_errors__iter:2,15469
route__wirelength__iter:2,796811
route__drc_errors__iter:3,14298
route__wirelength__iter:3,792626
route__drc_errors__iter:4,6913
route__wirelength__iter:4,792248
route__drc_errors__iter:5,3295
route__wirelength__iter:5,791834
route__drc_errors__iter:6,2439
route__wirelength__iter:6,791750
route__drc_errors__iter:7,1724
route__wirelength__iter:7,791766
route__drc_errors__iter:8,1459
route__wirelength__iter:8,791714
route__drc_errors__iter:9,1120
route__wirelength__iter:9,791568
route__drc_errors__iter:10,871
route__wirelength__iter:10,791423
route__drc_errors__iter:11,466
route__wirelength__iter:11,791313
route__drc_errors__iter:12,344
route__wirelength__iter:12,791299
route__drc_errors__iter:13,255
route__wirelength__iter:13,791297
route__drc_errors__iter:14,217
route__wirelength__iter:14,791324
route__drc_errors__iter:15,217
route__wirelength__iter:15,791324
route__drc_errors__iter:16,164
route__wirelength__iter:16,791346
route__drc_errors__iter:17,124
route__wirelength__iter:17,791345
route__drc_errors__iter:18,385
route__wirelength__iter:18,791313
route__drc_errors__iter:19,159
route__wirelength__iter:19,791404
route__drc_errors__iter:20,89
route__wirelength__iter:20,791396
route__drc_errors__iter:21,78
route__wirelength__iter:21,791417
route__drc_errors__iter:22,56
route__wirelength__iter:22,791407
route__drc_errors__iter:23,51
route__wirelength__iter:23,791409
route__drc_errors__iter:24,51
route__wirelength__iter:24,791409
route__drc_errors__iter:25,31
route__wirelength__iter:25,791416
route__drc_errors__iter:26,31
route__wirelength__iter:26,791416
route__drc_errors__iter:27,29
route__wirelength__iter:27,791501
route__drc_errors__iter:28,22
route__wirelength__iter:28,791394
route__drc_errors__iter:29,22
route__wirelength__iter:29,791394
route__drc_errors__iter:30,20
route__wirelength__iter:30,791398
route__drc_errors__iter:31,12
route__wirelength__iter:31,791393
route__drc_errors__iter:32,12
route__wirelength__iter:32,791393
route__drc_errors__iter:33,11
route__wirelength__iter:33,791388
route__drc_errors__iter:34,11
route__wirelength__iter:34,791388
route__drc_errors__iter:35,0
route__wirelength__iter:35,791386
route__drc_errors,0
route__wirelength,791386
route__vias,151746
route__vias__singlecut,151746
route__vias__multicut,0
design__disconnected_pin__count,5
design__critical_disconnected_pin__count,0
route__wirelength__max,2165.97
timing__unannotated_net__count__corner:nom_tt_025C_1v80,219
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,219
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,219
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,517
design__max_fanout_violation__count__corner:min_tt_025C_1v80,330
design__max_cap_violation__count__corner:min_tt_025C_1v80,60
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5029699021860181
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5028814174084529
timing__hold__ws__corner:min_tt_025C_1v80,0.30006387113241306
timing__setup__ws__corner:min_tt_025C_1v80,0.42493565424723045
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.300064
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,0.827966
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,219
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1602
design__max_fanout_violation__count__corner:min_ss_100C_1v60,330
design__max_cap_violation__count__corner:min_ss_100C_1v60,91
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.6653044969917952
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6650371552799045
timing__hold__ws__corner:min_ss_100C_1v60,0.6100431443781802
timing__setup__ws__corner:min_ss_100C_1v60,-5.477589203924549
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,-525.350473104902
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,-5.477589203924549
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.854363
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,577
timing__setup_r2r__ws__corner:min_ss_100C_1v60,-2.811861
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,569
timing__unannotated_net__count__corner:min_ss_100C_1v60,219
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,280
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,330
design__max_cap_violation__count__corner:min_ff_n40C_1v95,48
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.4379699227251446
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.43287827325675826
timing__hold__ws__corner:min_ff_n40C_1v95,0.08995671129282255
timing__setup__ws__corner:min_ff_n40C_1v95,0.99845290417143
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.089957
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,2.231121
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,219
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,879
design__max_fanout_violation__count__corner:max_tt_025C_1v80,330
design__max_cap_violation__count__corner:max_tt_025C_1v80,83
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6149834149328776
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.6446695582056087
timing__hold__ws__corner:max_tt_025C_1v80,0.2592558463513463
timing__setup__ws__corner:max_tt_025C_1v80,0.075085717546598
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.259256
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,0.075086
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,219
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,2454
design__max_fanout_violation__count__corner:max_ss_100C_1v60,330
design__max_cap_violation__count__corner:max_ss_100C_1v60,109
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7658607298450939
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7737699588962118
timing__hold__ws__corner:max_ss_100C_1v60,0.2767683938147697
timing__setup__ws__corner:max_ss_100C_1v60,-6.540587812037904
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,-1016.5120162216912
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,-6.540587812037904
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.866109
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,883
timing__setup_r2r__ws__corner:max_ss_100C_1v60,-3.850009
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,873
timing__unannotated_net__count__corner:max_ss_100C_1v60,219
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,417
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,330
design__max_cap_violation__count__corner:max_ff_n40C_1v95,65
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5367895169186336
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.5715714729962111
timing__hold__ws__corner:max_ff_n40C_1v95,-0.0061334272730068475
timing__setup__ws__corner:max_ff_n40C_1v95,0.7632028558489715
timing__hold__tns__corner:max_ff_n40C_1v95,-0.0061334272730068475
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,-0.0061334272730068475
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,1
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,-0.006133
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,1
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,1.602211
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,219
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,219
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79981
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79998
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000191825
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000142464
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000218043
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000142464
design_powergrid__voltage__worst,0.000142464
design_powergrid__voltage__worst__net:VPWR,1.79981
design_powergrid__drop__worst,0.000191825
design_powergrid__drop__worst__net:VPWR,0.000191825
design_powergrid__voltage__worst__net:VGND,0.000142464
design_powergrid__drop__worst__net:VGND,0.000142464
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00002220000000000000090123221385685070572435506619513034820556640625
ir__drop__worst,0.000192000000000000004864164626638967092731036245822906494140625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
