<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>computeP2</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_linear_combination_fu_527</InstName>
<ModuleName>linear_combination</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>527</ID>
</Instance>
<Instance>
<InstName>grp_linear_combination_2_fu_535</InstName>
<ModuleName>linear_combination_2</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>535</ID>
</Instance>
<Instance>
<InstName>grp_linear_combination_1_fu_544</InstName>
<ModuleName>linear_combination_1</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>544</ID>
</Instance>
<Instance>
<InstName>grp_remainder_fu_553</InstName>
<ModuleName>remainder</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>553</ID>
</Instance>
<Instance>
<InstName>grp_remainder_fu_558</InstName>
<ModuleName>remainder</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>558</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>linear_combination</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.878</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>485</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>12595</Worst-caseLatency>
<Best-caseRealTimeLatency>4.850 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.126 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>485 ~ 12595</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>60</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1>
<LOOP_LC1>
<Name>LOOP_LC1</Name>
<TripCount>
<range>
<min>1</min>
<max>56</max>
</range>
</TripCount>
<Latency>182 ~ 10192</Latency>
<AbsoluteTimeLatency>1.820 us ~ 0.102 ms</AbsoluteTimeLatency>
<IterationLatency>182</IterationLatency>
<PipelineDepth>182</PipelineDepth>
<LOOP_LC12>
<Name>LOOP_LC12</Name>
<TripCount>60</TripCount>
<Latency>180</Latency>
<AbsoluteTimeLatency>1.800 us</AbsoluteTimeLatency>
<IterationLatency>3</IterationLatency>
<PipelineDepth>3</PipelineDepth>
</LOOP_LC12>
</LOOP_LC1>
<LOOP_LC2>
<Name>LOOP_LC2</Name>
<TripCount>60</TripCount>
<Latency>240 ~ 2340</Latency>
<AbsoluteTimeLatency>2.400 us ~ 23.400 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>39</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 39</PipelineDepth>
</LOOP_LC2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<FF>586</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>776</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>linear_combination</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_read</name>
<Object>vecs_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_read</name>
<Object>coeffs_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>len</name>
<Object>len</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>remainder</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>4.556</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>2</Best-caseLatency>
<Average-caseLatency>8</Average-caseLatency>
<Worst-caseLatency>14</Worst-caseLatency>
<Best-caseRealTimeLatency>20.000 ns</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>80.000 ns</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.140 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>2 ~ 14</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>151</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>199</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>~0</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_return</name>
<Object>remainder</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>x</name>
<Object>x</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>9</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>linear_combination_1</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>5.354</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>17215</Best-caseLatency>
<Average-caseLatency>18295</Average-caseLatency>
<Worst-caseLatency>19315</Worst-caseLatency>
<Best-caseRealTimeLatency>0.172 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.183 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.193 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>17215 ~ 19315</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>60</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1>
<LOOP_LC1>
<Name>LOOP_LC1</Name>
<TripCount>56</TripCount>
<Latency>16912</Latency>
<AbsoluteTimeLatency>0.169 ms</AbsoluteTimeLatency>
<IterationLatency>302</IterationLatency>
<PipelineDepth>302</PipelineDepth>
<LOOP_LC12>
<Name>LOOP_LC12</Name>
<TripCount>60</TripCount>
<Latency>300</Latency>
<AbsoluteTimeLatency>3.000 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
</LOOP_LC12>
</LOOP_LC1>
<LOOP_LC2>
<Name>LOOP_LC2</Name>
<TripCount>60</TripCount>
<Latency>240 ~ 2340</Latency>
<AbsoluteTimeLatency>2.400 us ~ 23.400 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>39</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 39</PipelineDepth>
</LOOP_LC2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>557</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>753</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>linear_combination.1</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_read</name>
<Object>coeffs_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ap_vld</name>
<Object>out_r</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_vld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_address0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_ce0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_q0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_offset</name>
<Object>vecs_offset</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>linear_combination_2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.878</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>17215</Best-caseLatency>
<Average-caseLatency>18295</Average-caseLatency>
<Worst-caseLatency>19315</Worst-caseLatency>
<Best-caseRealTimeLatency>0.172 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.183 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.193 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>17215 ~ 19315</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<Name>Loop 1</Name>
<TripCount>60</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop1>
<LOOP_LC1>
<Name>LOOP_LC1</Name>
<TripCount>56</TripCount>
<Latency>16912</Latency>
<AbsoluteTimeLatency>0.169 ms</AbsoluteTimeLatency>
<IterationLatency>302</IterationLatency>
<PipelineDepth>302</PipelineDepth>
<LOOP_LC12>
<Name>LOOP_LC12</Name>
<TripCount>60</TripCount>
<Latency>300</Latency>
<AbsoluteTimeLatency>3.000 us</AbsoluteTimeLatency>
<IterationLatency>5</IterationLatency>
<PipelineDepth>5</PipelineDepth>
</LOOP_LC12>
</LOOP_LC1>
<LOOP_LC2>
<Name>LOOP_LC2</Name>
<TripCount>60</TripCount>
<Latency>240 ~ 2340</Latency>
<AbsoluteTimeLatency>2.400 us ~ 23.400 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>4</min>
<max>39</max>
</range>
</IterationLatency>
<PipelineDepth>4 ~ 39</PipelineDepth>
</LOOP_LC2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>1</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>1</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>~0</UTIL_DSP>
<FF>563</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>753</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>1</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>linear_combination.2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>coeffs_read</name>
<Object>coeffs_read</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_address0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>15</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_ce0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_q0</name>
<Object>vecs</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>vecs_offset</name>
<Object>vecs_offset</Object>
<Type>scalar</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>15</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_address0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_ce0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_we0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>out_r_d0</name>
<Object>out_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>6</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>computeP2</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>7.008</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>430802</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>6067124</Worst-caseLatency>
<Best-caseRealTimeLatency>4.308 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>60.671 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>430803 ~ 6067125</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<LOOP_P1>
<Name>LOOP_P1</Name>
<TripCount>56</TripCount>
<Latency>214480 ~ 4404400</Latency>
<AbsoluteTimeLatency>2.145 ms ~ 44.044 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>3830</min>
<max>78650</max>
</range>
</IterationLatency>
<PipelineDepth>3830 ~ 78650</PipelineDepth>
<LOOP_P12>
<Name>LOOP_P12</Name>
<TripCount>6</TripCount>
<Latency>3828 ~ 78648</Latency>
<AbsoluteTimeLatency>38.280 us ~ 0.786 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>638</min>
<max>13108</max>
</range>
</IterationLatency>
<PipelineDepth>638 ~ 13108</PipelineDepth>
<add_vectors_label1>
<Name>add_vectors_label1</Name>
<TripCount>15</TripCount>
<Latency>150 ~ 510</Latency>
<AbsoluteTimeLatency>1.500 us ~ 5.100 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>10</min>
<max>34</max>
</range>
</IterationLatency>
<PipelineDepth>10 ~ 34</PipelineDepth>
</add_vectors_label1>
</LOOP_P12>
</LOOP_P1>
<LOOP_P2>
<Name>LOOP_P2</Name>
<TripCount>56</TripCount>
<Latency>51184 ~ 172144</Latency>
<AbsoluteTimeLatency>0.512 ms ~ 1.721 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>914</min>
<max>3074</max>
</range>
</IterationLatency>
<PipelineDepth>914 ~ 3074</PipelineDepth>
<LOOP_P21>
<Name>LOOP_P21</Name>
<TripCount>6</TripCount>
<Latency>912 ~ 3072</Latency>
<AbsoluteTimeLatency>9.120 us ~ 30.720 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>152</min>
<max>512</max>
</range>
</IterationLatency>
<PipelineDepth>152 ~ 512</PipelineDepth>
<add_vectors_label1>
<Name>add_vectors_label1</Name>
<TripCount>15</TripCount>
<Latency>150 ~ 510</Latency>
<AbsoluteTimeLatency>1.500 us ~ 5.100 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>10</min>
<max>34</max>
</range>
</IterationLatency>
<PipelineDepth>10 ~ 34</PipelineDepth>
</add_vectors_label1>
</LOOP_P21>
</LOOP_P2>
<Loop3>
<Name>Loop 3</Name>
<TripCount>20160</TripCount>
<Latency>20160</Latency>
<AbsoluteTimeLatency>0.202 ms</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</Loop3>
<LOOP_P3>
<Name>LOOP_P3</Name>
<TripCount>6</TripCount>
<Latency>41004</Latency>
<AbsoluteTimeLatency>0.410 ms</AbsoluteTimeLatency>
<IterationLatency>6834</IterationLatency>
<PipelineDepth>6834</PipelineDepth>
<LOOP_P31>
<Name>LOOP_P31</Name>
<TripCount>56</TripCount>
<Latency>6832</Latency>
<AbsoluteTimeLatency>68.320 us</AbsoluteTimeLatency>
<IterationLatency>122</IterationLatency>
<PipelineDepth>122</PipelineDepth>
<LOOP_P31.1>
<Name>LOOP_P31.1</Name>
<TripCount>60</TripCount>
<Latency>120</Latency>
<AbsoluteTimeLatency>1.200 us</AbsoluteTimeLatency>
<IterationLatency>2</IterationLatency>
<PipelineDepth>2</PipelineDepth>
</LOOP_P31.1>
</LOOP_P31>
</LOOP_P3>
<LOOP_P4>
<Name>LOOP_P4</Name>
<TripCount>6</TripCount>
<Latency>103338 ~ 1428780</Latency>
<AbsoluteTimeLatency>1.033 ms ~ 14.288 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>17223</min>
<max>238130</max>
</range>
</IterationLatency>
<PipelineDepth>17223 ~ 238130</PipelineDepth>
<LOOP_P4_1>
<Name>LOOP_P4_1</Name>
<TripCount>
<range>
<min>1</min>
<max>6</max>
</range>
</TripCount>
<Latency>17221 ~ 238128</Latency>
<AbsoluteTimeLatency>0.172 ms ~ 2.381 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>17221</min>
<max>39688</max>
</range>
</IterationLatency>
<PipelineDepth>17221 ~ 39688</PipelineDepth>
<LOOP_P4_1.1>
<Name>LOOP_P4_1.1</Name>
<TripCount>60</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</LOOP_P4_1.1>
<add_vectors_label1>
<Name>add_vectors_label1</Name>
<TripCount>15</TripCount>
<Latency>270 ~ 990</Latency>
<AbsoluteTimeLatency>2.700 us ~ 9.900 us</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>18</min>
<max>66</max>
</range>
</IterationLatency>
<PipelineDepth>18 ~ 66</PipelineDepth>
</add_vectors_label1>
</LOOP_P4_1>
</LOOP_P4>
<LOOP_N>
<Name>LOOP_N</Name>
<TripCount>630</TripCount>
<Latency>630</Latency>
<AbsoluteTimeLatency>6.300 us</AbsoluteTimeLatency>
<IterationLatency>1</IterationLatency>
<PipelineDepth>1</PipelineDepth>
</LOOP_N>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>27</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>9</UTIL_BRAM>
<DSP>3</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>1</UTIL_DSP>
<FF>2683</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>2</UTIL_FF>
<LUT>4525</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>computeP2</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>oil_space</name>
<Object>oil_space</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>P1</name>
<Object>P1</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_none</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>P2_i</name>
<Object>P2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>P2_o</name>
<Object>P2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>P2_o_ap_vld</name>
<Object>P2</Object>
<Type>pointer</Type>
<Scope></Scope>
<IOProtocol>ap_ovld</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

<FIFOInformation>
</FIFOInformation>

</profile>
