Classic Timing Analyzer report for hour_count
Wed Mar 23 15:37:02 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Cout2'
  7. Clock Hold: 'Cout2'
  8. tco
  9. tpd
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                               ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------+---------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From    ; To      ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------+---------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 14.537 ns                        ; cnt1[0] ; h[0]    ; Cout2      ; --       ; 0            ;
; Worst-case tpd               ; N/A                                      ; None          ; 9.135 ns                         ; Cout2   ; Cout3   ; --         ; --       ; 0            ;
; Clock Setup: 'Cout2'         ; N/A                                      ; None          ; 124.33 MHz ( period = 8.043 ns ) ; cnt1[0] ; cnt0[2] ; Cout2      ; Cout2    ; 0            ;
; Clock Hold: 'Cout2'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; cnt0[0] ; cnt1[1] ; Cout2      ; Cout2    ; 21           ;
; Total number of failed paths ;                                          ;               ;                                  ;         ;         ;            ;          ; 21           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+---------+---------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2S15F484C5       ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Cout2           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Cout2'                                                                                                                                                                   ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From    ; To      ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; 124.33 MHz ( period = 8.043 ns )               ; cnt1[0] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.400 ns                ;
; N/A   ; 124.92 MHz ( period = 8.005 ns )               ; cnt1[2] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.364 ns                ;
; N/A   ; 128.77 MHz ( period = 7.766 ns )               ; cnt1[3] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.125 ns                ;
; N/A   ; 131.06 MHz ( period = 7.630 ns )               ; cnt1[1] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 0.987 ns                ;
; N/A   ; 153.02 MHz ( period = 6.535 ns )               ; cnt1[1] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 3.015 ns                ;
; N/A   ; 158.08 MHz ( period = 6.326 ns )               ; cnt1[1] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 3.148 ns                ;
; N/A   ; 174.16 MHz ( period = 5.742 ns )               ; cnt1[0] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.564 ns                ;
; N/A   ; 175.32 MHz ( period = 5.704 ns )               ; cnt1[2] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.528 ns                ;
; N/A   ; 181.09 MHz ( period = 5.522 ns )               ; cnt1[0] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.002 ns                ;
; N/A   ; 182.35 MHz ( period = 5.484 ns )               ; cnt1[2] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.966 ns                ;
; N/A   ; 182.98 MHz ( period = 5.465 ns )               ; cnt1[3] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.289 ns                ;
; N/A   ; 189.50 MHz ( period = 5.277 ns )               ; cnt1[2] ; cnt1[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.876 ns                ;
; N/A   ; 190.66 MHz ( period = 5.245 ns )               ; cnt1[3] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.727 ns                ;
; N/A   ; 202.92 MHz ( period = 4.928 ns )               ; cnt1[2] ; cnt1[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.745 ns                ;
; N/A   ; 203.67 MHz ( period = 4.910 ns )               ; cnt1[3] ; cnt1[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.509 ns                ;
; N/A   ; 207.17 MHz ( period = 4.827 ns )               ; cnt1[1] ; cnt1[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.424 ns                ;
; N/A   ; 208.68 MHz ( period = 4.792 ns )               ; cnt1[0] ; cnt1[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.389 ns                ;
; N/A   ; 212.31 MHz ( period = 4.710 ns )               ; cnt1[0] ; cnt1[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.525 ns                ;
; N/A   ; 212.95 MHz ( period = 4.696 ns )               ; cnt1[1] ; cnt1[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.511 ns                ;
; N/A   ; 259.61 MHz ( period = 3.852 ns )               ; cnt0[2] ; cnt0[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.588 ns                ;
; N/A   ; 268.74 MHz ( period = 3.721 ns )               ; cnt0[2] ; cnt0[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.526 ns                ;
; N/A   ; 321.54 MHz ( period = 3.110 ns )               ; cnt0[3] ; cnt0[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.089 ns                ;
; N/A   ; 353.48 MHz ( period = 2.829 ns )               ; cnt0[3] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.918 ns                ;
; N/A   ; 357.91 MHz ( period = 2.794 ns )               ; cnt0[3] ; cnt0[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.896 ns                ;
; N/A   ; 364.56 MHz ( period = 2.743 ns )               ; cnt0[1] ; cnt0[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.068 ns                ;
; N/A   ; 368.73 MHz ( period = 2.712 ns )               ; cnt0[3] ; cnt0[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.622 ns                ;
; N/A   ; 403.23 MHz ( period = 2.480 ns )               ; cnt0[1] ; cnt0[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.736 ns                ;
; N/A   ; 420.34 MHz ( period = 2.379 ns )               ; cnt0[0] ; cnt0[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.632 ns                ;
; N/A   ; 432.53 MHz ( period = 2.312 ns )               ; cnt0[0] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.744 ns                ;
; N/A   ; 434.59 MHz ( period = 2.301 ns )               ; cnt0[2] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.216 ns                ;
; N/A   ; 441.11 MHz ( period = 2.267 ns )               ; cnt0[1] ; cnt0[2] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.702 ns                ;
; N/A   ; 444.84 MHz ( period = 2.248 ns )               ; cnt0[0] ; cnt0[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.570 ns                ;
; N/A   ; 449.64 MHz ( period = 2.224 ns )               ; cnt0[2] ; cnt0[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.152 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[1] ; cnt0[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.439 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[0] ; cnt0[3] ; Cout2      ; Cout2    ; None                        ; None                      ; 1.431 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[2] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.527 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[3] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 3.014 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[2] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.660 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[1] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.814 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[3] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.452 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[0] ; cnt1[1] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.771 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[1] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.947 ns                ;
; N/A   ; Restricted to 450.05 MHz ( period = 2.222 ns ) ; cnt0[0] ; cnt1[0] ; Cout2      ; Cout2    ; None                        ; None                      ; 2.904 ns                ;
+-------+------------------------------------------------+---------+---------+------------+----------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'Cout2'                                                                                                                                                       ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From    ; To      ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; cnt0[0] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.771 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[3] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.452 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[1] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.814 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[0] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.904 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[1] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.947 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[2] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.527 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[2] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.660 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt0[3] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 3.014 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[0] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.383 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[0] ; cnt1[3] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[1] ; cnt1[3] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.424 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[3] ; cnt1[3] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[1] ; cnt1[2] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.511 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[0] ; cnt1[2] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.525 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[1] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.571 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[3] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.727 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[2] ; cnt1[2] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[2] ; cnt1[3] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.876 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[2] ; cnt1[1] ; Cout2      ; Cout2    ; None                       ; None                       ; 1.966 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[0] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.163 ns                 ;
; Not operational: Clock Skew > Data Delay ; cnt1[3] ; cnt1[0] ; Cout2      ; Cout2    ; None                       ; None                       ; 2.289 ns                 ;
+------------------------------------------+---------+---------+------------+----------+----------------------------+----------------------------+--------------------------+


+-----------------------------------------------------------------+
; tco                                                             ;
+-------+--------------+------------+---------+------+------------+
; Slack ; Required tco ; Actual tco ; From    ; To   ; From Clock ;
+-------+--------------+------------+---------+------+------------+
; N/A   ; None         ; 14.537 ns  ; cnt1[0] ; h[0] ; Cout2      ;
; N/A   ; None         ; 13.702 ns  ; cnt1[2] ; h[2] ; Cout2      ;
; N/A   ; None         ; 13.607 ns  ; cnt1[3] ; h[3] ; Cout2      ;
; N/A   ; None         ; 13.559 ns  ; cnt1[1] ; h[1] ; Cout2      ;
; N/A   ; None         ; 7.772 ns   ; cnt0[2] ; l[2] ; Cout2      ;
; N/A   ; None         ; 7.530 ns   ; cnt0[3] ; l[3] ; Cout2      ;
; N/A   ; None         ; 7.133 ns   ; cnt0[0] ; l[0] ; Cout2      ;
; N/A   ; None         ; 7.005 ns   ; cnt0[1] ; l[1] ; Cout2      ;
+-------+--------------+------------+---------+------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 9.135 ns        ; Cout2 ; Cout3 ;
+-------+-------------------+-----------------+-------+-------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Mar 23 15:37:02 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off hour_count -c hour_count --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "cnt0[3]" is a latch
    Warning: Node "cnt1[0]" is a latch
    Warning: Node "cnt1[2]" is a latch
    Warning: Node "cnt1[3]" is a latch
    Warning: Node "cnt0[2]" is a latch
    Warning: Node "cnt0[1]" is a latch
    Warning: Node "cnt0[0]" is a latch
    Warning: Node "cnt1[1]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Cout2" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin.
Warning: Found 12 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "cnt1[1]" as buffer
    Info: Detected ripple clock "cnt0[0]" as buffer
    Info: Detected ripple clock "cnt0[1]" as buffer
    Info: Detected ripple clock "cnt0[2]" as buffer
    Info: Detected ripple clock "cnt1[3]" as buffer
    Info: Detected ripple clock "cnt1[2]" as buffer
    Info: Detected ripple clock "cnt1[0]" as buffer
    Info: Detected ripple clock "cnt0[3]" as buffer
    Info: Detected gated clock "LessThan0~0" as buffer
    Info: Detected gated clock "cnt1[3]~7" as buffer
    Info: Detected gated clock "process_0~2" as buffer
    Info: Detected gated clock "process_0~1" as buffer
Info: Clock "Cout2" has Internal fmax of 124.33 MHz between source register "cnt1[0]" and destination register "cnt0[2]" (period= 8.043 ns)
    Info: + Longest register to register delay is 1.400 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1[0]'
        Info: 2: + IC(0.347 ns) + CELL(0.306 ns) = 0.653 ns; Loc. = LCCOMB_X9_Y12_N26; Fanout = 4; COMB Node = 'process_0~1'
        Info: 3: + IC(0.317 ns) + CELL(0.071 ns) = 1.041 ns; Loc. = LCCOMB_X9_Y12_N4; Fanout = 1; COMB Node = 'cnt0~10'
        Info: 4: + IC(0.288 ns) + CELL(0.071 ns) = 1.400 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0[2]'
        Info: Total cell delay = 0.448 ns ( 32.00 % )
        Info: Total interconnect delay = 0.952 ns ( 68.00 % )
    Info: - Smallest clock skew is -5.558 ns
        Info: + Shortest clock path from clock "Cout2" to destination register is 3.427 ns
            Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
            Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0[2]'
            Info: Total cell delay = 1.578 ns ( 46.05 % )
            Info: Total interconnect delay = 1.849 ns ( 53.95 % )
        Info: - Longest clock path from clock "Cout2" to source register is 8.985 ns
            Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
            Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0[2]'
            Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'
            Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1[3]~7'
            Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1[3]~7clkctrl'
            Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1[0]'
            Info: Total cell delay = 2.319 ns ( 25.81 % )
            Info: Total interconnect delay = 6.666 ns ( 74.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is 1.085 ns
Warning: Circuit may not operate. Detected 21 non-operational path(s) clocked by clock "Cout2" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "cnt0[0]" and destination pin or register "cnt1[1]" for clock "Cout2" (Hold time is 3.304 ns)
    Info: + Largest clock skew is 6.075 ns
        Info: + Longest clock path from clock "Cout2" to destination register is 8.985 ns
            Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
            Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0[2]'
            Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'
            Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1[3]~7'
            Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1[3]~7clkctrl'
            Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 6; REG Node = 'cnt1[1]'
            Info: Total cell delay = 2.319 ns ( 25.81 % )
            Info: Total interconnect delay = 6.666 ns ( 74.19 % )
        Info: - Shortest clock path from clock "Cout2" to source register is 2.910 ns
            Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
            Info: 2: + IC(1.725 ns) + CELL(0.071 ns) = 2.910 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 7; REG Node = 'cnt0[0]'
            Info: Total cell delay = 1.185 ns ( 40.72 % )
            Info: Total interconnect delay = 1.725 ns ( 59.28 % )
    Info: - Micro clock to output delay of source is 0.000 ns
    Info: - Shortest register to register delay is 2.771 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X14_Y12_N20; Fanout = 7; REG Node = 'cnt0[0]'
        Info: 2: + IC(0.967 ns) + CELL(0.071 ns) = 1.038 ns; Loc. = LCCOMB_X9_Y12_N20; Fanout = 3; COMB Node = 'process_0~2'
        Info: 3: + IC(0.690 ns) + CELL(0.464 ns) = 2.192 ns; Loc. = LCCOMB_X9_Y12_N8; Fanout = 1; COMB Node = 'cnt1[1]~8'
        Info: 4: + IC(0.277 ns) + CELL(0.302 ns) = 2.771 ns; Loc. = LCCOMB_X9_Y12_N10; Fanout = 6; REG Node = 'cnt1[1]'
        Info: Total cell delay = 0.837 ns ( 30.21 % )
        Info: Total interconnect delay = 1.934 ns ( 69.79 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "Cout2" to destination pin "h[0]" through register "cnt1[0]" is 14.537 ns
    Info: + Longest clock path from clock "Cout2" to source register is 8.985 ns
        Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
        Info: 2: + IC(1.849 ns) + CELL(0.464 ns) = 3.427 ns; Loc. = LCCOMB_X9_Y12_N24; Fanout = 5; REG Node = 'cnt0[2]'
        Info: 3: + IC(0.996 ns) + CELL(0.364 ns) = 4.787 ns; Loc. = LCCOMB_X14_Y12_N0; Fanout = 3; COMB Node = 'LessThan0~0'
        Info: 4: + IC(0.784 ns) + CELL(0.306 ns) = 5.877 ns; Loc. = LCCOMB_X9_Y12_N2; Fanout = 1; COMB Node = 'cnt1[3]~7'
        Info: 5: + IC(1.785 ns) + CELL(0.000 ns) = 7.662 ns; Loc. = CLKCTRL_G2; Fanout = 4; COMB Node = 'cnt1[3]~7clkctrl'
        Info: 6: + IC(1.252 ns) + CELL(0.071 ns) = 8.985 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1[0]'
        Info: Total cell delay = 2.319 ns ( 25.81 % )
        Info: Total interconnect delay = 6.666 ns ( 74.19 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Longest register to pin delay is 5.552 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X9_Y12_N14; Fanout = 6; REG Node = 'cnt1[0]'
        Info: 2: + IC(3.016 ns) + CELL(2.536 ns) = 5.552 ns; Loc. = PIN_L7; Fanout = 0; PIN Node = 'h[0]'
        Info: Total cell delay = 2.536 ns ( 45.68 % )
        Info: Total interconnect delay = 3.016 ns ( 54.32 % )
Info: Longest tpd from source pin "Cout2" to destination pin "Cout3" is 9.135 ns
    Info: 1: + IC(0.000 ns) + CELL(1.114 ns) = 1.114 ns; Loc. = PIN_B16; Fanout = 6; CLK Node = 'Cout2'
    Info: 2: + IC(5.628 ns) + CELL(2.393 ns) = 9.135 ns; Loc. = PIN_A17; Fanout = 0; PIN Node = 'Cout3'
    Info: Total cell delay = 3.507 ns ( 38.39 % )
    Info: Total interconnect delay = 5.628 ns ( 61.61 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 180 megabytes
    Info: Processing ended: Wed Mar 23 15:37:02 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


