-- VHDL Entity ece411.Fix_pmresp_h.interface
--
-- Created:
--          by - goldste6.ews (linux6.ews.illinois.edu)
--          at - 22:14:03 04/13/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

ENTITY Fix_pmresp_h IS
   PORT( 
      PMRESP_H       : IN     std_logic;
      FIXED_PMRESP_H : OUT    STD_LOGIC
   );

-- Declarations

END Fix_pmresp_h ;

--
-- VHDL Architecture ece411.Fix_pmresp_h.struct
--
-- Created:
--          by - goldste6.ews (linux6.ews.illinois.edu)
--          at - 22:14:03 04/13/12
--
-- Generated by Mentor Graphics' HDL Designer(TM) 2005.3 (Build 75)
--
LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.NUMERIC_STD.all;

LIBRARY ece411;
USE ece411.LC3b_types.all;

LIBRARY ece411;
LIBRARY mp3lib;

ARCHITECTURE struct OF Fix_pmresp_h IS

   -- Architecture declarations

   -- Internal signal declarations
   SIGNAL output : std_logic;


   -- Component Declarations
   COMPONENT DelayedOne
   PORT (
      output : OUT    std_logic 
   );
   END COMPONENT;
   COMPONENT AND2
   PORT (
      A : IN     STD_LOGIC ;
      B : IN     STD_LOGIC ;
      F : OUT    STD_LOGIC 
   );
   END COMPONENT;

   -- Optional embedded configurations
   -- pragma synthesis_off
   FOR ALL : AND2 USE ENTITY mp3lib.AND2;
   FOR ALL : DelayedOne USE ENTITY ece411.DelayedOne;
   -- pragma synthesis_on


BEGIN

   -- Instance port mappings.
   zeroout : DelayedOne
      PORT MAP (
         output => output
      );
   U_0 : AND2
      PORT MAP (
         A => PMRESP_H,
         B => output,
         F => FIXED_PMRESP_H
      );

END struct;
