// Seed: 274729796
module module_0;
  wire id_1;
endmodule
module module_1 (
    input supply1 id_0,
    input wire id_1,
    input uwire id_2,
    input supply1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input wor id_6,
    input wire id_7
    , id_12,
    output uwire id_8,
    output tri id_9,
    input tri id_10
);
  logic id_13;
  ;
  assign id_9 = -1;
  wire id_14;
  module_0 modCall_1 ();
  wire [-1 : 1] id_15;
  integer id_16;
  ;
endmodule
module module_2 (
    input uwire id_0,
    output wand id_1,
    output supply0 id_2,
    output wire id_3,
    output tri0 id_4,
    input tri id_5,
    input wand id_6,
    input tri0 id_7,
    input supply0 id_8,
    output tri1 id_9
);
  module_0 modCall_1 ();
endmodule
