{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540638995671 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540638995678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 27 14:16:35 2018 " "Processing started: Sat Oct 27 14:16:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540638995678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540638995678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tar_controller -c tar_controller " "Command: quartus_map --read_settings_files=on --write_settings_files=off tar_controller -c tar_controller" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540638995679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540638996003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540638996003 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ics.v 1 1 " "Using design file ics.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ics " "Found entity 1: ics" {  } { { "ics.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006699 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006699 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ics " "Elaborating entity \"ics\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540639006699 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "JTAG_IR ics.v(170) " "Verilog HDL Always Construct warning at ics.v(170): variable \"JTAG_IR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "ics.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 170 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1540639006700 "|ics"}
{ "Warning" "WSGN_SEARCH_FILE" "tar_controller.v 1 1 " "Using design file tar_controller.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 tar_controller " "Found entity 1: tar_controller" {  } { { "tar_controller.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/tar_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tar_controller tar_controller:test_access_port " "Elaborating entity \"tar_controller\" for hierarchy \"tar_controller:test_access_port\"" {  } { { "ics.v" "test_access_port" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006711 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tar_controller.v(126) " "Verilog HDL Case Statement information at tar_controller.v(126): all case item expressions in this case statement are onehot" {  } { { "tar_controller.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/tar_controller.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1540639006711 "|ics|tar_controller:test_access_port"}
{ "Warning" "WSGN_SEARCH_FILE" "ir.v 1 1 " "Using design file ir.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "ir.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ir.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006718 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir ir:instruction_register " "Elaborating entity \"ir\" for hierarchy \"ir:instruction_register\"" {  } { { "ics.v" "instruction_register" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006719 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dr.v 1 1 " "Using design file dr.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dr " "Found entity 1: dr" {  } { { "dr.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/dr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006729 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dr dr:test_data_register " "Elaborating entity \"dr\" for hierarchy \"dr:test_data_register\"" {  } { { "ics.v" "test_data_register" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006729 ""}
{ "Warning" "WSGN_SEARCH_FILE" "state_decoder.v 1 1 " "Using design file state_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 state_decoder " "Found entity 1: state_decoder" {  } { { "state_decoder.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/state_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006739 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_decoder state_decoder:state_decoder_sample " "Elaborating entity \"state_decoder\" for hierarchy \"state_decoder:state_decoder_sample\"" {  } { { "ics.v" "state_decoder_sample" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006739 ""}
{ "Warning" "WSGN_SEARCH_FILE" "core_logic.v 1 1 " "Using design file core_logic.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 core_logic " "Found entity 1: core_logic" {  } { { "core_logic.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/core_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006750 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_logic core_logic:core_logic_01 " "Elaborating entity \"core_logic\" for hierarchy \"core_logic:core_logic_01\"" {  } { { "ics.v" "core_logic_01" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006750 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bypass.v 1 1 " "Using design file bypass.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bypass " "Found entity 1: bypass" {  } { { "bypass.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/bypass.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540639006760 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540639006760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bypass bypass:bypass_tar " "Elaborating entity \"bypass\" for hierarchy \"bypass:bypass_tar\"" {  } { { "ics.v" "bypass_tar" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ics.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540639006760 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ir.v" "" { Text "D:/GITHUB_CODE/FPGA/JTAG/project/ir.v" 31 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1540639006990 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540639007017 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "114 " "Implemented 114 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540639007024 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540639007024 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540639007024 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540639007024 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4728 " "Peak virtual memory: 4728 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540639007067 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 27 14:16:47 2018 " "Processing ended: Sat Oct 27 14:16:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540639007067 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540639007067 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540639007067 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540639007067 ""}
