static void F_1 ( struct V_1 * V_1 , struct V_2 * V_3 )\r\n{\r\nT_1 V_4 , V_5 = V_1 -> V_5 | F_2 ( V_3 -> V_6 ) ;\r\nV_4 = F_3 ( V_1 -> V_7 + V_8 ) ;\r\nif ( V_4 & V_9 )\r\nF_3 ( V_1 -> V_7 + V_10 ) ;\r\nif ( V_4 & V_11 )\r\nF_3 ( V_1 -> V_7 + V_12 ) ;\r\nif ( V_5 != F_3 ( V_1 -> V_7 + V_13 ) ) {\r\nF_4 ( V_5 , V_1 -> V_7 + V_13 ) ;\r\nF_3 ( V_1 -> V_7 + V_13 ) ;\r\nF_5 ( 1 ) ;\r\n}\r\n}\r\nstatic void F_6 ( struct V_2 * V_3 , unsigned short V_14 ,\r\nunsigned short V_15 )\r\n{\r\nstruct V_1 * V_1 = V_3 -> V_16 ;\r\nint V_17 ;\r\nT_1 V_4 ;\r\nif ( V_3 -> V_6 >= 4 )\r\nreturn;\r\nF_7 ( & V_1 -> V_18 ) ;\r\nF_1 ( V_1 , V_3 ) ;\r\nF_4 ( V_15 << 4 , V_1 -> V_7 + V_19 ) ;\r\nF_4 ( V_14 << 12 , V_1 -> V_7 + V_20 ) ;\r\nF_5 ( V_21 ) ;\r\nV_17 = V_21 * 8 ;\r\ndo {\r\nF_5 ( 1 ) ;\r\nV_4 = F_3 ( V_1 -> V_7 + V_8 ) ;\r\n} while ( ( V_4 & ( V_22 | V_23 ) ) && -- V_17 );\r\nif ( V_4 & ( V_22 | V_23 ) )\r\nF_8 ( & V_1 -> V_24 -> V_24 ,\r\nL_1 ) ;\r\nF_9 ( & V_1 -> V_18 ) ;\r\n}\r\nstatic unsigned short F_10 ( struct V_2 * V_3 , unsigned short V_14 )\r\n{\r\nstruct V_1 * V_1 = V_3 -> V_16 ;\r\nint V_17 , V_25 = 10 ;\r\nT_1 V_4 ;\r\nif ( V_3 -> V_6 >= 4 )\r\nreturn ~ 0 ;\r\nF_7 ( & V_1 -> V_18 ) ;\r\nF_1 ( V_1 , V_3 ) ;\r\nF_4 ( ( V_14 << 12 ) | ( 1 << 19 ) , V_1 -> V_7 + V_20 ) ;\r\nF_5 ( V_21 ) ;\r\nV_17 = V_21 * 8 ;\r\ndo {\r\nF_5 ( 1 ) ;\r\nV_4 = F_3 ( V_1 -> V_7 + V_8 ) ;\r\n} while ( ( V_4 & V_22 ) && -- V_17 );\r\nif ( V_4 & V_22 ) {\r\nF_8 ( & V_1 -> V_24 -> V_24 , L_2 ) ;\r\nV_4 = ~ 0 ;\r\ngoto V_26;\r\n}\r\nF_5 ( V_21 ) ;\r\nV_17 = V_21 * 8 ;\r\ndo {\r\nF_5 ( 1 ) ;\r\nF_11 () ;\r\nV_4 = F_3 ( V_1 -> V_7 + V_8 ) & ( V_11 | V_9 ) ;\r\n} while ( ( V_4 != ( V_11 | V_9 ) ) && -- V_17 );\r\nif ( V_4 != ( V_11 | V_9 ) ) {\r\nF_8 ( & V_1 -> V_24 -> V_24 , L_3 ) ;\r\nV_4 = ~ 0 ;\r\ngoto V_26;\r\n}\r\ndo {\r\nV_4 = F_3 ( V_1 -> V_7 + V_12 ) >> 12 ;\r\nif ( V_4 == V_14 ) {\r\nV_4 = F_3 ( V_1 -> V_7 + V_10 ) >> 4 ;\r\nbreak;\r\n} else if ( -- V_25 ) {\r\nF_12 ( & V_1 -> V_24 -> V_24 ,\r\nL_4 ) ;\r\ncontinue;\r\n} else {\r\nF_12 ( & V_1 -> V_24 -> V_24 ,\r\nL_5 ,\r\nV_4 , V_14 ) ;\r\nV_4 = ~ 0 ;\r\n}\r\n} while ( V_25 );\r\nV_26:\r\nF_9 ( & V_1 -> V_18 ) ;\r\nreturn V_4 ;\r\n}\r\nstatic inline void\r\nF_13 ( struct V_27 * V_28 , unsigned long V_29 )\r\n{\r\nT_1 V_15 ;\r\nint V_17 = 5000 ;\r\ndo {\r\nF_5 ( 1 ) ;\r\nV_15 = F_3 ( V_28 -> V_7 + V_30 ) ;\r\n} while ( V_15 & V_29 && V_17 -- );\r\n}\r\nstatic void F_14 ( struct V_1 * V_1 , int V_31 , T_1 V_29 )\r\n{\r\nif ( V_29 & V_32 ) {\r\nF_12 ( & V_1 -> V_24 -> V_24 , L_6 , V_31 ) ;\r\nF_4 ( V_33 << V_31 , V_1 -> V_7 + V_34 ) ;\r\n}\r\nif ( V_29 & V_35 ) {\r\nF_12 ( & V_1 -> V_24 -> V_24 , L_7 , V_31 ) ;\r\nF_4 ( V_36 << V_31 , V_1 -> V_7 + V_34 ) ;\r\n}\r\nif ( V_29 & V_37 ) {\r\nstruct V_27 * V_28 = & V_1 -> V_38 ;\r\nbool V_39 = false ;\r\nvoid * V_40 ;\r\nif ( ! V_28 -> V_41 || ! V_28 -> V_42 ) {\r\nF_12 ( & V_1 -> V_24 -> V_24 , L_8 ) ;\r\nF_4 ( 0 , V_28 -> V_7 + V_43 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_28 -> V_44 ) ;\r\nV_40 = V_28 -> V_40 ;\r\ndo {\r\nunsigned int V_45 = V_28 -> V_46 ;\r\nT_1 V_15 ;\r\nif ( V_28 -> V_47 <= 0 ) {\r\nV_28 -> V_47 += V_28 -> V_48 ;\r\nV_39 = true ;\r\n}\r\nif ( ! ( V_28 -> V_49 & V_50 ) )\r\nbreak;\r\nV_15 = F_3 ( V_28 -> V_7 + V_30 ) ;\r\nif ( ! ( V_15 & V_51 ) )\r\nbreak;\r\nif ( ! ( V_15 & V_52 ) )\r\nV_45 >>= 1 ;\r\nV_28 -> V_47 -= V_45 ;\r\nfor( ; V_45 > 0 ; V_45 -= 16 ) {\r\nasm(\r\n"ldmia %1, {r0, r1, r2, r3}\n\t"\r\n"stmia %0!, {r0, r1, r2, r3}"\r\n: "+r" (ptr)\r\n: "r" (aacirun->fifo)\r\n: "r0", "r1", "r2", "r3", "cc");\r\nif ( V_40 >= V_28 -> V_53 )\r\nV_40 = V_28 -> V_42 ;\r\n}\r\n} while( 1 );\r\nV_28 -> V_40 = V_40 ;\r\nF_16 ( & V_28 -> V_44 ) ;\r\nif ( V_39 )\r\nF_17 ( V_28 -> V_41 ) ;\r\n}\r\nif ( V_29 & V_54 ) {\r\nF_18 ( & V_1 -> V_24 -> V_24 , L_9 , V_31 ) ;\r\nF_4 ( V_55 << V_31 , V_1 -> V_7 + V_34 ) ;\r\n}\r\nif ( V_29 & V_56 ) {\r\nstruct V_27 * V_28 = & V_1 -> V_57 ;\r\nbool V_39 = false ;\r\nvoid * V_40 ;\r\nif ( ! V_28 -> V_41 || ! V_28 -> V_42 ) {\r\nF_12 ( & V_1 -> V_24 -> V_24 , L_10 ) ;\r\nF_4 ( 0 , V_28 -> V_7 + V_43 ) ;\r\nreturn;\r\n}\r\nF_15 ( & V_28 -> V_44 ) ;\r\nV_40 = V_28 -> V_40 ;\r\ndo {\r\nunsigned int V_45 = V_28 -> V_46 ;\r\nT_1 V_15 ;\r\nif ( V_28 -> V_47 <= 0 ) {\r\nV_28 -> V_47 += V_28 -> V_48 ;\r\nV_39 = true ;\r\n}\r\nif ( ! ( V_28 -> V_49 & V_50 ) )\r\nbreak;\r\nV_15 = F_3 ( V_28 -> V_7 + V_30 ) ;\r\nif ( ! ( V_15 & V_58 ) )\r\nbreak;\r\nif ( ! ( V_15 & V_59 ) )\r\nV_45 >>= 1 ;\r\nV_28 -> V_47 -= V_45 ;\r\nfor ( ; V_45 > 0 ; V_45 -= 16 ) {\r\nasm(\r\n"ldmia %0!, {r0, r1, r2, r3}\n\t"\r\n"stmia %1, {r0, r1, r2, r3}"\r\n: "+r" (ptr)\r\n: "r" (aacirun->fifo)\r\n: "r0", "r1", "r2", "r3", "cc");\r\nif ( V_40 >= V_28 -> V_53 )\r\nV_40 = V_28 -> V_42 ;\r\n}\r\n} while ( 1 );\r\nV_28 -> V_40 = V_40 ;\r\nF_16 ( & V_28 -> V_44 ) ;\r\nif ( V_39 )\r\nF_17 ( V_28 -> V_41 ) ;\r\n}\r\n}\r\nstatic T_2 F_19 ( int V_60 , void * V_61 )\r\n{\r\nstruct V_1 * V_1 = V_61 ;\r\nT_1 V_29 ;\r\nint V_62 ;\r\nV_29 = F_3 ( V_1 -> V_7 + V_63 ) ;\r\nif ( V_29 ) {\r\nT_1 V_64 = V_29 ;\r\nfor ( V_62 = 0 ; V_62 < 4 ; V_62 ++ , V_64 >>= 7 ) {\r\nif ( V_64 & 0x7f ) {\r\nF_14 ( V_1 , V_62 , V_64 ) ;\r\n}\r\n}\r\n}\r\nreturn V_29 ? V_65 : V_66 ;\r\n}\r\nstatic int F_20 ( struct V_67 * V_68 ,\r\nstruct V_69 * V_70 )\r\n{\r\nstatic unsigned int V_71 [] = { 2 , 4 , 6 } ;\r\nstruct V_1 * V_1 = V_70 -> V_72 ;\r\nunsigned int V_29 = 1 << 0 , V_73 ;\r\nV_73 = V_1 -> V_74 -> V_75 [ 0 ] . V_76 [ 0 ] . V_73 ;\r\nif ( V_73 & ( 1 << V_77 ) ) {\r\nV_29 |= 1 << 1 ;\r\nif ( V_73 & ( 1 << V_78 ) )\r\nV_29 |= 1 << 2 ;\r\n}\r\nreturn F_21 ( F_22 ( V_68 , V_70 -> V_79 ) ,\r\nF_23 ( V_71 ) , V_71 , V_29 ) ;\r\n}\r\nstatic int F_24 ( struct V_80 * V_41 )\r\n{\r\nstruct V_81 * V_82 = V_41 -> V_82 ;\r\nstruct V_1 * V_1 = V_41 -> V_16 ;\r\nstruct V_27 * V_28 ;\r\nint V_83 = 0 ;\r\nif ( V_41 -> V_84 == V_85 ) {\r\nV_28 = & V_1 -> V_57 ;\r\n} else {\r\nV_28 = & V_1 -> V_38 ;\r\n}\r\nV_28 -> V_41 = V_41 ;\r\nV_82 -> V_16 = V_28 ;\r\nV_82 -> V_86 = V_87 ;\r\nV_82 -> V_86 . V_88 = V_28 -> V_89 -> V_88 ;\r\nF_25 ( V_82 ) ;\r\nif ( V_41 -> V_84 == V_85 ) {\r\nV_82 -> V_86 . V_90 = 6 ;\r\nV_83 = F_26 ( V_41 -> V_82 , 0 ,\r\nV_91 ,\r\nF_20 , V_1 ,\r\nV_91 , - 1 ) ;\r\nif ( V_83 )\r\nreturn V_83 ;\r\nif ( V_28 -> V_89 -> V_76 [ 1 ] . V_73 )\r\nF_27 ( V_82 ) ;\r\n}\r\nV_82 -> V_86 . V_92 = V_1 -> V_93 * 2 ;\r\nF_7 ( & V_1 -> V_94 ) ;\r\nif ( ! V_1 -> V_95 ++ ) {\r\nV_83 = F_28 ( V_1 -> V_24 -> V_60 [ 0 ] , F_19 ,\r\nV_96 | V_97 , V_98 , V_1 ) ;\r\nif ( V_83 != 0 )\r\nV_1 -> V_95 -- ;\r\n}\r\nF_9 ( & V_1 -> V_94 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic int F_29 ( struct V_80 * V_41 )\r\n{\r\nstruct V_1 * V_1 = V_41 -> V_16 ;\r\nstruct V_27 * V_28 = V_41 -> V_82 -> V_16 ;\r\nF_30 ( V_28 -> V_49 & V_50 ) ;\r\nV_28 -> V_41 = NULL ;\r\nF_7 ( & V_1 -> V_94 ) ;\r\nif ( ! -- V_1 -> V_95 )\r\nF_31 ( V_1 -> V_24 -> V_60 [ 0 ] , V_1 ) ;\r\nF_9 ( & V_1 -> V_94 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_32 ( struct V_80 * V_41 )\r\n{\r\nstruct V_27 * V_28 = V_41 -> V_82 -> V_16 ;\r\nF_30 ( V_28 -> V_49 & V_50 ) ;\r\nif ( V_28 -> V_99 )\r\nF_33 ( V_28 -> V_89 ) ;\r\nV_28 -> V_99 = 0 ;\r\nF_34 ( V_41 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_35 ( struct V_80 * V_41 ,\r\nstruct V_67 * V_100 )\r\n{\r\nstruct V_27 * V_28 = V_41 -> V_82 -> V_16 ;\r\nunsigned int V_101 = F_36 ( V_100 ) ;\r\nunsigned int V_102 = F_37 ( V_100 ) ;\r\nint V_103 = V_102 > 48000 ;\r\nint V_104 ;\r\nF_32 ( V_41 ) ;\r\nif ( V_28 -> V_99 ) {\r\nF_33 ( V_28 -> V_89 ) ;\r\nV_28 -> V_99 = 0 ;\r\n}\r\nif ( V_103 && V_101 != 2 )\r\nreturn - V_105 ;\r\nV_104 = F_38 ( V_41 ,\r\nF_39 ( V_100 ) ) ;\r\nif ( V_104 >= 0 ) {\r\nstruct V_1 * V_1 = V_41 -> V_16 ;\r\nV_104 = F_40 ( V_28 -> V_89 , V_102 , V_101 ,\r\nV_28 -> V_89 -> V_76 [ V_103 ] . V_73 ) ;\r\nV_28 -> V_99 = V_104 == 0 ;\r\nV_28 -> V_49 = V_106 | V_107 | V_108 ;\r\nV_28 -> V_49 |= V_109 [ V_101 + V_103 * 2 ] ;\r\nV_28 -> V_46 = V_1 -> V_93 * 4 / 2 ;\r\n}\r\nreturn V_104 ;\r\n}\r\nstatic int F_41 ( struct V_80 * V_41 )\r\n{\r\nstruct V_81 * V_82 = V_41 -> V_82 ;\r\nstruct V_27 * V_28 = V_82 -> V_16 ;\r\nV_28 -> V_48 = F_42 ( V_41 ) ;\r\nV_28 -> V_42 = V_82 -> V_110 ;\r\nV_28 -> V_53 = V_28 -> V_42 + F_43 ( V_41 ) ;\r\nV_28 -> V_40 = V_28 -> V_42 ;\r\nV_28 -> V_47 = V_28 -> V_48 ;\r\nreturn 0 ;\r\n}\r\nstatic T_3 F_44 ( struct V_80 * V_41 )\r\n{\r\nstruct V_81 * V_82 = V_41 -> V_82 ;\r\nstruct V_27 * V_28 = V_82 -> V_16 ;\r\nT_4 V_47 = V_28 -> V_40 - V_28 -> V_42 ;\r\nreturn F_45 ( V_82 , V_47 ) ;\r\n}\r\nstatic void F_46 ( struct V_27 * V_28 )\r\n{\r\nT_1 V_111 ;\r\nV_111 = F_3 ( V_28 -> V_7 + V_43 ) ;\r\nV_111 &= ~ ( V_112 | V_113 ) ;\r\nF_4 ( V_111 , V_28 -> V_7 + V_43 ) ;\r\nV_28 -> V_49 &= ~ V_50 ;\r\nF_13 ( V_28 , V_114 ) ;\r\nF_4 ( V_28 -> V_49 , V_28 -> V_7 + V_115 ) ;\r\n}\r\nstatic void F_47 ( struct V_27 * V_28 )\r\n{\r\nT_1 V_111 ;\r\nF_13 ( V_28 , V_114 ) ;\r\nV_28 -> V_49 |= V_50 ;\r\nV_111 = F_3 ( V_28 -> V_7 + V_43 ) ;\r\nV_111 |= V_112 | V_113 ;\r\nF_4 ( V_111 , V_28 -> V_7 + V_43 ) ;\r\nF_4 ( V_28 -> V_49 , V_28 -> V_7 + V_115 ) ;\r\n}\r\nstatic int F_48 ( struct V_80 * V_41 , int V_116 )\r\n{\r\nstruct V_27 * V_28 = V_41 -> V_82 -> V_16 ;\r\nunsigned long V_117 ;\r\nint V_83 = 0 ;\r\nF_49 ( & V_28 -> V_44 , V_117 ) ;\r\nswitch ( V_116 ) {\r\ncase V_118 :\r\nF_47 ( V_28 ) ;\r\nbreak;\r\ncase V_119 :\r\nF_47 ( V_28 ) ;\r\nbreak;\r\ncase V_120 :\r\nF_46 ( V_28 ) ;\r\nbreak;\r\ncase V_121 :\r\nF_46 ( V_28 ) ;\r\nbreak;\r\ncase V_122 :\r\nbreak;\r\ncase V_123 :\r\nbreak;\r\ndefault:\r\nV_83 = - V_105 ;\r\n}\r\nF_50 ( & V_28 -> V_44 , V_117 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic void F_51 ( struct V_27 * V_28 )\r\n{\r\nT_1 V_111 ;\r\nF_13 ( V_28 , V_124 ) ;\r\nV_111 = F_3 ( V_28 -> V_7 + V_43 ) ;\r\nV_111 &= ~ ( V_125 | V_126 ) ;\r\nF_4 ( V_111 , V_28 -> V_7 + V_43 ) ;\r\nV_28 -> V_49 &= ~ V_50 ;\r\nF_4 ( V_28 -> V_49 , V_28 -> V_7 + V_127 ) ;\r\n}\r\nstatic void F_52 ( struct V_27 * V_28 )\r\n{\r\nT_1 V_111 ;\r\nF_13 ( V_28 , V_124 ) ;\r\n#ifdef F_53\r\nV_28 -> V_49 |= 0xf << 17 ;\r\n#endif\r\nV_28 -> V_49 |= V_50 ;\r\nF_4 ( V_28 -> V_49 , V_28 -> V_7 + V_127 ) ;\r\nV_111 = F_3 ( V_28 -> V_7 + V_43 ) ;\r\nV_111 |= V_125 | V_126 ;\r\nF_4 ( V_111 , V_28 -> V_7 + V_43 ) ;\r\n}\r\nstatic int F_54 ( struct V_80 * V_41 , int V_116 )\r\n{\r\nstruct V_27 * V_28 = V_41 -> V_82 -> V_16 ;\r\nunsigned long V_117 ;\r\nint V_83 = 0 ;\r\nF_49 ( & V_28 -> V_44 , V_117 ) ;\r\nswitch ( V_116 ) {\r\ncase V_118 :\r\nF_52 ( V_28 ) ;\r\nbreak;\r\ncase V_119 :\r\nF_52 ( V_28 ) ;\r\nbreak;\r\ncase V_120 :\r\nF_51 ( V_28 ) ;\r\nbreak;\r\ncase V_121 :\r\nF_51 ( V_28 ) ;\r\nbreak;\r\ncase V_122 :\r\nbreak;\r\ncase V_123 :\r\nbreak;\r\ndefault:\r\nV_83 = - V_105 ;\r\n}\r\nF_50 ( & V_28 -> V_44 , V_117 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic int F_55 ( struct V_80 * V_41 )\r\n{\r\nstruct V_81 * V_82 = V_41 -> V_82 ;\r\nstruct V_1 * V_1 = V_41 -> V_16 ;\r\nF_41 ( V_41 ) ;\r\nF_6 ( V_1 -> V_3 , V_128 , 0x0001 ) ;\r\nF_6 ( V_1 -> V_3 , V_129 , V_82 -> V_102 ) ;\r\nF_6 ( V_1 -> V_3 , V_130 , V_82 -> V_102 ) ;\r\nF_6 ( V_1 -> V_3 , V_131 , 0x0404 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_56 ( struct V_132 * V_133 , unsigned int V_134 )\r\n{\r\nstruct V_1 * V_1 = V_133 -> V_16 ;\r\nF_57 ( V_133 , V_135 ) ;\r\nF_58 ( V_1 -> V_89 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_59 ( struct V_132 * V_133 , unsigned int V_134 )\r\n{\r\nF_57 ( V_133 , V_136 ) ;\r\nreturn 0 ;\r\n}\r\nstatic int F_60 ( struct V_137 * V_24 , T_5 V_134 )\r\n{\r\nstruct V_132 * V_133 = F_61 ( V_24 ) ;\r\nreturn V_133 ? F_56 ( V_133 ) : 0 ;\r\n}\r\nstatic int F_62 ( struct V_137 * V_24 )\r\n{\r\nstruct V_132 * V_133 = F_61 ( V_24 ) ;\r\nreturn V_133 ? F_59 ( V_133 ) : 0 ;\r\n}\r\nstatic int T_6 F_63 ( struct V_1 * V_1 )\r\n{\r\nstruct V_138 V_139 ;\r\nstruct V_140 * V_74 ;\r\nstruct V_2 * V_3 ;\r\nint V_83 ;\r\nF_4 ( 0 , V_1 -> V_7 + V_141 ) ;\r\nF_5 ( 2 ) ;\r\nF_4 ( V_142 , V_1 -> V_7 + V_141 ) ;\r\nF_5 ( V_21 * 2 ) ;\r\nV_83 = V_140 ( V_1 -> V_133 , 0 , & V_143 , V_1 , & V_74 ) ;\r\nif ( V_83 )\r\ngoto V_26;\r\nV_74 -> clock = 48000 ;\r\nV_1 -> V_74 = V_74 ;\r\nmemset ( & V_139 , 0 , sizeof( struct V_138 ) ) ;\r\nV_139 . V_16 = V_1 ;\r\nV_139 . V_6 = 0 ;\r\nV_139 . V_144 = V_145 ;\r\nV_83 = F_64 ( V_74 , & V_139 , & V_3 ) ;\r\nif ( V_83 )\r\ngoto V_26;\r\nV_1 -> V_3 = V_3 ;\r\nif ( F_65 ( V_3 ) )\r\nF_66 ( V_3 , V_146 , 0x801e ) ;\r\nV_83 = F_67 ( V_74 , F_23 ( V_147 ) , V_147 ) ;\r\nif ( V_83 )\r\ngoto V_26;\r\nV_1 -> V_57 . V_89 = & V_74 -> V_75 [ 0 ] ;\r\nV_1 -> V_38 . V_89 = & V_74 -> V_75 [ 1 ] ;\r\nV_26:\r\nreturn V_83 ;\r\n}\r\nstatic void F_68 ( struct V_132 * V_133 )\r\n{\r\nstruct V_1 * V_1 = V_133 -> V_16 ;\r\nif ( V_1 -> V_7 )\r\nF_69 ( V_1 -> V_7 ) ;\r\n}\r\nstatic struct V_1 * T_6 F_70 ( struct V_137 * V_24 )\r\n{\r\nstruct V_1 * V_1 ;\r\nstruct V_132 * V_133 ;\r\nint V_104 ;\r\nV_104 = F_71 ( V_148 , V_149 ,\r\nV_150 , sizeof( struct V_1 ) , & V_133 ) ;\r\nif ( V_104 < 0 )\r\nreturn NULL ;\r\nV_133 -> V_151 = F_68 ;\r\nF_72 ( V_133 -> V_152 , V_98 , sizeof( V_133 -> V_152 ) ) ;\r\nF_72 ( V_133 -> V_153 , L_11 , sizeof( V_133 -> V_153 ) ) ;\r\nsnprintf ( V_133 -> V_154 , sizeof( V_133 -> V_154 ) ,\r\nL_12 ,\r\nV_133 -> V_153 , F_73 ( V_24 ) , F_74 ( V_24 ) ,\r\n( unsigned long long ) V_24 -> V_155 . V_42 , V_24 -> V_60 [ 0 ] ) ;\r\nV_1 = V_133 -> V_16 ;\r\nF_75 ( & V_1 -> V_18 ) ;\r\nF_75 ( & V_1 -> V_94 ) ;\r\nV_1 -> V_133 = V_133 ;\r\nV_1 -> V_24 = V_24 ;\r\nV_1 -> V_5 = V_156 | V_157 | V_158 |\r\nV_159 | V_160 ;\r\nreturn V_1 ;\r\n}\r\nstatic int T_6 F_76 ( struct V_1 * V_1 )\r\n{\r\nstruct V_161 * V_89 ;\r\nint V_83 ;\r\nV_83 = F_77 ( V_1 -> V_133 , L_13 , 0 , 1 , 1 , & V_89 ) ;\r\nif ( V_83 == 0 ) {\r\nV_1 -> V_89 = V_89 ;\r\nV_89 -> V_16 = V_1 ;\r\nV_89 -> V_162 = 0 ;\r\nF_72 ( V_89 -> V_163 , V_98 , sizeof( V_89 -> V_163 ) ) ;\r\nF_78 ( V_89 , V_85 , & V_164 ) ;\r\nF_78 ( V_89 , V_165 , & V_166 ) ;\r\nF_79 ( V_89 , V_167 ,\r\nNULL , 0 , 64 * 1024 ) ;\r\n}\r\nreturn V_83 ;\r\n}\r\nstatic unsigned int T_6 F_80 ( struct V_1 * V_1 )\r\n{\r\nstruct V_27 * V_28 = & V_1 -> V_57 ;\r\nint V_62 ;\r\nF_4 ( V_106 | V_108 | V_50 , V_28 -> V_7 + V_115 ) ;\r\nfor ( V_62 = 0 ; ! ( F_3 ( V_28 -> V_7 + V_30 ) & V_168 ) && V_62 < 4096 ; V_62 ++ )\r\nF_4 ( 0 , V_28 -> V_169 ) ;\r\nF_4 ( 0 , V_28 -> V_7 + V_115 ) ;\r\nF_4 ( V_1 -> V_5 & ~ V_156 , V_1 -> V_7 + V_13 ) ;\r\nF_3 ( V_1 -> V_7 + V_13 ) ;\r\nF_5 ( 1 ) ;\r\nF_4 ( V_1 -> V_5 , V_1 -> V_7 + V_13 ) ;\r\nif ( V_62 == 4096 )\r\nV_62 = 8 ;\r\nreturn V_62 ;\r\n}\r\nstatic int T_6 F_81 ( struct V_137 * V_24 ,\r\nconst struct V_170 * V_171 )\r\n{\r\nstruct V_1 * V_1 ;\r\nint V_83 , V_62 ;\r\nV_83 = F_82 ( V_24 , NULL ) ;\r\nif ( V_83 )\r\nreturn V_83 ;\r\nV_1 = F_70 ( V_24 ) ;\r\nif ( ! V_1 ) {\r\nV_83 = - V_172 ;\r\ngoto V_26;\r\n}\r\nV_1 -> V_7 = F_83 ( V_24 -> V_155 . V_42 , F_84 ( & V_24 -> V_155 ) ) ;\r\nif ( ! V_1 -> V_7 ) {\r\nV_83 = - V_172 ;\r\ngoto V_26;\r\n}\r\nF_85 ( & V_1 -> V_57 . V_44 ) ;\r\nV_1 -> V_57 . V_7 = V_1 -> V_7 + V_173 ;\r\nV_1 -> V_57 . V_169 = V_1 -> V_7 + V_174 ;\r\nF_85 ( & V_1 -> V_38 . V_44 ) ;\r\nV_1 -> V_38 . V_7 = V_1 -> V_7 + V_173 ;\r\nV_1 -> V_38 . V_169 = V_1 -> V_7 + V_174 ;\r\nfor ( V_62 = 0 ; V_62 < 4 ; V_62 ++ ) {\r\nvoid T_7 * V_7 = V_1 -> V_7 + V_62 * 0x14 ;\r\nF_4 ( 0 , V_7 + V_43 ) ;\r\nF_4 ( 0 , V_7 + V_115 ) ;\r\nF_4 ( 0 , V_7 + V_127 ) ;\r\n}\r\nF_4 ( 0x1fff , V_1 -> V_7 + V_34 ) ;\r\nF_4 ( V_1 -> V_5 , V_1 -> V_7 + V_13 ) ;\r\nF_3 ( V_1 -> V_7 + V_173 ) ;\r\nV_83 = F_63 ( V_1 ) ;\r\nif ( V_83 )\r\ngoto V_26;\r\nV_1 -> V_93 = F_80 ( V_1 ) ;\r\nif ( V_1 -> V_93 & 15 ) {\r\nF_86 ( V_175 L_14 ,\r\nV_1 -> V_93 ) ;\r\nV_83 = - V_176 ;\r\ngoto V_26;\r\n}\r\nV_83 = F_76 ( V_1 ) ;\r\nif ( V_83 )\r\ngoto V_26;\r\nF_87 ( V_1 -> V_133 , & V_24 -> V_24 ) ;\r\nV_83 = F_88 ( V_1 -> V_133 ) ;\r\nif ( V_83 == 0 ) {\r\nF_89 ( & V_24 -> V_24 , L_15 , V_1 -> V_133 -> V_154 ) ;\r\nF_89 ( & V_24 -> V_24 , L_16 , V_1 -> V_93 ) ;\r\nF_90 ( V_24 , V_1 -> V_133 ) ;\r\nreturn V_83 ;\r\n}\r\nV_26:\r\nif ( V_1 )\r\nF_91 ( V_1 -> V_133 ) ;\r\nF_92 ( V_24 ) ;\r\nreturn V_83 ;\r\n}\r\nstatic int T_8 F_93 ( struct V_137 * V_24 )\r\n{\r\nstruct V_132 * V_133 = F_61 ( V_24 ) ;\r\nF_90 ( V_24 , NULL ) ;\r\nif ( V_133 ) {\r\nstruct V_1 * V_1 = V_133 -> V_16 ;\r\nF_4 ( 0 , V_1 -> V_7 + V_13 ) ;\r\nF_91 ( V_133 ) ;\r\nF_92 ( V_24 ) ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int T_9 F_94 ( void )\r\n{\r\nreturn F_95 ( & V_177 ) ;\r\n}\r\nstatic void T_10 F_96 ( void )\r\n{\r\nF_97 ( & V_177 ) ;\r\n}
