Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Apr 18 23:13:28 2023
| Host         : DESKTOP-FELKDMR running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    23          
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (23)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (125)
5. checking no_input_delay (1)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (23)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: in_R (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (125)
--------------------------------------------------
 There are 125 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.414        0.000                      0                   19        0.227        0.000                      0                   19        4.500        0.000                       0                    20  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.414        0.000                      0                   19        0.227        0.000                      0                   19        4.500        0.000                       0                    20  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.414ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.227ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.414ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.558ns  (logic 0.842ns (32.916%)  route 1.716ns (67.084%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.628    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.299     6.927 r  u_NUMLED/cnt[10]_i_2/O
                         net (fo=5, routed)           0.818     7.745    u_NUMLED/cnt[10]_i_2_n_0
    SLICE_X4Y100         LUT2 (Prop_lut2_I0_O)        0.124     7.869 r  u_NUMLED/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     7.869    u_NUMLED/p_0_in[6]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[6]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.029    15.283    u_NUMLED/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -7.869    
  -------------------------------------------------------------------
                         slack                                  7.414    

Slack (MET) :             7.432ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.586ns  (logic 0.870ns (33.642%)  route 1.716ns (66.358%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.628    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.299     6.927 r  u_NUMLED/cnt[10]_i_2/O
                         net (fo=5, routed)           0.818     7.745    u_NUMLED/cnt[10]_i_2_n_0
    SLICE_X4Y100         LUT3 (Prop_lut3_I1_O)        0.152     7.897 r  u_NUMLED/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     7.897    u_NUMLED/p_0_in[7]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[7]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.075    15.329    u_NUMLED/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.432    

Slack (MET) :             7.574ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.400ns  (logic 0.842ns (35.083%)  route 1.558ns (64.918%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.628    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.299     6.927 r  u_NUMLED/cnt[10]_i_2/O
                         net (fo=5, routed)           0.660     7.587    u_NUMLED/cnt[10]_i_2_n_0
    SLICE_X4Y100         LUT4 (Prop_lut4_I1_O)        0.124     7.711 r  u_NUMLED/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     7.711    u_NUMLED/p_0_in[8]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[8]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.031    15.285    u_NUMLED/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.711    
  -------------------------------------------------------------------
                         slack                                  7.574    

Slack (MET) :             7.590ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.428ns  (logic 0.870ns (35.831%)  route 1.558ns (64.169%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.628    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.299     6.927 r  u_NUMLED/cnt[10]_i_2/O
                         net (fo=5, routed)           0.660     7.587    u_NUMLED/cnt[10]_i_2_n_0
    SLICE_X4Y100         LUT5 (Prop_lut5_I2_O)        0.152     7.739 r  u_NUMLED/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     7.739    u_NUMLED/p_0_in[9]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.075    15.329    u_NUMLED/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -7.739    
  -------------------------------------------------------------------
                         slack                                  7.590    

Slack (MET) :             7.728ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.842ns (37.472%)  route 1.405ns (62.528%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 f  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.898     6.628    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT6 (Prop_lut6_I1_O)        0.299     6.927 r  u_NUMLED/cnt[10]_i_2/O
                         net (fo=5, routed)           0.507     7.434    u_NUMLED/cnt[10]_i_2_n_0
    SLICE_X4Y100         LUT6 (Prop_lut6_I3_O)        0.124     7.558 r  u_NUMLED/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     7.558    u_NUMLED/p_0_in[10]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X4Y100         FDCE (Setup_fdce_C_D)        0.032    15.286    u_NUMLED/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.286    
                         arrival time                          -7.558    
  -------------------------------------------------------------------
                         slack                                  7.728    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.614ns  (logic 0.715ns (44.307%)  route 0.899ns (55.693%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_NUMLED/cnt_reg[9]/Q
                         net (fo=10, routed)          0.899     6.629    u_NUMLED/p_0_in_0[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.296     6.925 r  u_NUMLED/num[1]_i_1/O
                         net (fo=1, routed)           0.000     6.925    u_NUMLED/num[1]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.590    15.012    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.031    15.267    u_NUMLED/num_reg[1]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -6.925    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.342ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.612ns  (logic 0.715ns (44.362%)  route 0.897ns (55.639%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_NUMLED/cnt_reg[9]/Q
                         net (fo=10, routed)          0.897     6.627    u_NUMLED/p_0_in_0[0]
    SLICE_X3Y100         LUT6 (Prop_lut6_I3_O)        0.296     6.923 r  u_NUMLED/num[0]_i_1/O
                         net (fo=1, routed)           0.000     6.923    u_NUMLED/num[0]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.590    15.012    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.236    
    SLICE_X3Y100         FDCE (Setup_fdce_C_D)        0.029    15.265    u_NUMLED/num_reg[0]
  -------------------------------------------------------------------
                         required time                         15.265    
                         arrival time                          -6.923    
  -------------------------------------------------------------------
                         slack                                  8.342    

Slack (MET) :             8.343ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.629ns  (logic 0.580ns (35.606%)  route 1.049ns (64.394%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_NUMLED/cnt_reg[0]/Q
                         net (fo=7, routed)           1.049     6.816    u_NUMLED/cnt_reg_n_0_[0]
    SLICE_X5Y100         LUT2 (Prop_lut2_I0_O)        0.124     6.940 r  u_NUMLED/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     6.940    u_NUMLED/p_0_in[1]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.029    15.283    u_NUMLED/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.283    
                         arrival time                          -6.940    
  -------------------------------------------------------------------
                         slack                                  8.343    

Slack (MET) :             8.347ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.627ns  (logic 0.580ns (35.650%)  route 1.047ns (64.350%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_NUMLED/cnt_reg[0]/Q
                         net (fo=7, routed)           1.047     6.814    u_NUMLED/cnt_reg_n_0_[0]
    SLICE_X5Y100         LUT4 (Prop_lut4_I1_O)        0.124     6.938 r  u_NUMLED/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     6.938    u_NUMLED/p_0_in[3]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[3]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.031    15.285    u_NUMLED/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -6.938    
  -------------------------------------------------------------------
                         slack                                  8.347    

Slack (MET) :             8.363ns  (required time - arrival time)
  Source:                 u_NUMLED/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.606ns (36.618%)  route 1.049ns (63.382%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_NUMLED/cnt_reg[0]/Q
                         net (fo=7, routed)           1.049     6.816    u_NUMLED/cnt_reg_n_0_[0]
    SLICE_X5Y100         LUT3 (Prop_lut3_I1_O)        0.150     6.966 r  u_NUMLED/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     6.966    u_NUMLED/p_0_in[2]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588    15.010    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
                         clock pessimism              0.279    15.289    
                         clock uncertainty           -0.035    15.254    
    SLICE_X5Y100         FDCE (Setup_fdce_C_D)        0.075    15.329    u_NUMLED/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -6.966    
  -------------------------------------------------------------------
                         slack                                  8.363    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.365%)  route 0.133ns (41.635%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[1]/Q
                         net (fo=6, routed)           0.133     1.791    u_NUMLED/cnt_reg_n_0_[1]
    SLICE_X5Y100         LUT6 (Prop_lut6_I3_O)        0.045     1.836 r  u_NUMLED/cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.836    u_NUMLED/p_0_in[5]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[5]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.092     1.609    u_NUMLED/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.184ns (50.383%)  route 0.181ns (49.617%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[1]/Q
                         net (fo=6, routed)           0.181     1.840    u_NUMLED/cnt_reg_n_0_[1]
    SLICE_X5Y100         LUT5 (Prop_lut5_I1_O)        0.043     1.883 r  u_NUMLED/cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.883    u_NUMLED/p_0_in[4]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[4]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.107     1.624    u_NUMLED/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.654%)  route 0.181ns (49.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[1]/Q
                         net (fo=6, routed)           0.181     1.840    u_NUMLED/cnt_reg_n_0_[1]
    SLICE_X5Y100         LUT4 (Prop_lut4_I2_O)        0.045     1.885 r  u_NUMLED/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.885    u_NUMLED/p_0_in[3]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[3]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.092     1.609    u_NUMLED/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.885    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/led_en_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.382%)  route 0.215ns (53.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_NUMLED/cnt_reg[10]/Q
                         net (fo=9, routed)           0.215     1.873    u_NUMLED/p_0_in_0[1]
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.045     1.918 r  u_NUMLED/led_en[2]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_NUMLED/led_en[2]_i_1_n_0
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[2]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107     1.640    u_NUMLED/led_en_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.226ns (60.216%)  route 0.149ns (39.784%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_NUMLED/cnt_reg[9]/Q
                         net (fo=10, routed)          0.149     1.795    u_NUMLED/p_0_in_0[0]
    SLICE_X4Y100         LUT6 (Prop_lut6_I0_O)        0.098     1.893 r  u_NUMLED/cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     1.893    u_NUMLED/p_0_in[10]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.092     1.609    u_NUMLED/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/led_en_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.187ns (45.472%)  route 0.224ns (54.528%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 f  u_NUMLED/cnt_reg[10]/Q
                         net (fo=9, routed)           0.224     1.883    u_NUMLED/p_0_in_0[1]
    SLICE_X4Y101         LUT2 (Prop_lut2_I1_O)        0.046     1.929 r  u_NUMLED/led_en[3]_i_1/O
                         net (fo=1, routed)           0.000     1.929    u_NUMLED/led_en[3]_i_1_n_0
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[3]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107     1.640    u_NUMLED/led_en_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.186ns (46.624%)  route 0.213ns (53.376%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[6]/Q
                         net (fo=5, routed)           0.213     1.871    u_NUMLED/cnt_reg_n_0_[6]
    SLICE_X4Y100         LUT5 (Prop_lut5_I1_O)        0.045     1.916 r  u_NUMLED/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.916    u_NUMLED/p_0_in[9]
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X4Y100         FDCE (Hold_fdce_C_D)         0.107     1.624    u_NUMLED/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.916    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/led_en_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.186ns (46.382%)  route 0.215ns (53.618%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[10]/Q
                         net (fo=9, routed)           0.215     1.873    u_NUMLED/p_0_in_0[1]
    SLICE_X4Y101         LUT2 (Prop_lut2_I0_O)        0.045     1.918 r  u_NUMLED/led_en[1]_i_1/O
                         net (fo=1, routed)           0.000     1.918    u_NUMLED/led_en[1]_i_1_n_0
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[1]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.092     1.625    u_NUMLED/led_en_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.918    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.213%)  route 0.244ns (56.787%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y100         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/cnt_reg[10]/Q
                         net (fo=9, routed)           0.244     1.903    u_NUMLED/p_0_in_0[1]
    SLICE_X3Y100         LUT6 (Prop_lut6_I2_O)        0.045     1.948 r  u_NUMLED/num[3]_i_1/O
                         net (fo=1, routed)           0.000     1.948    u_NUMLED/num[3]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C
                         clock pessimism             -0.479     1.557    
    SLICE_X3Y100         FDCE (Hold_fdce_C_D)         0.092     1.649    u_NUMLED/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 u_NUMLED/cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_NUMLED/cnt_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.230ns (56.088%)  route 0.180ns (43.912%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y100         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_NUMLED/cnt_reg[2]/Q
                         net (fo=5, routed)           0.180     1.825    u_NUMLED/cnt_reg_n_0_[2]
    SLICE_X5Y100         LUT3 (Prop_lut3_I2_O)        0.102     1.927 r  u_NUMLED/cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.927    u_NUMLED/p_0_in[2]
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C
                         clock pessimism             -0.516     1.517    
    SLICE_X5Y100         FDCE (Hold_fdce_C_D)         0.107     1.624    u_NUMLED/cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.303    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_NUMLED/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_NUMLED/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    u_NUMLED/cnt_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    u_NUMLED/cnt_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    u_NUMLED/cnt_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    u_NUMLED/cnt_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y100    u_NUMLED/cnt_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_NUMLED/cnt_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X4Y100    u_NUMLED/cnt_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X4Y100    u_NUMLED/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y100    u_NUMLED/cnt_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           109 Endpoints
Min Delay           109 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            addr_reg[5]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.880ns  (logic 1.631ns (33.423%)  route 3.249ns (66.577%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.645     4.880    u_NUMLED_n_0
    SLICE_X3Y101         FDCE                                         f  addr_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            addr_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.162ns  (logic 0.718ns (33.217%)  route 1.444ns (66.783%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[2]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.419     0.419 r  addr_reg[2]/Q
                         net (fo=20, routed)          1.444     1.863    addr_reg[2]
    SLICE_X3Y101         LUT6 (Prop_lut6_I1_O)        0.299     2.162 r  addr[5]_i_1/O
                         net (fo=1, routed)           0.000     2.162    p_0_in__0[5]
    SLICE_X3Y101         FDCE                                         r  addr_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/ADR0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.456ns (23.105%)  route 1.518ns (76.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[0]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  addr_reg[0]/Q
                         net (fo=22, routed)          1.518     1.974    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/A0
    SLICE_X2Y99          RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_13_13/SP/ADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/ADR0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.456ns (23.105%)  route 1.518ns (76.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[0]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  addr_reg[0]/Q
                         net (fo=22, routed)          1.518     1.974    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/A0
    SLICE_X2Y99          RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_14_14/SP/ADR0
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/ADR0
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.974ns  (logic 0.456ns (23.105%)  route 1.518ns (76.895%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[0]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.456     0.456 r  addr_reg[0]/Q
                         net (fo=22, routed)          1.518     1.974    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/A0
    SLICE_X2Y99          RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_15_15/SP/ADR0
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.158     0.299    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/A5
    SLICE_X2Y101         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_0_0/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.158     0.299    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/A5
    SLICE_X2Y101         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_10_10/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.158     0.299    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/A5
    SLICE_X2Y101         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.141ns (47.158%)  route 0.158ns (52.842%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.158     0.299    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/A5
    SLICE_X2Y101         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A5
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/A5
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/A5
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_4_4/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR5
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.141ns (45.445%)  route 0.169ns (54.555%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/A5
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/ADR5
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.575%)  route 0.195ns (60.425%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[4]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  addr_reg[4]/Q
                         net (fo=18, routed)          0.195     0.323    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A4
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/ADR4
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR4
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.575%)  route 0.195ns (60.425%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[4]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.128     0.128 r  addr_reg[4]/Q
                         net (fo=18, routed)          0.195     0.323    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/A4
    SLICE_X2Y102         RAMS64E                                      r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_3_3/SP/ADR4
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_NUMLED/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ca
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.694ns  (logic 4.387ns (50.461%)  route 4.307ns (49.539%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[1]/Q
                         net (fo=7, routed)           0.972     6.740    u_NUMLED/num_reg_n_0_[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.152     6.892 r  u_NUMLED/led_ca_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.335    10.227    led_ca_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.779    14.006 r  led_ca_OBUF_inst/O
                         net (fo=0)                   0.000    14.006    led_ca
    T10                                                               r  led_ca (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.317ns  (logic 4.377ns (52.621%)  route 3.941ns (47.379%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[1]/Q
                         net (fo=7, routed)           0.974     6.743    u_NUMLED/num_reg_n_0_[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.152     6.895 r  u_NUMLED/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.966     9.861    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.769    13.630 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000    13.630    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.304ns  (logic 4.135ns (49.802%)  route 4.168ns (50.198%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[1]/Q
                         net (fo=7, routed)           0.972     6.740    u_NUMLED/num_reg_n_0_[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.124     6.864 r  u_NUMLED/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.197    10.061    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.616 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000    13.616    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.699ns  (logic 4.165ns (54.102%)  route 3.534ns (45.898%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_NUMLED/led_en_reg[2]/Q
                         net (fo=1, routed)           3.534     9.264    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.746    13.010 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.010    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.572ns  (logic 4.360ns (57.585%)  route 3.212ns (42.415%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[3]/Q
                         net (fo=7, routed)           0.942     6.710    u_NUMLED/num_reg_n_0_[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.152     6.862 r  u_NUMLED/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.270     9.132    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.752    12.884 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000    12.884    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.449ns  (logic 4.114ns (55.221%)  route 3.336ns (44.779%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 f  u_NUMLED/num_reg[1]/Q
                         net (fo=7, routed)           0.974     6.743    u_NUMLED/num_reg_n_0_[1]
    SLICE_X0Y98          LUT4 (Prop_lut4_I1_O)        0.124     6.867 r  u_NUMLED/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.361     9.228    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.534    12.762 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000    12.762    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.092ns  (logic 4.117ns (58.060%)  route 2.974ns (41.940%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[3]/Q
                         net (fo=7, routed)           1.119     6.887    u_NUMLED/num_reg_n_0_[3]
    SLICE_X0Y98          LUT4 (Prop_lut4_I0_O)        0.124     7.011 r  u_NUMLED/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.856     8.866    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.404 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000    12.404    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.544ns  (logic 4.073ns (62.244%)  route 2.471ns (37.756%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.710     5.312    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.456     5.768 r  u_NUMLED/num_reg[3]/Q
                         net (fo=7, routed)           0.942     6.710    u_NUMLED/num_reg_n_0_[3]
    SLICE_X0Y100         LUT4 (Prop_lut4_I0_O)        0.124     6.834 r  u_NUMLED/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.529     8.363    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.493    11.856 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000    11.856    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.219ns  (logic 4.146ns (66.668%)  route 2.073ns (33.332%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.419     5.730 r  u_NUMLED/led_en_reg[3]/Q
                         net (fo=1, routed)           2.073     7.803    led_en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.727    11.530 r  led_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.530    led_en[3]
    J14                                                               r  led_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.857ns  (logic 3.992ns (68.155%)  route 1.865ns (31.845%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.709     5.311    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.456     5.767 r  u_NUMLED/led_en_reg[0]/Q
                         net (fo=1, routed)           1.865     7.632    led_en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.536    11.168 r  led_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.168    led_en[0]
    J17                                                               r  led_en[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.721ns  (logic 1.377ns (80.030%)  route 0.344ns (19.970%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/led_en_reg[1]/Q
                         net (fo=1, routed)           0.344     2.002    led_en_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.239 r  led_en_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.239    led_en[1]
    J18                                                               r  led_en[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.797ns  (logic 1.377ns (76.631%)  route 0.420ns (23.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  u_NUMLED/led_en_reg[0]/Q
                         net (fo=1, routed)           0.420     2.078    led_en_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.236     3.315 r  led_en_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.315    led_en[0]
    J17                                                               r  led_en[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cc
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.865ns  (logic 1.380ns (73.995%)  route 0.485ns (26.005%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 f  u_NUMLED/num_reg[0]/Q
                         net (fo=7, routed)           0.203     1.863    u_NUMLED/num_reg_n_0_[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I1_O)        0.045     1.908 r  u_NUMLED/led_cc_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.282     2.190    led_cc_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.384 r  led_cc_OBUF_inst/O
                         net (fo=0)                   0.000     3.384    led_cc
    K16                                                               r  led_cc (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.929ns  (logic 1.435ns (74.391%)  route 0.494ns (25.609%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_NUMLED/led_en_reg[3]/Q
                         net (fo=1, routed)           0.494     2.139    led_en_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.307     3.446 r  led_en_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.446    led_en[3]
    J14                                                               r  led_en[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cg
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.031ns  (logic 1.424ns (70.131%)  route 0.607ns (29.869%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_NUMLED/num_reg[2]/Q
                         net (fo=7, routed)           0.193     1.852    u_NUMLED/num_reg_n_0_[2]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.897 r  u_NUMLED/led_cg_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.414     2.311    led_cg_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.238     3.549 r  led_cg_OBUF_inst/O
                         net (fo=0)                   0.000     3.549    led_cg
    L18                                                               r  led_cg (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cd
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.286ns  (logic 1.500ns (65.614%)  route 0.786ns (34.386%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_NUMLED/num_reg[0]/Q
                         net (fo=7, routed)           0.203     1.863    u_NUMLED/num_reg_n_0_[0]
    SLICE_X0Y100         LUT4 (Prop_lut4_I2_O)        0.046     1.909 r  u_NUMLED/led_cd_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.583     2.491    led_cd_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.313     3.804 r  led_cd_OBUF_inst/O
                         net (fo=0)                   0.000     3.804    led_cd
    K13                                                               r  led_cd (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_ce
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.420ns (61.778%)  route 0.879ns (38.222%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_NUMLED/num_reg[0]/Q
                         net (fo=7, routed)           0.228     1.887    u_NUMLED/num_reg_n_0_[0]
    SLICE_X0Y98          LUT4 (Prop_lut4_I3_O)        0.045     1.932 r  u_NUMLED/led_ce_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.651     2.583    led_ce_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.818 r  led_ce_OBUF_inst/O
                         net (fo=0)                   0.000     3.818    led_ce
    P15                                                               r  led_ce (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/led_en_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_en[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.591ns  (logic 1.456ns (56.196%)  route 1.135ns (43.804%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.598     1.517    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.128     1.645 r  u_NUMLED/led_en_reg[2]/Q
                         net (fo=1, routed)           1.135     2.780    led_en_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.328     4.108 r  led_en_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.108    led_en[2]
    T9                                                                r  led_en[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cb
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.666ns  (logic 1.442ns (54.087%)  route 1.224ns (45.913%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_NUMLED/num_reg[0]/Q
                         net (fo=7, routed)           0.227     1.886    u_NUMLED/num_reg_n_0_[0]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.045     1.931 r  u_NUMLED/led_cb_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.998     2.929    led_cb_OBUF
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.185 r  led_cb_OBUF_inst/O
                         net (fo=0)                   0.000     4.185    led_cb
    R10                                                               r  led_cb (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_NUMLED/num_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_cf
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.672ns  (logic 1.518ns (56.822%)  route 1.154ns (43.178%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.599     1.518    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDCE (Prop_fdce_C_Q)         0.141     1.659 r  u_NUMLED/num_reg[0]/Q
                         net (fo=7, routed)           0.228     1.887    u_NUMLED/num_reg_n_0_[0]
    SLICE_X0Y98          LUT4 (Prop_lut4_I2_O)        0.049     1.936 r  u_NUMLED/led_cf_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.926     2.862    led_cf_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.328     4.190 r  led_cf_OBUF_inst/O
                         net (fo=0)                   0.000     4.190    led_cf
    T11                                                               r  led_cf (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/led_en_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.631ns (31.459%)  route 3.554ns (68.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.950     5.185    u_NUMLED/rst_n
    SLICE_X4Y101         FDCE                                         f  u_NUMLED/led_en_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/led_en_reg[1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.631ns (31.459%)  route 3.554ns (68.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.950     5.185    u_NUMLED/rst_n
    SLICE_X4Y101         FDCE                                         f  u_NUMLED/led_en_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/led_en_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.631ns (31.459%)  route 3.554ns (68.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.950     5.185    u_NUMLED/rst_n
    SLICE_X4Y101         FDCE                                         f  u_NUMLED/led_en_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/led_en_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.185ns  (logic 1.631ns (31.459%)  route 3.554ns (68.541%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.950     5.185    u_NUMLED/rst_n
    SLICE_X4Y101         FDCE                                         f  u_NUMLED/led_en_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y101         FDCE                                         r  u_NUMLED/led_en_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[10]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[6]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[7]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[8]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.045ns  (logic 1.631ns (32.328%)  route 3.414ns (67.672%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           2.604     4.111    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.124     4.235 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.811     5.045    u_NUMLED/rst_n
    SLICE_X4Y100         FDCE                                         f  u_NUMLED/cnt_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          1.588     5.010    u_NUMLED/CLK
    SLICE_X4Y100         FDCE                                         r  u_NUMLED/cnt_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_NUMLED/num_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.496ns  (logic 0.233ns (46.981%)  route 0.263ns (53.019%))
  Logic Levels:           3  (FDCE=1 LUT6=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.158     0.299    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/A5
    SLICE_X2Y101         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.047     0.346 r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_12_12/SP/O
                         net (fo=1, routed)           0.105     0.451    u_NUMLED/spo[12]
    SLICE_X3Y100         LUT6 (Prop_lut6_I0_O)        0.045     0.496 r  u_NUMLED/num[0]_i_1/O
                         net (fo=1, routed)           0.000     0.496    u_NUMLED/num[0]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_NUMLED/num_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.511ns  (logic 0.233ns (45.557%)  route 0.278ns (54.443%))
  Logic Levels:           3  (FDCE=1 LUT6=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/A5
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.047     0.357 r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_5_5/SP/O
                         net (fo=1, routed)           0.109     0.466    u_NUMLED/spo[5]
    SLICE_X3Y100         LUT6 (Prop_lut6_I4_O)        0.045     0.511 r  u_NUMLED/num[1]_i_1/O
                         net (fo=1, routed)           0.000     0.511    u_NUMLED/num[1]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C

Slack:                    inf
  Source:                 addr_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_NUMLED/num_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.542ns  (logic 0.231ns (42.652%)  route 0.311ns (57.348%))
  Logic Levels:           3  (FDCE=1 LUT6=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[5]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[5]/Q
                         net (fo=17, routed)          0.169     0.310    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/A5
    SLICE_X2Y102         RAMS64E (Prop_rams64e_ADR5_O)
                                                      0.045     0.355 r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_2_2/SP/O
                         net (fo=1, routed)           0.141     0.497    u_NUMLED/spo[2]
    SLICE_X3Y100         LUT6 (Prop_lut6_I5_O)        0.045     0.542 r  u_NUMLED/num[2]_i_1/O
                         net (fo=1, routed)           0.000     0.542    u_NUMLED/num[2]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[2]/C

Slack:                    inf
  Source:                 addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_NUMLED/num_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.568ns  (logic -0.050ns (-8.787%)  route 0.618ns (108.787%))
  Logic Levels:           3  (FDCE=1 LUT6=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y101         FDCE                         0.000     0.000 r  addr_reg[3]/C
    SLICE_X3Y101         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  addr_reg[3]/Q
                         net (fo=19, routed)          0.479     0.620    your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/A3
    SLICE_X2Y101         RAMS64E (Prop_rams64e_ADR3_O)
                                                     -0.236     0.384 r  your_instance_name/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_63_11_11/SP/O
                         net (fo=1, routed)           0.139     0.523    u_NUMLED/spo[11]
    SLICE_X3Y100         LUT6 (Prop_lut6_I1_O)        0.045     0.568 r  u_NUMLED/num[3]_i_1/O
                         net (fo=1, routed)           0.000     0.568    u_NUMLED/num[3]_i_1_n_0
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/num_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.320ns (18.995%)  route 1.363ns (81.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.294     1.682    u_NUMLED/rst_n
    SLICE_X3Y100         FDCE                                         f  u_NUMLED/num_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[0]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/num_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.320ns (18.995%)  route 1.363ns (81.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.294     1.682    u_NUMLED/rst_n
    SLICE_X3Y100         FDCE                                         f  u_NUMLED/num_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/num_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.320ns (18.995%)  route 1.363ns (81.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.294     1.682    u_NUMLED/rst_n
    SLICE_X3Y100         FDCE                                         f  u_NUMLED/num_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[2]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/num_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.682ns  (logic 0.320ns (18.995%)  route 1.363ns (81.005%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.294     1.682    u_NUMLED/rst_n
    SLICE_X3Y100         FDCE                                         f  u_NUMLED/num_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.872     2.037    u_NUMLED/CLK
    SLICE_X3Y100         FDCE                                         r  u_NUMLED/num_reg[3]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.320ns (18.861%)  route 1.375ns (81.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.306     1.694    u_NUMLED/rst_n
    SLICE_X5Y100         FDCE                                         f  u_NUMLED/cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[1]/C

Slack:                    inf
  Source:                 rst_n
                            (input port)
  Destination:            u_NUMLED/cnt_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.694ns  (logic 0.320ns (18.861%)  route 1.375ns (81.139%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rst_n (IN)
                         net (fo=0)                   0.000     0.000    rst_n
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  rst_n_IBUF_inst/O
                         net (fo=1, routed)           1.069     1.343    u_NUMLED/rst_n_IBUF
    SLICE_X0Y104         LUT1 (Prop_lut1_I0_O)        0.045     1.388 f  u_NUMLED/led_en[3]_i_2/O
                         net (fo=25, routed)          0.306     1.694    u_NUMLED/rst_n
    SLICE_X5Y100         FDCE                                         f  u_NUMLED/cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=19, routed)          0.868     2.034    u_NUMLED/CLK
    SLICE_X5Y100         FDCE                                         r  u_NUMLED/cnt_reg[2]/C





