#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Jul 28 17:29:12 2020
# Process ID: 16752
# Current directory: E:/FPGA/Lab14
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6856 E:\FPGA\Lab14\Lab14.xpr
# Log file: E:/FPGA/Lab14/vivado.log
# Journal file: E:/FPGA/Lab14\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/FPGA/Lab14/Lab14.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 675.719 ; gain = 83.648
update_compile_order -fileset sources_1
reset_run impl_1
launch_runs impl_1 -jobs 4
[Tue Jul 28 17:30:44 2020] Launched impl_1...
Run output will be captured here: E:/FPGA/Lab14/Lab14.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7s15ftgb196-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-4398] Generator version for shapeDB does not match. shapeDB will be regenerated.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 937.910 ; gain = 0.414
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 937.910 ; gain = 0.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 938.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 1042.512 ; gain = 331.777
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close [ open E:/FPGA/Lab14/Lab14.srcs/sources_1/new/HSV_To_RGB.v w ]
add_files E:/FPGA/Lab14/Lab14.srcs/sources_1/new/HSV_To_RGB.v
update_compile_order -fileset sources_1
close [ open E:/FPGA/Lab14/Lab14.srcs/sources_1/new/BW.v w ]
add_files E:/FPGA/Lab14/Lab14.srcs/sources_1/new/BW.v
update_compile_order -fileset sources_1
close [ open E:/FPGA/Lab14/Lab14.srcs/sources_1/new/colorDetect.v w ]
add_files E:/FPGA/Lab14/Lab14.srcs/sources_1/new/colorDetect.v
update_compile_order -fileset sources_1
set_property top colorDetect [current_fileset]
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 23:52:46 2020...
