{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Full Version " "Info: Version 9.1 Build 222 10/21/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 11 18:03:48 2017 " "Info: Processing started: Thu May 11 18:03:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off LCD_Block_Disp_Ctrl -c LCD_Block_Disp_Ctrl --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Block_Disp_Ctrl -c LCD_Block_Disp_Ctrl --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "LCD_clk " "Info: Detected ripple clock \"LCD_clk\" as buffer" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "LCD_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register move_y\[2\] register data\[1\]~en 137.8 MHz 7.257 ns Internal " "Info: Clock \"clk\" has Internal fmax of 137.8 MHz between source register \"move_y\[2\]\" and destination register \"data\[1\]~en\" (period= 7.257 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.001 ns + Longest register register " "Info: + Longest register to register delay is 7.001 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns move_y\[2\] 1 REG LCFF_X20_Y6_N25 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 12; REG Node = 'move_y\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { move_y[2] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.574 ns) + CELL(0.202 ns) 1.776 ns Equal4~0 2 COMB LCCOMB_X24_Y8_N4 4 " "Info: 2: + IC(1.574 ns) + CELL(0.202 ns) = 1.776 ns; Loc. = LCCOMB_X24_Y8_N4; Fanout = 4; COMB Node = 'Equal4~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.776 ns" { move_y[2] Equal4~0 } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 138 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.396 ns) + CELL(0.370 ns) 2.542 ns Selector24~5 3 COMB LCCOMB_X24_Y8_N30 1 " "Info: 3: + IC(0.396 ns) + CELL(0.370 ns) = 2.542 ns; Loc. = LCCOMB_X24_Y8_N30; Fanout = 1; COMB Node = 'Selector24~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.766 ns" { Equal4~0 Selector24~5 } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.531 ns) + CELL(0.651 ns) 4.724 ns Selector24~6 4 COMB LCCOMB_X20_Y6_N22 16 " "Info: 4: + IC(1.531 ns) + CELL(0.651 ns) = 4.724 ns; Loc. = LCCOMB_X20_Y6_N22; Fanout = 16; COMB Node = 'Selector24~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.182 ns" { Selector24~5 Selector24~6 } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.855 ns) 7.001 ns data\[1\]~en 5 REG LCFF_X24_Y7_N27 1 " "Info: 5: + IC(1.422 ns) + CELL(0.855 ns) = 7.001 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 1; REG Node = 'data\[1\]~en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.277 ns" { Selector24~6 data[1]~en } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.078 ns ( 29.68 % ) " "Info: Total cell delay = 2.078 ns ( 29.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.923 ns ( 70.32 % ) " "Info: Total interconnect delay = 4.923 ns ( 70.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { move_y[2] Equal4~0 Selector24~5 Selector24~6 data[1]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { move_y[2] {} Equal4~0 {} Selector24~5 {} Selector24~6 {} data[1]~en {} } { 0.000ns 1.574ns 0.396ns 1.531ns 1.422ns } { 0.000ns 0.202ns 0.370ns 0.651ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.008 ns - Smallest " "Info: - Smallest clock skew is 0.008 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.364 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 7.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.970 ns) 3.514 ns LCD_clk 2 REG LCFF_X22_Y11_N7 3 " "Info: 2: + IC(1.434 ns) + CELL(0.970 ns) = 3.514 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.000 ns) 5.870 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G0 47 " "Info: 3: + IC(2.356 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 7.364 ns data\[1\]~en 4 REG LCFF_X24_Y7_N27 1 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 7.364 ns; Loc. = LCFF_X24_Y7_N27; Fanout = 1; REG Node = 'data\[1\]~en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { LCD_clk~clkctrl data[1]~en } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 37.29 % ) " "Info: Total cell delay = 2.746 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 62.71 % ) " "Info: Total interconnect delay = 4.618 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { clk LCD_clk LCD_clk~clkctrl data[1]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.364 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[1]~en {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.356 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 7.356 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.970 ns) 3.514 ns LCD_clk 2 REG LCFF_X22_Y11_N7 3 " "Info: 2: + IC(1.434 ns) + CELL(0.970 ns) = 3.514 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.000 ns) 5.870 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G0 47 " "Info: 3: + IC(2.356 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.820 ns) + CELL(0.666 ns) 7.356 ns move_y\[2\] 4 REG LCFF_X20_Y6_N25 12 " "Info: 4: + IC(0.820 ns) + CELL(0.666 ns) = 7.356 ns; Loc. = LCFF_X20_Y6_N25; Fanout = 12; REG Node = 'move_y\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.486 ns" { LCD_clk~clkctrl move_y[2] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 37.33 % ) " "Info: Total cell delay = 2.746 ns ( 37.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.610 ns ( 62.67 % ) " "Info: Total interconnect delay = 4.610 ns ( 62.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { clk LCD_clk LCD_clk~clkctrl move_y[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[2] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.820ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { clk LCD_clk LCD_clk~clkctrl data[1]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.364 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[1]~en {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { clk LCD_clk LCD_clk~clkctrl move_y[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[2] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.820ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.001 ns" { move_y[2] Equal4~0 Selector24~5 Selector24~6 data[1]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.001 ns" { move_y[2] {} Equal4~0 {} Selector24~5 {} Selector24~6 {} data[1]~en {} } { 0.000ns 1.574ns 0.396ns 1.531ns 1.422ns } { 0.000ns 0.202ns 0.370ns 0.651ns 0.855ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { clk LCD_clk LCD_clk~clkctrl data[1]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.364 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[1]~en {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.356 ns" { clk LCD_clk LCD_clk~clkctrl move_y[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.356 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[2] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.820ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 26 " "Warning: Circuit may not operate. Detected 26 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "key_down move_y\[4\] clk 2.679 ns " "Info: Found hold time violation between source  pin or register \"key_down\" and destination pin or register \"move_y\[4\]\" for clock \"clk\" (Hold time is 2.679 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.631 ns + Largest " "Info: + Largest clock skew is 4.631 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.378 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.970 ns) 3.514 ns LCD_clk 2 REG LCFF_X22_Y11_N7 3 " "Info: 2: + IC(1.434 ns) + CELL(0.970 ns) = 3.514 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.000 ns) 5.870 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G0 47 " "Info: 3: + IC(2.356 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.378 ns move_y\[4\] 4 REG LCFF_X24_Y8_N7 11 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.378 ns; Loc. = LCFF_X24_Y8_N7; Fanout = 11; REG Node = 'move_y\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { LCD_clk~clkctrl move_y[4] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 37.22 % ) " "Info: Total cell delay = 2.746 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 62.78 % ) " "Info: Total interconnect delay = 4.632 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk LCD_clk LCD_clk~clkctrl move_y[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[4] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.747 ns key_down 3 REG LCFF_X26_Y6_N23 12 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 12; REG Node = 'key_down'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl key_down } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.65 % ) " "Info: Total cell delay = 1.776 ns ( 64.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.35 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl key_down } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} key_down {} } { 0.000ns 0.000ns 0.140ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk LCD_clk LCD_clk~clkctrl move_y[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[4] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl key_down } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} key_down {} } { 0.000ns 0.000ns 0.140ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 51 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.954 ns - Shortest register register " "Info: - Shortest register to register delay is 1.954 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key_down 1 REG LCFF_X26_Y6_N23 12 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y6_N23; Fanout = 12; REG Node = 'key_down'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { key_down } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 51 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.640 ns) + CELL(0.206 ns) 1.846 ns move_y\[4\]~7 2 COMB LCCOMB_X24_Y8_N6 1 " "Info: 2: + IC(1.640 ns) + CELL(0.206 ns) = 1.846 ns; Loc. = LCCOMB_X24_Y8_N6; Fanout = 1; COMB Node = 'move_y\[4\]~7'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.846 ns" { key_down move_y[4]~7 } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 1.954 ns move_y\[4\] 3 REG LCFF_X24_Y8_N7 11 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.954 ns; Loc. = LCFF_X24_Y8_N7; Fanout = 11; REG Node = 'move_y\[4\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { move_y[4]~7 move_y[4] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.314 ns ( 16.07 % ) " "Info: Total cell delay = 0.314 ns ( 16.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.640 ns ( 83.93 % ) " "Info: Total interconnect delay = 1.640 ns ( 83.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { key_down move_y[4]~7 move_y[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { key_down {} move_y[4]~7 {} move_y[4] {} } { 0.000ns 1.640ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk LCD_clk LCD_clk~clkctrl move_y[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} move_y[4] {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl key_down } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} key_down {} } { 0.000ns 0.000ns 0.140ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.954 ns" { key_down move_y[4]~7 move_y[4] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "1.954 ns" { key_down {} move_y[4]~7 {} move_y[4] {} } { 0.000ns 1.640ns 0.000ns } { 0.000ns 0.206ns 0.108ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "key_in_down\[20\] down clk 5.219 ns register " "Info: tsu for register \"key_in_down\[20\]\" (data pin = \"down\", clock pin = \"clk\") is 5.219 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.006 ns + Longest pin register " "Info: + Longest pin to register delay is 8.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.945 ns) 0.945 ns down 1 PIN PIN_100 21 " "Info: 1: + IC(0.000 ns) + CELL(0.945 ns) = 0.945 ns; Loc. = PIN_100; Fanout = 21; PIN Node = 'down'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { down } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.401 ns) + CELL(0.660 ns) 8.006 ns key_in_down\[20\] 2 REG LCFF_X26_Y6_N21 2 " "Info: 2: + IC(6.401 ns) + CELL(0.660 ns) = 8.006 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 2; REG Node = 'key_in_down\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.061 ns" { down key_in_down[20] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.605 ns ( 20.05 % ) " "Info: Total cell delay = 1.605 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.401 ns ( 79.95 % ) " "Info: Total interconnect delay = 6.401 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { down key_in_down[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { down {} down~combout {} key_in_down[20] {} } { 0.000ns 0.000ns 6.401ns } { 0.000ns 0.945ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 40 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.747 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.747 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.140 ns) + CELL(0.000 ns) 1.250 ns clk~clkctrl 2 COMB CLKCTRL_G7 100 " "Info: 2: + IC(0.140 ns) + CELL(0.000 ns) = 1.250 ns; Loc. = CLKCTRL_G7; Fanout = 100; COMB Node = 'clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.140 ns" { clk clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 2.747 ns key_in_down\[20\] 3 REG LCFF_X26_Y6_N21 2 " "Info: 3: + IC(0.831 ns) + CELL(0.666 ns) = 2.747 ns; Loc. = LCFF_X26_Y6_N21; Fanout = 2; REG Node = 'key_in_down\[20\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { clk~clkctrl key_in_down[20] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.776 ns ( 64.65 % ) " "Info: Total cell delay = 1.776 ns ( 64.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 35.35 % ) " "Info: Total interconnect delay = 0.971 ns ( 35.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl key_in_down[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} key_in_down[20] {} } { 0.000ns 0.000ns 0.140ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.006 ns" { down key_in_down[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.006 ns" { down {} down~combout {} key_in_down[20] {} } { 0.000ns 0.000ns 6.401ns } { 0.000ns 0.945ns 0.660ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.747 ns" { clk clk~clkctrl key_in_down[20] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.747 ns" { clk {} clk~combout {} clk~clkctrl {} key_in_down[20] {} } { 0.000ns 0.000ns 0.140ns 0.831ns } { 0.000ns 1.110ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk data\[2\] data\[2\]~en 14.527 ns register " "Info: tco from clock \"clk\" to destination pin \"data\[2\]\" through register \"data\[2\]~en\" is 14.527 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 7.364 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 7.364 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.970 ns) 3.514 ns LCD_clk 2 REG LCFF_X22_Y11_N7 3 " "Info: 2: + IC(1.434 ns) + CELL(0.970 ns) = 3.514 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.000 ns) 5.870 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G0 47 " "Info: 3: + IC(2.356 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.828 ns) + CELL(0.666 ns) 7.364 ns data\[2\]~en 4 REG LCFF_X24_Y7_N13 1 " "Info: 4: + IC(0.828 ns) + CELL(0.666 ns) = 7.364 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 1; REG Node = 'data\[2\]~en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.494 ns" { LCD_clk~clkctrl data[2]~en } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 37.29 % ) " "Info: Total cell delay = 2.746 ns ( 37.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.618 ns ( 62.71 % ) " "Info: Total interconnect delay = 4.618 ns ( 62.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { clk LCD_clk LCD_clk~clkctrl data[2]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.364 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[2]~en {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.859 ns + Longest register pin " "Info: + Longest register to pin delay is 6.859 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns data\[2\]~en 1 REG LCFF_X24_Y7_N13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y7_N13; Fanout = 1; REG Node = 'data\[2\]~en'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { data[2]~en } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.754 ns) + CELL(3.105 ns) 6.859 ns data\[2\] 2 PIN PIN_30 0 " "Info: 2: + IC(3.754 ns) + CELL(3.105 ns) = 6.859 ns; Loc. = PIN_30; Fanout = 0; PIN Node = 'data\[2\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { data[2]~en data[2] } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.105 ns ( 45.27 % ) " "Info: Total cell delay = 3.105 ns ( 45.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.754 ns ( 54.73 % ) " "Info: Total interconnect delay = 3.754 ns ( 54.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { data[2]~en data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.859 ns" { data[2]~en {} data[2] {} } { 0.000ns 3.754ns } { 0.000ns 3.105ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.364 ns" { clk LCD_clk LCD_clk~clkctrl data[2]~en } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.364 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} data[2]~en {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.828ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.859 ns" { data[2]~en data[2] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "6.859 ns" { data[2]~en {} data[2] {} } { 0.000ns 3.754ns } { 0.000ns 3.105ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "init_status rst clk 0.379 ns register " "Info: th for register \"init_status\" (data pin = \"rst\", clock pin = \"clk\") is 0.379 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.378 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.110 ns) 1.110 ns clk 1 CLK PIN_88 2 " "Info: 1: + IC(0.000 ns) + CELL(1.110 ns) = 1.110 ns; Loc. = PIN_88; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.434 ns) + CELL(0.970 ns) 3.514 ns LCD_clk 2 REG LCFF_X22_Y11_N7 3 " "Info: 2: + IC(1.434 ns) + CELL(0.970 ns) = 3.514 ns; Loc. = LCFF_X22_Y11_N7; Fanout = 3; REG Node = 'LCD_clk'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.404 ns" { clk LCD_clk } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.356 ns) + CELL(0.000 ns) 5.870 ns LCD_clk~clkctrl 3 COMB CLKCTRL_G0 47 " "Info: 3: + IC(2.356 ns) + CELL(0.000 ns) = 5.870 ns; Loc. = CLKCTRL_G0; Fanout = 47; COMB Node = 'LCD_clk~clkctrl'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.356 ns" { LCD_clk LCD_clk~clkctrl } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 21 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 7.378 ns init_status 4 REG LCFF_X24_Y8_N1 5 " "Info: 4: + IC(0.842 ns) + CELL(0.666 ns) = 7.378 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 5; REG Node = 'init_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { LCD_clk~clkctrl init_status } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.746 ns ( 37.22 % ) " "Info: Total cell delay = 2.746 ns ( 37.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.632 ns ( 62.78 % ) " "Info: Total interconnect delay = 4.632 ns ( 62.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk LCD_clk LCD_clk~clkctrl init_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} init_status {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 99 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.305 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.305 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.935 ns) 0.935 ns rst 1 PIN PIN_97 48 " "Info: 1: + IC(0.000 ns) + CELL(0.935 ns) = 0.935 ns; Loc. = PIN_97; Fanout = 48; PIN Node = 'rst'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { rst } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.056 ns) + CELL(0.206 ns) 7.197 ns init_status~0 2 COMB LCCOMB_X24_Y8_N0 1 " "Info: 2: + IC(6.056 ns) + CELL(0.206 ns) = 7.197 ns; Loc. = LCCOMB_X24_Y8_N0; Fanout = 1; COMB Node = 'init_status~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.262 ns" { rst init_status~0 } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.305 ns init_status 3 REG LCFF_X24_Y8_N1 5 " "Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 7.305 ns; Loc. = LCFF_X24_Y8_N1; Fanout = 5; REG Node = 'init_status'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { init_status~0 init_status } "NODE_NAME" } } { "LCD_Block_Disp_Ctrl.v" "" { Text "Z:/benjaminzhang On My Mac/Study And Info/College/作业及作业资料/大二/EDA/EDA_Project/LCD_Block_Disp_Ctrl/LCD_Block_Disp_Ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.249 ns ( 17.10 % ) " "Info: Total cell delay = 1.249 ns ( 17.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.056 ns ( 82.90 % ) " "Info: Total interconnect delay = 6.056 ns ( 82.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { rst init_status~0 init_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { rst {} rst~combout {} init_status~0 {} init_status {} } { 0.000ns 0.000ns 6.056ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.378 ns" { clk LCD_clk LCD_clk~clkctrl init_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.378 ns" { clk {} clk~combout {} LCD_clk {} LCD_clk~clkctrl {} init_status {} } { 0.000ns 0.000ns 1.434ns 2.356ns 0.842ns } { 0.000ns 1.110ns 0.970ns 0.000ns 0.666ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "7.305 ns" { rst init_status~0 init_status } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "7.305 ns" { rst {} rst~combout {} init_status~0 {} init_status {} } { 0.000ns 0.000ns 6.056ns 0.000ns } { 0.000ns 0.935ns 0.206ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 3 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "198 " "Info: Peak virtual memory: 198 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 11 18:03:49 2017 " "Info: Processing ended: Thu May 11 18:03:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
