############################################################################
## BEE2 DDR2 memory controller constraints
############################################################################

  #####   #####  ### #   ### #    #####  ## ##
 #     # #     #  # # #   # # #  #     #  ##  #
 #       #     #  # # #   # # #  #     #  #   #
 #       #     #  # # #   # # #  #     #  #   #
 #     # #     #  # # #   # # #  #     #  #   #
  #####   #####  ## # ## ## # ##  #####  ### ###

############################################################################
# DCM, MACRO and BUFG  Constraints
############################################################################
INST "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/DCM_INST1"                                   LOC="DCM_X3Y0";
INST "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/BUFG_CLK0/u1"                                LOC="BUFGMUX6P";
INST "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/BUFG_CLK90/u1"                               LOC="BUFGMUX7S";
NET  "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/clk0dcm"                                     MAXDELAY = 450 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/clk90dcm"                                    MAXDELAY = 450 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/clk0d2inv"                                   MAXDELAY = 755 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/clk_dcm0/clk90d2inv"                                  MAXDELAY = 755 ps;
############################################################################
# Calibration Circuit Constraints
############################################################################
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/phclk_bufg"                                  LOC = "BUFGMUX0P";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0"                                             AREA_GROUP=gp1;
AREA_GROUP "gp1"                                                                                      RANGE = SLICE_X100Y0:SLICE_X123Y11;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/cal_dcm"                                     LOC = "DCM_X2Y0";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/cal_clkd2"                                   LOC = "SLICE_X120Y0";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/cal_phClkd2"                                 LOC = "SLICE_X120Y3";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/hxSampReg0"                                  LOC = "SLICE_X122Y0";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/cal_suClkd2"                                 LOC = "SLICE_X120Y4";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/cal_suPhClkd2"                               LOC = "SLICE_X122Y5";
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/phSampReg0"                                  LOC = "SLICE_X122Y4";
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/seltap(4)"                                   S;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/delay1"                           KEEP;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/delay2"                           KEEP;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/delay3"                           KEEP;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/delay4"                           KEEP;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/delay5"                           KEEP;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/one"                              LOC = SLICE_X122Y2;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/one"                              BEL = F;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/two"                              LOC = SLICE_X122Y3;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/two"                              BEL = F;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/three"                            LOC = SLICE_X122Y3;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/three"                            BEL = G;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/four"                             LOC = SLICE_X123Y2;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/four"                             BEL = F;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/five"                             LOC = SLICE_X123Y2;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/five"                             BEL = G;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/six"                              LOC = SLICE_X123Y3;
INST "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/ckt_to_cal/six"                              BEL = G;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/clkdiv2"                                     MAXDELAY = 600 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/phclkdiv2"                                   MAXDELAY = 600 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/suclkdiv2"                                   MAXDELAY = 600 ps;
NET  "${ip_name}/${ip_name}/infrastructure_top0/cal_top0/suphclkdiv2"                                 MAXDELAY = 700 ps;

!TCL! if {[lsearch -exact $DIMM_NUMS 1]!=-1} {

 #####    #####  ##   ## ##   ##            #   
  #   #     #     #   #   #   #           ###   
  #    #    #     ## ##   ## ##             #   
  #    #    #     ## ##   ## ##             #   
  #    #    #     # # #   # # #             #   
  #    #    #     # # #   # # #             #   
  #    #    #     #   #   #   #             #   
  #   #     #     #   #   #   #             #   
 #####    #####  ### ### ### ###          ##### 

# Memory controller constraints on DDR DIMM 1

############################################################################
# I/O STANDARDS
############################################################################
# SSTL18_II for input or output signals
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk*                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk*b                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<*>                                                     IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ba<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rasb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_casb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_web                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_csb<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_cke                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ODT<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rst_dqs_div_in                                                 IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rst_dqs_div_out                                                IOSTANDARD = SSTL18_II;
############################################################################
# IO Signals Registering Constraints
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/*iob_address*                               IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/*iob_ba*                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_rasb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_casb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_web                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_csb0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_csb1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_ODT0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_ODT1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_cke                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/iobs0/controller_iobs0/iob_rst_dqs_div_out                         IOB = TRUE;
############################################################################
# Control Signals Registering Location
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_cke_int                                            LOC = SLICE_X128Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_csb_int<0>                                         LOC = SLICE_X128Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_csb_int<1>                                         LOC = SLICE_X128Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_force_nop_int<0>                                   LOC = SLICE_X128Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_force_nop_int<1>                                   LOC = SLICE_X128Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<13>                                    LOC = SLICE_X128Y122;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<12>                                    LOC = SLICE_X127Y123;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<11>                                    LOC = SLICE_X127Y122;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<10>                                    LOC = SLICE_X127Y121;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<9>                                     LOC = SLICE_X127Y120;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<8>                                     LOC = SLICE_X128Y119;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<7>                                     LOC = SLICE_X127Y111;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<6>                                     LOC = SLICE_X127Y119;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<5>                                     LOC = SLICE_X127Y118;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<4>                                     LOC = SLICE_X128Y114;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<3>                                     LOC = SLICE_X127Y115;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<2>                                     LOC = SLICE_X127Y114;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<1>                                     LOC = SLICE_X127Y113;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_address_int<0>                                     LOC = SLICE_X127Y112;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_ba_int<1>                                          LOC = SLICE_X127Y110;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_ba_int<0>                                          LOC = SLICE_X127Y109;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_cmd<2>                                             LOC = SLICE_X127Y108;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_cmd<1>                                             LOC = SLICE_X128Y106;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_cmd<0>                                             LOC = SLICE_X127Y107;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/controller0/ddr_rst_dqs_div_out_int                                LOC = SLICE_X128Y118;
############################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
############################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk0b                                                          LOC = W3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk0                                                           LOC = W4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk1b                                                          LOC = Y3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk1                                                           LOC = Y4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk2b                                                          LOC = AA3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_clk2                                                           LOC = AA4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<0>                                                          LOC = F7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<1>                                                          LOC = G4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<2>                                                          LOC = K1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<3>                                                          LOC = M8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<4>                                                          LOC = P8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<5>                                                          LOC = R3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<6>                                                          LOC = T3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<7>                                                          LOC = U2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dm<8>                                                          LOC = N6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_cke                                                            LOC = M2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ODT<1>                                                         LOC = T6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ODT<0>                                                         LOC = P1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_csb<1>                                                         LOC = V7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_csb<0>                                                         LOC = U5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<13>                                                    LOC = V2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<12>                                                    LOC = W9;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<11>                                                    LOC = W10;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<10>                                                    LOC = W7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<9>                                                     LOC = W8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<8>                                                     LOC = W5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<7>                                                     LOC = Y11;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<6>                                                     LOC = W11;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<5>                                                     LOC = W12;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<4>                                                     LOC = W2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<3>                                                     LOC = Y9;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<2>                                                     LOC = Y10;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<1>                                                     LOC = Y6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_address<0>                                                     LOC = Y7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ba<1>                                                          LOC = Y12;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_ba<0>                                                          LOC = AA9;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rasb                                                           LOC = AA10;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_web                                                            LOC = AA7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_casb                                                           LOC = AA12;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rst_dqs_div_in                                                 LOC = N1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_rst_dqs_div_out                                                LOC = W6;
#########################################################################
# MAXDELAY constraints for the data path
#########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/fbit_0(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/fbit_1(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/fbit_2(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/fbit_3(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/fifo_*_wr_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/fifo_*_rd_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/transfer_done_*                                         MAXDELAY = 1500ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/ddr_dq(*)                                               MAXDELAY = 400ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/ddr_dqs_int_delay_in*                                   MAXDELAY = 651ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay?_col?/delay?            MAXDELAY = 57ps;

########################################################################
# rst_dqs logic constraints
########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/ddr_rst_dqs_div_in                                                 MAXDELAY = 430ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delayed               MAXDELAY = 1500ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/one            LOC = SLICE_X162Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/one            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/two            LOC = SLICE_X162Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/two            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/three          LOC = SLICE_X162Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/three          BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/four           LOC = SLICE_X163Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/four           BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/five           LOC = SLICE_X163Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/five           BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/six            LOC = SLICE_X163Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/rst_dqs_div_delay0/six            BEL = G;
#############################################################
##  constraints for bit no_dpin, 0
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div0/col0                LOC = SLICE_X163Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div0/col1                LOC = SLICE_X161Y204;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(0)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(0)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   LOC = SLICE_X161Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  LOC = SLICE_X163Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  LOC = SLICE_X163Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 LOC = SLICE_X160Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 LOC = SLICE_X162Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 LOC = SLICE_X162Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        LOC = SLICE_X162Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 LOC = SLICE_X159Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 LOC = SLICE_X159Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  LOC = SLICE_X159Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  LOC = SLICE_X159Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        LOC = SLICE_X159Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        LOC = SLICE_X159Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  LOC = SLICE_X158Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 LOC = SLICE_X158Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        LOC = SLICE_X158Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<0>                                                          LOC = D3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC_ORIGIN = X160Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<1>                                                          LOC = E3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit1/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<2>                                                          LOC = D1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC_ORIGIN = X160Y200;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
#############################################################
##  constraints for bit ddr2_dq, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<3>                                                          LOC = D2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit3/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit2/dq;
#############################################################
##  constraints for bit ddr2_dqs, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<0>                                                         LOC = E2;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/one               LOC = SLICE_X162Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/two               LOC = SLICE_X162Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/three             LOC = SLICE_X162Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/four              LOC = SLICE_X163Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/five              LOC = SLICE_X163Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/six               LOC = SLICE_X163Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/one               LOC = SLICE_X160Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/two               LOC = SLICE_X160Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/three             LOC = SLICE_X160Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/four              LOC = SLICE_X161Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/five              LOC = SLICE_X161Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/six               LOC = SLICE_X161Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay0_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<4>                                                          LOC = F4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC_ORIGIN = X160Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<5>                                                          LOC = F3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit5/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<6>                                                          LOC = F1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC_ORIGIN = X160Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
#############################################################
##  constraints for bit ddr2_dq, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<7>                                                          LOC = F2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit7/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit6/dq;
#############################################################
##  constraints for bit no_dpin, 1
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div1/col0                LOC = SLICE_X163Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div1/col1                LOC = SLICE_X161Y196;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(1)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(1)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   LOC = SLICE_X161Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  LOC = SLICE_X163Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  LOC = SLICE_X163Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 LOC = SLICE_X160Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 LOC = SLICE_X162Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 LOC = SLICE_X162Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        LOC = SLICE_X162Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 LOC = SLICE_X159Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 LOC = SLICE_X159Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  LOC = SLICE_X159Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  LOC = SLICE_X159Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        LOC = SLICE_X159Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        LOC = SLICE_X159Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  LOC = SLICE_X158Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 LOC = SLICE_X158Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        LOC = SLICE_X158Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<8>                                                          LOC = G2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC_ORIGIN = X160Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 9
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<9>                                                          LOC = G1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit9/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 10
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<10>                                                         LOC = G5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC_ORIGIN = X160Y192;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
#############################################################
##  constraints for bit ddr2_dq, 11
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<11>                                                         LOC = H6;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit11/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit10/dq;
#############################################################
##  constraints for bit ddr2_dqs, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<1>                                                         LOC = H5;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/one               LOC = SLICE_X162Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/two               LOC = SLICE_X162Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/three             LOC = SLICE_X162Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/four              LOC = SLICE_X163Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/five              LOC = SLICE_X163Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/six               LOC = SLICE_X163Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/one               LOC = SLICE_X160Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/two               LOC = SLICE_X160Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/three             LOC = SLICE_X160Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/four              LOC = SLICE_X161Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/five              LOC = SLICE_X161Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/six               LOC = SLICE_X161Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay1_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 12
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<12>                                                         LOC = H3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC_ORIGIN = X160Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 13
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<13>                                                         LOC = H2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit13/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 14
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<14>                                                         LOC = H7;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC_ORIGIN = X160Y188;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
#############################################################
##  constraints for bit ddr2_dq, 15
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<15>                                                         LOC = J8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit15/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit14/dq;
#############################################################
##  constraints for bit no_dpin, 2
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div2/col0                LOC = SLICE_X163Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div2/col1                LOC = SLICE_X161Y180;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(2)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(2)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   LOC = SLICE_X161Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  LOC = SLICE_X163Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  LOC = SLICE_X163Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 LOC = SLICE_X160Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 LOC = SLICE_X162Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 LOC = SLICE_X162Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        LOC = SLICE_X162Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 LOC = SLICE_X159Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 LOC = SLICE_X159Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  LOC = SLICE_X159Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  LOC = SLICE_X159Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        LOC = SLICE_X159Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        LOC = SLICE_X159Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  LOC = SLICE_X158Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 LOC = SLICE_X158Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        LOC = SLICE_X158Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 16
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<16>                                                         LOC = L8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC_ORIGIN = X160Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 17
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<17>                                                         LOC = L9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit17/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 18
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<18>                                                         LOC = L6;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC_ORIGIN = X160Y176;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
#############################################################
##  constraints for bit ddr2_dq, 19
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<19>                                                         LOC = L7;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit19/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit18/dq;
#############################################################
##  constraints for bit ddr2_dqs, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<2>                                                         LOC = L3;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/one               LOC = SLICE_X162Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/two               LOC = SLICE_X162Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/three             LOC = SLICE_X162Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/four              LOC = SLICE_X163Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/five              LOC = SLICE_X163Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/six               LOC = SLICE_X163Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/one               LOC = SLICE_X160Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/two               LOC = SLICE_X160Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/three             LOC = SLICE_X160Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/four              LOC = SLICE_X161Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/five              LOC = SLICE_X161Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/six               LOC = SLICE_X161Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay2_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 20
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<20>                                                         LOC = L5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC_ORIGIN = X160Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 21
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<21>                                                         LOC = L4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit21/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 22
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<22>                                                         LOC = L1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC_ORIGIN = X160Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
#############################################################
##  constraints for bit ddr2_dq, 23
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<23>                                                         LOC = L2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit23/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit22/dq;
#############################################################
##  constraints for bit no_dpin, 3
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div3/col0                LOC = SLICE_X163Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div3/col1                LOC = SLICE_X161Y172;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(3)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(3)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   LOC = SLICE_X161Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  LOC = SLICE_X163Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  LOC = SLICE_X163Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 LOC = SLICE_X160Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 LOC = SLICE_X162Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 LOC = SLICE_X162Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        LOC = SLICE_X162Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 LOC = SLICE_X159Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 LOC = SLICE_X159Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  LOC = SLICE_X159Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  LOC = SLICE_X159Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        LOC = SLICE_X159Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        LOC = SLICE_X159Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  LOC = SLICE_X158Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 LOC = SLICE_X158Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        LOC = SLICE_X158Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 24
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<24>                                                         LOC = M11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC_ORIGIN = X160Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 25
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<25>                                                         LOC = M12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit25/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 26
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<26>                                                         LOC = M9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC_ORIGIN = X160Y168;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
#############################################################
##  constraints for bit ddr2_dq, 27
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<27>                                                         LOC = M10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit27/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit26/dq;
#############################################################
##  constraints for bit ddr2_dqs, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<3>                                                         LOC = M3;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/one               LOC = SLICE_X162Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/two               LOC = SLICE_X162Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/three             LOC = SLICE_X162Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/four              LOC = SLICE_X163Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/five              LOC = SLICE_X163Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/six               LOC = SLICE_X163Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/one               LOC = SLICE_X160Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/two               LOC = SLICE_X160Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/three             LOC = SLICE_X160Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/four              LOC = SLICE_X161Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/five              LOC = SLICE_X161Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/six               LOC = SLICE_X161Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay3_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 28
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<28>                                                         LOC = M4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC_ORIGIN = X160Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 29
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<29>                                                         LOC = M5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit29/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 30
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<30>                                                         LOC = N7;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC_ORIGIN = X160Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
#############################################################
##  constraints for bit ddr2_dq, 31
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<31>                                                         LOC = N8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit31/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit30/dq;
#############################################################
##  constraints for bit no_dpin, 8
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div8/col0                LOC = SLICE_X163Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div8/col1                LOC = SLICE_X161Y164;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(8)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(8)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   LOC = SLICE_X161Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  LOC = SLICE_X163Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  LOC = SLICE_X163Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 LOC = SLICE_X160Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 LOC = SLICE_X162Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 LOC = SLICE_X162Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        LOC = SLICE_X162Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 LOC = SLICE_X159Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 LOC = SLICE_X159Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  LOC = SLICE_X159Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  LOC = SLICE_X159Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        LOC = SLICE_X159Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        LOC = SLICE_X159Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  LOC = SLICE_X158Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 LOC = SLICE_X158Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        LOC = SLICE_X158Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 64
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<64>                                                         LOC = N9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC_ORIGIN = X160Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 65
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<65>                                                         LOC = N10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit65/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 66
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<66>                                                         LOC = N3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC_ORIGIN = X160Y160;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
#############################################################
##  constraints for bit ddr2_dq, 67
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<67>                                                         LOC = N4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit67/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit66/dq;
#############################################################
##  constraints for bit ddr2_dqs, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<8>                                                         LOC = N2;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/one               LOC = SLICE_X162Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/two               LOC = SLICE_X162Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/three             LOC = SLICE_X162Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/four              LOC = SLICE_X163Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/five              LOC = SLICE_X163Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/six               LOC = SLICE_X163Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/one               LOC = SLICE_X160Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/two               LOC = SLICE_X160Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/three             LOC = SLICE_X160Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/four              LOC = SLICE_X161Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/five              LOC = SLICE_X161Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/six               LOC = SLICE_X161Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay8_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 68
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<68>                                                         LOC = N11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC_ORIGIN = X160Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 69
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<69>                                                         LOC = N12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit69/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 70
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<70>                                                         LOC = P9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC_ORIGIN = X160Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
#############################################################
##  constraints for bit ddr2_dq, 71
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<71>                                                         LOC = P10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit71/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit70/dq;
#############################################################
##  constraints for bit no_dpin, 4
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div4/col0                LOC = SLICE_X163Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div4/col1                LOC = SLICE_X161Y156;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(4)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(4)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   LOC = SLICE_X161Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  LOC = SLICE_X162Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  LOC = SLICE_X162Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 LOC = SLICE_X160Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 LOC = SLICE_X162Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 LOC = SLICE_X162Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        LOC = SLICE_X163Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 LOC = SLICE_X159Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 LOC = SLICE_X159Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  LOC = SLICE_X159Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  LOC = SLICE_X159Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        LOC = SLICE_X159Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        LOC = SLICE_X159Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  LOC = SLICE_X158Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 LOC = SLICE_X158Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        LOC = SLICE_X158Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 32
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<32>                                                         LOC = P11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC_ORIGIN = X160Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 33
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<33>                                                         LOC = P12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit33/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 34
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<34>                                                         LOC = P5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC_ORIGIN = X160Y152;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
#############################################################
##  constraints for bit ddr2_dq, 35
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<35>                                                         LOC = P6;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit35/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit34/dq;
#############################################################
##  constraints for bit ddr2_dqs, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<4>                                                         LOC = P2;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/one               LOC = SLICE_X162Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/two               LOC = SLICE_X162Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/three             LOC = SLICE_X162Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/four              LOC = SLICE_X163Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/five              LOC = SLICE_X163Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/six               LOC = SLICE_X163Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/one               LOC = SLICE_X160Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/two               LOC = SLICE_X160Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/three             LOC = SLICE_X160Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/four              LOC = SLICE_X161Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/five              LOC = SLICE_X161Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/six               LOC = SLICE_X161Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay4_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 36
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<36>                                                         LOC = R9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC_ORIGIN = X160Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 37
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<37>                                                         LOC = R10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit37/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 38
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<38>                                                         LOC = R5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC_ORIGIN = X160Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
#############################################################
##  constraints for bit ddr2_dq, 39
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<39>                                                         LOC = R6;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit39/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit38/dq;
#############################################################
##  constraints for bit no_dpin, 5
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div5/col0                LOC = SLICE_X163Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div5/col1                LOC = SLICE_X161Y148;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(5)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(5)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   LOC = SLICE_X161Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  LOC = SLICE_X163Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  LOC = SLICE_X163Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 LOC = SLICE_X160Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 LOC = SLICE_X162Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 LOC = SLICE_X162Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        LOC = SLICE_X162Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 LOC = SLICE_X159Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 LOC = SLICE_X159Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  LOC = SLICE_X159Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  LOC = SLICE_X159Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        LOC = SLICE_X159Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        LOC = SLICE_X159Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  LOC = SLICE_X158Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 LOC = SLICE_X158Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        LOC = SLICE_X158Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 40
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<40>                                                         LOC = R1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC_ORIGIN = X160Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 41
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<41>                                                         LOC = R2;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit41/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 42
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<42>                                                         LOC = R11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC_ORIGIN = X160Y144;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
#############################################################
##  constraints for bit ddr2_dq, 43
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<43>                                                         LOC = R12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit43/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit42/dq;
#############################################################
##  constraints for bit ddr2_dqs, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<5>                                                         LOC = T7;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/one               LOC = SLICE_X162Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/two               LOC = SLICE_X162Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/three             LOC = SLICE_X162Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/four              LOC = SLICE_X163Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/five              LOC = SLICE_X163Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/six               LOC = SLICE_X163Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/one               LOC = SLICE_X160Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/two               LOC = SLICE_X160Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/three             LOC = SLICE_X160Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/four              LOC = SLICE_X161Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/five              LOC = SLICE_X161Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/six               LOC = SLICE_X161Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay5_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 44
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<44>                                                         LOC = T8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC_ORIGIN = X160Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 45
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<45>                                                         LOC = R8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit45/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 46
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<46>                                                         LOC = T4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC_ORIGIN = X160Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
#############################################################
##  constraints for bit ddr2_dq, 47
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<47>                                                         LOC = T5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit47/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit46/dq;
#############################################################
##  constraints for bit no_dpin, 6
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div6/col0                LOC = SLICE_X163Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div6/col1                LOC = SLICE_X161Y140;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(6)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(6)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   LOC = SLICE_X161Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  LOC = SLICE_X163Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  LOC = SLICE_X163Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 LOC = SLICE_X160Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 LOC = SLICE_X162Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 LOC = SLICE_X162Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        LOC = SLICE_X162Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 LOC = SLICE_X159Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 LOC = SLICE_X159Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  LOC = SLICE_X159Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  LOC = SLICE_X159Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        LOC = SLICE_X159Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        LOC = SLICE_X159Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  LOC = SLICE_X158Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 LOC = SLICE_X158Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        LOC = SLICE_X158Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 48
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<48>                                                         LOC = T10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC_ORIGIN = X160Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 49
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<49>                                                         LOC = T11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit49/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 50
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<50>                                                         LOC = U7;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC_ORIGIN = X160Y136;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
#############################################################
##  constraints for bit ddr2_dq, 51
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<51>                                                         LOC = U8;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit51/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit50/dq;
#############################################################
##  constraints for bit ddr2_dqs, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<6>                                                         LOC = U6;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/one               LOC = SLICE_X162Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/two               LOC = SLICE_X162Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/three             LOC = SLICE_X162Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/four              LOC = SLICE_X163Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/five              LOC = SLICE_X163Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/six               LOC = SLICE_X163Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/one               LOC = SLICE_X160Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/two               LOC = SLICE_X160Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/three             LOC = SLICE_X160Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/four              LOC = SLICE_X161Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/five              LOC = SLICE_X161Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/six               LOC = SLICE_X161Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay6_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 52
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<52>                                                         LOC = U9;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC_ORIGIN = X160Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 53
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<53>                                                         LOC = U10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit53/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 54
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<54>                                                         LOC = U3;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC_ORIGIN = X160Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
#############################################################
##  constraints for bit ddr2_dq, 55
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<55>                                                         LOC = U4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit55/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit54/dq;
#############################################################
##  constraints for bit no_dpin, 7
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div7/col0                LOC = SLICE_X163Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_dqs_div7/col1                LOC = SLICE_X161Y132;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col0(7)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/dqs_div_col1(7)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   LOC = SLICE_X161Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  LOC = SLICE_X163Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  LOC = SLICE_X163Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 LOC = SLICE_X160Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 LOC = SLICE_X162Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 LOC = SLICE_X162Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        LOC = SLICE_X162Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 LOC = SLICE_X159Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 LOC = SLICE_X159Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  LOC = SLICE_X159Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  LOC = SLICE_X159Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        LOC = SLICE_X159Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        LOC = SLICE_X159Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  LOC = SLICE_X158Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 LOC = SLICE_X158Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        LOC = SLICE_X158Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 56
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<56>                                                         LOC = T12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC_ORIGIN = X160Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 57
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<57>                                                         LOC = U12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit57/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 58
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<58>                                                         LOC = V10;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC_ORIGIN = X160Y128;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
#############################################################
##  constraints for bit ddr2_dq, 59
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<59>                                                         LOC = V11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit59/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit58/dq;
#############################################################
##  constraints for bit ddr2_dqs, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dqs<7>                                                         LOC = V8;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/one               LOC = SLICE_X162Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/two               LOC = SLICE_X162Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/three             LOC = SLICE_X162Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/four              LOC = SLICE_X163Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/five              LOC = SLICE_X163Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/six               LOC = SLICE_X163Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/one               LOC = SLICE_X160Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/two               LOC = SLICE_X160Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/three             LOC = SLICE_X160Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/four              LOC = SLICE_X161Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/five              LOC = SLICE_X161Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/six               LOC = SLICE_X161Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read_controller0/dqs_delay7_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 60
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<60>                                                         LOC = U11;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC_ORIGIN = X160Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 61
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<61>                                                         LOC = V12;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit61/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 62
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<62>                                                         LOC = V4;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC_ORIGIN = X160Y124;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
#############################################################
##  constraints for bit ddr2_dq, 63
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM1/pad_dq<63>                                                         LOC = V5;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit63/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM1/data_path0/data_read0/ddr2_dqbit62/dq;
!TCL! }
!TCL! if {[lsearch -exact $DIMM_NUMS 2]!=-1} {

 #####    #####  ##   ## ##   ##           ###  
  #   #     #     #   #   #   #           #   # 
  #    #    #     ## ##   ## ##               # 
  #    #    #     ## ##   ## ##               # 
  #    #    #     # # #   # # #              #  
  #    #    #     # # #   # # #             #   
  #    #    #     #   #   #   #            #    
  #   #     #     #   #   #   #           #     
 #####    #####  ### ### ### ###          ##### 

# Memory controller constraints on DDR DIMM 2

############################################################################
# I/O STANDARDS
############################################################################
# SSTL18_II for input or output signals
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk*                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk*b                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<*>                                                     IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ba<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rasb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_casb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_web                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_csb<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_cke                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ODT<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rst_dqs_div_in                                                 IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rst_dqs_div_out                                                IOSTANDARD = SSTL18_II;
############################################################################
# IO Signals Registering Constraints
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/*iob_address*                               IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/*iob_ba*                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_rasb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_casb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_web                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_csb0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_csb1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_ODT0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_ODT1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_cke                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/iobs0/controller_iobs0/iob_rst_dqs_div_out                         IOB = TRUE;
############################################################################
# Control Signals Registering Location
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_cke_int                                            LOC = SLICE_X128Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_csb_int<0>                                         LOC = SLICE_X128Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_csb_int<1>                                         LOC = SLICE_X128Y20;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_force_nop_int<0>                                   LOC = SLICE_X128Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_force_nop_int<1>                                   LOC = SLICE_X128Y21;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<13>                                    LOC = SLICE_X127Y21;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<12>                                    LOC = SLICE_X127Y20;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<11>                                    LOC = SLICE_X128Y18;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<10>                                    LOC = SLICE_X128Y17;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<9>                                     LOC = SLICE_X128Y16;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<8>                                     LOC = SLICE_X127Y17;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<7>                                     LOC = SLICE_X127Y16;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<6>                                     LOC = SLICE_X128Y15;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<5>                                     LOC = SLICE_X128Y14;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<4>                                     LOC = SLICE_X127Y13;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<3>                                     LOC = SLICE_X127Y12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<2>                                     LOC = SLICE_X128Y10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<1>                                     LOC = SLICE_X128Y9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_address_int<0>                                     LOC = SLICE_X128Y8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_ba_int<1>                                          LOC = SLICE_X128Y7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_ba_int<0>                                          LOC = SLICE_X128Y5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_cmd<2>                                             LOC = SLICE_X128Y4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_cmd<1>                                             LOC = SLICE_X127Y5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_cmd<0>                                             LOC = SLICE_X127Y4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/controller0/ddr_rst_dqs_div_out_int                                LOC = SLICE_X128Y6;
############################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
############################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk0b                                                          LOC = AT3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk0                                                           LOC = AT4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk1b                                                          LOC = AV1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk1                                                           LOC = AV2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk2b                                                          LOC = AV7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_clk2                                                           LOC = AW7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<0>                                                          LOC = AC4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<1>                                                          LOC = AD4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<2>                                                          LOC = AE5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<3>                                                          LOC = AF6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<8>                                                          LOC = AG7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<4>                                                          LOC = AH10;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<5>                                                          LOC = AK2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<6>                                                          LOC = AL3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dm<7>                                                          LOC = AN3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_cke                                                            LOC = AH3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ODT<1>                                                         LOC = AL7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ODT<0>                                                         LOC = AK5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_csb<1>                                                         LOC = AP8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_csb<0>                                                         LOC = AM6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<13>                                                    LOC = AP6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<12>                                                    LOC = AP7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<11>                                                    LOC = AR3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<10>                                                    LOC = AT5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<9>                                                     LOC = AR6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<8>                                                     LOC = AR4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<7>                                                     LOC = AR5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<6>                                                     LOC = AT1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<5>                                                     LOC = AT2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<4>                                                     LOC = AU1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<3>                                                     LOC = AU2;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<2>                                                     LOC = AU4;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<1>                                                     LOC = AV3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_address<0>                                                     LOC = AW3;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ba<1>                                                          LOC = AW1;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_ba<0>                                                          LOC = AT8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rasb                                                           LOC = AU8;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_web                                                            LOC = AT6;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_casb                                                           LOC = AU7;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rst_dqs_div_in                                                 LOC = AJ5;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_rst_dqs_div_out                                                LOC = AW2;
#########################################################################
# MAXDELAY constraints for the data path
#########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/fbit_0(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/fbit_1(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/fbit_2(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/fbit_3(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/fifo_*_wr_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/fifo_*_rd_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/transfer_done_*                                         MAXDELAY = 1500ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/ddr_dq(*)                                               MAXDELAY = 400ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/ddr_dqs_int_delay_in*                                   MAXDELAY = 651ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay?_col?/delay?            MAXDELAY = 57ps;

########################################################################
# rst_dqs logic constraints
########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/ddr_rst_dqs_div_in                                                 MAXDELAY = 430ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delayed               MAXDELAY = 1500ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/one            LOC = SLICE_X162Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/one            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/two            LOC = SLICE_X162Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/two            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/three          LOC = SLICE_X162Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/three          BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/four           LOC = SLICE_X163Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/four           BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/five           LOC = SLICE_X163Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/five           BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/six            LOC = SLICE_X163Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/rst_dqs_div_delay0/six            BEL = G;
#############################################################
##  constraints for bit no_dpin, 0
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div0/col0                LOC = SLICE_X163Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div0/col1                LOC = SLICE_X161Y99;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(0)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(0)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   LOC = SLICE_X161Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  LOC = SLICE_X163Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  LOC = SLICE_X163Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 LOC = SLICE_X160Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 LOC = SLICE_X162Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 LOC = SLICE_X162Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        LOC = SLICE_X162Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 LOC = SLICE_X159Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 LOC = SLICE_X159Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  LOC = SLICE_X159Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  LOC = SLICE_X159Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        LOC = SLICE_X159Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        LOC = SLICE_X159Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  LOC = SLICE_X158Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 LOC = SLICE_X158Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        LOC = SLICE_X158Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<0>                                                          LOC = AC11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC_ORIGIN = X160Y96;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<1>                                                          LOC = AC12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit1/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<2>                                                          LOC = AC6;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit2/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dq, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<3>                                                          LOC = AC7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit3/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit0/dq;
#############################################################
##  constraints for bit ddr2_dqs, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<0>                                                         LOC = AC10;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/one               LOC = SLICE_X162Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/two               LOC = SLICE_X162Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/three             LOC = SLICE_X162Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/four              LOC = SLICE_X163Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/five              LOC = SLICE_X163Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/six               LOC = SLICE_X163Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/one               LOC = SLICE_X160Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/two               LOC = SLICE_X160Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/three             LOC = SLICE_X160Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/four              LOC = SLICE_X161Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/five              LOC = SLICE_X161Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/six               LOC = SLICE_X161Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay0_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<4>                                                          LOC = AD9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC_ORIGIN = X160Y92;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<5>                                                          LOC = AD10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit5/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<6>                                                          LOC = AD1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit6/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit ddr2_dq, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<7>                                                          LOC = AD2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit7/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit4/dq;
#############################################################
##  constraints for bit no_dpin, 1
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div1/col0                LOC = SLICE_X163Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div1/col1                LOC = SLICE_X161Y91;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(1)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(1)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   LOC = SLICE_X161Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  LOC = SLICE_X163Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  LOC = SLICE_X163Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 LOC = SLICE_X160Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 LOC = SLICE_X162Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 LOC = SLICE_X162Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        LOC = SLICE_X162Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 LOC = SLICE_X159Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 LOC = SLICE_X159Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  LOC = SLICE_X159Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  LOC = SLICE_X159Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        LOC = SLICE_X159Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        LOC = SLICE_X159Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  LOC = SLICE_X158Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 LOC = SLICE_X158Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        LOC = SLICE_X158Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<8>                                                          LOC = AD11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC_ORIGIN = X160Y88;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 9
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<9>                                                          LOC = AD12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit9/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 10
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<10>                                                         LOC = AD5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit10/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dq, 11
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<11>                                                         LOC = AD6;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit11/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit8/dq;
#############################################################
##  constraints for bit ddr2_dqs, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<1>                                                         LOC = AD8;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/one               LOC = SLICE_X162Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/two               LOC = SLICE_X162Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/three             LOC = SLICE_X162Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/four              LOC = SLICE_X163Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/five              LOC = SLICE_X163Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/six               LOC = SLICE_X163Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/one               LOC = SLICE_X160Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/two               LOC = SLICE_X160Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/three             LOC = SLICE_X160Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/four              LOC = SLICE_X161Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/five              LOC = SLICE_X161Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/six               LOC = SLICE_X161Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay1_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 12
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<12>                                                         LOC = AE10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC_ORIGIN = X160Y84;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 13
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<13>                                                         LOC = AE11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit13/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 14
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<14>                                                         LOC = AE1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit14/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit ddr2_dq, 15
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<15>                                                         LOC = AE2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit15/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit12/dq;
#############################################################
##  constraints for bit no_dpin, 2
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div2/col0                LOC = SLICE_X163Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div2/col1                LOC = SLICE_X161Y83;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(2)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(2)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   LOC = SLICE_X161Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  LOC = SLICE_X163Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  LOC = SLICE_X163Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 LOC = SLICE_X160Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 LOC = SLICE_X162Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 LOC = SLICE_X162Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        LOC = SLICE_X162Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 LOC = SLICE_X159Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 LOC = SLICE_X159Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  LOC = SLICE_X159Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  LOC = SLICE_X159Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        LOC = SLICE_X159Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        LOC = SLICE_X159Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  LOC = SLICE_X158Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 LOC = SLICE_X158Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        LOC = SLICE_X158Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 16
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<16>                                                         LOC = AF11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC_ORIGIN = X160Y80;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 17
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<17>                                                         LOC = AE12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit17/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 18
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<18>                                                         LOC = AE7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit18/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dq, 19
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<19>                                                         LOC = AE8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit19/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit16/dq;
#############################################################
##  constraints for bit ddr2_dqs, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<2>                                                         LOC = AF2;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/one               LOC = SLICE_X162Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/two               LOC = SLICE_X162Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/three             LOC = SLICE_X162Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/four              LOC = SLICE_X163Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/five              LOC = SLICE_X163Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/six               LOC = SLICE_X163Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/one               LOC = SLICE_X160Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/two               LOC = SLICE_X160Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/three             LOC = SLICE_X160Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/four              LOC = SLICE_X161Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/five              LOC = SLICE_X161Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/six               LOC = SLICE_X161Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay2_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 20
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<20>                                                         LOC = AG12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC_ORIGIN = X160Y76;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 21
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<21>                                                         LOC = AF12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit21/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 22
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<22>                                                         LOC = AF3;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit22/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit ddr2_dq, 23
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<23>                                                         LOC = AF4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit23/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit20/dq;
#############################################################
##  constraints for bit no_dpin, 3
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div3/col0                LOC = SLICE_X163Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div3/col1                LOC = SLICE_X161Y75;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(3)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(3)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   LOC = SLICE_X161Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  LOC = SLICE_X163Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  LOC = SLICE_X163Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 LOC = SLICE_X160Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 LOC = SLICE_X162Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 LOC = SLICE_X162Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        LOC = SLICE_X162Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 LOC = SLICE_X159Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 LOC = SLICE_X159Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  LOC = SLICE_X159Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  LOC = SLICE_X159Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        LOC = SLICE_X159Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        LOC = SLICE_X159Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  LOC = SLICE_X158Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 LOC = SLICE_X158Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        LOC = SLICE_X158Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 24
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<24>                                                         LOC = AF7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC_ORIGIN = X160Y72;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 25
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<25>                                                         LOC = AF8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit25/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 26
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<26>                                                         LOC = AF9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit26/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dq, 27
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<27>                                                         LOC = AF10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit27/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit24/dq;
#############################################################
##  constraints for bit ddr2_dqs, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<3>                                                         LOC = AG3;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/one               LOC = SLICE_X162Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/two               LOC = SLICE_X162Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/three             LOC = SLICE_X162Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/four              LOC = SLICE_X163Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/five              LOC = SLICE_X163Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/six               LOC = SLICE_X163Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/one               LOC = SLICE_X160Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/two               LOC = SLICE_X160Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/three             LOC = SLICE_X160Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/four              LOC = SLICE_X161Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/five              LOC = SLICE_X161Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/six               LOC = SLICE_X161Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay3_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 28
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<28>                                                         LOC = AG10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC_ORIGIN = X160Y68;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 29
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<29>                                                         LOC = AG11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit29/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 30
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<30>                                                         LOC = AG4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit30/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit ddr2_dq, 31
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<31>                                                         LOC = AG5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit31/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit28/dq;
#############################################################
##  constraints for bit no_dpin, 8
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div8/col0                LOC = SLICE_X163Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div8/col1                LOC = SLICE_X161Y67;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(8)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(8)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   LOC = SLICE_X161Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  LOC = SLICE_X163Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  LOC = SLICE_X163Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 LOC = SLICE_X160Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 LOC = SLICE_X162Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 LOC = SLICE_X162Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        LOC = SLICE_X162Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 LOC = SLICE_X159Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 LOC = SLICE_X159Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  LOC = SLICE_X159Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  LOC = SLICE_X159Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        LOC = SLICE_X159Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        LOC = SLICE_X159Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  LOC = SLICE_X158Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 LOC = SLICE_X158Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        LOC = SLICE_X158Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 64
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<64>                                                         LOC = AG8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC_ORIGIN = X160Y64;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 65
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<65>                                                         LOC = AH8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit65/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 66
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<66>                                                         LOC = AH1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit66/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dq, 67
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<67>                                                         LOC = AH2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit67/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit64/dq;
#############################################################
##  constraints for bit ddr2_dqs, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<8>                                                         LOC = AJ3;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/one               LOC = SLICE_X162Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/two               LOC = SLICE_X162Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/three             LOC = SLICE_X162Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/four              LOC = SLICE_X163Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/five              LOC = SLICE_X163Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/six               LOC = SLICE_X163Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/one               LOC = SLICE_X160Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/two               LOC = SLICE_X160Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/three             LOC = SLICE_X160Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/four              LOC = SLICE_X161Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/five              LOC = SLICE_X161Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/six               LOC = SLICE_X161Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay8_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 68
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<68>                                                         LOC = AH11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC_ORIGIN = X160Y60;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 69
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<69>                                                         LOC = AH12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit69/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 70
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<70>                                                         LOC = AH5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit70/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit ddr2_dq, 71
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<71>                                                         LOC = AH6;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit71/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit68/dq;
#############################################################
##  constraints for bit no_dpin, 4
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div4/col0                LOC = SLICE_X163Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div4/col1                LOC = SLICE_X161Y59;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(4)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(4)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   LOC = SLICE_X161Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  LOC = SLICE_X163Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  LOC = SLICE_X163Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 LOC = SLICE_X160Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 LOC = SLICE_X162Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 LOC = SLICE_X162Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        LOC = SLICE_X162Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 LOC = SLICE_X159Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 LOC = SLICE_X159Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  LOC = SLICE_X159Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  LOC = SLICE_X159Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        LOC = SLICE_X159Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        LOC = SLICE_X159Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  LOC = SLICE_X158Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 LOC = SLICE_X158Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        LOC = SLICE_X158Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 32
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<32>                                                         LOC = AJ11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC_ORIGIN = X160Y56;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 33
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<33>                                                         LOC = AJ12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit33/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 34
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<34>                                                         LOC = AJ1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit34/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dq, 35
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<35>                                                         LOC = AJ2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit35/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit32/dq;
#############################################################
##  constraints for bit ddr2_dqs, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<4>                                                         LOC = AJ6;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/one               LOC = SLICE_X162Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/two               LOC = SLICE_X162Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/three             LOC = SLICE_X162Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/four              LOC = SLICE_X163Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/five              LOC = SLICE_X163Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/six               LOC = SLICE_X163Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/one               LOC = SLICE_X160Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/two               LOC = SLICE_X160Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/three             LOC = SLICE_X160Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/four              LOC = SLICE_X161Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/five              LOC = SLICE_X161Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/six               LOC = SLICE_X161Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay4_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 36
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<36>                                                         LOC = AJ9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC_ORIGIN = X160Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 37
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<37>                                                         LOC = AJ10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit37/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 38
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<38>                                                         LOC = AJ7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit38/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit ddr2_dq, 39
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<39>                                                         LOC = AJ8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit39/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit36/dq;
#############################################################
##  constraints for bit no_dpin, 5
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div5/col0                LOC = SLICE_X163Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div5/col1                LOC = SLICE_X161Y51;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(5)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(5)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   LOC = SLICE_X161Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  LOC = SLICE_X163Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  LOC = SLICE_X163Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 LOC = SLICE_X160Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 LOC = SLICE_X162Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 LOC = SLICE_X162Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        LOC = SLICE_X162Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 LOC = SLICE_X159Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 LOC = SLICE_X159Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  LOC = SLICE_X159Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  LOC = SLICE_X159Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        LOC = SLICE_X159Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        LOC = SLICE_X159Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  LOC = SLICE_X158Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 LOC = SLICE_X158Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        LOC = SLICE_X158Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 40
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<40>                                                         LOC = AK11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC_ORIGIN = X160Y48;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 41
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<41>                                                         LOC = AK12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit41/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 42
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<42>                                                         LOC = AK3;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit42/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dq, 43
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<43>                                                         LOC = AK4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit43/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit40/dq;
#############################################################
##  constraints for bit ddr2_dqs, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<5>                                                         LOC = AK6;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/one               LOC = SLICE_X162Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/two               LOC = SLICE_X162Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/three             LOC = SLICE_X162Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/four              LOC = SLICE_X163Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/five              LOC = SLICE_X163Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/six               LOC = SLICE_X163Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/one               LOC = SLICE_X160Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/two               LOC = SLICE_X160Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/three             LOC = SLICE_X160Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/four              LOC = SLICE_X161Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/five              LOC = SLICE_X161Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/six               LOC = SLICE_X161Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay5_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 44
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<44>                                                         LOC = AK9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC_ORIGIN = X160Y44;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 45
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<45>                                                         LOC = AK10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit45/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 46
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<46>                                                         LOC = AK7;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit46/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit ddr2_dq, 47
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<47>                                                         LOC = AK8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit47/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit44/dq;
#############################################################
##  constraints for bit no_dpin, 6
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div6/col0                LOC = SLICE_X163Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div6/col1                LOC = SLICE_X161Y43;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(6)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(6)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   LOC = SLICE_X161Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  LOC = SLICE_X163Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  LOC = SLICE_X163Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 LOC = SLICE_X160Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 LOC = SLICE_X162Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 LOC = SLICE_X162Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        LOC = SLICE_X162Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 LOC = SLICE_X159Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 LOC = SLICE_X159Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  LOC = SLICE_X159Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  LOC = SLICE_X159Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        LOC = SLICE_X159Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        LOC = SLICE_X159Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  LOC = SLICE_X158Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 LOC = SLICE_X158Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        LOC = SLICE_X158Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 48
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<48>                                                         LOC = AL11;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC_ORIGIN = X160Y40;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 49
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<49>                                                         LOC = AL12;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit49/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 50
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<50>                                                         LOC = AL4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit50/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dq, 51
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<51>                                                         LOC = AL5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit51/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit48/dq;
#############################################################
##  constraints for bit ddr2_dqs, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<6>                                                         LOC = AL8;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/one               LOC = SLICE_X162Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/two               LOC = SLICE_X162Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/three             LOC = SLICE_X162Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/four              LOC = SLICE_X163Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/five              LOC = SLICE_X163Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/six               LOC = SLICE_X163Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/one               LOC = SLICE_X160Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/two               LOC = SLICE_X160Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/three             LOC = SLICE_X160Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/four              LOC = SLICE_X161Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/five              LOC = SLICE_X161Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/six               LOC = SLICE_X161Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay6_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 52
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<52>                                                         LOC = AL9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC_ORIGIN = X160Y36;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 53
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<53>                                                         LOC = AL10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit53/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 54
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<54>                                                         LOC = AM1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit54/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit ddr2_dq, 55
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<55>                                                         LOC = AM2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit55/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit52/dq;
#############################################################
##  constraints for bit no_dpin, 7
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div7/col0                LOC = SLICE_X163Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_dqs_div7/col1                LOC = SLICE_X161Y35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col0(7)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/dqs_div_col1(7)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   LOC = SLICE_X161Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  LOC = SLICE_X163Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  LOC = SLICE_X163Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 LOC = SLICE_X160Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 LOC = SLICE_X162Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 LOC = SLICE_X162Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        LOC = SLICE_X162Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 LOC = SLICE_X159Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 LOC = SLICE_X159Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  LOC = SLICE_X159Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  LOC = SLICE_X159Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        LOC = SLICE_X159Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        LOC = SLICE_X159Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  LOC = SLICE_X158Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 LOC = SLICE_X158Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        LOC = SLICE_X158Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 56
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<56>                                                         LOC = AM8;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC_ORIGIN = X160Y32;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 57
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<57>                                                         LOC = AM9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit57/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 58
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<58>                                                         LOC = AM4;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit58/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dq, 59
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<59>                                                         LOC = AM5;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit59/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit56/dq;
#############################################################
##  constraints for bit ddr2_dqs, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dqs<7>                                                         LOC = AM7;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/one               LOC = SLICE_X162Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/two               LOC = SLICE_X162Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/three             LOC = SLICE_X162Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/four              LOC = SLICE_X163Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/five              LOC = SLICE_X163Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/six               LOC = SLICE_X163Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/one               LOC = SLICE_X160Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/two               LOC = SLICE_X160Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/three             LOC = SLICE_X160Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/four              LOC = SLICE_X161Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/five              LOC = SLICE_X161Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/six               LOC = SLICE_X161Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read_controller0/dqs_delay7_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 60
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<60>                                                         LOC = AN9;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC_ORIGIN = X160Y28;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 61
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<61>                                                         LOC = AM10;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit61/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 62
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<62>                                                         LOC = AN1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit62/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
#############################################################
##  constraints for bit ddr2_dq, 63
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM2/pad_dq<63>                                                         LOC = AN2;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit63/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM2/data_path0/data_read0/ddr2_dqbit60/dq;
!TCL! }
!TCL! if {[lsearch -exact $DIMM_NUMS 3]!=-1} {

 #####    #####  ##   ## ##   ##           ###  
  #   #     #     #   #   #   #           #   # 
  #    #    #     ## ##   ## ##               # 
  #    #    #     ## ##   ## ##               # 
  #    #    #     # # #   # # #             ##  
  #    #    #     # # #   # # #               # 
  #    #    #     #   #   #   #               # 
  #   #     #     #   #   #   #           #   # 
 #####    #####  ### ### ### ###           ###  

# Memory controller constraints on DDR DIMM 2

############################################################################
# I/O STANDARDS
############################################################################
# SSTL18_II for input or output signals
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk*                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk*b                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<*>                                                     IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ba<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rasb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_casb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_web                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_csb<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_cke                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ODT<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rst_dqs_div_in                                                 IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rst_dqs_div_out                                                IOSTANDARD = SSTL18_II;
############################################################################
# IO Signals Registering Constraints
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/*iob_address*                               IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/*iob_ba*                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_rasb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_casb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_web                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_csb0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_csb1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_ODT0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_ODT1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_cke                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/iobs0/controller_iobs0/iob_rst_dqs_div_out                         IOB = TRUE;
############################################################################
# Control Signals Registering Location
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_cke_int                                            LOC = SLICE_X36Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_csb_int<0>                                         LOC = SLICE_X36Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_csb_int<1>                                         LOC = SLICE_X36Y20;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_force_nop_int<0>                                   LOC = SLICE_X36Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_force_nop_int<1>                                   LOC = SLICE_X36Y21;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<13>                                    LOC = SLICE_X35Y21;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<12>                                    LOC = SLICE_X35Y20;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<11>                                    LOC = SLICE_X36Y18;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<10>                                    LOC = SLICE_X36Y17;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<9>                                     LOC = SLICE_X36Y16;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<8>                                     LOC = SLICE_X35Y17;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<7>                                     LOC = SLICE_X35Y16;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<6>                                     LOC = SLICE_X36Y15;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<5>                                     LOC = SLICE_X36Y14;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<4>                                     LOC = SLICE_X35Y13;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<3>                                     LOC = SLICE_X35Y12;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<2>                                     LOC = SLICE_X36Y10;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<1>                                     LOC = SLICE_X36Y9;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_address_int<0>                                     LOC = SLICE_X36Y8;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_ba_int<1>                                          LOC = SLICE_X36Y7;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_ba_int<0>                                          LOC = SLICE_X36Y5;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_cmd<2>                                             LOC = SLICE_X36Y4;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_cmd<1>                                             LOC = SLICE_X35Y5;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_cmd<0>                                             LOC = SLICE_X35Y4;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/controller0/ddr_rst_dqs_div_out_int                                LOC = SLICE_X36Y6;
############################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
############################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk0b                                                          LOC = AT40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk0                                                           LOC = AT39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk1b                                                          LOC = AV42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk1                                                           LOC = AV41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk2b                                                          LOC = AV36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_clk2                                                           LOC = AW36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<0>                                                          LOC = AC39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<1>                                                          LOC = AD39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<2>                                                          LOC = AE38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<3>                                                          LOC = AF37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<4>                                                          LOC = AH33;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<5>                                                          LOC = AK41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<6>                                                          LOC = AL40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<7>                                                          LOC = AN40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dm<8>                                                          LOC = AG36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_cke                                                            LOC = AH40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ODT<1>                                                         LOC = AL36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ODT<0>                                                         LOC = AK38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_csb<1>                                                         LOC = AP35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_csb<0>                                                         LOC = AM37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<13>                                                    LOC = AP37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<12>                                                    LOC = AP36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<11>                                                    LOC = AR40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<10>                                                    LOC = AT38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<9>                                                     LOC = AR37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<8>                                                     LOC = AR39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<7>                                                     LOC = AR38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<6>                                                     LOC = AT42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<5>                                                     LOC = AT41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<4>                                                     LOC = AU42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<3>                                                     LOC = AU41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<2>                                                     LOC = AU39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<1>                                                     LOC = AV40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_address<0>                                                     LOC = AW40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ba<1>                                                          LOC = AW42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_ba<0>                                                          LOC = AT35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rasb                                                           LOC = AU35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_web                                                            LOC = AT37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_casb                                                           LOC = AU36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rst_dqs_div_in                                                 LOC = AJ38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_rst_dqs_div_out                                                LOC = AW41;
#########################################################################
# MAXDELAY constraints for the data path
#########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/fbit_0(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/fbit_1(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/fbit_2(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/fbit_3(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/fifo_*_wr_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/fifo_*_rd_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/transfer_done_*                                         MAXDELAY = 1500ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/ddr_dq(*)                                               MAXDELAY = 400ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/ddr_dqs_int_delay_in*                                   MAXDELAY = 651ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay?_col?/delay?            MAXDELAY = 57ps;

########################################################################
# rst_dqs logic constraints
########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/ddr_rst_dqs_div_in                                                 MAXDELAY = 430ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delayed               MAXDELAY = 1500ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/one            LOC = SLICE_X0Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/one            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/two            LOC = SLICE_X0Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/two            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/three          LOC = SLICE_X0Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/three          BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/four           LOC = SLICE_X1Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/four           BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/five           LOC = SLICE_X1Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/five           BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/six            LOC = SLICE_X1Y53;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/rst_dqs_div_delay0/six            BEL = G;
#############################################################
##  constraints for bit no_dpin, 0
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div0/col0                LOC = SLICE_X3Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div0/col1                LOC = SLICE_X1Y99;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(0)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(0)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   LOC = SLICE_X1Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  LOC = SLICE_X3Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  LOC = SLICE_X3Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 LOC = SLICE_X0Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 LOC = SLICE_X2Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 LOC = SLICE_X2Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        LOC = SLICE_X2Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 LOC = SLICE_X5Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 LOC = SLICE_X5Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  LOC = SLICE_X5Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  LOC = SLICE_X5Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        LOC = SLICE_X5Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        LOC = SLICE_X5Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  LOC = SLICE_X4Y99;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 LOC = SLICE_X4Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        LOC = SLICE_X4Y98;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<0>                                                          LOC = AC32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit0/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dq, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<1>                                                          LOC = AC31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit1/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dq, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<2>                                                          LOC = AC37;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit2/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dq, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<3>                                                          LOC = AC36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC_ORIGIN = X0Y96;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dqs, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<0>                                                         LOC = AC33;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/one               LOC = SLICE_X2Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/two               LOC = SLICE_X2Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/three             LOC = SLICE_X2Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/four              LOC = SLICE_X3Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/five              LOC = SLICE_X3Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/six               LOC = SLICE_X3Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/one               LOC = SLICE_X0Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/two               LOC = SLICE_X0Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/three             LOC = SLICE_X0Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/four              LOC = SLICE_X1Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/five              LOC = SLICE_X1Y94;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/six               LOC = SLICE_X1Y95;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay0_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<4>                                                          LOC = AD34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit4/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit ddr2_dq, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<5>                                                          LOC = AD33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit5/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit ddr2_dq, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<6>                                                          LOC = AD42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit6/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit ddr2_dq, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<7>                                                          LOC = AD41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC_ORIGIN = X0Y92;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit no_dpin, 1
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div1/col0                LOC = SLICE_X3Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div1/col1                LOC = SLICE_X1Y91;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(1)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(1)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   LOC = SLICE_X1Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  LOC = SLICE_X3Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  LOC = SLICE_X3Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 LOC = SLICE_X0Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 LOC = SLICE_X2Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 LOC = SLICE_X2Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        LOC = SLICE_X2Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 LOC = SLICE_X5Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 LOC = SLICE_X5Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  LOC = SLICE_X5Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  LOC = SLICE_X5Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        LOC = SLICE_X5Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        LOC = SLICE_X5Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  LOC = SLICE_X4Y91;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 LOC = SLICE_X4Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        LOC = SLICE_X4Y90;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<8>                                                          LOC = AD32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit8/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dq, 9
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<9>                                                          LOC = AD31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit2                            RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit1                            RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit3                            RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit9/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dq, 10
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<10>                                                         LOC = AD38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit10/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dq, 11
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<11>                                                         LOC = AD37;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC_ORIGIN = X0Y88;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dqs, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<1>                                                         LOC = AD35;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/one               LOC = SLICE_X2Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/two               LOC = SLICE_X2Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/three             LOC = SLICE_X2Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/four              LOC = SLICE_X3Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/five              LOC = SLICE_X3Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/six               LOC = SLICE_X3Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/one               LOC = SLICE_X0Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/two               LOC = SLICE_X0Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/three             LOC = SLICE_X0Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/four              LOC = SLICE_X1Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/five              LOC = SLICE_X1Y86;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/six               LOC = SLICE_X1Y87;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay1_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 12
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<12>                                                         LOC = AE33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit12/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit ddr2_dq, 13
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<13>                                                         LOC = AE32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit13/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit ddr2_dq, 14
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<14>                                                         LOC = AE42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit14/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit ddr2_dq, 15
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<15>                                                         LOC = AE41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC_ORIGIN = X0Y84;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit no_dpin, 2
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div2/col0                LOC = SLICE_X3Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div2/col1                LOC = SLICE_X1Y83;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(2)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(2)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   LOC = SLICE_X1Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  LOC = SLICE_X3Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  LOC = SLICE_X3Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 LOC = SLICE_X0Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 LOC = SLICE_X2Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 LOC = SLICE_X2Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        LOC = SLICE_X2Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 LOC = SLICE_X5Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 LOC = SLICE_X5Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  LOC = SLICE_X5Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  LOC = SLICE_X5Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        LOC = SLICE_X5Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        LOC = SLICE_X5Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  LOC = SLICE_X4Y83;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 LOC = SLICE_X4Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        LOC = SLICE_X4Y82;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 16
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<16>                                                         LOC = AF32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit16/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dq, 17
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<17>                                                         LOC = AE31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit17/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dq, 18
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<18>                                                         LOC = AE36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit18/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dq, 19
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<19>                                                         LOC = AE35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC_ORIGIN = X0Y80;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dqs, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<2>                                                         LOC = AF41;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/one               LOC = SLICE_X2Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/two               LOC = SLICE_X2Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/three             LOC = SLICE_X2Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/four              LOC = SLICE_X3Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/five              LOC = SLICE_X3Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/six               LOC = SLICE_X3Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/one               LOC = SLICE_X0Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/two               LOC = SLICE_X0Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/three             LOC = SLICE_X0Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/four              LOC = SLICE_X1Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/five              LOC = SLICE_X1Y78;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/six               LOC = SLICE_X1Y79;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay2_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 20
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<20>                                                         LOC = AG31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit20/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit ddr2_dq, 21
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<21>                                                         LOC = AF31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit21/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit ddr2_dq, 22
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<22>                                                         LOC = AF40;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit22/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit ddr2_dq, 23
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<23>                                                         LOC = AF39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC_ORIGIN = X0Y76;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit no_dpin, 3
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div3/col0                LOC = SLICE_X3Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div3/col1                LOC = SLICE_X1Y75;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(3)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(3)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   LOC = SLICE_X1Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  LOC = SLICE_X3Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  LOC = SLICE_X3Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 LOC = SLICE_X0Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 LOC = SLICE_X2Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 LOC = SLICE_X2Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        LOC = SLICE_X2Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 LOC = SLICE_X5Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 LOC = SLICE_X5Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  LOC = SLICE_X5Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  LOC = SLICE_X5Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        LOC = SLICE_X5Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        LOC = SLICE_X5Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  LOC = SLICE_X4Y75;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 LOC = SLICE_X4Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        LOC = SLICE_X4Y74;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 24
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<24>                                                         LOC = AF36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit24/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dq, 25
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<25>                                                         LOC = AF35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit25/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dq, 26
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<26>                                                         LOC = AF34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit26/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dq, 27
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<27>                                                         LOC = AF33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC_ORIGIN = X0Y72;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dqs, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<3>                                                         LOC = AG40;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/one               LOC = SLICE_X2Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/two               LOC = SLICE_X2Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/three             LOC = SLICE_X2Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/four              LOC = SLICE_X3Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/five              LOC = SLICE_X3Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/six               LOC = SLICE_X3Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/one               LOC = SLICE_X0Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/two               LOC = SLICE_X0Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/three             LOC = SLICE_X0Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/four              LOC = SLICE_X1Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/five              LOC = SLICE_X1Y70;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/six               LOC = SLICE_X1Y71;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay3_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 28
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<28>                                                         LOC = AG33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit28/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit ddr2_dq, 29
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<29>                                                         LOC = AG32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit29/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit ddr2_dq, 30
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<30>                                                         LOC = AG39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit30/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit ddr2_dq, 31
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<31>                                                         LOC = AG38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC_ORIGIN = X0Y68;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit no_dpin, 8
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div8/col0                LOC = SLICE_X3Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div8/col1                LOC = SLICE_X1Y67;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(8)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(8)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   LOC = SLICE_X1Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  LOC = SLICE_X3Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  LOC = SLICE_X3Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 LOC = SLICE_X0Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 LOC = SLICE_X2Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 LOC = SLICE_X2Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        LOC = SLICE_X2Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 LOC = SLICE_X5Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 LOC = SLICE_X5Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  LOC = SLICE_X5Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  LOC = SLICE_X5Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        LOC = SLICE_X5Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        LOC = SLICE_X5Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  LOC = SLICE_X4Y67;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 LOC = SLICE_X4Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        LOC = SLICE_X4Y66;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 64
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<64>                                                         LOC = AG35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit64/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dq, 65
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<65>                                                         LOC = AH35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit65/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dq, 66
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<66>                                                         LOC = AH42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit66/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dq, 67
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<67>                                                         LOC = AH41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC_ORIGIN = X0Y64;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dqs, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<8>                                                         LOC = AJ40;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/one               LOC = SLICE_X2Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/two               LOC = SLICE_X2Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/three             LOC = SLICE_X2Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/four              LOC = SLICE_X3Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/five              LOC = SLICE_X3Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/six               LOC = SLICE_X3Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/one               LOC = SLICE_X0Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/two               LOC = SLICE_X0Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/three             LOC = SLICE_X0Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/four              LOC = SLICE_X1Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/five              LOC = SLICE_X1Y62;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/six               LOC = SLICE_X1Y63;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay8_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 68
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<68>                                                         LOC = AH32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit68/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit ddr2_dq, 69
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<69>                                                         LOC = AH31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit69/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit ddr2_dq, 70
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<70>                                                         LOC = AH38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit70/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit ddr2_dq, 71
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<71>                                                         LOC = AH37;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC_ORIGIN = X0Y60;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit no_dpin, 4
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div4/col0                LOC = SLICE_X3Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div4/col1                LOC = SLICE_X1Y59;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(4)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(4)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   LOC = SLICE_X1Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  LOC = SLICE_X3Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  LOC = SLICE_X3Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 LOC = SLICE_X0Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 LOC = SLICE_X2Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 LOC = SLICE_X2Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        LOC = SLICE_X2Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 LOC = SLICE_X5Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 LOC = SLICE_X5Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  LOC = SLICE_X5Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  LOC = SLICE_X5Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        LOC = SLICE_X5Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        LOC = SLICE_X5Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  LOC = SLICE_X4Y59;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 LOC = SLICE_X4Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        LOC = SLICE_X4Y58;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 32
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<32>                                                         LOC = AJ32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit32/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dq, 33
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<33>                                                         LOC = AJ31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit33/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dq, 34
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<34>                                                         LOC = AJ42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit34/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dq, 35
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<35>                                                         LOC = AJ41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC_ORIGIN = X0Y56;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dqs, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<4>                                                         LOC = AJ37;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/one               LOC = SLICE_X2Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/two               LOC = SLICE_X2Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/three             LOC = SLICE_X2Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/four              LOC = SLICE_X3Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/five              LOC = SLICE_X3Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/six               LOC = SLICE_X3Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/one               LOC = SLICE_X0Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/two               LOC = SLICE_X0Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/three             LOC = SLICE_X0Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/four              LOC = SLICE_X1Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/five              LOC = SLICE_X1Y54;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/six               LOC = SLICE_X1Y55;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay4_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 36
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<36>                                                         LOC = AJ34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit36/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit ddr2_dq, 37
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<37>                                                         LOC = AJ33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit37/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit ddr2_dq, 38
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<38>                                                         LOC = AJ36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit38/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit ddr2_dq, 39
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<39>                                                         LOC = AJ35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC_ORIGIN = X0Y52;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit no_dpin, 5
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div5/col0                LOC = SLICE_X3Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div5/col1                LOC = SLICE_X1Y51;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(5)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(5)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   LOC = SLICE_X1Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  LOC = SLICE_X3Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  LOC = SLICE_X3Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 LOC = SLICE_X0Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 LOC = SLICE_X2Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 LOC = SLICE_X2Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        LOC = SLICE_X2Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 LOC = SLICE_X5Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 LOC = SLICE_X5Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  LOC = SLICE_X5Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  LOC = SLICE_X5Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        LOC = SLICE_X5Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        LOC = SLICE_X5Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  LOC = SLICE_X4Y51;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 LOC = SLICE_X4Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        LOC = SLICE_X4Y50;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 40
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<40>                                                         LOC = AK32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit40/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dq, 41
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<41>                                                         LOC = AK31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit41/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dq, 42
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<42>                                                         LOC = AK40;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit42/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dq, 43
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<43>                                                         LOC = AK39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC_ORIGIN = X0Y48;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dqs, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<5>                                                         LOC = AK37;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/one               LOC = SLICE_X2Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/two               LOC = SLICE_X2Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/three             LOC = SLICE_X2Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/four              LOC = SLICE_X3Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/five              LOC = SLICE_X3Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/six               LOC = SLICE_X3Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/one               LOC = SLICE_X0Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/two               LOC = SLICE_X0Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/three             LOC = SLICE_X0Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/four              LOC = SLICE_X1Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/five              LOC = SLICE_X1Y46;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/six               LOC = SLICE_X1Y47;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay5_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 44
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<44>                                                         LOC = AK34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit44/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit ddr2_dq, 45
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<45>                                                         LOC = AK33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit45/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit ddr2_dq, 46
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<46>                                                         LOC = AK36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit46/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit ddr2_dq, 47
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<47>                                                         LOC = AK35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC_ORIGIN = X0Y44;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit no_dpin, 6
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div6/col0                LOC = SLICE_X3Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div6/col1                LOC = SLICE_X1Y43;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(6)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(6)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   LOC = SLICE_X1Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  LOC = SLICE_X3Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  LOC = SLICE_X3Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 LOC = SLICE_X0Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 LOC = SLICE_X2Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 LOC = SLICE_X2Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        LOC = SLICE_X2Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 LOC = SLICE_X5Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 LOC = SLICE_X5Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  LOC = SLICE_X5Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  LOC = SLICE_X5Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        LOC = SLICE_X5Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        LOC = SLICE_X5Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  LOC = SLICE_X4Y43;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 LOC = SLICE_X4Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        LOC = SLICE_X4Y42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 48
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<48>                                                         LOC = AL32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit48/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dq, 49
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<49>                                                         LOC = AL31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit49/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dq, 50
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<50>                                                         LOC = AL39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit50/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dq, 51
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<51>                                                         LOC = AL38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC_ORIGIN = X0Y40;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dqs, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<6>                                                         LOC = AL35;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/one               LOC = SLICE_X2Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/two               LOC = SLICE_X2Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/three             LOC = SLICE_X2Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/four              LOC = SLICE_X3Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/five              LOC = SLICE_X3Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/six               LOC = SLICE_X3Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/one               LOC = SLICE_X0Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/two               LOC = SLICE_X0Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/three             LOC = SLICE_X0Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/four              LOC = SLICE_X1Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/five              LOC = SLICE_X1Y38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/six               LOC = SLICE_X1Y39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay6_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 52
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<52>                                                         LOC = AL34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit52/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit ddr2_dq, 53
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<53>                                                         LOC = AL33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit53/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit ddr2_dq, 54
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<54>                                                         LOC = AM42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit54/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit ddr2_dq, 55
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<55>                                                         LOC = AM41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC_ORIGIN = X0Y36;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit no_dpin, 7
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div7/col0                LOC = SLICE_X3Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_dqs_div7/col1                LOC = SLICE_X1Y35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col0(7)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/dqs_div_col1(7)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   LOC = SLICE_X1Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  LOC = SLICE_X3Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  LOC = SLICE_X3Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 LOC = SLICE_X0Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 LOC = SLICE_X2Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 LOC = SLICE_X2Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        LOC = SLICE_X2Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 LOC = SLICE_X5Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 LOC = SLICE_X5Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  LOC = SLICE_X5Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  LOC = SLICE_X5Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        LOC = SLICE_X5Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        LOC = SLICE_X5Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  LOC = SLICE_X4Y35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 LOC = SLICE_X4Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        LOC = SLICE_X4Y34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 56
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<56>                                                         LOC = AM35;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit56/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dq, 57
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<57>                                                         LOC = AM34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit57/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dq, 58
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<58>                                                         LOC = AM39;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit58/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dq, 59
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<59>                                                         LOC = AM38;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC_ORIGIN = X0Y32;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dqs, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dqs<7>                                                         LOC = AM36;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/one               LOC = SLICE_X2Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/two               LOC = SLICE_X2Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/three             LOC = SLICE_X2Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/four              LOC = SLICE_X3Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/five              LOC = SLICE_X3Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/six               LOC = SLICE_X3Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/one               LOC = SLICE_X0Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/two               LOC = SLICE_X0Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/three             LOC = SLICE_X0Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/four              LOC = SLICE_X1Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/five              LOC = SLICE_X1Y30;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/six               LOC = SLICE_X1Y31;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read_controller0/dqs_delay7_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 60
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<60>                                                         LOC = AN34;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit60/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
#############################################################
##  constraints for bit ddr2_dq, 61
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<61>                                                         LOC = AM33;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC = X0Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit2                           RLOC = X1Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit1                           RLOC = X3Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit3                           RLOC = X2Y0;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit61/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
#############################################################
##  constraints for bit ddr2_dq, 62
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<62>                                                         LOC = AN42;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit62/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
#############################################################
##  constraints for bit ddr2_dq, 63
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM3/pad_dq<63>                                                         LOC = AN41;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC_ORIGIN = X0Y28;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM3/data_path0/data_read0/ddr2_dqbit63/dq;
!TCL! }
!TCL! if {[lsearch -exact $DIMM_NUMS 4]!=-1} {

 #####    #####  ##   ## ##   ##             #  
  #   #     #     #   #   #   #             ##  
  #    #    #     ## ##   ## ##             ##  
  #    #    #     ## ##   ## ##            # #  
  #    #    #     # # #   # # #            # #  
  #    #    #     # # #   # # #           #  #  
  #    #    #     #   #   #   #           ##### 
  #   #     #     #   #   #   #              #  
 #####    #####  ### ### ### ###            ### 

# Memory controller constraints on DDR DIMM 4

############################################################################
# I/O STANDARDS
############################################################################
# SSTL18_II for input or output signals
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk*                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk*b                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<*>                                                     IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ba<*>                                                          IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rasb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_casb                                                           IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_web                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_csb<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_cke                                                            IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ODT<*>                                                         IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rst_dqs_div_in                                                 IOSTANDARD = SSTL18_II;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rst_dqs_div_out                                                IOSTANDARD = SSTL18_II;
############################################################################
# IO Signals Registering Constraints
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/*iob_address*                               IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/*iob_ba*                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_rasb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_casb                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_web                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_csb0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_csb1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_ODT0                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_ODT1                                    IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_cke                                     IOB = TRUE;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/iobs0/controller_iobs0/iob_rst_dqs_div_out                         IOB = TRUE;
############################################################################
# Control Signals Registering Location
############################################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_cke_int                                            LOC = SLICE_X41Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_csb_int<0>                                         LOC = SLICE_X41Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_csb_int<1>                                         LOC = SLICE_X41Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_force_nop_int<0>                                   LOC = SLICE_X41Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_force_nop_int<1>                                   LOC = SLICE_X41Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<13>                                    LOC = SLICE_X41Y122;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<12>                                    LOC = SLICE_X40Y123;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<11>                                    LOC = SLICE_X40Y122;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<10>                                    LOC = SLICE_X40Y121;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<9>                                     LOC = SLICE_X40Y120;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<8>                                     LOC = SLICE_X41Y119;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<7>                                     LOC = SLICE_X40Y111;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<6>                                     LOC = SLICE_X40Y119;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<5>                                     LOC = SLICE_X40Y118;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<4>                                     LOC = SLICE_X41Y114;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<3>                                     LOC = SLICE_X40Y115;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<2>                                     LOC = SLICE_X40Y114;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<1>                                     LOC = SLICE_X40Y113;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_address_int<0>                                     LOC = SLICE_X40Y112;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_ba_int<1>                                          LOC = SLICE_X40Y110;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_ba_int<0>                                          LOC = SLICE_X40Y109;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_cmd<2>                                             LOC = SLICE_X40Y108;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_cmd<1>                                             LOC = SLICE_X41Y106;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_cmd<0>                                             LOC = SLICE_X40Y107;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/controller0/ddr_rst_dqs_div_out_int                                LOC = SLICE_X41Y118;
############################################################################
# Pin Location Constraints for Clock,Masks, Address, and Controls
############################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk0b                                                          LOC = W40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk0                                                           LOC = W39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk1b                                                          LOC = Y40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk1                                                           LOC = Y39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk2b                                                          LOC = AA40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_clk2                                                           LOC = AA39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<0>                                                          LOC = F36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<1>                                                          LOC = G39;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<2>                                                          LOC = K42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<3>                                                          LOC = M35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<4>                                                          LOC = P35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<5>                                                          LOC = R40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<6>                                                          LOC = T40;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<7>                                                          LOC = U41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dm<8>                                                          LOC = N37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_cke                                                            LOC = M41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ODT<1>                                                         LOC = T37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ODT<0>                                                         LOC = P42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_csb<1>                                                         LOC = V36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_csb<0>                                                         LOC = U38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<13>                                                    LOC = V41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<12>                                                    LOC = W34;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<11>                                                    LOC = W33;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<10>                                                    LOC = W36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<9>                                                     LOC = W35;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<8>                                                     LOC = W38;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<7>                                                     LOC = Y32;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<6>                                                     LOC = W32;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<5>                                                     LOC = W31;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<4>                                                     LOC = W41;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<3>                                                     LOC = Y34;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<2>                                                     LOC = Y33;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<1>                                                     LOC = Y37;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_address<0>                                                     LOC = Y36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ba<1>                                                          LOC = Y31;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_ba<0>                                                          LOC = AA34;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rasb                                                           LOC = AA33;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_web                                                            LOC = AA36;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_casb                                                           LOC = AA31;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rst_dqs_div_in                                                 LOC = N42;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_rst_dqs_div_out                                                LOC = W37;
#########################################################################
# MAXDELAY constraints for the data path
#########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/fbit_0(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/fbit_1(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/fbit_2(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/fbit_3(*)                                    MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/fifo_*_wr_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/fifo_*_rd_addr*                                         MAXDELAY = 3000ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/transfer_done_*                                         MAXDELAY = 1500ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/ddr_dq(*)                                               MAXDELAY = 400ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/ddr_dqs_int_delay_in*                                   MAXDELAY = 651ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay?_col?/delay?            MAXDELAY = 57ps;

########################################################################
# rst_dqs logic constraints
########################################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/ddr_rst_dqs_div_in                                                 MAXDELAY = 430ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delayed               MAXDELAY = 1500ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/one            LOC = SLICE_X0Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/one            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/two            LOC = SLICE_X0Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/two            BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/three          LOC = SLICE_X0Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/three          BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/four           LOC = SLICE_X1Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/four           BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/five           LOC = SLICE_X1Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/five           BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/six            LOC = SLICE_X1Y157;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/rst_dqs_div_delay0/six            BEL = G;
#############################################################
##  constraints for bit no_dpin, 0
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div0/col0                LOC = SLICE_X3Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div0/col1                LOC = SLICE_X1Y204;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(0)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(0)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   LOC = SLICE_X1Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  LOC = SLICE_X3Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  LOC = SLICE_X3Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 LOC = SLICE_X0Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 LOC = SLICE_X2Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 LOC = SLICE_X2Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        LOC = SLICE_X2Y204;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 LOC = SLICE_X5Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 LOC = SLICE_X5Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  LOC = SLICE_X5Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  LOC = SLICE_X5Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        LOC = SLICE_X5Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        LOC = SLICE_X5Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  LOC = SLICE_X4Y203;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 LOC = SLICE_X4Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        LOC = SLICE_X4Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done0/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<0>                                                          LOC = D40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit0/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
#############################################################
##  constraints for bit ddr2_dq, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<1>                                                          LOC = E40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC_ORIGIN = X0Y202;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit1/dq;
#############################################################
##  constraints for bit ddr2_dq, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<2>                                                          LOC = D42;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit2/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dq, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<3>                                                          LOC = D41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC_ORIGIN = X0Y200;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit3/dq;
#############################################################
##  constraints for bit ddr2_dqs, 0
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<0>                                                         LOC = E41;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/one               LOC = SLICE_X2Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/two               LOC = SLICE_X2Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/three             LOC = SLICE_X2Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/four              LOC = SLICE_X3Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/five              LOC = SLICE_X3Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/six               LOC = SLICE_X3Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/one               LOC = SLICE_X0Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/two               LOC = SLICE_X0Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/three             LOC = SLICE_X0Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/four              LOC = SLICE_X1Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/five              LOC = SLICE_X1Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/six               LOC = SLICE_X1Y199;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay0_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<4>                                                          LOC = F39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit4/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
#############################################################
##  constraints for bit ddr2_dq, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<5>                                                          LOC = F40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC_ORIGIN = X0Y198;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit5/dq;
#############################################################
##  constraints for bit ddr2_dq, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<6>                                                          LOC = F42;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit6/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit ddr2_dq, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<7>                                                          LOC = F41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC_ORIGIN = X0Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit7/dq;
#############################################################
##  constraints for bit no_dpin, 1
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div1/col0                LOC = SLICE_X3Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div1/col1                LOC = SLICE_X1Y196;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(1)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(1)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   LOC = SLICE_X1Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  LOC = SLICE_X3Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  LOC = SLICE_X3Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 LOC = SLICE_X0Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 LOC = SLICE_X2Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 LOC = SLICE_X2Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        LOC = SLICE_X2Y196;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 LOC = SLICE_X5Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 LOC = SLICE_X5Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  LOC = SLICE_X5Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  LOC = SLICE_X5Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        LOC = SLICE_X5Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        LOC = SLICE_X5Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  LOC = SLICE_X4Y195;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 LOC = SLICE_X4Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        LOC = SLICE_X4Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done1/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<8>                                                          LOC = G41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit0                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit2                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit1                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit3                            BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit8/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
#############################################################
##  constraints for bit ddr2_dq, 9
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<9>                                                          LOC = G42;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC_ORIGIN = X0Y194;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit0                            RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit0                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit0                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit2                            RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit2                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit2                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit1                            RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit1                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit1                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit3                            RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit3                            BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/fbit3                            U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit9/dq;
#############################################################
##  constraints for bit ddr2_dq, 10
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<10>                                                         LOC = G38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit10/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dq, 11
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<11>                                                         LOC = H37;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC_ORIGIN = X0Y192;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit11/dq;
#############################################################
##  constraints for bit ddr2_dqs, 1
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<1>                                                         LOC = H38;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/one               LOC = SLICE_X2Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/two               LOC = SLICE_X2Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/three             LOC = SLICE_X2Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/four              LOC = SLICE_X3Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/five              LOC = SLICE_X3Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/six               LOC = SLICE_X3Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/one               LOC = SLICE_X0Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/two               LOC = SLICE_X0Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/three             LOC = SLICE_X0Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/four              LOC = SLICE_X1Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/five              LOC = SLICE_X1Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/six               LOC = SLICE_X1Y191;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay1_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 12
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<12>                                                         LOC = H40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit12/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
#############################################################
##  constraints for bit ddr2_dq, 13
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<13>                                                         LOC = H41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC_ORIGIN = X0Y190;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit13/dq;
#############################################################
##  constraints for bit ddr2_dq, 14
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<14>                                                         LOC = H36;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit14/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit ddr2_dq, 15
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<15>                                                         LOC = J35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC_ORIGIN = X0Y188;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit15/dq;
#############################################################
##  constraints for bit no_dpin, 2
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div2/col0                LOC = SLICE_X3Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div2/col1                LOC = SLICE_X1Y180;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(2)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(2)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   LOC = SLICE_X1Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  LOC = SLICE_X3Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  LOC = SLICE_X3Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 LOC = SLICE_X0Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 LOC = SLICE_X2Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 LOC = SLICE_X2Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        LOC = SLICE_X2Y180;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 LOC = SLICE_X5Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 LOC = SLICE_X5Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  LOC = SLICE_X5Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  LOC = SLICE_X5Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        LOC = SLICE_X5Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        LOC = SLICE_X5Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  LOC = SLICE_X4Y179;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 LOC = SLICE_X4Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        LOC = SLICE_X4Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done2/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 16
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<16>                                                         LOC = L35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit16/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
#############################################################
##  constraints for bit ddr2_dq, 17
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<17>                                                         LOC = L34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC_ORIGIN = X0Y178;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit17/dq;
#############################################################
##  constraints for bit ddr2_dq, 18
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<18>                                                         LOC = L37;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit18/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dq, 19
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<19>                                                         LOC = L36;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC_ORIGIN = X0Y176;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit19/dq;
#############################################################
##  constraints for bit ddr2_dqs, 2
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<2>                                                         LOC = L40;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/one               LOC = SLICE_X2Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/two               LOC = SLICE_X2Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/three             LOC = SLICE_X2Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/four              LOC = SLICE_X3Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/five              LOC = SLICE_X3Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/six               LOC = SLICE_X3Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/one               LOC = SLICE_X0Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/two               LOC = SLICE_X0Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/three             LOC = SLICE_X0Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/four              LOC = SLICE_X1Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/five              LOC = SLICE_X1Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/six               LOC = SLICE_X1Y175;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay2_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 20
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<20>                                                         LOC = L38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit20/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
#############################################################
##  constraints for bit ddr2_dq, 21
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<21>                                                         LOC = L39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC_ORIGIN = X0Y174;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit21/dq;
#############################################################
##  constraints for bit ddr2_dq, 22
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<22>                                                         LOC = L42;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit22/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit ddr2_dq, 23
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<23>                                                         LOC = L41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC_ORIGIN = X0Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit23/dq;
#############################################################
##  constraints for bit no_dpin, 3
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div3/col0                LOC = SLICE_X3Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div3/col1                LOC = SLICE_X1Y172;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(3)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(3)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   LOC = SLICE_X1Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  LOC = SLICE_X3Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  LOC = SLICE_X3Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 LOC = SLICE_X0Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 LOC = SLICE_X2Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 LOC = SLICE_X2Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        LOC = SLICE_X2Y172;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 LOC = SLICE_X5Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 LOC = SLICE_X5Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  LOC = SLICE_X5Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  LOC = SLICE_X5Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        LOC = SLICE_X5Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        LOC = SLICE_X5Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  LOC = SLICE_X4Y171;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 LOC = SLICE_X4Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        LOC = SLICE_X4Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done3/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 24
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<24>                                                         LOC = M32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit24/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
#############################################################
##  constraints for bit ddr2_dq, 25
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<25>                                                         LOC = M31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC_ORIGIN = X0Y170;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit25/dq;
#############################################################
##  constraints for bit ddr2_dq, 26
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<26>                                                         LOC = M34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit26/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dq, 27
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<27>                                                         LOC = M33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC_ORIGIN = X0Y168;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit27/dq;
#############################################################
##  constraints for bit ddr2_dqs, 3
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<3>                                                         LOC = M40;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/one               LOC = SLICE_X2Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/two               LOC = SLICE_X2Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/three             LOC = SLICE_X2Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/four              LOC = SLICE_X3Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/five              LOC = SLICE_X3Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/six               LOC = SLICE_X3Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/one               LOC = SLICE_X0Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/two               LOC = SLICE_X0Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/three             LOC = SLICE_X0Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/four              LOC = SLICE_X1Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/five              LOC = SLICE_X1Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/six               LOC = SLICE_X1Y167;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay3_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 28
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<28>                                                         LOC = M39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit28/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
#############################################################
##  constraints for bit ddr2_dq, 29
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<29>                                                         LOC = M38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC_ORIGIN = X0Y166;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit29/dq;
#############################################################
##  constraints for bit ddr2_dq, 30
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<30>                                                         LOC = N36;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit30/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit ddr2_dq, 31
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<31>                                                         LOC = N35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC_ORIGIN = X0Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit31/dq;
#############################################################
##  constraints for bit no_dpin, 8
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div8/col0                LOC = SLICE_X3Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div8/col1                LOC = SLICE_X1Y164;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(8)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(8)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   LOC = SLICE_X1Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  LOC = SLICE_X3Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  LOC = SLICE_X3Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 LOC = SLICE_X0Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 LOC = SLICE_X2Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 LOC = SLICE_X2Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        LOC = SLICE_X2Y164;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 LOC = SLICE_X5Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 LOC = SLICE_X5Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  LOC = SLICE_X5Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  LOC = SLICE_X5Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        LOC = SLICE_X5Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        LOC = SLICE_X5Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  LOC = SLICE_X4Y163;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 LOC = SLICE_X4Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        LOC = SLICE_X4Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done8/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 64
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<64>                                                         LOC = N34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit64/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
#############################################################
##  constraints for bit ddr2_dq, 65
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<65>                                                         LOC = N33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC_ORIGIN = X0Y162;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit65/dq;
#############################################################
##  constraints for bit ddr2_dq, 66
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<66>                                                         LOC = N40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit66/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dq, 67
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<67>                                                         LOC = N39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC_ORIGIN = X0Y160;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit67/dq;
#############################################################
##  constraints for bit ddr2_dqs, 8
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<8>                                                         LOC = N41;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/one               LOC = SLICE_X2Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/two               LOC = SLICE_X2Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/three             LOC = SLICE_X2Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/four              LOC = SLICE_X3Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/five              LOC = SLICE_X3Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/six               LOC = SLICE_X3Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/one               LOC = SLICE_X0Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/two               LOC = SLICE_X0Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/three             LOC = SLICE_X0Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/four              LOC = SLICE_X1Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/five              LOC = SLICE_X1Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/six               LOC = SLICE_X1Y159;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay8_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 68
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<68>                                                         LOC = N32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit68/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
#############################################################
##  constraints for bit ddr2_dq, 69
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<69>                                                         LOC = N31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC_ORIGIN = X0Y158;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit69/dq;
#############################################################
##  constraints for bit ddr2_dq, 70
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<70>                                                         LOC = P34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit70/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit ddr2_dq, 71
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<71>                                                         LOC = P33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC_ORIGIN = X0Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit71/dq;
#############################################################
##  constraints for bit no_dpin, 4
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div4/col0                LOC = SLICE_X3Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div4/col1                LOC = SLICE_X1Y156;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(4)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(4)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   LOC = SLICE_X1Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  LOC = SLICE_X3Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  LOC = SLICE_X3Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 LOC = SLICE_X0Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 LOC = SLICE_X2Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 LOC = SLICE_X2Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        LOC = SLICE_X2Y156;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 LOC = SLICE_X5Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 LOC = SLICE_X5Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  LOC = SLICE_X5Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  LOC = SLICE_X5Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        LOC = SLICE_X5Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        LOC = SLICE_X5Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  LOC = SLICE_X4Y155;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 LOC = SLICE_X4Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        LOC = SLICE_X4Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done4/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 32
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<32>                                                         LOC = P32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit32/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
#############################################################
##  constraints for bit ddr2_dq, 33
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<33>                                                         LOC = P31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC_ORIGIN = X0Y154;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit33/dq;
#############################################################
##  constraints for bit ddr2_dq, 34
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<34>                                                         LOC = P38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit34/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dq, 35
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<35>                                                         LOC = P37;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC_ORIGIN = X0Y152;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit35/dq;
#############################################################
##  constraints for bit ddr2_dqs, 4
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<4>                                                         LOC = P41;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/one               LOC = SLICE_X2Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/two               LOC = SLICE_X2Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/three             LOC = SLICE_X2Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/four              LOC = SLICE_X3Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/five              LOC = SLICE_X3Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/six               LOC = SLICE_X3Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/one               LOC = SLICE_X0Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/two               LOC = SLICE_X0Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/three             LOC = SLICE_X0Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/four              LOC = SLICE_X1Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/five              LOC = SLICE_X1Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/six               LOC = SLICE_X1Y151;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay4_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 36
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<36>                                                         LOC = R34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit36/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
#############################################################
##  constraints for bit ddr2_dq, 37
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<37>                                                         LOC = R33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC_ORIGIN = X0Y150;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit37/dq;
#############################################################
##  constraints for bit ddr2_dq, 38
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<38>                                                         LOC = R38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit38/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit ddr2_dq, 39
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<39>                                                         LOC = R37;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC_ORIGIN = X0Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit39/dq;
#############################################################
##  constraints for bit no_dpin, 5
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div5/col0                LOC = SLICE_X3Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div5/col1                LOC = SLICE_X1Y148;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(5)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(5)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   LOC = SLICE_X1Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  LOC = SLICE_X3Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  LOC = SLICE_X3Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 LOC = SLICE_X0Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 LOC = SLICE_X2Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 LOC = SLICE_X2Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        LOC = SLICE_X2Y148;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 LOC = SLICE_X5Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 LOC = SLICE_X5Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  LOC = SLICE_X5Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  LOC = SLICE_X5Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        LOC = SLICE_X5Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        LOC = SLICE_X5Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  LOC = SLICE_X4Y147;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 LOC = SLICE_X4Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        LOC = SLICE_X4Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done5/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 40
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<40>                                                         LOC = R42;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit40/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
#############################################################
##  constraints for bit ddr2_dq, 41
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<41>                                                         LOC = R41;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC_ORIGIN = X0Y146;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit41/dq;
#############################################################
##  constraints for bit ddr2_dq, 42
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<42>                                                         LOC = R32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit42/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dq, 43
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<43>                                                         LOC = R31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC_ORIGIN = X0Y144;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit43/dq;
#############################################################
##  constraints for bit ddr2_dqs, 5
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<5>                                                         LOC = T36;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/one               LOC = SLICE_X2Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/two               LOC = SLICE_X2Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/three             LOC = SLICE_X2Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/four              LOC = SLICE_X3Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/five              LOC = SLICE_X3Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/six               LOC = SLICE_X3Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/one               LOC = SLICE_X0Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/two               LOC = SLICE_X0Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/three             LOC = SLICE_X0Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/four              LOC = SLICE_X1Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/five              LOC = SLICE_X1Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/six               LOC = SLICE_X1Y143;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay5_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 44
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<44>                                                         LOC = T35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit44/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
#############################################################
##  constraints for bit ddr2_dq, 45
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<45>                                                         LOC = R35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC_ORIGIN = X0Y142;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit45/dq;
#############################################################
##  constraints for bit ddr2_dq, 46
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<46>                                                         LOC = T39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit46/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit ddr2_dq, 47
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<47>                                                         LOC = T38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC_ORIGIN = X0Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit47/dq;
#############################################################
##  constraints for bit no_dpin, 6
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div6/col0                LOC = SLICE_X3Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div6/col1                LOC = SLICE_X1Y140;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(6)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(6)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   LOC = SLICE_X1Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  LOC = SLICE_X3Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  LOC = SLICE_X3Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 LOC = SLICE_X0Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 LOC = SLICE_X2Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 LOC = SLICE_X2Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        LOC = SLICE_X2Y140;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 LOC = SLICE_X5Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 LOC = SLICE_X5Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  LOC = SLICE_X5Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  LOC = SLICE_X5Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        LOC = SLICE_X5Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        LOC = SLICE_X5Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  LOC = SLICE_X4Y139;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 LOC = SLICE_X4Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        LOC = SLICE_X4Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done6/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 48
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<48>                                                         LOC = T33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit48/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
#############################################################
##  constraints for bit ddr2_dq, 49
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<49>                                                         LOC = T32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC_ORIGIN = X0Y138;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit49/dq;
#############################################################
##  constraints for bit ddr2_dq, 50
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<50>                                                         LOC = U36;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit50/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dq, 51
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<51>                                                         LOC = U35;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC_ORIGIN = X0Y136;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit51/dq;
#############################################################
##  constraints for bit ddr2_dqs, 6
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<6>                                                         LOC = U37;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/one               LOC = SLICE_X2Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/two               LOC = SLICE_X2Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/three             LOC = SLICE_X2Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/four              LOC = SLICE_X3Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/five              LOC = SLICE_X3Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/six               LOC = SLICE_X3Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/one               LOC = SLICE_X0Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/two               LOC = SLICE_X0Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/three             LOC = SLICE_X0Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/four              LOC = SLICE_X1Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/five              LOC = SLICE_X1Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/six               LOC = SLICE_X1Y135;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay6_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 52
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<52>                                                         LOC = U34;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit52/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
#############################################################
##  constraints for bit ddr2_dq, 53
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<53>                                                         LOC = U33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC_ORIGIN = X0Y134;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit53/dq;
#############################################################
##  constraints for bit ddr2_dq, 54
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<54>                                                         LOC = U40;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit54/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit ddr2_dq, 55
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<55>                                                         LOC = U39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC_ORIGIN = X0Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit55/dq;
#############################################################
##  constraints for bit no_dpin, 7
#############################################################
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div7/col0                LOC = SLICE_X3Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_dqs_div7/col1                LOC = SLICE_X1Y132;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col0(7)                                         MAXDELAY = 1200ps;
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/dqs_div_col1(7)                                         MAXDELAY = 1200ps;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   LOC = SLICE_X1Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk0   BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  LOC = SLICE_X3Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  LOC = SLICE_X3Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst90  BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 LOC = SLICE_X0Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk180 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 LOC = SLICE_X2Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 LOC = SLICE_X2Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0_rst270 BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        LOC = SLICE_X2Y132;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone0        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 LOC = SLICE_X5Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 LOC = SLICE_X5Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk270 BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  LOC = SLICE_X5Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  LOC = SLICE_X5Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2_clk90  BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        LOC = SLICE_X5Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone1        BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        LOC = SLICE_X5Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone2        BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  LOC = SLICE_X4Y131;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk90  BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 LOC = SLICE_X4Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3_clk270 BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        LOC = SLICE_X4Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/ddr2_transfer_done7/xdone3        BEL = F;
#############################################################
##  constraints for bit ddr2_dq, 56
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<56>                                                         LOC = T31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit56/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
#############################################################
##  constraints for bit ddr2_dq, 57
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<57>                                                         LOC = U31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC_ORIGIN = X0Y130;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit57/dq;
#############################################################
##  constraints for bit ddr2_dq, 58
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<58>                                                         LOC = V33;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit58/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dq, 59
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<59>                                                         LOC = V32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC_ORIGIN = X0Y128;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit59/dq;
#############################################################
##  constraints for bit ddr2_dqs, 7
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dqs<7>                                                         LOC = V35;
## LUT location constraints for col 0
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/one               LOC = SLICE_X2Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/two               LOC = SLICE_X2Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/three             LOC = SLICE_X2Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/four              LOC = SLICE_X3Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/five              LOC = SLICE_X3Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/six               LOC = SLICE_X3Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col0/six               BEL = G;
## LUT location constraints for col 1
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/one               LOC = SLICE_X0Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/one               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/two               LOC = SLICE_X0Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/two               BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/three             LOC = SLICE_X0Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/three             BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/four              LOC = SLICE_X1Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/four              BEL = F;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/five              LOC = SLICE_X1Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/five              BEL = G;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/six               LOC = SLICE_X1Y127;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read_controller0/dqs_delay7_col1/six               BEL = G;
#############################################################
##  constraints for bit ddr2_dq, 60
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<60>                                                         LOC = U32;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit60/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
#############################################################
##  constraints for bit ddr2_dq, 61
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<61>                                                         LOC = V31;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC_ORIGIN = X0Y126;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit61/dq;
#############################################################
##  constraints for bit ddr2_dq, 62
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<62>                                                         LOC = V39;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit0                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit2                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit1                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit3                           BEL = FFY;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit62/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
#############################################################
##  constraints for bit ddr2_dq, 63
#############################################################
NET  ${ip_name}/${ip_name}/cntrl_DIMM4/pad_dq<63>                                                         LOC = V38;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC_ORIGIN = X0Y124;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit0                           RLOC = X0Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit0                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit0                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit2                           RLOC = X1Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit2                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit2                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit1                           RLOC = X3Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit1                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit1                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit3                           RLOC = X2Y1;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit3                           BEL = FFX;
INST ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/fbit3                           U_SET = ${ip_name}/${ip_name}/cntrl_DIMM4/data_path0/data_read0/ddr2_dqbit63/dq;
!TCL! }
