{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733261226223 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261226231 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:27:06 2024 " "Processing started: Tue Dec  3 13:27:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261226231 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261226231 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261226231 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733261229265 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733261229265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/srl_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/srl_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_entity-behavioral " "Found design unit 1: srl_entity-behavioral" {  } { { "SourceCode/srl_entity.vhd" "" { Text "U:/350/FP/SourceCode/srl_entity.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235612 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_entity " "Found entity 1: srl_entity" {  } { { "SourceCode/srl_entity.vhd" "" { Text "U:/350/FP/SourceCode/srl_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261235612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sra_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sra_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sra_entity-behavioral " "Found design unit 1: sra_entity-behavioral" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235711 ""} { "Info" "ISGN_ENTITY_NAME" "1 sra_entity " "Found entity 1: sra_entity" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261235711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/sll_entity.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/sll_entity.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_entity-behavioral " "Found design unit 1: sll_entity-behavioral" {  } { { "SourceCode/sll_entity.vhd" "" { Text "U:/350/FP/SourceCode/sll_entity.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235803 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_entity " "Found entity 1: sll_entity" {  } { { "SourceCode/sll_entity.vhd" "" { Text "U:/350/FP/SourceCode/sll_entity.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261235803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/execunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/execunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExecUnit-hierarchical " "Found design unit 1: ExecUnit-hierarchical" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235883 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExecUnit " "Found entity 1: ExecUnit" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261235883 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/structureadd.vhd 1 0 " "Found 1 design units, including 0 entities, in source file sourcecode/structureadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Structure " "Found design unit 1: Adder-Structure" {  } { { "SourceCode/StructureAdd.vhd" "" { Text "U:/350/FP/SourceCode/StructureAdd.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261235995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261235995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/snet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/snet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Snet-Behaviour " "Found design unit 1: Snet-Behaviour" {  } { { "SourceCode/Snet.vhd" "" { Text "U:/350/FP/SourceCode/Snet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236069 ""} { "Info" "ISGN_ENTITY_NAME" "1 Snet " "Found entity 1: Snet" {  } { { "SourceCode/Snet.vhd" "" { Text "U:/350/FP/SourceCode/Snet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/ptree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/ptree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PTree-recursive " "Found design unit 1: PTree-recursive" {  } { { "SourceCode/Ptree.vhd" "" { Text "U:/350/FP/SourceCode/Ptree.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236141 ""} { "Info" "ISGN_ENTITY_NAME" "1 PTree " "Found entity 1: PTree" {  } { { "SourceCode/Ptree.vhd" "" { Text "U:/350/FP/SourceCode/Ptree.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/lacolumn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/lacolumn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LACOlumn-Recursive " "Found design unit 1: LACOlumn-Recursive" {  } { { "SourceCode/LAColumn.vhd" "" { Text "U:/350/FP/SourceCode/LAColumn.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236240 ""} { "Info" "ISGN_ENTITY_NAME" "1 LAColumn " "Found entity 1: LAColumn" {  } { { "SourceCode/LAColumn.vhd" "" { Text "U:/350/FP/SourceCode/LAColumn.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/gtree.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/gtree.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gtree-Recursive " "Found design unit 1: Gtree-Recursive" {  } { { "SourceCode/Gtree.vhd" "" { Text "U:/350/FP/SourceCode/Gtree.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236333 ""} { "Info" "ISGN_ENTITY_NAME" "1 GTree " "Found entity 1: GTree" {  } { { "SourceCode/Gtree.vhd" "" { Text "U:/350/FP/SourceCode/Gtree.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/gpnet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/gpnet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GPnet-Behaviour " "Found design unit 1: GPnet-Behaviour" {  } { { "SourceCode/GPnet.vhd" "" { Text "U:/350/FP/SourceCode/GPnet.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236419 ""} { "Info" "ISGN_ENTITY_NAME" "1 GPnet " "Found entity 1: GPnet" {  } { { "SourceCode/GPnet.vhd" "" { Text "U:/350/FP/SourceCode/GPnet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/cnet.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/cnet.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Cnet-Structural " "Found design unit 1: Cnet-Structural" {  } { { "SourceCode/Cnet.vhd" "" { Text "U:/350/FP/SourceCode/Cnet.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236523 ""} { "Info" "ISGN_ENTITY_NAME" "1 Cnet " "Found entity 1: Cnet" {  } { { "SourceCode/Cnet.vhd" "" { Text "U:/350/FP/SourceCode/Cnet.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/blan.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/blan.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BLAN-FLA " "Found design unit 1: BLAN-FLA" {  } { { "SourceCode/BLAN.vhd" "" { Text "U:/350/FP/SourceCode/BLAN.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236609 ""} { "Info" "ISGN_ENTITY_NAME" "1 BLAN " "Found entity 1: BLAN" {  } { { "SourceCode/BLAN.vhd" "" { Text "U:/350/FP/SourceCode/BLAN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/andgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/andgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AndGate-Behaviour " "Found design unit 1: AndGate-Behaviour" {  } { { "SourceCode/AndGate.vhd" "" { Text "U:/350/FP/SourceCode/AndGate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236703 ""} { "Info" "ISGN_ENTITY_NAME" "1 AndGate " "Found entity 1: AndGate" {  } { { "SourceCode/AndGate.vhd" "" { Text "U:/350/FP/SourceCode/AndGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Adder-Behaviour " "Found design unit 1: Adder-Behaviour" {  } { { "SourceCode/Adder.vhd" "" { Text "U:/350/FP/SourceCode/Adder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236782 ""} { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "SourceCode/Adder.vhd" "" { Text "U:/350/FP/SourceCode/Adder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shifter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shifter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Shifter-behavioral " "Found design unit 1: Shifter-behavioral" {  } { { "SourceCode/Shifter.vhd" "" { Text "U:/350/FP/SourceCode/Shifter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236872 ""} { "Info" "ISGN_ENTITY_NAME" "1 Shifter " "Found entity 1: Shifter" {  } { { "SourceCode/Shifter.vhd" "" { Text "U:/350/FP/SourceCode/Shifter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236872 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236872 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/logicunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/logicunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LogicUnit-behavioral " "Found design unit 1: LogicUnit-behavioral" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "U:/350/FP/SourceCode/LogicUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236967 ""} { "Info" "ISGN_ENTITY_NAME" "1 LogicUnit " "Found entity 1: LogicUnit" {  } { { "SourceCode/LogicUnit.vhd" "" { Text "U:/350/FP/SourceCode/LogicUnit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261236967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261236967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/flagslogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/flagslogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FlagsLogic-Behavioral " "Found design unit 1: FlagsLogic-Behavioral" {  } { { "SourceCode/FlagsLogic.vhd" "" { Text "U:/350/FP/SourceCode/FlagsLogic.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237063 ""} { "Info" "ISGN_ENTITY_NAME" "1 FlagsLogic " "Found entity 1: FlagsLogic" {  } { { "SourceCode/FlagsLogic.vhd" "" { Text "U:/350/FP/SourceCode/FlagsLogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261237063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/resultselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/resultselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ResultSelector-behavioral " "Found design unit 1: ResultSelector-behavioral" {  } { { "SourceCode/ResultSelector.vhd" "" { Text "U:/350/FP/SourceCode/ResultSelector.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237148 ""} { "Info" "ISGN_ENTITY_NAME" "1 ResultSelector " "Found entity 1: ResultSelector" {  } { { "SourceCode/ResultSelector.vhd" "" { Text "U:/350/FP/SourceCode/ResultSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261237148 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/shiftselector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/shiftselector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ShiftSelector-behavioral " "Found design unit 1: ShiftSelector-behavioral" {  } { { "SourceCode/ShiftSelector.vhd" "" { Text "U:/350/FP/SourceCode/ShiftSelector.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237223 ""} { "Info" "ISGN_ENTITY_NAME" "1 ShiftSelector " "Found entity 1: ShiftSelector" {  } { { "SourceCode/ShiftSelector.vhd" "" { Text "U:/350/FP/SourceCode/ShiftSelector.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261237223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/giantorgate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/giantorgate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GiantOrGate-Behaviour " "Found design unit 1: GiantOrGate-Behaviour" {  } { { "SourceCode/GiantOrGate.vhd" "" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237314 ""} { "Info" "ISGN_ENTITY_NAME" "1 GiantOrGate " "Found entity 1: GiantOrGate" {  } { { "SourceCode/GiantOrGate.vhd" "" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261237314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sourcecode/bupdate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sourcecode/bupdate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bupdate-Behaviour " "Found design unit 1: Bupdate-Behaviour" {  } { { "SourceCode/Bupdate.vhd" "" { Text "U:/350/FP/SourceCode/Bupdate.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237410 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bupdate " "Found entity 1: Bupdate" {  } { { "SourceCode/Bupdate.vhd" "" { Text "U:/350/FP/SourceCode/Bupdate.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733261237410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261237410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ExecUnit " "Elaborating entity \"ExecUnit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733261237750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder Adder:Adder_inst " "Elaborating entity \"Adder\" for hierarchy \"Adder:Adder_inst\"" {  } { { "SourceCode/ExecUnit.vhd" "Adder_inst" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261237784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shifter Shifter:Shifter_inst " "Elaborating entity \"Shifter\" for hierarchy \"Shifter:Shifter_inst\"" {  } { { "SourceCode/ExecUnit.vhd" "Shifter_inst" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261237830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bupdate Shifter:Shifter_inst\|Bupdate:Bupdate_inst " "Elaborating entity \"Bupdate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\"" {  } { { "SourceCode/Shifter.vhd" "Bupdate_inst" { Text "U:/350/FP/SourceCode/Shifter.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261237870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\"" {  } { { "SourceCode/Bupdate.vhd" "i2" { Text "U:/350/FP/SourceCode/Bupdate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261237951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238076 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GiantOrGate Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1 " "Elaborating entity \"GiantOrGate\" for hierarchy \"Shifter:Shifter_inst\|Bupdate:Bupdate_inst\|GiantOrGate:i2\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\|GiantOrGate:\\RECUR:i1\"" {  } { { "SourceCode/GiantOrGate.vhd" "\\RECUR:i1" { Text "U:/350/FP/SourceCode/GiantOrGate.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_entity Shifter:Shifter_inst\|sll_entity:sll_inst " "Elaborating entity \"sll_entity\" for hierarchy \"Shifter:Shifter_inst\|sll_entity:sll_inst\"" {  } { { "SourceCode/Shifter.vhd" "sll_inst" { Text "U:/350/FP/SourceCode/Shifter.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238625 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B sll_entity.vhd(26) " "VHDL Process Statement warning at sll_entity.vhd(26): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sll_entity.vhd" "" { Text "U:/350/FP/SourceCode/sll_entity.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238644 "|ExecUnit|Shifter:Shifter_inst|sll_entity:sll_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros sll_entity.vhd(28) " "VHDL Process Statement warning at sll_entity.vhd(28): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sll_entity.vhd" "" { Text "U:/350/FP/SourceCode/sll_entity.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238644 "|ExecUnit|Shifter:Shifter_inst|sll_entity:sll_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "sll_entity.vhd(28) " "VHDL Subtype or Type Declaration warning at sll_entity.vhd(28): subtype or type has null range" {  } { { "SourceCode/sll_entity.vhd" "" { Text "U:/350/FP/SourceCode/sll_entity.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1733261238645 "|ExecUnit|Shifter:Shifter_inst|sll_entity:sll_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_entity Shifter:Shifter_inst\|srl_entity:srl_inst " "Elaborating entity \"srl_entity\" for hierarchy \"Shifter:Shifter_inst\|srl_entity:srl_inst\"" {  } { { "SourceCode/Shifter.vhd" "srl_inst" { Text "U:/350/FP/SourceCode/Shifter.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238661 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B srl_entity.vhd(26) " "VHDL Process Statement warning at srl_entity.vhd(26): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/srl_entity.vhd" "" { Text "U:/350/FP/SourceCode/srl_entity.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238681 "|ExecUnit|Shifter:Shifter_inst|srl_entity:srl_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros srl_entity.vhd(28) " "VHDL Process Statement warning at srl_entity.vhd(28): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/srl_entity.vhd" "" { Text "U:/350/FP/SourceCode/srl_entity.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238682 "|ExecUnit|Shifter:Shifter_inst|srl_entity:srl_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "srl_entity.vhd(28) " "VHDL Subtype or Type Declaration warning at srl_entity.vhd(28): subtype or type has null range" {  } { { "SourceCode/srl_entity.vhd" "" { Text "U:/350/FP/SourceCode/srl_entity.vhd" 28 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1733261238682 "|ExecUnit|Shifter:Shifter_inst|srl_entity:srl_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sra_entity Shifter:Shifter_inst\|sra_entity:sra_inst " "Elaborating entity \"sra_entity\" for hierarchy \"Shifter:Shifter_inst\|sra_entity:sra_inst\"" {  } { { "SourceCode/Shifter.vhd" "sra_inst" { Text "U:/350/FP/SourceCode/Shifter.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238707 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B sra_entity.vhd(28) " "VHDL Process Statement warning at sra_entity.vhd(28): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "zeros sra_entity.vhd(29) " "VHDL Process Statement warning at sra_entity.vhd(29): signal \"zeros\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "B sra_entity.vhd(31) " "VHDL Process Statement warning at sra_entity.vhd(31): signal \"B\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 31 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "ones sra_entity.vhd(32) " "VHDL Process Statement warning at sra_entity.vhd(32): signal \"ones\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 32 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "sra_entity.vhd(29) " "VHDL Subtype or Type Declaration warning at sra_entity.vhd(29): subtype or type has null range" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 29 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Warning" "WVRFX_VHDL_NULL_RANGE" "sra_entity.vhd(32) " "VHDL Subtype or Type Declaration warning at sra_entity.vhd(32): subtype or type has null range" {  } { { "SourceCode/sra_entity.vhd" "" { Text "U:/350/FP/SourceCode/sra_entity.vhd" 32 0 0 } }  } 0 10445 "VHDL Subtype or Type Declaration warning at %1!s!: subtype or type has null range" 0 0 "Analysis & Synthesis" 0 -1 1733261238731 "|ExecUnit|Shifter:Shifter_inst|sra_entity:sra_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ShiftSelector Shifter:Shifter_inst\|ShiftSelector:ShiftSelector_inst " "Elaborating entity \"ShiftSelector\" for hierarchy \"Shifter:Shifter_inst\|ShiftSelector:ShiftSelector_inst\"" {  } { { "SourceCode/Shifter.vhd" "ShiftSelector_inst" { Text "U:/350/FP/SourceCode/Shifter.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogicUnit LogicUnit:LogicUnit_inst " "Elaborating entity \"LogicUnit\" for hierarchy \"LogicUnit:LogicUnit_inst\"" {  } { { "SourceCode/ExecUnit.vhd" "LogicUnit_inst" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FlagsLogic FlagsLogic:FlagsLogic_inst " "Elaborating entity \"FlagsLogic\" for hierarchy \"FlagsLogic:FlagsLogic_inst\"" {  } { { "SourceCode/ExecUnit.vhd" "FlagsLogic_inst" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238845 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResultSelector ResultSelector:ResultSelector_inst " "Elaborating entity \"ResultSelector\" for hierarchy \"ResultSelector:ResultSelector_inst\"" {  } { { "SourceCode/ExecUnit.vhd" "ResultSelector_inst" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261238880 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1733261240368 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1733261241296 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733261241296 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ExtWord " "No output dependent on input pin \"ExtWord\"" {  } { { "SourceCode/ExecUnit.vhd" "" { Text "U:/350/FP/SourceCode/ExecUnit.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733261242494 "|ExecUnit|ExtWord"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733261242494 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1054 " "Implemented 1054 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "136 " "Implemented 136 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733261242496 ""} { "Info" "ICUT_CUT_TM_OPINS" "67 " "Implemented 67 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733261242496 ""} { "Info" "ICUT_CUT_TM_LCELLS" "851 " "Implemented 851 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733261242496 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733261242496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4903 " "Peak virtual memory: 4903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261242652 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:27:22 2024 " "Processing ended: Tue Dec  3 13:27:22 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261242652 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261242652 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261242652 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733261242652 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1733261247714 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261247719 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:27:26 2024 " "Processing started: Tue Dec  3 13:27:26 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261247719 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1733261247719 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DP1 -c DP1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1733261247720 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1733261247797 ""}
{ "Info" "0" "" "Project  = DP1" {  } {  } 0 0 "Project  = DP1" 0 0 "Fitter" 0 0 1733261247798 ""}
{ "Info" "0" "" "Revision = DP1" {  } {  } 0 0 "Revision = DP1" 0 0 "Fitter" 0 0 1733261247798 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1733261249080 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1733261249087 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DP1 5CGXFC9E6F31C7 " "Selected device 5CGXFC9E6F31C7 for design \"DP1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1733261249118 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733261249151 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1733261249151 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1733261249579 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1733261249591 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1733261249745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "203 203 " "No exact pin location assignment(s) for 203 pins of 203 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1733261249887 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1733261255399 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261255843 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1733261255848 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733261255849 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1733261255850 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1733261255850 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1733261255853 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1733261255853 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1733261255853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1733261255853 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1733261255853 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:06 " "Fitter preparation operations ending: elapsed time is 00:00:06" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261255905 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DP1.sdc " "Synopsys Design Constraints File file not found: 'DP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1733261262748 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1733261262748 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1733261262749 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1733261262750 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1733261262753 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1733261262753 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1733261262753 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1733261262763 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1733261262844 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:23 " "Fitter placement preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261286232 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1733261325498 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1733261327321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261327321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1733261328438 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X73_Y0 X84_Y10 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X73_Y0 to location X84_Y10" {  } { { "loc" "" { Generic "U:/350/FP/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X73_Y0 to location X84_Y10"} { { 12 { 0 ""} 73 0 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1733261333369 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1733261333369 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1733261333849 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1733261333849 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1733261333849 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261333852 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.38 " "Total time spent on timing analysis during the Fitter is 0.38 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1733261335936 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733261335973 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733261336793 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1733261336793 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1733261337248 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1733261339931 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "U:/350/FP/output_files/DP1.fit.smsg " "Generated suppressed messages file U:/350/FP/output_files/DP1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1733261340284 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7378 " "Peak virtual memory: 7378 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261342219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:29:02 2024 " "Processing ended: Tue Dec  3 13:29:02 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261342219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261342219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:05:57 " "Total CPU time (on all processors): 00:05:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261342219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1733261342219 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1733261348256 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261348261 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:29:08 2024 " "Processing started: Tue Dec  3 13:29:08 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261348261 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1733261348261 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DP1 -c DP1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1733261348261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1733261350025 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1733261356504 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261357342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:29:17 2024 " "Processing ended: Tue Dec  3 13:29:17 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261357342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261357342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261357342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1733261357342 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1733261358508 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1733261360210 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261360215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:29:18 2024 " "Processing started: Tue Dec  3 13:29:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261360215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1733261360215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DP1 -c DP1 " "Command: quartus_sta DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1733261360215 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1733261360301 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1733261362182 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1733261362182 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261362212 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261362212 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "DP1.sdc " "Synopsys Design Constraints File file not found: 'DP1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1733261362957 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261362958 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733261362959 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733261362962 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1733261362963 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733261362963 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1733261362966 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1733261363045 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733261363082 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363088 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363217 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363256 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363293 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363326 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261363370 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733261363418 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733261363445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733261364190 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261364347 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733261364347 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733261364348 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733261364349 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364351 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364410 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364437 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364467 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364505 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261364542 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1733261364583 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1733261364798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1733261365445 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261365610 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733261365610 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733261365611 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733261365612 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261365651 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261365697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261365735 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261365775 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261365813 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1733261365849 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1733261366102 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1733261366103 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1733261366104 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1733261366104 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261366136 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261366172 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261366212 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261366248 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1733261366275 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733261368197 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1733261368213 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5334 " "Peak virtual memory: 5334 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261368605 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:29:28 2024 " "Processing ended: Tue Dec  3 13:29:28 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261368605 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261368605 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261368605 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1733261368605 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1733261371548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261371553 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:29:31 2024 " "Processing started: Tue Dec  3 13:29:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261371553 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733261371553 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DP1 -c DP1 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DP1 -c DP1" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1733261371553 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1733261374381 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." {  } {  } 0 10905 "Generated the EDA functional simulation netlist because it is the only supported netlist type for this device." 0 0 "EDA Netlist Writer" 0 -1 1733261374464 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DP1.vho U:/350/FP/simulation/questa/ simulation " "Generated file DP1.vho in folder \"U:/350/FP/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1733261375066 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 2 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4780 " "Peak virtual memory: 4780 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261375249 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:29:35 2024 " "Processing ended: Tue Dec  3 13:29:35 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261375249 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261375249 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261375249 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733261375249 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 30 s " "Quartus Prime Full Compilation was successful. 0 errors, 30 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1733261376533 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733261395882 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733261395887 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  3 13:29:55 2024 " "Processing started: Tue Dec  3 13:29:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733261395887 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733261395887 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp DP1 -c DP1 --netlist_type=sgate " "Command: quartus_npp DP1 -c DP1 --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733261395887 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1733261397396 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4563 " "Peak virtual memory: 4563 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733261397541 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  3 13:29:57 2024 " "Processing ended: Tue Dec  3 13:29:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733261397541 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733261397541 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733261397541 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1733261397541 ""}
