0.7
2020.2
May 22 2024
18:54:44
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.sim/sim_1/behav/xsim/glbl.v,1708598507,verilog,,,,glbl,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sim_1/new/clock_divider_tb.v,1732669895,verilog,,,,clock_divider_tb,,,,,,,,
/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sources_1/new/clock_divider.v,1732669970,verilog,,/home/nick/Dokumenty/AGH/CUE/Verilog/repo/fpga_playground/labs/lab2/4_0/clock_divider/clock_divider.srcs/sim_1/new/clock_divider_tb.v,,clock_divider,,,,,,,,
