m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Eavs_config_stimulli
Z0 w1568165555
Z1 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F4V=2EFHISg_X=6CeShoC2
Z2 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z3 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z4 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z5 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z6 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
Z7 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd
l0
L7
VLXNcVz7_f3Uh52BFQJ^=N3
!s100 9YNf6D=E1?j[hKO6^[>gH1
Z8 OV;C;10.5b;63
32
Z9 !s110 1568166769
!i10b 1
Z10 !s108 1568166769.000000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
Z12 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Testbench/avs_config_stimulli.vhd|
!i113 1
Z13 o-work work -2002 -explicit
Z14 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
DEx4 work 19 avs_config_stimulli 0 22 LXNcVz7_f3Uh52BFQJ^=N3
l20
L15
V8[_JbT6li01AF]TUnA4:`0
!s100 01=f=6`C]BXaSVRbVN:2G1
R8
32
R9
!i10b 1
R10
R11
R12
!i113 1
R13
R14
Edata_buffer_ent
Z15 w1587520577
R2
R3
R4
Z16 dD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench
Z17 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
Z18 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vb;HKcGlf=7<8DNL4B]`E32
!s100 P;`Ig_9KzN;0e5LX>Uo<n1
R8
32
Z19 !s110 1587523434
!i10b 1
Z20 !s108 1587523434.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
Z22 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
R13
R14
Artl
Z23 DEx4 work 19 data_buffer_sc_fifo 0 22 BBB9DW>@jmRiB2JzRj`G50
R2
R3
R4
Z24 DEx4 work 15 data_buffer_ent 0 22 b;HKcGlf=7<8DNL4B]`E32
l67
L30
V@?`=li<l=ePTQ=3PYealn2
!s100 FQADVE_C:;336C;g]jVXU1
R8
32
R19
!i10b 1
R20
R21
R22
!i113 1
R13
R14
Edata_buffer_sc_fifo
Z25 w1584579182
R3
R4
R16
Z26 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z27 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VBBB9DW>@jmRiB2JzRj`G50
!s100 [P@O]TY9N>@Ikc3b?_cU13
R8
32
R19
!i10b 1
Z28 !s108 1587523433.000000
Z29 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z30 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
R23
l95
L59
V6nVFm_8;LMB8KGBVg5fEl0
!s100 AWiMRXD=O5>g[8_fV^WgF1
R8
32
R19
!i10b 1
R28
R29
R30
!i113 1
R13
R14
Edelay_block_ent
R25
R2
R3
R4
R16
Z31 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
Z32 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd
l0
L5
VIBJLB<jz43>S?YT=Z?GE_2
!s100 B>Gie7o@n`cEj?4`]7O0l1
R8
32
R19
!i10b 1
R20
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
Z34 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/delay_block_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z35 DEx4 work 15 delay_block_ent 0 22 IBJLB<jz43>S?YT=Z?GE_2
l30
L21
Vg3gaVF2ko_0kKeI;YAZ?k0
!s100 zn0ZobV1aP5RR3WX_Gg>o0
R8
32
R19
!i10b 1
R20
R33
R34
!i113 1
R13
R14
Eflipflop_synchronizer_ent
R25
R2
R3
R4
R16
Z36 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
Z37 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd
l0
L5
V=AbCOmb5a3CkS]^E=:c]H0
!s100 KQ4oi::L4DT5YC6S<6;IZ3
R8
32
Z38 !s110 1587523438
!i10b 1
Z39 !s108 1587523438.000000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
Z41 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/flipflop_synchronizer_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z42 DEx4 work 25 flipflop_synchronizer_ent 0 22 =AbCOmb5a3CkS]^E=:c]H0
l26
L20
VQMlZnZV?QUL`5]:gZJZIV1
!s100 g3XGZDG7Xa[0D@IgRWG_E0
R8
32
R38
!i10b 1
R39
R40
R41
!i113 1
R13
R14
Eftdi_avm_reader_controller_ent
Z43 w1587521989
Z44 DPx4 work 17 ftdi_avm_usb3_pkg 0 22 mKzgobAZHWUC9]L>M[Wha2
R2
R3
R4
R16
Z45 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
Z46 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd
l0
L7
VHin^<@XWn<Uf:Z5V:1WVM1
!s100 c2G9F<^C5dfS_k[?4QMzD1
R8
32
Z47 !s110 1587523433
!i10b 1
R28
Z48 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
Z49 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_reader_controller_ent.vhd|
!i113 1
R13
R14
Artl
R44
R2
R3
R4
Z50 DEx4 work 30 ftdi_avm_reader_controller_ent 0 22 Hin^<@XWn<Uf:Z5V:1WVM1
l48
L28
V@]6BL=<C@ECZYLNWcIXLO1
!s100 bG>z1D:[CMUjf>R=A^YUT1
R8
32
R47
!i10b 1
R28
R48
R49
!i113 1
R13
R14
Pftdi_avm_usb3_pkg
R2
R3
R4
Z51 w1587515652
R16
Z52 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_pkg.vhd
Z53 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_pkg.vhd
l0
L5
VmKzgobAZHWUC9]L>M[Wha2
!s100 I<1fZfG]b`cob]MB]EOHW0
R8
32
R47
!i10b 1
Z54 !s108 1587523432.000000
Z55 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_pkg.vhd|
Z56 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_pkg.vhd|
!i113 1
R13
R14
Bbody
R44
R2
R3
R4
l0
L101
V65FOm5?K=zPi7NIcHKN`71
!s100 ZO1XdBY=Tk8]A1L1XlbC@1
R8
32
R47
!i10b 1
R54
R55
R56
!i113 1
R13
R14
Eftdi_avm_usb3_read_ent
Z57 w1587515464
R44
R2
R3
R4
R16
Z58 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
Z59 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd
l0
L7
VPzzd0e0e2Z7@lz]S@[c`X3
!s100 F:1:9S6dVng^eh5Wo7bj^0
R8
32
R47
!i10b 1
R28
Z60 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
Z61 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_read_ent.vhd|
!i113 1
R13
R14
Artl
R44
R2
R3
R4
Z62 DEx4 work 22 ftdi_avm_usb3_read_ent 0 22 Pzzd0e0e2Z7@lz]S@[c`X3
l31
L18
VWboNNgkbH?b?JC2<6V85_3
!s100 UmeVg@nXbaT3<[0NTI4UQ3
R8
32
R47
!i10b 1
R28
R60
R61
!i113 1
R13
R14
Eftdi_avm_usb3_write_ent
Z63 w1587515461
R44
R2
R3
R4
R16
Z64 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
Z65 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd
l0
L7
VXG^57@SfmHIGhVFAWoVHB1
!s100 gdil9`dn223S_e__G1e3k3
R8
32
R47
!i10b 1
R28
Z66 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
Z67 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AVALON_MM_USB3_MASTER/ftdi_avm_usb3_write_ent.vhd|
!i113 1
R13
R14
Artl
R44
R2
R3
R4
Z68 DEx4 work 23 ftdi_avm_usb3_write_ent 0 22 XG^57@SfmHIGhVFAWoVHB1
l31
L18
VC;QK=C9:092VNZ5_XO8Ij2
!s100 E]J=8fb@Xn7W7_Qjg3SaO1
R8
32
R47
!i10b 1
R28
R66
R67
!i113 1
R13
R14
Eftdi_avm_writer_controller_ent
Z69 w1587521973
R44
R2
R3
R4
R16
Z70 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
Z71 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd
l0
L7
VB6::D@>=L?Te]Me_<XAB@2
!s100 c9UZM9MHU8j1TP?YcbNdb2
R8
32
R47
!i10b 1
R28
Z72 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
Z73 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_AMV_CONTROLLER/ftdi_avm_writer_controller_ent.vhd|
!i113 1
R13
R14
Artl
R44
R2
R3
R4
Z74 DEx4 work 30 ftdi_avm_writer_controller_ent 0 22 B6::D@>=L?Te]Me_<XAB@2
l49
L28
VH8Dog?z]n@6d>cKJgY8D93
!s100 T;YzN=MK<<^d;lf@h]GPZ0
R8
32
R47
!i10b 1
R28
R72
R73
!i113 1
R13
R14
Eftdi_avs_config_stimulli
Z75 w1568167110
R1
R2
R3
R4
R5
R6
R7
l0
L7
VoDhVJC=c4F_M_l]fP88<[3
!s100 b`oJD@6GCTTkC`A8>T5OU1
R8
32
Z76 !s110 1568167692
!i10b 1
Z77 !s108 1568167692.000000
R11
R12
!i113 1
R13
R14
Artl
R1
R2
R3
R4
Z78 DEx4 work 24 ftdi_avs_config_stimulli 0 22 oDhVJC=c4F_M_l]fP88<[3
l21
L16
V9oMSDQG9SW2:3TP=d4kMd0
!s100 Ce;:CHTmVgdfU:`B<80Be0
R8
32
R76
!i10b 1
R77
R11
R12
!i113 1
R13
R14
Pftdi_config_avalon_mm_pkg
R2
R3
R4
R25
R16
8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R8
32
Z79 !s110 1587523431
!i10b 1
Z80 !s108 1587523431.000000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_config_avalon_mm_read_ent
Z81 w1587523156
Z82 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 0D@PTZGhWE6^e8SQ6<WXU1
Z83 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R2
R3
R4
R16
Z84 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z85 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
V@h4^C<O`ElS2gZ`:;eQ8;3
!s100 9J<VfQ]E`hk>SnebMm1Bb3
R8
32
Z86 !s110 1587523432
!i10b 1
R80
Z87 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z88 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R82
R83
R2
R3
R4
Z89 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 @h4^C<O`ElS2gZ`:;eQ8;3
l21
L19
V`hH2h<L1M4OF7HgCjZX@D1
!s100 3@PUG<ZYbdeg4Zm8jDO6L2
R8
32
R86
!i10b 1
R80
R87
R88
!i113 1
R13
R14
Pftdi_config_avalon_mm_registers_pkg
R2
R3
R4
Z90 w1587523140
R16
Z91 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z92 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
V0D@PTZGhWE6^e8SQ6<WXU1
!s100 oDJbbM]JGXcHS;T13[D`K0
R8
32
R79
!i10b 1
R80
Z93 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z94 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R13
R14
Bbody
R82
R2
R3
R4
l0
L278
VJbH:?M3A1FT9m>mjWSKIz2
!s100 oVeOV]D^`B>3VQhDf=JMW3
R8
32
R79
!i10b 1
R80
R93
R94
!i113 1
R13
R14
Eftdi_config_avalon_mm_stimulli
Z95 w1587140949
R82
R2
R3
R4
R16
Z96 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
Z97 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd
l0
L7
VFS_d>2biP7cKOgn0LFBde3
!s100 1PQ<nDH[83SedEZ2YdB_01
R8
32
R38
!i10b 1
R39
Z98 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
Z99 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/ftdi_config_avalon_mm_stimulli.vhd|
!i113 1
R13
R14
Artl
R82
R2
R3
R4
Z100 DEx4 work 30 ftdi_config_avalon_mm_stimulli 0 22 FS_d>2biP7cKOgn0LFBde3
l24
L19
VgGN<TMl1EoS@27kDSzol^3
!s100 ?QiUY37SBl2Hj2SNB8ZB=2
R8
32
R38
!i10b 1
R39
R98
R99
!i113 1
R13
R14
Eftdi_config_avalon_mm_write_ent
Z101 w1587523177
R82
R83
R2
R3
R4
R16
Z102 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z103 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
V<lWEadfA@fA]`d0MRe0ni0
!s100 `9X@=:MYle9K`1cX?VO?j0
R8
32
R86
!i10b 1
R54
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z105 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R82
R83
R2
R3
R4
Z106 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 <lWEadfA@fA]`d0MRe0ni0
l22
L18
V28b3]:FKj6UPbhKn[NH>N1
!s100 Kem5bZhCR8d7bC2<j?JPD1
R8
32
R86
!i10b 1
R54
R104
R105
!i113 1
R13
R14
Pftdi_data_avalon_mm_pkg
R2
R3
R4
R25
R16
8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
Vg5RhJSLlCOL<fdXHA]5jE3
!s100 bBz7aFmRG88Zb7nGREMJF2
R8
32
R86
!i10b 1
R54
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R13
R14
Eftdi_data_dc_fifo
R25
R3
R4
R16
Z107 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z108 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R8
32
Z109 !s110 1587523437
!i10b 1
Z110 !s108 1587523437.000000
Z111 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z112 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R13
R14
Asyn
R3
R4
Z113 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l107
L62
V3zGn=X9R:3kQ5H8?nJfaz1
!s100 ?ib=8nPCWFXbnBJAHb@`02
R8
32
R109
!i10b 1
R110
R111
R112
!i113 1
R13
R14
Eftdi_data_loopback_ent
R25
R2
R3
R4
R16
Z114 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
Z115 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd
l0
L5
V10dnZWZf>lZz[nlR_^^0a3
!s100 e?QWWMeiGoPG;0N<U`XRi0
R8
32
Z116 !s110 1587523436
!i10b 1
Z117 !s108 1587523436.000000
Z118 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
Z119 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_loopback_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z120 DEx4 work 22 ftdi_data_loopback_ent 0 22 10dnZWZf>lZz[nlR_^^0a3
l39
L28
VFH[fIAFhez4IjQ0b8eUc30
!s100 mX_2?n9KJ4ga1nCZjX1M30
R8
32
R116
!i10b 1
R117
R118
R119
!i113 1
R13
R14
Eftdi_data_receiver_ent
R25
R2
R3
R4
R16
Z121 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z122 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
V;:eX`F1djPlOOmo@FKG6D3
!s100 ?Djmo@92PFG^d:3F_O4cK3
R8
32
R19
!i10b 1
R20
Z123 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z124 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 22 ftdi_data_receiver_ent 0 22 ;:eX`F1djPlOOmo@FKG6D3
l56
L27
V<d:LNMN7:YoVgk_oiME6l3
!s100 =eHFD:1M[Ne2MGL50mXz[2
R8
32
R19
!i10b 1
R20
R123
R124
!i113 1
R13
R14
Eftdi_data_transmitter_ent
R25
R2
R3
R4
R16
Z125 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z126 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
Vf]QOQ8=bOJ=J9]<X77GO>2
!s100 hZ5WIio_`JAo@@dL`9@dK3
R8
32
R19
!i10b 1
R20
Z127 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z128 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
DEx4 work 25 ftdi_data_transmitter_ent 0 22 f]QOQ8=bOJ=J9]<X77GO>2
l56
L27
VD>e_Z2mm5dgWci:O;9Q752
!s100 dakG0G>bd2NRoUMH9T8De0
R8
32
R19
!i10b 1
R20
R127
R128
!i113 1
R13
R14
Eftdi_in_io_buffer_3b
R25
R3
R4
R16
Z129 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z130 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R8
32
R109
!i10b 1
R110
Z131 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z132 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z133 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R8
32
R109
!i10b 1
R110
R131
R132
!i113 1
R13
R14
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R25
R3
R4
R16
R129
R130
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R8
32
R109
!i10b 1
R110
R131
R132
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R8
32
R109
!i10b 1
R110
R131
R132
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b
R25
R3
R4
R16
Z134 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z135 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R8
32
R109
!i10b 1
R110
Z136 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z137 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z138 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R8
32
R109
!i10b 1
R110
R136
R137
!i113 1
R13
R14
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R25
R3
R4
R16
R134
R135
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R8
32
R109
!i10b 1
R110
R136
R137
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R8
32
R109
!i10b 1
R110
R136
R137
!i113 1
R13
R14
Eftdi_out_io_buffer_5b
R25
R3
R4
R16
Z139 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z140 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R8
32
R38
!i10b 1
R110
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z142 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R13
R14
Artl
R3
R4
Z143 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R8
32
R38
!i10b 1
R110
R141
R142
!i113 1
R13
R14
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R25
R3
R4
R16
R139
R140
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R8
32
R38
!i10b 1
R110
R141
R142
!i113 1
R13
R14
Artl
R3
R4
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R8
32
R38
!i10b 1
R110
R141
R142
!i113 1
R13
R14
Eftdi_protocol_controller_ent
Z144 w1574393811
Z145 DPx4 work 17 ftdi_protocol_pkg 0 22 a:0CCV;X_k=KFC:^`ehe[3
R2
R3
R4
Z146 dD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Testbench
Z147 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
Z148 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd
l0
L7
V@^o^gQS>lI[o_ln5>92Eb3
!s100 UQH>XO75XZS`FjfWo@OJQ3
R8
32
Z149 !s110 1580390320
!i10b 1
Z150 !s108 1580390320.000000
Z151 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
Z152 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R145
R2
R3
R4
DEx4 work 28 ftdi_protocol_controller_ent 0 22 @^o^gQS>lI[o_ln5>92Eb3
l126
L70
V3o=A4>:4XM9[=34U]e0M`2
!s100 hG^1iGe]0mFj1_]UDI^Dn3
R8
32
R149
!i10b 1
R150
R151
R152
!i113 1
R13
R14
Pftdi_protocol_crc_pkg
R2
R3
R4
R25
R16
Z153 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
Z154 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd
l0
L5
VP`aB59G9gC;9;8OjB:JT=1
!s100 ^l^eO^RHS6N`57<OQ1]nk3
R8
32
b1
Z155 !s110 1587523435
!i10b 1
Z156 !s108 1587523435.000000
Z157 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
Z158 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_crc_pkg.vhd|
!i113 1
R13
R14
Bbody
Z159 DPx4 work 21 ftdi_protocol_crc_pkg 0 22 P`aB59G9gC;9;8OjB:JT=1
R2
R3
R4
l0
L69
V?n^UoPZD`<[N1HzN?HDE01
!s100 jgelNPX:MmgIIbbGRP`Gh1
R8
32
R155
!i10b 1
R156
R157
R158
!i113 1
R13
R14
Eftdi_protocol_img_controller_ent
R95
Z160 DPx4 work 17 ftdi_protocol_pkg 0 22 C4[6ND^nR;2_]BeE1of[o1
R2
R3
R4
R16
Z161 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
Z162 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd
l0
L7
VRMOGSeUPMcPFVIEP?`2PQ0
!s100 R1@nnR`Dak>J2@8;2Xl<]3
R8
32
R116
!i10b 1
R117
Z163 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
Z164 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_img_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R160
R2
R3
R4
Z165 DEx4 work 32 ftdi_protocol_img_controller_ent 0 22 RMOGSeUPMcPFVIEP?`2PQ0
l130
L73
V0;=4ocF?WJa8=2<<nIaH>1
!s100 :UN@Oz82S?mPYAH5[Nk892
R8
32
R116
!i10b 1
R117
R163
R164
!i113 1
R13
R14
Eftdi_protocol_lut_controller_ent
R95
R160
R2
R3
R4
R16
Z166 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
Z167 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd
l0
L7
VfU2LI;^P7W<HDiQ1KEaJ10
!s100 gUjYEML633ER:41=z<h4S1
R8
32
R116
!i10b 1
R117
Z168 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
Z169 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_lut_controller_ent.vhd|
!i113 1
R13
R14
Artl
R35
R160
R2
R3
R4
Z170 DEx4 work 32 ftdi_protocol_lut_controller_ent 0 22 fU2LI;^P7W<HDiQ1KEaJ10
l108
L65
V8_DooVUUSj:<_LmjOQVPF1
!s100 :B@U=e>>;;]7<3[Gge;f<1
R8
32
R116
!i10b 1
R117
R168
R169
!i113 1
R13
R14
Pftdi_protocol_pkg
R2
R3
R4
R95
R16
Z171 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
Z172 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd
l0
L5
VC4[6ND^nR;2_]BeE1of[o1
!s100 MA=YRg@ICBef2zPUP6HTN0
R8
32
R155
!i10b 1
R20
Z173 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
Z174 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_pkg.vhd|
!i113 1
R13
R14
Bbody
R160
R2
R3
R4
l0
L139
V8ZCazkab8N1C6hS[L]<j<1
!s100 GT>7GhS[iPfbR?MHKIe:c2
R8
32
R155
!i10b 1
R20
R173
R174
!i113 1
R13
R14
Eftdi_protocol_top
R95
R160
R2
R3
R4
R16
Z175 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
Z176 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd
l0
L7
V9Ac<eIkzk^lHG`OmWl]c02
!s100 NWFoWe1[lUUYN=Y`JF4lO3
R8
32
R116
!i10b 1
R117
Z177 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
Z178 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_protocol_top.vhd|
!i113 1
R13
R14
Artl
Z179 DEx4 work 35 ftdi_rx_protocol_payload_reader_ent 0 22 hYnFj^6e<^Ml6NjIXbjDg0
Z180 DEx4 work 35 ftdi_tx_protocol_payload_writer_ent 0 22 gh[:^9>IfSfH9CiL9Fk^:0
Z181 DEx4 work 34 ftdi_rx_protocol_header_parser_ent 0 22 6RQAT@7AjDNC@zX8bAMSd2
R159
Z182 DEx4 work 37 ftdi_tx_protocol_header_generator_ent 0 22 EbNcMkA2OTBc]N?gHFdFF1
R170
R165
R160
R2
R3
R4
Z183 DEx4 work 17 ftdi_protocol_top 0 22 9Ac<eIkzk^lHG`OmWl]c02
l168
L93
VjO95?gL66CT9?YTNP4f3f0
!s100 c>keJB_<?fWVX7O?Oda;d0
R8
32
R116
!i10b 1
R117
R177
R178
!i113 1
R13
R14
Eftdi_rx_data_avalon_mm_read_ent
R25
Z184 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 g5RhJSLlCOL<fdXHA]5jE3
R2
R3
R4
R16
Z185 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z186 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VP<6lT@CajHoKDBSnM@L2I0
!s100 ^CAc92ChXhQ7a=DElU?_61
R8
32
R86
!i10b 1
R54
Z187 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z188 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R13
R14
Artl
R184
R2
R3
R4
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 P<6lT@CajHoKDBSnM@L2I0
l36
L22
VGK[bh1dMGXR9WBRdUFbPE2
!s100 T3HhO]nVK[V91AX;VT5;G0
R8
32
R86
!i10b 1
R54
R187
R188
!i113 1
R13
R14
Eftdi_rx_data_mux_ent
R25
R2
R3
R4
R16
Z189 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
Z190 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd
l0
L5
V=1nl2P`5BTg0]hNf>T0^O3
!s100 CX[:Oi0O_kABiHa<hOT]32
R8
32
R109
!i10b 1
R110
Z191 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
Z192 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_rx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z193 DEx4 work 20 ftdi_rx_data_mux_ent 0 22 =1nl2P`5BTg0]hNf>T0^O3
l45
L36
Vz6Yz_9W028eBAndG[RGbT0
!s100 7;99MIm_8dghQ7DWWbO:G3
R8
32
R109
!i10b 1
R110
R191
R192
!i113 1
R13
R14
Eftdi_rx_protocol_header_parser_ent
R25
R159
R160
R2
R3
R4
R16
Z194 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
Z195 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd
l0
L8
V6RQAT@7AjDNC@zX8bAMSd2
!s100 W=HOEJKXYP[?IABehfTTJ1
R8
32
R155
!i10b 1
R156
Z196 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
Z197 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_header_parser_ent.vhd|
!i113 1
R13
R14
Artl
R159
R160
R2
R3
R4
R181
l58
L32
VN:M6i[23[f`]C=mSH5ndP0
!s100 X6O[5VASkA8J4IMLWa>9N2
R8
32
R155
!i10b 1
R156
R196
R197
!i113 1
R13
R14
Eftdi_rx_protocol_payload_reader_ent
R95
R159
R160
R2
R3
R4
R16
Z198 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
Z199 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd
l0
L8
VhYnFj^6e<^Ml6NjIXbjDg0
!s100 WMOkN0zT@?Mf8`8W=EJoj2
R8
32
R116
!i10b 1
R156
Z200 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
Z201 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_rx_protocol_payload_reader_ent.vhd|
!i113 1
R13
R14
Artl
R35
R159
R160
R2
R3
R4
R179
l96
L42
ViNT[;U;GbnMUi9h_c^cYB3
!s100 <2M4ePbIRVn`jCb2U=eX]2
R8
32
R116
!i10b 1
R156
R200
R201
!i113 1
R13
R14
Eftdi_tx_data_avalon_mm_write_ent
R95
R184
R2
R3
R4
R16
Z202 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z203 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VCfg;MPGPQJb`f>:aCVnC91
!s100 bBkMMc<585F6zan]]SQ=i0
R8
32
R86
!i10b 1
R54
Z204 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z205 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R13
R14
Artl
R184
R2
R3
R4
Z206 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 Cfg;MPGPQJb`f>:aCVnC91
l29
L21
VgK]XM7Jo>>lHRjSd>O:?i1
!s100 i=hG7Hzo6Db`ln;8PWc4I2
R8
32
R86
!i10b 1
R54
R204
R205
!i113 1
R13
R14
Eftdi_tx_data_mux_ent
R25
R2
R3
R4
R16
Z207 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
Z208 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd
l0
L5
VhWKmlc8F=^mkMQ0;EZ?dF3
!s100 oRL;5aE[MInUB8G?JNLL;3
R8
32
R109
!i10b 1
R117
Z209 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
Z210 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/DATA_CONTROLLER/ftdi_tx_data_mux_ent.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z211 DEx4 work 20 ftdi_tx_data_mux_ent 0 22 hWKmlc8F=^mkMQ0;EZ?dF3
l45
L36
VfM`JeHaUeDW5GXea8^:m91
!s100 7QzLF3kOZniP7^U0L:7D53
R8
32
R109
!i10b 1
R117
R209
R210
!i113 1
R13
R14
Eftdi_tx_protocol_header_generator_ent
R25
R159
R160
R2
R3
R4
R16
Z212 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
Z213 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd
l0
L8
VEbNcMkA2OTBc]N?gHFdFF1
!s100 C4Y:ARfSNzDcfci@Q`8D]0
R8
32
R155
!i10b 1
R156
Z214 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
Z215 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_header_generator_ent.vhd|
!i113 1
R13
R14
Artl
R159
R160
R2
R3
R4
R182
l50
L29
VOjR0D]Q6O4N:^2416LWNB1
!s100 FcO@`F95TPS;ZK=gCi;H30
R8
32
R155
!i10b 1
R156
R214
R215
!i113 1
R13
R14
Eftdi_tx_protocol_payload_writer_ent
R95
R159
R160
R2
R3
R4
R16
Z216 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
Z217 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd
l0
L8
Vgh[:^9>IfSfH9CiL9Fk^:0
!s100 d8F;`CaT=I=fbZfcaTCl?1
R8
32
R155
!i10b 1
R156
Z218 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
Z219 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/PROTOCOL/ftdi_tx_protocol_payload_writer_ent.vhd|
!i113 1
R13
R14
Artl
R35
R159
R160
R2
R3
R4
R180
l95
L43
VeUcCz:=h?:E=<3L=dg`^70
!s100 eBkKdam]E:WKFhYLT;Bj;2
R8
32
R155
!i10b 1
R156
R218
R219
!i113 1
R13
R14
Eftdi_umft601a_controller_ent
R95
R2
R3
R4
R16
Z220 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z221 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
VeLDdBXnP2_c5BIMKWg^@I3
!s100 7SKmfdboL<7iS]dQZ:Nm63
R8
32
R38
!i10b 1
R39
Z222 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z223 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R13
R14
Artl
R42
R143
R138
R133
R113
R2
R3
R4
Z224 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 eLDdBXnP2_c5BIMKWg^@I3
l155
L48
V7<Eo8>oMLmae:2ARZMDkf3
!s100 5ZTf[m_m^?U;D8`USX?eW2
R8
32
R38
!i10b 1
R39
R222
R223
!i113 1
R13
R14
Eftdi_usb3_top
Z225 w1587523425
R160
R44
R184
R82
R83
R2
R3
R4
R16
Z226 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
Z227 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd
l0
L21
V2ABDk9NV9XT^44e`VTBGW2
!s100 @@f;9Z^1g9k=[[n0?0F<L0
R8
32
R38
!i10b 1
R39
Z228 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
Z229 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Ftdi_Usb3/ftdi_usb3_top.vhd|
!i113 1
R13
R14
Artl
R224
R183
R74
R68
R24
R50
R62
R106
R89
R100
R160
R44
R184
R82
R83
R2
R3
R4
DEx4 work 13 ftdi_usb3_top 0 22 2ABDk9NV9XT^44e`VTBGW2
l198
L65
V;z7bhAnZU02Q=0:B;UAkV0
!s100 _M26IbL781;n_1^aaM=9_0
R8
32
R38
!i10b 1
R39
R228
R229
!i113 1
R13
R14
Erx_data_stimulli
R25
R2
R3
R4
R16
Z230 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
Z231 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd
l0
L5
Vi6bK1<WHE;gWJ_c]3OYFG3
!s100 WghC[>oO5P=o]14:G=RP>3
R8
32
Z232 !s110 1587523439
!i10b 1
Z233 !s108 1587523439.000000
Z234 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
Z235 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/rx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
Z236 DEx4 work 16 rx_data_stimulli 0 22 i6bK1<WHE;gWJ_c]3OYFG3
l28
L20
VamHBc>1ebUkQ>8D`VR=ER2
!s100 fO<:^oLEgWo`49dKznJW40
R8
32
R232
!i10b 1
R233
R234
R235
!i113 1
R13
R14
Etestbench_top
R95
R82
R2
R3
R4
R16
Z237 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
Z238 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd
l0
L7
V2V;6JdbMeYAH4:QUNE_Rm1
!s100 J]bmDFhUmH=XZlnPcP49]3
R8
32
R232
!i10b 1
R233
Z239 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Artl
R184
R83
DEx4 work 13 ftdi_usb3_top 0 22 >JETdn`1Qozc3iZR1<k3d1
R160
Z240 DEx4 work 24 usb3_fifo_master_stimuli 0 22 mzR3lN1YH1bKP8WVghSH^2
R236
Z241 DEx4 work 16 tx_data_stimulli 0 22 ;Mdj:0C6jdza]RAe_OW[03
DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 S>eIgJN?_6ICcOMX>GWMS0
R2
R3
R4
DEx4 work 13 testbench_top 0 22 2V;6JdbMeYAH4:QUNE_Rm1
l50
L10
V4WEP?Ok[EZ;8D23UiHJ020
!s100 Me_>5CU]=5G=D8aOZkG5h1
R8
32
!s110 1587520770
!i10b 1
!s108 1587520770.000000
R239
!s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/testbench_top.vhd|
!i113 1
R13
R14
Etx_data_stimulli
R95
R2
R3
R4
R16
Z242 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
Z243 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd
l0
L5
V;Mdj:0C6jdza]RAe_OW[03
!s100 8?keG=FY@B8]HddEO<i;^3
R8
32
R232
!i10b 1
R233
Z244 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
Z245 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/tx_data_stimulli.vhd|
!i113 1
R13
R14
Artl
R2
R3
R4
R241
l48
L20
V^dn7Gb^WTRTSmGVfbF2[^2
!s100 HcVJn5?Sndj5;Ko3]?4ZY2
R8
32
R232
!i10b 1
R233
R244
R245
!i113 1
R13
R14
Eusb3_fifo_master_stimuli
R95
R160
R2
R3
R4
R16
Z246 8D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z247 FD:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L7
VmzR3lN1YH1bKP8WVghSH^2
!s100 5_3D>D?Wz=3XA7Y^BSOj:0
R8
32
R232
!i10b 1
R39
Z248 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z249 !s107 D:/rfranca/Development/GitHub/SimuCam_Development3/FPGA_Developments/FTDI_USB3/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R13
R14
Artl
R138
R160
R2
R3
R4
R240
l1186
L23
VZ[eOV=h5dokz_4HbQ4T:51
!s100 F7X<zTAajY4Ibm7:11f2`0
R8
32
R232
!i10b 1
R39
R248
R249
!i113 1
R13
R14
Eusb_3_ftdi_top
Z250 w1568167562
Z251 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 SXL3aO54fQk?HM`og[?Ka1
R1
R83
R2
R3
R4
R5
Z252 8D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z253 FD:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
VDC]WVW?jd7O:l_ame_PL42
!s100 BVMjXF@UQEo_m<RXF?WLo1
R8
32
R76
!i10b 1
R77
Z254 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z255 !s107 D:/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R13
R14
Artl
DEx4 work 28 ftdi_umft601a_controller_ent 0 22 kmYa^65f13O;h[XeD@T_S2
R193
R211
R120
DPx4 work 17 ftdi_protocol_pkg 0 22 iQe?oAeQEF7:>?^onc6Pc1
DEx4 work 17 ftdi_protocol_top 0 22 ;`aTC`_eoe4PDV9;7XL_W1
DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 7:BBQci1TdfBRe4GFNIQK2
DEx4 work 15 data_buffer_ent 0 22 leeJCVmgnRND<FcHkk>Ro1
R206
R106
R89
R78
R251
R1
R83
R2
R3
R4
DEx4 work 14 usb_3_ftdi_top 0 22 DC]WVW?jd7O:l_ame_PL42
l166
L55
V;`C6_gZJfz2e1kg<JVOe_1
!s100 _LoQEUZ<AUk]3mW^[Ue6I3
R8
32
R76
!i10b 1
R77
R254
R255
!i113 1
R13
R14
