;buildInfoPackage: chisel3, version: 3.1.3, scalaVersion: 2.11.12, sbtVersion: 1.1.1, builtAtString: 2018-09-12 19:37:29.007, builtAtMillis: 1536781049007
circuit PipelineMac : 
  module PPGenerator : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module PPGenerator_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}
    
    wire pp1_tmp : UInt<9> @[PPGenerator.scala 22:21]
    wire pp2_tmp : UInt<9> @[PPGenerator.scala 23:21]
    node _T_47 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:38]
    node _T_49 = eq(_T_47, UInt<2>("h03")) @[PPGenerator.scala 25:44]
    node _T_52 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_53 = bits(io.in.weight.grps[1], 1, 0) @[PPGenerator.scala 25:117]
    node _T_54 = dshl(_T_52, _T_53) @[PPGenerator.scala 25:94]
    node _T_55 = shl(_T_54, 3) @[PPGenerator.scala 25:123]
    node _T_56 = mux(_T_49, UInt<1>("h00"), _T_55) @[PPGenerator.scala 25:17]
    pp1_tmp <= _T_56 @[PPGenerator.scala 25:11]
    node _T_57 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:38]
    node _T_59 = eq(_T_57, UInt<2>("h03")) @[PPGenerator.scala 26:44]
    node _T_62 = cat(UInt<1>("h01"), io.in.input.mantissa) @[Cat.scala 30:58]
    node _T_63 = bits(io.in.weight.grps[0], 1, 0) @[PPGenerator.scala 26:117]
    node _T_64 = dshl(_T_62, _T_63) @[PPGenerator.scala 26:94]
    node _T_65 = mux(_T_59, UInt<1>("h00"), _T_64) @[PPGenerator.scala 26:17]
    pp2_tmp <= _T_65 @[PPGenerator.scala 26:11]
    node _T_66 = bits(io.in.weight.grps[1], 2, 2) @[PPGenerator.scala 28:61]
    node _T_67 = xor(io.in.input.sign, _T_66) @[PPGenerator.scala 28:39]
    node _T_68 = cat(_T_67, pp1_tmp) @[Cat.scala 30:58]
    io.out.pp_1 <= _T_68 @[PPGenerator.scala 28:15]
    node _T_69 = bits(io.in.weight.grps[0], 2, 2) @[PPGenerator.scala 29:61]
    node _T_70 = xor(io.in.input.sign, _T_69) @[PPGenerator.scala 29:39]
    node _T_71 = cat(_T_70, pp2_tmp) @[Cat.scala 30:58]
    io.out.pp_2 <= _T_71 @[PPGenerator.scala 29:15]
    node _T_72 = add(io.in.input.exponent, io.in.weight.exponent) @[PPGenerator.scala 30:43]
    io.out.exponent <= _T_72 @[PPGenerator.scala 30:19]
    
  module Max_exp_determ : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip skip : UInt<9>, flip exp : UInt<9>[9]}, out : {max_exp : UInt<9>, debug : UInt<9>}}
    
    wire exp_tmp : UInt<9>[9] @[max_exp.scala 20:23]
    wire wire1_1 : UInt<9> @[max_exp.scala 22:23]
    wire wire1_2 : UInt<9> @[max_exp.scala 23:23]
    wire wire1_3 : UInt<9> @[max_exp.scala 24:23]
    wire wire1_4 : UInt<9> @[max_exp.scala 25:23]
    wire wire2_1 : UInt<9> @[max_exp.scala 26:23]
    wire wire2_2 : UInt<9> @[max_exp.scala 27:23]
    wire wire3_1 : UInt<9> @[max_exp.scala 28:23]
    node _T_60 = bits(io.in.skip, 8, 8) @[max_exp.scala 31:37]
    node _T_62 = mux(_T_60, UInt<9>("h00"), io.in.exp[0]) @[max_exp.scala 31:26]
    exp_tmp[0] <= _T_62 @[max_exp.scala 31:20]
    node _T_63 = bits(io.in.skip, 7, 7) @[max_exp.scala 31:37]
    node _T_65 = mux(_T_63, UInt<9>("h00"), io.in.exp[1]) @[max_exp.scala 31:26]
    exp_tmp[1] <= _T_65 @[max_exp.scala 31:20]
    node _T_66 = bits(io.in.skip, 6, 6) @[max_exp.scala 31:37]
    node _T_68 = mux(_T_66, UInt<9>("h00"), io.in.exp[2]) @[max_exp.scala 31:26]
    exp_tmp[2] <= _T_68 @[max_exp.scala 31:20]
    node _T_69 = bits(io.in.skip, 5, 5) @[max_exp.scala 31:37]
    node _T_71 = mux(_T_69, UInt<9>("h00"), io.in.exp[3]) @[max_exp.scala 31:26]
    exp_tmp[3] <= _T_71 @[max_exp.scala 31:20]
    node _T_72 = bits(io.in.skip, 4, 4) @[max_exp.scala 31:37]
    node _T_74 = mux(_T_72, UInt<9>("h00"), io.in.exp[4]) @[max_exp.scala 31:26]
    exp_tmp[4] <= _T_74 @[max_exp.scala 31:20]
    node _T_75 = bits(io.in.skip, 3, 3) @[max_exp.scala 31:37]
    node _T_77 = mux(_T_75, UInt<9>("h00"), io.in.exp[5]) @[max_exp.scala 31:26]
    exp_tmp[5] <= _T_77 @[max_exp.scala 31:20]
    node _T_78 = bits(io.in.skip, 2, 2) @[max_exp.scala 31:37]
    node _T_80 = mux(_T_78, UInt<9>("h00"), io.in.exp[6]) @[max_exp.scala 31:26]
    exp_tmp[6] <= _T_80 @[max_exp.scala 31:20]
    node _T_81 = bits(io.in.skip, 1, 1) @[max_exp.scala 31:37]
    node _T_83 = mux(_T_81, UInt<9>("h00"), io.in.exp[7]) @[max_exp.scala 31:26]
    exp_tmp[7] <= _T_83 @[max_exp.scala 31:20]
    node _T_84 = bits(io.in.skip, 0, 0) @[max_exp.scala 31:37]
    node _T_86 = mux(_T_84, UInt<9>("h00"), io.in.exp[8]) @[max_exp.scala 31:26]
    exp_tmp[8] <= _T_86 @[max_exp.scala 31:20]
    node _T_87 = gt(exp_tmp[0], exp_tmp[1]) @[max_exp.scala 35:30]
    node _T_88 = mux(_T_87, exp_tmp[0], exp_tmp[1]) @[max_exp.scala 35:19]
    wire1_1 <= _T_88 @[max_exp.scala 35:13]
    node _T_89 = gt(exp_tmp[2], exp_tmp[3]) @[max_exp.scala 36:30]
    node _T_90 = mux(_T_89, exp_tmp[2], exp_tmp[3]) @[max_exp.scala 36:19]
    wire1_2 <= _T_90 @[max_exp.scala 36:13]
    node _T_91 = gt(exp_tmp[4], exp_tmp[5]) @[max_exp.scala 37:30]
    node _T_92 = mux(_T_91, exp_tmp[4], exp_tmp[5]) @[max_exp.scala 37:19]
    wire1_3 <= _T_92 @[max_exp.scala 37:13]
    node _T_93 = gt(exp_tmp[6], exp_tmp[7]) @[max_exp.scala 38:30]
    node _T_94 = mux(_T_93, exp_tmp[6], exp_tmp[7]) @[max_exp.scala 38:19]
    wire1_4 <= _T_94 @[max_exp.scala 38:13]
    node _T_95 = gt(wire1_1, wire1_2) @[max_exp.scala 39:27]
    node _T_96 = mux(_T_95, wire1_1, wire1_2) @[max_exp.scala 39:19]
    wire2_1 <= _T_96 @[max_exp.scala 39:13]
    node _T_97 = gt(wire1_3, wire1_4) @[max_exp.scala 40:27]
    node _T_98 = mux(_T_97, wire1_3, wire1_4) @[max_exp.scala 40:19]
    wire2_2 <= _T_98 @[max_exp.scala 40:13]
    node _T_99 = gt(wire2_1, wire2_2) @[max_exp.scala 41:27]
    node _T_100 = mux(_T_99, wire2_1, wire2_2) @[max_exp.scala 41:19]
    wire3_1 <= _T_100 @[max_exp.scala 41:13]
    node _T_101 = gt(wire3_1, exp_tmp[8]) @[max_exp.scala 42:34]
    node _T_102 = mux(_T_101, wire3_1, exp_tmp[8]) @[max_exp.scala 42:26]
    io.out.max_exp <= _T_102 @[max_exp.scala 42:20]
    io.out.debug <= wire1_1 @[max_exp.scala 43:17]
    
  module Align_CG2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_1 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_2 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_3 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_4 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_5 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_6 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_7 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module Align_CG2_8 : 
    input clock : Clock
    input reset : UInt<1>
    output io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}
    
    wire pp1_pad : UInt<24> @[align.scala 22:23]
    wire pp2_pad : UInt<24> @[align.scala 23:23]
    node _T_19 = bits(io.in.pp1, 8, 0) @[align.scala 24:29]
    node _T_21 = cat(_T_19, UInt<14>("h00")) @[Cat.scala 30:58]
    pp1_pad <= _T_21 @[align.scala 24:13]
    node _T_22 = bits(io.in.pp2, 8, 0) @[align.scala 25:29]
    node _T_24 = cat(_T_22, UInt<14>("h00")) @[Cat.scala 30:58]
    pp2_pad <= _T_24 @[align.scala 25:13]
    wire pp1_shift : UInt<24> @[align.scala 26:25]
    wire pp2_shift : UInt<24> @[align.scala 27:25]
    node _T_27 = sub(io.in.max_exp, io.in.exp) @[align.scala 28:42]
    node _T_28 = asUInt(_T_27) @[align.scala 28:42]
    node _T_29 = tail(_T_28, 1) @[align.scala 28:42]
    node _T_30 = dshr(pp1_pad, _T_29) @[align.scala 28:26]
    pp1_shift <= _T_30 @[align.scala 28:15]
    node _T_31 = sub(io.in.max_exp, io.in.exp) @[align.scala 29:42]
    node _T_32 = asUInt(_T_31) @[align.scala 29:42]
    node _T_33 = tail(_T_32, 1) @[align.scala 29:42]
    node _T_34 = dshr(pp2_pad, _T_33) @[align.scala 29:26]
    pp2_shift <= _T_34 @[align.scala 29:15]
    node _T_35 = bits(io.in.pp1, 9, 9) @[align.scala 31:38]
    node _T_36 = not(pp1_shift) @[align.scala 31:43]
    node _T_38 = add(_T_36, UInt<24>("h01")) @[align.scala 31:54]
    node _T_39 = tail(_T_38, 1) @[align.scala 31:54]
    node _T_40 = mux(_T_35, _T_39, pp1_shift) @[align.scala 31:28]
    io.out.align_pp1 <= _T_40 @[align.scala 31:22]
    node _T_41 = bits(io.in.pp2, 9, 9) @[align.scala 32:38]
    node _T_42 = not(pp2_shift) @[align.scala 32:43]
    node _T_44 = add(_T_42, UInt<24>("h01")) @[align.scala 32:53]
    node _T_45 = tail(_T_44, 1) @[align.scala 32:53]
    node _T_46 = mux(_T_41, _T_45, pp2_shift) @[align.scala 32:28]
    io.out.align_pp2 <= _T_46 @[align.scala 32:22]
    
  module SignAdder : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : UInt<1>[2][9], out : UInt<6>}
    
    wire tmp_1 : UInt<2>[9] @[Signadder.scala 11:19]
    wire tmp_2 : UInt<3>[4] @[Signadder.scala 12:19]
    wire tmp_3 : UInt<4>[2] @[Signadder.scala 13:19]
    wire tmp_4 : UInt<5> @[Signadder.scala 14:19]
    node _T_370 = add(io.in[0][0], io.in[0][1]) @[Signadder.scala 16:29]
    node _T_371 = tail(_T_370, 1) @[Signadder.scala 16:29]
    tmp_1[0] <= _T_371 @[Signadder.scala 16:14]
    node _T_372 = add(io.in[1][0], io.in[1][1]) @[Signadder.scala 16:29]
    node _T_373 = tail(_T_372, 1) @[Signadder.scala 16:29]
    tmp_1[1] <= _T_373 @[Signadder.scala 16:14]
    node _T_374 = add(io.in[2][0], io.in[2][1]) @[Signadder.scala 16:29]
    node _T_375 = tail(_T_374, 1) @[Signadder.scala 16:29]
    tmp_1[2] <= _T_375 @[Signadder.scala 16:14]
    node _T_376 = add(io.in[3][0], io.in[3][1]) @[Signadder.scala 16:29]
    node _T_377 = tail(_T_376, 1) @[Signadder.scala 16:29]
    tmp_1[3] <= _T_377 @[Signadder.scala 16:14]
    node _T_378 = add(io.in[4][0], io.in[4][1]) @[Signadder.scala 16:29]
    node _T_379 = tail(_T_378, 1) @[Signadder.scala 16:29]
    tmp_1[4] <= _T_379 @[Signadder.scala 16:14]
    node _T_380 = add(io.in[5][0], io.in[5][1]) @[Signadder.scala 16:29]
    node _T_381 = tail(_T_380, 1) @[Signadder.scala 16:29]
    tmp_1[5] <= _T_381 @[Signadder.scala 16:14]
    node _T_382 = add(io.in[6][0], io.in[6][1]) @[Signadder.scala 16:29]
    node _T_383 = tail(_T_382, 1) @[Signadder.scala 16:29]
    tmp_1[6] <= _T_383 @[Signadder.scala 16:14]
    node _T_384 = add(io.in[7][0], io.in[7][1]) @[Signadder.scala 16:29]
    node _T_385 = tail(_T_384, 1) @[Signadder.scala 16:29]
    tmp_1[7] <= _T_385 @[Signadder.scala 16:14]
    node _T_386 = add(io.in[8][0], io.in[8][1]) @[Signadder.scala 16:29]
    node _T_387 = tail(_T_386, 1) @[Signadder.scala 16:29]
    tmp_1[8] <= _T_387 @[Signadder.scala 16:14]
    node _T_388 = add(tmp_1[0], tmp_1[1]) @[Signadder.scala 19:30]
    node _T_389 = tail(_T_388, 1) @[Signadder.scala 19:30]
    tmp_2[0] <= _T_389 @[Signadder.scala 19:14]
    node _T_390 = add(tmp_1[2], tmp_1[3]) @[Signadder.scala 19:30]
    node _T_391 = tail(_T_390, 1) @[Signadder.scala 19:30]
    tmp_2[1] <= _T_391 @[Signadder.scala 19:14]
    node _T_392 = add(tmp_1[4], tmp_1[5]) @[Signadder.scala 19:30]
    node _T_393 = tail(_T_392, 1) @[Signadder.scala 19:30]
    tmp_2[2] <= _T_393 @[Signadder.scala 19:14]
    node _T_394 = add(tmp_1[6], tmp_1[7]) @[Signadder.scala 19:30]
    node _T_395 = tail(_T_394, 1) @[Signadder.scala 19:30]
    tmp_2[3] <= _T_395 @[Signadder.scala 19:14]
    node _T_396 = add(tmp_2[0], tmp_2[1]) @[Signadder.scala 22:30]
    node _T_397 = tail(_T_396, 1) @[Signadder.scala 22:30]
    tmp_3[0] <= _T_397 @[Signadder.scala 22:14]
    node _T_398 = add(tmp_2[2], tmp_2[3]) @[Signadder.scala 22:30]
    node _T_399 = tail(_T_398, 1) @[Signadder.scala 22:30]
    tmp_3[1] <= _T_399 @[Signadder.scala 22:14]
    node _T_400 = add(tmp_3[0], tmp_3[1]) @[Signadder.scala 24:21]
    node _T_401 = tail(_T_400, 1) @[Signadder.scala 24:21]
    tmp_4 <= _T_401 @[Signadder.scala 24:9]
    node _T_402 = add(tmp_4, tmp_1[8]) @[Signadder.scala 25:20]
    node _T_403 = not(_T_402) @[Signadder.scala 25:13]
    node _T_405 = add(_T_403, UInt<6>("h01")) @[Signadder.scala 25:32]
    node _T_406 = tail(_T_405, 1) @[Signadder.scala 25:32]
    io.out <= _T_406 @[Signadder.scala 25:10]
    
  module final_norm_noSUB : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip input_exp : UInt<9>, flip PP_sum : UInt<29>, norm_sum : UInt<23>, norm_exp : UInt<8>, sign : UInt<1>}
    
    wire POS_or_NEG : UInt<1> @[norm.scala 14:30]
    node _T_16 = bits(io.PP_sum, 27, 27) @[norm.scala 15:32]
    node _T_19 = mux(_T_16, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 15:22]
    POS_or_NEG <= _T_19 @[norm.scala 15:16]
    io.sign <= POS_or_NEG @[norm.scala 16:13]
    wire unsign_sum : UInt<29> @[norm.scala 18:26]
    node _T_22 = eq(POS_or_NEG, UInt<1>("h00")) @[norm.scala 19:34]
    node _T_23 = not(io.PP_sum) @[norm.scala 19:56]
    node _T_25 = add(_T_23, UInt<1>("h01")) @[norm.scala 19:67]
    node _T_26 = tail(_T_25, 1) @[norm.scala 19:67]
    node _T_27 = mux(_T_22, io.PP_sum, _T_26) @[norm.scala 19:22]
    unsign_sum <= _T_27 @[norm.scala 19:16]
    wire leading_vector : UInt<1>[27] @[norm.scala 20:30]
    node _T_60 = bits(unsign_sum, 27, 27) @[norm.scala 23:42]
    node _T_62 = neq(_T_60, UInt<1>("h00")) @[norm.scala 23:47]
    node _T_64 = eq(_T_62, UInt<1>("h00")) @[norm.scala 23:53]
    node _T_65 = bits(unsign_sum, 26, 26) @[norm.scala 23:73]
    node _T_67 = eq(_T_65, UInt<1>("h01")) @[norm.scala 23:78]
    node _T_68 = and(_T_64, _T_67) @[norm.scala 23:61]
    node _T_71 = mux(_T_68, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 23:30]
    leading_vector[26] <= _T_71 @[norm.scala 23:24]
    node _T_72 = bits(unsign_sum, 27, 26) @[norm.scala 24:41]
    node _T_74 = neq(_T_72, UInt<1>("h00")) @[norm.scala 24:50]
    node _T_76 = eq(_T_74, UInt<1>("h00")) @[norm.scala 24:54]
    node _T_77 = bits(unsign_sum, 25, 25) @[norm.scala 24:74]
    node _T_79 = eq(_T_77, UInt<1>("h01")) @[norm.scala 24:79]
    node _T_80 = and(_T_76, _T_79) @[norm.scala 24:62]
    node _T_83 = mux(_T_80, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 24:30]
    leading_vector[25] <= _T_83 @[norm.scala 24:24]
    node _T_84 = bits(unsign_sum, 27, 25) @[norm.scala 25:41]
    node _T_86 = neq(_T_84, UInt<1>("h00")) @[norm.scala 25:50]
    node _T_88 = eq(_T_86, UInt<1>("h00")) @[norm.scala 25:54]
    node _T_89 = bits(unsign_sum, 24, 24) @[norm.scala 25:74]
    node _T_91 = eq(_T_89, UInt<1>("h01")) @[norm.scala 25:79]
    node _T_92 = and(_T_88, _T_91) @[norm.scala 25:62]
    node _T_95 = mux(_T_92, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 25:30]
    leading_vector[24] <= _T_95 @[norm.scala 25:24]
    node _T_96 = bits(unsign_sum, 27, 24) @[norm.scala 26:41]
    node _T_98 = neq(_T_96, UInt<1>("h00")) @[norm.scala 26:50]
    node _T_100 = eq(_T_98, UInt<1>("h00")) @[norm.scala 26:53]
    node _T_101 = bits(unsign_sum, 23, 23) @[norm.scala 26:73]
    node _T_103 = eq(_T_101, UInt<1>("h01")) @[norm.scala 26:78]
    node _T_104 = and(_T_100, _T_103) @[norm.scala 26:61]
    node _T_107 = mux(_T_104, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 26:30]
    leading_vector[23] <= _T_107 @[norm.scala 26:24]
    node _T_108 = bits(unsign_sum, 27, 23) @[norm.scala 27:41]
    node _T_110 = neq(_T_108, UInt<1>("h00")) @[norm.scala 27:50]
    node _T_112 = eq(_T_110, UInt<1>("h00")) @[norm.scala 27:53]
    node _T_113 = bits(unsign_sum, 22, 22) @[norm.scala 27:73]
    node _T_115 = eq(_T_113, UInt<1>("h01")) @[norm.scala 27:78]
    node _T_116 = and(_T_112, _T_115) @[norm.scala 27:61]
    node _T_119 = mux(_T_116, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 27:30]
    leading_vector[22] <= _T_119 @[norm.scala 27:24]
    node _T_120 = bits(unsign_sum, 27, 22) @[norm.scala 28:41]
    node _T_122 = neq(_T_120, UInt<1>("h00")) @[norm.scala 28:50]
    node _T_124 = eq(_T_122, UInt<1>("h00")) @[norm.scala 28:53]
    node _T_125 = bits(unsign_sum, 21, 21) @[norm.scala 28:73]
    node _T_127 = eq(_T_125, UInt<1>("h01")) @[norm.scala 28:78]
    node _T_128 = and(_T_124, _T_127) @[norm.scala 28:61]
    node _T_131 = mux(_T_128, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 28:30]
    leading_vector[21] <= _T_131 @[norm.scala 28:24]
    node _T_132 = bits(unsign_sum, 27, 21) @[norm.scala 29:41]
    node _T_134 = neq(_T_132, UInt<1>("h00")) @[norm.scala 29:50]
    node _T_136 = eq(_T_134, UInt<1>("h00")) @[norm.scala 29:54]
    node _T_137 = bits(unsign_sum, 20, 20) @[norm.scala 29:74]
    node _T_139 = eq(_T_137, UInt<1>("h01")) @[norm.scala 29:79]
    node _T_140 = and(_T_136, _T_139) @[norm.scala 29:62]
    node _T_143 = mux(_T_140, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 29:30]
    leading_vector[20] <= _T_143 @[norm.scala 29:24]
    node _T_144 = bits(unsign_sum, 27, 20) @[norm.scala 30:41]
    node _T_146 = neq(_T_144, UInt<1>("h00")) @[norm.scala 30:50]
    node _T_148 = eq(_T_146, UInt<1>("h00")) @[norm.scala 30:54]
    node _T_149 = bits(unsign_sum, 19, 19) @[norm.scala 30:74]
    node _T_151 = eq(_T_149, UInt<1>("h01")) @[norm.scala 30:79]
    node _T_152 = and(_T_148, _T_151) @[norm.scala 30:62]
    node _T_155 = mux(_T_152, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 30:30]
    leading_vector[19] <= _T_155 @[norm.scala 30:24]
    node _T_156 = bits(unsign_sum, 27, 19) @[norm.scala 31:41]
    node _T_158 = neq(_T_156, UInt<1>("h00")) @[norm.scala 31:50]
    node _T_160 = eq(_T_158, UInt<1>("h00")) @[norm.scala 31:54]
    node _T_161 = bits(unsign_sum, 18, 18) @[norm.scala 31:74]
    node _T_163 = eq(_T_161, UInt<1>("h01")) @[norm.scala 31:79]
    node _T_164 = and(_T_160, _T_163) @[norm.scala 31:62]
    node _T_167 = mux(_T_164, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 31:30]
    leading_vector[18] <= _T_167 @[norm.scala 31:24]
    node _T_168 = bits(unsign_sum, 27, 18) @[norm.scala 32:41]
    node _T_170 = neq(_T_168, UInt<1>("h00")) @[norm.scala 32:50]
    node _T_172 = eq(_T_170, UInt<1>("h00")) @[norm.scala 32:54]
    node _T_173 = bits(unsign_sum, 17, 17) @[norm.scala 32:74]
    node _T_175 = eq(_T_173, UInt<1>("h01")) @[norm.scala 32:79]
    node _T_176 = and(_T_172, _T_175) @[norm.scala 32:62]
    node _T_179 = mux(_T_176, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 32:30]
    leading_vector[17] <= _T_179 @[norm.scala 32:24]
    node _T_180 = bits(unsign_sum, 27, 17) @[norm.scala 33:41]
    node _T_182 = neq(_T_180, UInt<1>("h00")) @[norm.scala 33:50]
    node _T_184 = eq(_T_182, UInt<1>("h00")) @[norm.scala 33:54]
    node _T_185 = bits(unsign_sum, 16, 16) @[norm.scala 33:74]
    node _T_187 = eq(_T_185, UInt<1>("h01")) @[norm.scala 33:79]
    node _T_188 = and(_T_184, _T_187) @[norm.scala 33:62]
    node _T_191 = mux(_T_188, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 33:30]
    leading_vector[16] <= _T_191 @[norm.scala 33:24]
    node _T_192 = bits(unsign_sum, 27, 16) @[norm.scala 35:41]
    node _T_194 = neq(_T_192, UInt<1>("h00")) @[norm.scala 35:50]
    node _T_196 = eq(_T_194, UInt<1>("h00")) @[norm.scala 35:54]
    node _T_197 = bits(unsign_sum, 15, 15) @[norm.scala 35:74]
    node _T_199 = eq(_T_197, UInt<1>("h01")) @[norm.scala 35:79]
    node _T_200 = and(_T_196, _T_199) @[norm.scala 35:62]
    node _T_203 = mux(_T_200, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 35:30]
    leading_vector[15] <= _T_203 @[norm.scala 35:24]
    node _T_204 = bits(unsign_sum, 27, 15) @[norm.scala 36:41]
    node _T_206 = neq(_T_204, UInt<1>("h00")) @[norm.scala 36:50]
    node _T_208 = eq(_T_206, UInt<1>("h00")) @[norm.scala 36:54]
    node _T_209 = bits(unsign_sum, 14, 14) @[norm.scala 36:74]
    node _T_211 = eq(_T_209, UInt<1>("h01")) @[norm.scala 36:79]
    node _T_212 = and(_T_208, _T_211) @[norm.scala 36:62]
    node _T_215 = mux(_T_212, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 36:30]
    leading_vector[14] <= _T_215 @[norm.scala 36:24]
    node _T_216 = bits(unsign_sum, 27, 14) @[norm.scala 37:41]
    node _T_218 = neq(_T_216, UInt<1>("h00")) @[norm.scala 37:50]
    node _T_220 = eq(_T_218, UInt<1>("h00")) @[norm.scala 37:54]
    node _T_221 = bits(unsign_sum, 13, 13) @[norm.scala 37:74]
    node _T_223 = eq(_T_221, UInt<1>("h01")) @[norm.scala 37:79]
    node _T_224 = and(_T_220, _T_223) @[norm.scala 37:62]
    node _T_227 = mux(_T_224, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 37:30]
    leading_vector[13] <= _T_227 @[norm.scala 37:24]
    node _T_228 = bits(unsign_sum, 27, 13) @[norm.scala 38:41]
    node _T_230 = neq(_T_228, UInt<1>("h00")) @[norm.scala 38:50]
    node _T_232 = eq(_T_230, UInt<1>("h00")) @[norm.scala 38:54]
    node _T_233 = bits(unsign_sum, 12, 12) @[norm.scala 38:74]
    node _T_235 = eq(_T_233, UInt<1>("h01")) @[norm.scala 38:79]
    node _T_236 = and(_T_232, _T_235) @[norm.scala 38:62]
    node _T_239 = mux(_T_236, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 38:30]
    leading_vector[12] <= _T_239 @[norm.scala 38:24]
    node _T_240 = bits(unsign_sum, 27, 12) @[norm.scala 39:41]
    node _T_242 = neq(_T_240, UInt<1>("h00")) @[norm.scala 39:50]
    node _T_244 = eq(_T_242, UInt<1>("h00")) @[norm.scala 39:54]
    node _T_245 = bits(unsign_sum, 11, 11) @[norm.scala 39:74]
    node _T_247 = eq(_T_245, UInt<1>("h01")) @[norm.scala 39:79]
    node _T_248 = and(_T_244, _T_247) @[norm.scala 39:62]
    node _T_251 = mux(_T_248, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 39:30]
    leading_vector[11] <= _T_251 @[norm.scala 39:24]
    node _T_252 = bits(unsign_sum, 27, 11) @[norm.scala 41:41]
    node _T_254 = neq(_T_252, UInt<1>("h00")) @[norm.scala 41:50]
    node _T_256 = eq(_T_254, UInt<1>("h00")) @[norm.scala 41:54]
    node _T_257 = bits(unsign_sum, 10, 10) @[norm.scala 41:74]
    node _T_259 = eq(_T_257, UInt<1>("h01")) @[norm.scala 41:79]
    node _T_260 = and(_T_256, _T_259) @[norm.scala 41:62]
    node _T_263 = mux(_T_260, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 41:30]
    leading_vector[10] <= _T_263 @[norm.scala 41:24]
    node _T_264 = bits(unsign_sum, 27, 10) @[norm.scala 42:40]
    node _T_266 = neq(_T_264, UInt<1>("h00")) @[norm.scala 42:49]
    node _T_268 = eq(_T_266, UInt<1>("h00")) @[norm.scala 42:53]
    node _T_269 = bits(unsign_sum, 9, 9) @[norm.scala 42:73]
    node _T_271 = eq(_T_269, UInt<1>("h01")) @[norm.scala 42:77]
    node _T_272 = and(_T_268, _T_271) @[norm.scala 42:61]
    node _T_275 = mux(_T_272, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 42:29]
    leading_vector[9] <= _T_275 @[norm.scala 42:23]
    node _T_276 = bits(unsign_sum, 27, 9) @[norm.scala 43:40]
    node _T_278 = neq(_T_276, UInt<1>("h00")) @[norm.scala 43:48]
    node _T_280 = eq(_T_278, UInt<1>("h00")) @[norm.scala 43:52]
    node _T_281 = bits(unsign_sum, 8, 8) @[norm.scala 43:72]
    node _T_283 = eq(_T_281, UInt<1>("h01")) @[norm.scala 43:76]
    node _T_284 = and(_T_280, _T_283) @[norm.scala 43:60]
    node _T_287 = mux(_T_284, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 43:29]
    leading_vector[8] <= _T_287 @[norm.scala 43:23]
    node _T_288 = bits(unsign_sum, 27, 8) @[norm.scala 44:40]
    node _T_290 = neq(_T_288, UInt<1>("h00")) @[norm.scala 44:48]
    node _T_292 = eq(_T_290, UInt<1>("h00")) @[norm.scala 44:52]
    node _T_293 = bits(unsign_sum, 7, 7) @[norm.scala 44:72]
    node _T_295 = eq(_T_293, UInt<1>("h01")) @[norm.scala 44:76]
    node _T_296 = and(_T_292, _T_295) @[norm.scala 44:60]
    node _T_299 = mux(_T_296, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 44:29]
    leading_vector[7] <= _T_299 @[norm.scala 44:23]
    node _T_300 = bits(unsign_sum, 27, 7) @[norm.scala 45:40]
    node _T_302 = neq(_T_300, UInt<1>("h00")) @[norm.scala 45:48]
    node _T_304 = eq(_T_302, UInt<1>("h00")) @[norm.scala 45:52]
    node _T_305 = bits(unsign_sum, 6, 6) @[norm.scala 45:72]
    node _T_307 = eq(_T_305, UInt<1>("h01")) @[norm.scala 45:76]
    node _T_308 = and(_T_304, _T_307) @[norm.scala 45:60]
    node _T_311 = mux(_T_308, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 45:29]
    leading_vector[6] <= _T_311 @[norm.scala 45:23]
    node _T_312 = bits(unsign_sum, 27, 6) @[norm.scala 47:40]
    node _T_314 = neq(_T_312, UInt<1>("h00")) @[norm.scala 47:48]
    node _T_316 = eq(_T_314, UInt<1>("h00")) @[norm.scala 47:52]
    node _T_317 = bits(unsign_sum, 5, 5) @[norm.scala 47:72]
    node _T_319 = eq(_T_317, UInt<1>("h01")) @[norm.scala 47:76]
    node _T_320 = and(_T_316, _T_319) @[norm.scala 47:60]
    node _T_323 = mux(_T_320, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 47:29]
    leading_vector[5] <= _T_323 @[norm.scala 47:23]
    node _T_324 = bits(unsign_sum, 27, 5) @[norm.scala 48:40]
    node _T_326 = neq(_T_324, UInt<1>("h00")) @[norm.scala 48:48]
    node _T_328 = eq(_T_326, UInt<1>("h00")) @[norm.scala 48:52]
    node _T_329 = bits(unsign_sum, 4, 4) @[norm.scala 48:72]
    node _T_331 = eq(_T_329, UInt<1>("h01")) @[norm.scala 48:76]
    node _T_332 = and(_T_328, _T_331) @[norm.scala 48:60]
    node _T_335 = mux(_T_332, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 48:29]
    leading_vector[4] <= _T_335 @[norm.scala 48:23]
    node _T_336 = bits(unsign_sum, 27, 4) @[norm.scala 49:40]
    node _T_338 = neq(_T_336, UInt<1>("h00")) @[norm.scala 49:48]
    node _T_340 = eq(_T_338, UInt<1>("h00")) @[norm.scala 49:52]
    node _T_341 = bits(unsign_sum, 3, 3) @[norm.scala 49:72]
    node _T_343 = eq(_T_341, UInt<1>("h01")) @[norm.scala 49:76]
    node _T_344 = and(_T_340, _T_343) @[norm.scala 49:60]
    node _T_347 = mux(_T_344, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 49:29]
    leading_vector[3] <= _T_347 @[norm.scala 49:23]
    node _T_348 = bits(unsign_sum, 27, 3) @[norm.scala 50:40]
    node _T_350 = neq(_T_348, UInt<1>("h00")) @[norm.scala 50:48]
    node _T_352 = eq(_T_350, UInt<1>("h00")) @[norm.scala 50:52]
    node _T_353 = bits(unsign_sum, 2, 2) @[norm.scala 50:72]
    node _T_355 = eq(_T_353, UInt<1>("h01")) @[norm.scala 50:76]
    node _T_356 = and(_T_352, _T_355) @[norm.scala 50:60]
    node _T_359 = mux(_T_356, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 50:29]
    leading_vector[2] <= _T_359 @[norm.scala 50:23]
    node _T_360 = bits(unsign_sum, 27, 2) @[norm.scala 51:40]
    node _T_362 = neq(_T_360, UInt<1>("h00")) @[norm.scala 51:48]
    node _T_364 = eq(_T_362, UInt<1>("h00")) @[norm.scala 51:52]
    node _T_365 = bits(unsign_sum, 1, 1) @[norm.scala 51:72]
    node _T_367 = eq(_T_365, UInt<1>("h01")) @[norm.scala 51:76]
    node _T_368 = and(_T_364, _T_367) @[norm.scala 51:60]
    node _T_371 = mux(_T_368, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 51:29]
    leading_vector[1] <= _T_371 @[norm.scala 51:23]
    node _T_372 = bits(unsign_sum, 27, 1) @[norm.scala 52:40]
    node _T_374 = neq(_T_372, UInt<1>("h00")) @[norm.scala 52:48]
    node _T_376 = eq(_T_374, UInt<1>("h00")) @[norm.scala 52:52]
    node _T_377 = bits(unsign_sum, 0, 0) @[norm.scala 52:72]
    node _T_379 = eq(_T_377, UInt<1>("h01")) @[norm.scala 52:76]
    node _T_380 = and(_T_376, _T_379) @[norm.scala 52:60]
    node _T_383 = mux(_T_380, UInt<1>("h01"), UInt<1>("h00")) @[norm.scala 52:29]
    leading_vector[0] <= _T_383 @[norm.scala 52:23]
    node _T_385 = eq(leading_vector[26], UInt<1>("h01")) @[norm.scala 54:29]
    when _T_385 : @[norm.scala 54:37]
      node _T_386 = bits(unsign_sum, 26, 4) @[norm.scala 55:34]
      io.norm_sum <= _T_386 @[norm.scala 55:21]
      io.norm_exp <= UInt<8>("h00") @[norm.scala 56:21]
      skip @[norm.scala 54:37]
    else : @[norm.scala 57:44]
      node _T_389 = eq(leading_vector[25], UInt<1>("h01")) @[norm.scala 57:36]
      when _T_389 : @[norm.scala 57:44]
        node _T_390 = bits(unsign_sum, 25, 3) @[norm.scala 58:34]
        io.norm_sum <= _T_390 @[norm.scala 58:21]
        io.norm_exp <= UInt<8>("h00") @[norm.scala 59:21]
        skip @[norm.scala 57:44]
      else : @[norm.scala 60:45]
        node _T_393 = eq(leading_vector[24], UInt<1>("h01")) @[norm.scala 60:37]
        when _T_393 : @[norm.scala 60:45]
          node _T_394 = bits(unsign_sum, 24, 2) @[norm.scala 61:34]
          io.norm_sum <= _T_394 @[norm.scala 61:21]
          io.norm_exp <= UInt<8>("h01") @[norm.scala 62:21]
          skip @[norm.scala 60:45]
        else : @[norm.scala 63:44]
          node _T_397 = eq(leading_vector[23], UInt<1>("h01")) @[norm.scala 63:36]
          when _T_397 : @[norm.scala 63:44]
            node _T_398 = bits(unsign_sum, 23, 1) @[norm.scala 64:34]
            io.norm_sum <= _T_398 @[norm.scala 64:21]
            io.norm_exp <= UInt<8>("h02") @[norm.scala 65:21]
            skip @[norm.scala 63:44]
          else : @[norm.scala 66:44]
            node _T_401 = eq(leading_vector[22], UInt<1>("h01")) @[norm.scala 66:36]
            when _T_401 : @[norm.scala 66:44]
              node _T_402 = bits(unsign_sum, 22, 0) @[norm.scala 67:34]
              io.norm_sum <= _T_402 @[norm.scala 67:21]
              io.norm_exp <= UInt<8>("h03") @[norm.scala 68:21]
              skip @[norm.scala 66:44]
            else : @[norm.scala 69:44]
              node _T_405 = eq(leading_vector[21], UInt<1>("h01")) @[norm.scala 69:36]
              when _T_405 : @[norm.scala 69:44]
                node _T_407 = bits(unsign_sum, 21, 0) @[norm.scala 70:47]
                node _T_408 = cat(UInt<1>("h00"), _T_407) @[Cat.scala 30:58]
                io.norm_sum <= _T_408 @[norm.scala 70:21]
                io.norm_exp <= UInt<8>("h04") @[norm.scala 71:21]
                skip @[norm.scala 69:44]
              else : @[norm.scala 72:44]
                node _T_411 = eq(leading_vector[20], UInt<1>("h01")) @[norm.scala 72:36]
                when _T_411 : @[norm.scala 72:44]
                  node _T_412 = bits(unsign_sum, 20, 0) @[norm.scala 73:34]
                  io.norm_sum <= _T_412 @[norm.scala 73:21]
                  io.norm_exp <= UInt<8>("h05") @[norm.scala 74:21]
                  skip @[norm.scala 72:44]
                else : @[norm.scala 75:44]
                  node _T_415 = eq(leading_vector[19], UInt<1>("h01")) @[norm.scala 75:36]
                  when _T_415 : @[norm.scala 75:44]
                    node _T_416 = bits(unsign_sum, 19, 0) @[norm.scala 76:34]
                    io.norm_sum <= _T_416 @[norm.scala 76:21]
                    io.norm_exp <= UInt<8>("h06") @[norm.scala 77:21]
                    skip @[norm.scala 75:44]
                  else : @[norm.scala 78:44]
                    node _T_419 = eq(leading_vector[18], UInt<1>("h01")) @[norm.scala 78:36]
                    when _T_419 : @[norm.scala 78:44]
                      node _T_420 = bits(unsign_sum, 18, 0) @[norm.scala 79:34]
                      io.norm_sum <= _T_420 @[norm.scala 79:21]
                      io.norm_exp <= UInt<8>("h07") @[norm.scala 80:21]
                      skip @[norm.scala 78:44]
                    else : @[norm.scala 81:44]
                      node _T_423 = eq(leading_vector[17], UInt<1>("h01")) @[norm.scala 81:36]
                      when _T_423 : @[norm.scala 81:44]
                        node _T_424 = bits(unsign_sum, 17, 0) @[norm.scala 82:34]
                        io.norm_sum <= _T_424 @[norm.scala 82:21]
                        io.norm_exp <= UInt<8>("h08") @[norm.scala 83:21]
                        skip @[norm.scala 81:44]
                      else : @[norm.scala 84:44]
                        node _T_427 = eq(leading_vector[16], UInt<1>("h01")) @[norm.scala 84:36]
                        when _T_427 : @[norm.scala 84:44]
                          node _T_428 = bits(unsign_sum, 16, 0) @[norm.scala 85:34]
                          io.norm_sum <= _T_428 @[norm.scala 85:21]
                          io.norm_exp <= UInt<8>("h09") @[norm.scala 86:21]
                          skip @[norm.scala 84:44]
                        else : @[norm.scala 87:44]
                          node _T_431 = eq(leading_vector[15], UInt<1>("h01")) @[norm.scala 87:36]
                          when _T_431 : @[norm.scala 87:44]
                            node _T_432 = bits(unsign_sum, 15, 0) @[norm.scala 88:34]
                            io.norm_sum <= _T_432 @[norm.scala 88:21]
                            io.norm_exp <= UInt<8>("h0a") @[norm.scala 89:21]
                            skip @[norm.scala 87:44]
                          else : @[norm.scala 90:44]
                            node _T_435 = eq(leading_vector[14], UInt<1>("h01")) @[norm.scala 90:36]
                            when _T_435 : @[norm.scala 90:44]
                              node _T_436 = bits(unsign_sum, 14, 0) @[norm.scala 91:34]
                              io.norm_sum <= _T_436 @[norm.scala 91:21]
                              io.norm_exp <= UInt<8>("h0b") @[norm.scala 92:21]
                              skip @[norm.scala 90:44]
                            else : @[norm.scala 93:44]
                              node _T_439 = eq(leading_vector[13], UInt<1>("h01")) @[norm.scala 93:36]
                              when _T_439 : @[norm.scala 93:44]
                                node _T_440 = bits(unsign_sum, 13, 0) @[norm.scala 94:34]
                                io.norm_sum <= _T_440 @[norm.scala 94:21]
                                io.norm_exp <= UInt<8>("h0c") @[norm.scala 95:21]
                                skip @[norm.scala 93:44]
                              else : @[norm.scala 96:44]
                                node _T_443 = eq(leading_vector[12], UInt<1>("h01")) @[norm.scala 96:36]
                                when _T_443 : @[norm.scala 96:44]
                                  node _T_444 = bits(unsign_sum, 12, 0) @[norm.scala 97:34]
                                  io.norm_sum <= _T_444 @[norm.scala 97:21]
                                  io.norm_exp <= UInt<8>("h0d") @[norm.scala 98:21]
                                  skip @[norm.scala 96:44]
                                else : @[norm.scala 99:44]
                                  node _T_447 = eq(leading_vector[11], UInt<1>("h01")) @[norm.scala 99:36]
                                  when _T_447 : @[norm.scala 99:44]
                                    node _T_448 = bits(unsign_sum, 11, 0) @[norm.scala 100:34]
                                    io.norm_sum <= _T_448 @[norm.scala 100:21]
                                    io.norm_exp <= UInt<8>("h0e") @[norm.scala 101:21]
                                    skip @[norm.scala 99:44]
                                  else : @[norm.scala 102:44]
                                    node _T_451 = eq(leading_vector[10], UInt<1>("h01")) @[norm.scala 102:36]
                                    when _T_451 : @[norm.scala 102:44]
                                      node _T_452 = bits(unsign_sum, 10, 0) @[norm.scala 103:34]
                                      io.norm_sum <= _T_452 @[norm.scala 103:21]
                                      io.norm_exp <= UInt<8>("h0f") @[norm.scala 104:21]
                                      skip @[norm.scala 102:44]
                                    else : @[norm.scala 105:43]
                                      node _T_455 = eq(leading_vector[9], UInt<1>("h01")) @[norm.scala 105:35]
                                      when _T_455 : @[norm.scala 105:43]
                                        node _T_456 = bits(unsign_sum, 9, 0) @[norm.scala 106:34]
                                        io.norm_sum <= _T_456 @[norm.scala 106:21]
                                        io.norm_exp <= UInt<8>("h010") @[norm.scala 107:21]
                                        skip @[norm.scala 105:43]
                                      else : @[norm.scala 108:43]
                                        node _T_459 = eq(leading_vector[8], UInt<1>("h01")) @[norm.scala 108:35]
                                        when _T_459 : @[norm.scala 108:43]
                                          node _T_460 = bits(unsign_sum, 8, 0) @[norm.scala 109:34]
                                          io.norm_sum <= _T_460 @[norm.scala 109:21]
                                          io.norm_exp <= UInt<8>("h011") @[norm.scala 110:21]
                                          skip @[norm.scala 108:43]
                                        else : @[norm.scala 111:43]
                                          node _T_463 = eq(leading_vector[7], UInt<1>("h01")) @[norm.scala 111:35]
                                          when _T_463 : @[norm.scala 111:43]
                                            node _T_464 = bits(unsign_sum, 7, 0) @[norm.scala 112:34]
                                            io.norm_sum <= _T_464 @[norm.scala 112:21]
                                            io.norm_exp <= UInt<8>("h012") @[norm.scala 113:21]
                                            skip @[norm.scala 111:43]
                                          else : @[norm.scala 114:43]
                                            node _T_467 = eq(leading_vector[6], UInt<1>("h01")) @[norm.scala 114:35]
                                            when _T_467 : @[norm.scala 114:43]
                                              node _T_468 = bits(unsign_sum, 6, 0) @[norm.scala 115:34]
                                              io.norm_sum <= _T_468 @[norm.scala 115:21]
                                              io.norm_exp <= UInt<8>("h013") @[norm.scala 116:21]
                                              skip @[norm.scala 114:43]
                                            else : @[norm.scala 117:43]
                                              node _T_471 = eq(leading_vector[5], UInt<1>("h01")) @[norm.scala 117:35]
                                              when _T_471 : @[norm.scala 117:43]
                                                node _T_472 = bits(unsign_sum, 5, 0) @[norm.scala 118:34]
                                                io.norm_sum <= _T_472 @[norm.scala 118:21]
                                                io.norm_exp <= UInt<8>("h014") @[norm.scala 119:21]
                                                skip @[norm.scala 117:43]
                                              else : @[norm.scala 120:43]
                                                node _T_475 = eq(leading_vector[4], UInt<1>("h01")) @[norm.scala 120:35]
                                                when _T_475 : @[norm.scala 120:43]
                                                  node _T_476 = bits(unsign_sum, 4, 0) @[norm.scala 121:34]
                                                  io.norm_sum <= _T_476 @[norm.scala 121:21]
                                                  io.norm_exp <= UInt<8>("h015") @[norm.scala 122:21]
                                                  skip @[norm.scala 120:43]
                                                else : @[norm.scala 123:43]
                                                  node _T_479 = eq(leading_vector[3], UInt<1>("h01")) @[norm.scala 123:35]
                                                  when _T_479 : @[norm.scala 123:43]
                                                    node _T_480 = bits(unsign_sum, 3, 0) @[norm.scala 124:34]
                                                    io.norm_sum <= _T_480 @[norm.scala 124:21]
                                                    io.norm_exp <= UInt<8>("h016") @[norm.scala 125:21]
                                                    skip @[norm.scala 123:43]
                                                  else : @[norm.scala 126:43]
                                                    node _T_483 = eq(leading_vector[2], UInt<1>("h01")) @[norm.scala 126:35]
                                                    when _T_483 : @[norm.scala 126:43]
                                                      node _T_484 = bits(unsign_sum, 2, 0) @[norm.scala 127:34]
                                                      io.norm_sum <= _T_484 @[norm.scala 127:21]
                                                      io.norm_exp <= UInt<8>("h017") @[norm.scala 128:21]
                                                      skip @[norm.scala 126:43]
                                                    else : @[norm.scala 129:43]
                                                      node _T_487 = eq(leading_vector[1], UInt<1>("h01")) @[norm.scala 129:35]
                                                      when _T_487 : @[norm.scala 129:43]
                                                        node _T_488 = bits(unsign_sum, 1, 0) @[norm.scala 130:34]
                                                        io.norm_sum <= _T_488 @[norm.scala 130:21]
                                                        io.norm_exp <= UInt<8>("h018") @[norm.scala 131:21]
                                                        skip @[norm.scala 129:43]
                                                      else : @[norm.scala 132:43]
                                                        node _T_491 = eq(leading_vector[0], UInt<1>("h01")) @[norm.scala 132:35]
                                                        when _T_491 : @[norm.scala 132:43]
                                                          node _T_492 = bits(unsign_sum, 0, 0) @[norm.scala 133:34]
                                                          io.norm_sum <= _T_492 @[norm.scala 133:21]
                                                          io.norm_exp <= UInt<8>("h019") @[norm.scala 134:21]
                                                          skip @[norm.scala 132:43]
                                                        else : @[norm.scala 135:17]
                                                          io.norm_sum <= UInt<23>("h00") @[norm.scala 136:21]
                                                          io.norm_exp <= UInt<8>("h00") @[norm.scala 137:21]
                                                          skip @[norm.scala 135:17]
    
  module PipelineMac : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in : {input_x : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}[9], input_w : {grps : UInt<3>[2], exponent : UInt<8>}[9], skip : UInt<9>}, out : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>}}
    
    reg input_x_reg : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}[9], clock @[PipelineMac.scala 23:30]
    reg input_w_reg : {grps : UInt<3>[2], exponent : UInt<8>}[9], clock @[PipelineMac.scala 24:30]
    reg skip_1_reg : UInt<9>, clock @[PipelineMac.scala 25:29]
    node _T_464 = bits(io.in.skip, 0, 0) @[PipelineMac.scala 27:49]
    node _T_466 = eq(_T_464, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_467 = mux(_T_466, io.in.input_x[0], input_x_reg[0]) @[PipelineMac.scala 27:38]
    input_x_reg[0].mantissa <= _T_467.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[0].exponent <= _T_467.exponent @[PipelineMac.scala 27:32]
    input_x_reg[0].sign <= _T_467.sign @[PipelineMac.scala 27:32]
    node _T_468 = bits(io.in.skip, 1, 1) @[PipelineMac.scala 27:49]
    node _T_470 = eq(_T_468, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_471 = mux(_T_470, io.in.input_x[1], input_x_reg[1]) @[PipelineMac.scala 27:38]
    input_x_reg[1].mantissa <= _T_471.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[1].exponent <= _T_471.exponent @[PipelineMac.scala 27:32]
    input_x_reg[1].sign <= _T_471.sign @[PipelineMac.scala 27:32]
    node _T_472 = bits(io.in.skip, 2, 2) @[PipelineMac.scala 27:49]
    node _T_474 = eq(_T_472, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_475 = mux(_T_474, io.in.input_x[2], input_x_reg[2]) @[PipelineMac.scala 27:38]
    input_x_reg[2].mantissa <= _T_475.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[2].exponent <= _T_475.exponent @[PipelineMac.scala 27:32]
    input_x_reg[2].sign <= _T_475.sign @[PipelineMac.scala 27:32]
    node _T_476 = bits(io.in.skip, 3, 3) @[PipelineMac.scala 27:49]
    node _T_478 = eq(_T_476, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_479 = mux(_T_478, io.in.input_x[3], input_x_reg[3]) @[PipelineMac.scala 27:38]
    input_x_reg[3].mantissa <= _T_479.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[3].exponent <= _T_479.exponent @[PipelineMac.scala 27:32]
    input_x_reg[3].sign <= _T_479.sign @[PipelineMac.scala 27:32]
    node _T_480 = bits(io.in.skip, 4, 4) @[PipelineMac.scala 27:49]
    node _T_482 = eq(_T_480, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_483 = mux(_T_482, io.in.input_x[4], input_x_reg[4]) @[PipelineMac.scala 27:38]
    input_x_reg[4].mantissa <= _T_483.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[4].exponent <= _T_483.exponent @[PipelineMac.scala 27:32]
    input_x_reg[4].sign <= _T_483.sign @[PipelineMac.scala 27:32]
    node _T_484 = bits(io.in.skip, 5, 5) @[PipelineMac.scala 27:49]
    node _T_486 = eq(_T_484, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_487 = mux(_T_486, io.in.input_x[5], input_x_reg[5]) @[PipelineMac.scala 27:38]
    input_x_reg[5].mantissa <= _T_487.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[5].exponent <= _T_487.exponent @[PipelineMac.scala 27:32]
    input_x_reg[5].sign <= _T_487.sign @[PipelineMac.scala 27:32]
    node _T_488 = bits(io.in.skip, 6, 6) @[PipelineMac.scala 27:49]
    node _T_490 = eq(_T_488, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_491 = mux(_T_490, io.in.input_x[6], input_x_reg[6]) @[PipelineMac.scala 27:38]
    input_x_reg[6].mantissa <= _T_491.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[6].exponent <= _T_491.exponent @[PipelineMac.scala 27:32]
    input_x_reg[6].sign <= _T_491.sign @[PipelineMac.scala 27:32]
    node _T_492 = bits(io.in.skip, 7, 7) @[PipelineMac.scala 27:49]
    node _T_494 = eq(_T_492, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_495 = mux(_T_494, io.in.input_x[7], input_x_reg[7]) @[PipelineMac.scala 27:38]
    input_x_reg[7].mantissa <= _T_495.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[7].exponent <= _T_495.exponent @[PipelineMac.scala 27:32]
    input_x_reg[7].sign <= _T_495.sign @[PipelineMac.scala 27:32]
    node _T_496 = bits(io.in.skip, 8, 8) @[PipelineMac.scala 27:49]
    node _T_498 = eq(_T_496, UInt<1>("h00")) @[PipelineMac.scala 27:53]
    node _T_499 = mux(_T_498, io.in.input_x[8], input_x_reg[8]) @[PipelineMac.scala 27:38]
    input_x_reg[8].mantissa <= _T_499.mantissa @[PipelineMac.scala 27:32]
    input_x_reg[8].exponent <= _T_499.exponent @[PipelineMac.scala 27:32]
    input_x_reg[8].sign <= _T_499.sign @[PipelineMac.scala 27:32]
    skip_1_reg <= io.in.skip @[PipelineMac.scala 29:20]
    wire pp : UInt<10>[2][9] @[PipelineMac.scala 32:22]
    wire exp : UInt<9>[9] @[PipelineMac.scala 33:23]
    inst PPGenerator of PPGenerator @[PipelineMac.scala 34:44]
    PPGenerator.clock <= clock
    PPGenerator.reset <= reset
    inst PPGenerator_1 of PPGenerator_1 @[PipelineMac.scala 34:44]
    PPGenerator_1.clock <= clock
    PPGenerator_1.reset <= reset
    inst PPGenerator_2 of PPGenerator_2 @[PipelineMac.scala 34:44]
    PPGenerator_2.clock <= clock
    PPGenerator_2.reset <= reset
    inst PPGenerator_3 of PPGenerator_3 @[PipelineMac.scala 34:44]
    PPGenerator_3.clock <= clock
    PPGenerator_3.reset <= reset
    inst PPGenerator_4 of PPGenerator_4 @[PipelineMac.scala 34:44]
    PPGenerator_4.clock <= clock
    PPGenerator_4.reset <= reset
    inst PPGenerator_5 of PPGenerator_5 @[PipelineMac.scala 34:44]
    PPGenerator_5.clock <= clock
    PPGenerator_5.reset <= reset
    inst PPGenerator_6 of PPGenerator_6 @[PipelineMac.scala 34:44]
    PPGenerator_6.clock <= clock
    PPGenerator_6.reset <= reset
    inst PPGenerator_7 of PPGenerator_7 @[PipelineMac.scala 34:44]
    PPGenerator_7.clock <= clock
    PPGenerator_7.reset <= reset
    inst PPGenerator_8 of PPGenerator_8 @[PipelineMac.scala 34:44]
    PPGenerator_8.clock <= clock
    PPGenerator_8.reset <= reset
    wire gen_pp_io : {flip in : {input : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<3>}, weight : {grps : UInt<3>[2], exponent : UInt<8>}}, out : {pp_1 : UInt<10>, pp_2 : UInt<10>, exponent : UInt<9>}}[9] @[PipelineMac.scala 34:37]
    gen_pp_io[0].out.exponent <= PPGenerator.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[0].out.pp_2 <= PPGenerator.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[0].out.pp_1 <= PPGenerator.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator.io.in.weight.exponent <= gen_pp_io[0].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator.io.in.weight.grps[0] <= gen_pp_io[0].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator.io.in.weight.grps[1] <= gen_pp_io[0].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator.io.in.input.mantissa <= gen_pp_io[0].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator.io.in.input.exponent <= gen_pp_io[0].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator.io.in.input.sign <= gen_pp_io[0].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[1].out.exponent <= PPGenerator_1.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[1].out.pp_2 <= PPGenerator_1.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[1].out.pp_1 <= PPGenerator_1.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.weight.exponent <= gen_pp_io[1].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.weight.grps[0] <= gen_pp_io[1].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.weight.grps[1] <= gen_pp_io[1].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.input.mantissa <= gen_pp_io[1].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.input.exponent <= gen_pp_io[1].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_1.io.in.input.sign <= gen_pp_io[1].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[2].out.exponent <= PPGenerator_2.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[2].out.pp_2 <= PPGenerator_2.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[2].out.pp_1 <= PPGenerator_2.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.weight.exponent <= gen_pp_io[2].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.weight.grps[0] <= gen_pp_io[2].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.weight.grps[1] <= gen_pp_io[2].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.input.mantissa <= gen_pp_io[2].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.input.exponent <= gen_pp_io[2].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_2.io.in.input.sign <= gen_pp_io[2].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[3].out.exponent <= PPGenerator_3.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[3].out.pp_2 <= PPGenerator_3.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[3].out.pp_1 <= PPGenerator_3.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.weight.exponent <= gen_pp_io[3].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.weight.grps[0] <= gen_pp_io[3].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.weight.grps[1] <= gen_pp_io[3].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.input.mantissa <= gen_pp_io[3].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.input.exponent <= gen_pp_io[3].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_3.io.in.input.sign <= gen_pp_io[3].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[4].out.exponent <= PPGenerator_4.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[4].out.pp_2 <= PPGenerator_4.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[4].out.pp_1 <= PPGenerator_4.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.weight.exponent <= gen_pp_io[4].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.weight.grps[0] <= gen_pp_io[4].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.weight.grps[1] <= gen_pp_io[4].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.input.mantissa <= gen_pp_io[4].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.input.exponent <= gen_pp_io[4].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_4.io.in.input.sign <= gen_pp_io[4].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[5].out.exponent <= PPGenerator_5.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[5].out.pp_2 <= PPGenerator_5.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[5].out.pp_1 <= PPGenerator_5.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.weight.exponent <= gen_pp_io[5].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.weight.grps[0] <= gen_pp_io[5].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.weight.grps[1] <= gen_pp_io[5].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.input.mantissa <= gen_pp_io[5].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.input.exponent <= gen_pp_io[5].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_5.io.in.input.sign <= gen_pp_io[5].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[6].out.exponent <= PPGenerator_6.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[6].out.pp_2 <= PPGenerator_6.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[6].out.pp_1 <= PPGenerator_6.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.weight.exponent <= gen_pp_io[6].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.weight.grps[0] <= gen_pp_io[6].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.weight.grps[1] <= gen_pp_io[6].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.input.mantissa <= gen_pp_io[6].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.input.exponent <= gen_pp_io[6].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_6.io.in.input.sign <= gen_pp_io[6].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[7].out.exponent <= PPGenerator_7.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[7].out.pp_2 <= PPGenerator_7.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[7].out.pp_1 <= PPGenerator_7.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.weight.exponent <= gen_pp_io[7].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.weight.grps[0] <= gen_pp_io[7].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.weight.grps[1] <= gen_pp_io[7].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.input.mantissa <= gen_pp_io[7].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.input.exponent <= gen_pp_io[7].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_7.io.in.input.sign <= gen_pp_io[7].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[8].out.exponent <= PPGenerator_8.io.out.exponent @[PipelineMac.scala 34:37]
    gen_pp_io[8].out.pp_2 <= PPGenerator_8.io.out.pp_2 @[PipelineMac.scala 34:37]
    gen_pp_io[8].out.pp_1 <= PPGenerator_8.io.out.pp_1 @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.weight.exponent <= gen_pp_io[8].in.weight.exponent @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.weight.grps[0] <= gen_pp_io[8].in.weight.grps[0] @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.weight.grps[1] <= gen_pp_io[8].in.weight.grps[1] @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.input.mantissa <= gen_pp_io[8].in.input.mantissa @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.input.exponent <= gen_pp_io[8].in.input.exponent @[PipelineMac.scala 34:37]
    PPGenerator_8.io.in.input.sign <= gen_pp_io[8].in.input.sign @[PipelineMac.scala 34:37]
    gen_pp_io[0].in.input.mantissa <= input_x_reg[0].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[0].in.input.exponent <= input_x_reg[0].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[0].in.input.sign <= input_x_reg[0].sign @[PipelineMac.scala 36:39]
    gen_pp_io[0].in.weight.exponent <= input_w_reg[0].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[0].in.weight.grps[0] <= input_w_reg[0].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[0].in.weight.grps[1] <= input_w_reg[0].grps[1] @[PipelineMac.scala 37:40]
    pp[0][0] <= gen_pp_io[0].out.pp_1 @[PipelineMac.scala 38:26]
    pp[0][1] <= gen_pp_io[0].out.pp_2 @[PipelineMac.scala 39:26]
    exp[0] <= gen_pp_io[0].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[1].in.input.mantissa <= input_x_reg[1].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[1].in.input.exponent <= input_x_reg[1].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[1].in.input.sign <= input_x_reg[1].sign @[PipelineMac.scala 36:39]
    gen_pp_io[1].in.weight.exponent <= input_w_reg[1].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[1].in.weight.grps[0] <= input_w_reg[1].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[1].in.weight.grps[1] <= input_w_reg[1].grps[1] @[PipelineMac.scala 37:40]
    pp[1][0] <= gen_pp_io[1].out.pp_1 @[PipelineMac.scala 38:26]
    pp[1][1] <= gen_pp_io[1].out.pp_2 @[PipelineMac.scala 39:26]
    exp[1] <= gen_pp_io[1].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[2].in.input.mantissa <= input_x_reg[2].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[2].in.input.exponent <= input_x_reg[2].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[2].in.input.sign <= input_x_reg[2].sign @[PipelineMac.scala 36:39]
    gen_pp_io[2].in.weight.exponent <= input_w_reg[2].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[2].in.weight.grps[0] <= input_w_reg[2].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[2].in.weight.grps[1] <= input_w_reg[2].grps[1] @[PipelineMac.scala 37:40]
    pp[2][0] <= gen_pp_io[2].out.pp_1 @[PipelineMac.scala 38:26]
    pp[2][1] <= gen_pp_io[2].out.pp_2 @[PipelineMac.scala 39:26]
    exp[2] <= gen_pp_io[2].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[3].in.input.mantissa <= input_x_reg[3].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[3].in.input.exponent <= input_x_reg[3].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[3].in.input.sign <= input_x_reg[3].sign @[PipelineMac.scala 36:39]
    gen_pp_io[3].in.weight.exponent <= input_w_reg[3].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[3].in.weight.grps[0] <= input_w_reg[3].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[3].in.weight.grps[1] <= input_w_reg[3].grps[1] @[PipelineMac.scala 37:40]
    pp[3][0] <= gen_pp_io[3].out.pp_1 @[PipelineMac.scala 38:26]
    pp[3][1] <= gen_pp_io[3].out.pp_2 @[PipelineMac.scala 39:26]
    exp[3] <= gen_pp_io[3].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[4].in.input.mantissa <= input_x_reg[4].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[4].in.input.exponent <= input_x_reg[4].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[4].in.input.sign <= input_x_reg[4].sign @[PipelineMac.scala 36:39]
    gen_pp_io[4].in.weight.exponent <= input_w_reg[4].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[4].in.weight.grps[0] <= input_w_reg[4].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[4].in.weight.grps[1] <= input_w_reg[4].grps[1] @[PipelineMac.scala 37:40]
    pp[4][0] <= gen_pp_io[4].out.pp_1 @[PipelineMac.scala 38:26]
    pp[4][1] <= gen_pp_io[4].out.pp_2 @[PipelineMac.scala 39:26]
    exp[4] <= gen_pp_io[4].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[5].in.input.mantissa <= input_x_reg[5].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[5].in.input.exponent <= input_x_reg[5].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[5].in.input.sign <= input_x_reg[5].sign @[PipelineMac.scala 36:39]
    gen_pp_io[5].in.weight.exponent <= input_w_reg[5].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[5].in.weight.grps[0] <= input_w_reg[5].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[5].in.weight.grps[1] <= input_w_reg[5].grps[1] @[PipelineMac.scala 37:40]
    pp[5][0] <= gen_pp_io[5].out.pp_1 @[PipelineMac.scala 38:26]
    pp[5][1] <= gen_pp_io[5].out.pp_2 @[PipelineMac.scala 39:26]
    exp[5] <= gen_pp_io[5].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[6].in.input.mantissa <= input_x_reg[6].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[6].in.input.exponent <= input_x_reg[6].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[6].in.input.sign <= input_x_reg[6].sign @[PipelineMac.scala 36:39]
    gen_pp_io[6].in.weight.exponent <= input_w_reg[6].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[6].in.weight.grps[0] <= input_w_reg[6].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[6].in.weight.grps[1] <= input_w_reg[6].grps[1] @[PipelineMac.scala 37:40]
    pp[6][0] <= gen_pp_io[6].out.pp_1 @[PipelineMac.scala 38:26]
    pp[6][1] <= gen_pp_io[6].out.pp_2 @[PipelineMac.scala 39:26]
    exp[6] <= gen_pp_io[6].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[7].in.input.mantissa <= input_x_reg[7].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[7].in.input.exponent <= input_x_reg[7].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[7].in.input.sign <= input_x_reg[7].sign @[PipelineMac.scala 36:39]
    gen_pp_io[7].in.weight.exponent <= input_w_reg[7].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[7].in.weight.grps[0] <= input_w_reg[7].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[7].in.weight.grps[1] <= input_w_reg[7].grps[1] @[PipelineMac.scala 37:40]
    pp[7][0] <= gen_pp_io[7].out.pp_1 @[PipelineMac.scala 38:26]
    pp[7][1] <= gen_pp_io[7].out.pp_2 @[PipelineMac.scala 39:26]
    exp[7] <= gen_pp_io[7].out.exponent @[PipelineMac.scala 40:24]
    gen_pp_io[8].in.input.mantissa <= input_x_reg[8].mantissa @[PipelineMac.scala 36:39]
    gen_pp_io[8].in.input.exponent <= input_x_reg[8].exponent @[PipelineMac.scala 36:39]
    gen_pp_io[8].in.input.sign <= input_x_reg[8].sign @[PipelineMac.scala 36:39]
    gen_pp_io[8].in.weight.exponent <= input_w_reg[8].exponent @[PipelineMac.scala 37:40]
    gen_pp_io[8].in.weight.grps[0] <= input_w_reg[8].grps[0] @[PipelineMac.scala 37:40]
    gen_pp_io[8].in.weight.grps[1] <= input_w_reg[8].grps[1] @[PipelineMac.scala 37:40]
    pp[8][0] <= gen_pp_io[8].out.pp_1 @[PipelineMac.scala 38:26]
    pp[8][1] <= gen_pp_io[8].out.pp_2 @[PipelineMac.scala 39:26]
    exp[8] <= gen_pp_io[8].out.exponent @[PipelineMac.scala 40:24]
    wire max_exp : UInt<9> @[PipelineMac.scala 44:27]
    inst Max_exp_determ of Max_exp_determ @[PipelineMac.scala 45:35]
    Max_exp_determ.clock <= clock
    Max_exp_determ.reset <= reset
    Max_exp_determ.io.in.skip <= skip_1_reg @[PipelineMac.scala 46:31]
    Max_exp_determ.io.in.exp[0] <= exp[0] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[1] <= exp[1] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[2] <= exp[2] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[3] <= exp[3] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[4] <= exp[4] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[5] <= exp[5] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[6] <= exp[6] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[7] <= exp[7] @[PipelineMac.scala 48:41]
    Max_exp_determ.io.in.exp[8] <= exp[8] @[PipelineMac.scala 48:41]
    max_exp <= Max_exp_determ.io.out.max_exp @[PipelineMac.scala 50:17]
    reg pp_reg : UInt<10>[2][9], clock @[PipelineMac.scala 53:25]
    reg exp_reg : UInt<9>[9], clock @[PipelineMac.scala 54:27]
    reg max_exp_reg : UInt<9>[9], clock @[PipelineMac.scala 55:31]
    reg skip_2_reg : UInt<9>, clock @[PipelineMac.scala 56:29]
    node _T_1510 = bits(skip_1_reg, 8, 8) @[PipelineMac.scala 58:47]
    node _T_1512 = eq(_T_1510, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1513 = mux(_T_1512, pp[0][0], pp_reg[0][0]) @[PipelineMac.scala 58:36]
    pp_reg[0][0] <= _T_1513 @[PipelineMac.scala 58:30]
    node _T_1514 = bits(skip_1_reg, 8, 8) @[PipelineMac.scala 59:47]
    node _T_1516 = eq(_T_1514, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1517 = mux(_T_1516, pp[0][0], pp_reg[0][0]) @[PipelineMac.scala 59:36]
    pp_reg[0][1] <= _T_1517 @[PipelineMac.scala 59:30]
    node _T_1518 = bits(skip_1_reg, 8, 8) @[PipelineMac.scala 60:45]
    node _T_1520 = eq(_T_1518, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1521 = bits(exp_reg[0], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1522 = mux(_T_1520, exp[0], _T_1521) @[PipelineMac.scala 60:34]
    exp_reg[0] <= _T_1522 @[PipelineMac.scala 60:28]
    node _T_1523 = bits(skip_1_reg, 8, 8) @[PipelineMac.scala 61:49]
    node _T_1525 = eq(_T_1523, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1526 = bits(max_exp, 0, 0) @[PipelineMac.scala 61:76]
    node _T_1527 = bits(max_exp_reg[0], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1528 = mux(_T_1525, _T_1526, _T_1527) @[PipelineMac.scala 61:38]
    max_exp_reg[0] <= _T_1528 @[PipelineMac.scala 61:32]
    node _T_1529 = bits(skip_1_reg, 7, 7) @[PipelineMac.scala 58:47]
    node _T_1531 = eq(_T_1529, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1532 = mux(_T_1531, pp[1][0], pp_reg[1][0]) @[PipelineMac.scala 58:36]
    pp_reg[1][0] <= _T_1532 @[PipelineMac.scala 58:30]
    node _T_1533 = bits(skip_1_reg, 7, 7) @[PipelineMac.scala 59:47]
    node _T_1535 = eq(_T_1533, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1536 = mux(_T_1535, pp[1][0], pp_reg[1][0]) @[PipelineMac.scala 59:36]
    pp_reg[1][1] <= _T_1536 @[PipelineMac.scala 59:30]
    node _T_1537 = bits(skip_1_reg, 7, 7) @[PipelineMac.scala 60:45]
    node _T_1539 = eq(_T_1537, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1540 = bits(exp_reg[1], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1541 = mux(_T_1539, exp[1], _T_1540) @[PipelineMac.scala 60:34]
    exp_reg[1] <= _T_1541 @[PipelineMac.scala 60:28]
    node _T_1542 = bits(skip_1_reg, 7, 7) @[PipelineMac.scala 61:49]
    node _T_1544 = eq(_T_1542, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1545 = bits(max_exp, 1, 1) @[PipelineMac.scala 61:76]
    node _T_1546 = bits(max_exp_reg[1], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1547 = mux(_T_1544, _T_1545, _T_1546) @[PipelineMac.scala 61:38]
    max_exp_reg[1] <= _T_1547 @[PipelineMac.scala 61:32]
    node _T_1548 = bits(skip_1_reg, 6, 6) @[PipelineMac.scala 58:47]
    node _T_1550 = eq(_T_1548, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1551 = mux(_T_1550, pp[2][0], pp_reg[2][0]) @[PipelineMac.scala 58:36]
    pp_reg[2][0] <= _T_1551 @[PipelineMac.scala 58:30]
    node _T_1552 = bits(skip_1_reg, 6, 6) @[PipelineMac.scala 59:47]
    node _T_1554 = eq(_T_1552, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1555 = mux(_T_1554, pp[2][0], pp_reg[2][0]) @[PipelineMac.scala 59:36]
    pp_reg[2][1] <= _T_1555 @[PipelineMac.scala 59:30]
    node _T_1556 = bits(skip_1_reg, 6, 6) @[PipelineMac.scala 60:45]
    node _T_1558 = eq(_T_1556, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1559 = bits(exp_reg[2], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1560 = mux(_T_1558, exp[2], _T_1559) @[PipelineMac.scala 60:34]
    exp_reg[2] <= _T_1560 @[PipelineMac.scala 60:28]
    node _T_1561 = bits(skip_1_reg, 6, 6) @[PipelineMac.scala 61:49]
    node _T_1563 = eq(_T_1561, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1564 = bits(max_exp, 2, 2) @[PipelineMac.scala 61:76]
    node _T_1565 = bits(max_exp_reg[2], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1566 = mux(_T_1563, _T_1564, _T_1565) @[PipelineMac.scala 61:38]
    max_exp_reg[2] <= _T_1566 @[PipelineMac.scala 61:32]
    node _T_1567 = bits(skip_1_reg, 5, 5) @[PipelineMac.scala 58:47]
    node _T_1569 = eq(_T_1567, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1570 = mux(_T_1569, pp[3][0], pp_reg[3][0]) @[PipelineMac.scala 58:36]
    pp_reg[3][0] <= _T_1570 @[PipelineMac.scala 58:30]
    node _T_1571 = bits(skip_1_reg, 5, 5) @[PipelineMac.scala 59:47]
    node _T_1573 = eq(_T_1571, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1574 = mux(_T_1573, pp[3][0], pp_reg[3][0]) @[PipelineMac.scala 59:36]
    pp_reg[3][1] <= _T_1574 @[PipelineMac.scala 59:30]
    node _T_1575 = bits(skip_1_reg, 5, 5) @[PipelineMac.scala 60:45]
    node _T_1577 = eq(_T_1575, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1578 = bits(exp_reg[3], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1579 = mux(_T_1577, exp[3], _T_1578) @[PipelineMac.scala 60:34]
    exp_reg[3] <= _T_1579 @[PipelineMac.scala 60:28]
    node _T_1580 = bits(skip_1_reg, 5, 5) @[PipelineMac.scala 61:49]
    node _T_1582 = eq(_T_1580, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1583 = bits(max_exp, 3, 3) @[PipelineMac.scala 61:76]
    node _T_1584 = bits(max_exp_reg[3], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1585 = mux(_T_1582, _T_1583, _T_1584) @[PipelineMac.scala 61:38]
    max_exp_reg[3] <= _T_1585 @[PipelineMac.scala 61:32]
    node _T_1586 = bits(skip_1_reg, 4, 4) @[PipelineMac.scala 58:47]
    node _T_1588 = eq(_T_1586, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1589 = mux(_T_1588, pp[4][0], pp_reg[4][0]) @[PipelineMac.scala 58:36]
    pp_reg[4][0] <= _T_1589 @[PipelineMac.scala 58:30]
    node _T_1590 = bits(skip_1_reg, 4, 4) @[PipelineMac.scala 59:47]
    node _T_1592 = eq(_T_1590, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1593 = mux(_T_1592, pp[4][0], pp_reg[4][0]) @[PipelineMac.scala 59:36]
    pp_reg[4][1] <= _T_1593 @[PipelineMac.scala 59:30]
    node _T_1594 = bits(skip_1_reg, 4, 4) @[PipelineMac.scala 60:45]
    node _T_1596 = eq(_T_1594, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1597 = bits(exp_reg[4], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1598 = mux(_T_1596, exp[4], _T_1597) @[PipelineMac.scala 60:34]
    exp_reg[4] <= _T_1598 @[PipelineMac.scala 60:28]
    node _T_1599 = bits(skip_1_reg, 4, 4) @[PipelineMac.scala 61:49]
    node _T_1601 = eq(_T_1599, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1602 = bits(max_exp, 4, 4) @[PipelineMac.scala 61:76]
    node _T_1603 = bits(max_exp_reg[4], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1604 = mux(_T_1601, _T_1602, _T_1603) @[PipelineMac.scala 61:38]
    max_exp_reg[4] <= _T_1604 @[PipelineMac.scala 61:32]
    node _T_1605 = bits(skip_1_reg, 3, 3) @[PipelineMac.scala 58:47]
    node _T_1607 = eq(_T_1605, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1608 = mux(_T_1607, pp[5][0], pp_reg[5][0]) @[PipelineMac.scala 58:36]
    pp_reg[5][0] <= _T_1608 @[PipelineMac.scala 58:30]
    node _T_1609 = bits(skip_1_reg, 3, 3) @[PipelineMac.scala 59:47]
    node _T_1611 = eq(_T_1609, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1612 = mux(_T_1611, pp[5][0], pp_reg[5][0]) @[PipelineMac.scala 59:36]
    pp_reg[5][1] <= _T_1612 @[PipelineMac.scala 59:30]
    node _T_1613 = bits(skip_1_reg, 3, 3) @[PipelineMac.scala 60:45]
    node _T_1615 = eq(_T_1613, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1616 = bits(exp_reg[5], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1617 = mux(_T_1615, exp[5], _T_1616) @[PipelineMac.scala 60:34]
    exp_reg[5] <= _T_1617 @[PipelineMac.scala 60:28]
    node _T_1618 = bits(skip_1_reg, 3, 3) @[PipelineMac.scala 61:49]
    node _T_1620 = eq(_T_1618, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1621 = bits(max_exp, 5, 5) @[PipelineMac.scala 61:76]
    node _T_1622 = bits(max_exp_reg[5], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1623 = mux(_T_1620, _T_1621, _T_1622) @[PipelineMac.scala 61:38]
    max_exp_reg[5] <= _T_1623 @[PipelineMac.scala 61:32]
    node _T_1624 = bits(skip_1_reg, 2, 2) @[PipelineMac.scala 58:47]
    node _T_1626 = eq(_T_1624, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1627 = mux(_T_1626, pp[6][0], pp_reg[6][0]) @[PipelineMac.scala 58:36]
    pp_reg[6][0] <= _T_1627 @[PipelineMac.scala 58:30]
    node _T_1628 = bits(skip_1_reg, 2, 2) @[PipelineMac.scala 59:47]
    node _T_1630 = eq(_T_1628, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1631 = mux(_T_1630, pp[6][0], pp_reg[6][0]) @[PipelineMac.scala 59:36]
    pp_reg[6][1] <= _T_1631 @[PipelineMac.scala 59:30]
    node _T_1632 = bits(skip_1_reg, 2, 2) @[PipelineMac.scala 60:45]
    node _T_1634 = eq(_T_1632, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1635 = bits(exp_reg[6], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1636 = mux(_T_1634, exp[6], _T_1635) @[PipelineMac.scala 60:34]
    exp_reg[6] <= _T_1636 @[PipelineMac.scala 60:28]
    node _T_1637 = bits(skip_1_reg, 2, 2) @[PipelineMac.scala 61:49]
    node _T_1639 = eq(_T_1637, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1640 = bits(max_exp, 6, 6) @[PipelineMac.scala 61:76]
    node _T_1641 = bits(max_exp_reg[6], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1642 = mux(_T_1639, _T_1640, _T_1641) @[PipelineMac.scala 61:38]
    max_exp_reg[6] <= _T_1642 @[PipelineMac.scala 61:32]
    node _T_1643 = bits(skip_1_reg, 1, 1) @[PipelineMac.scala 58:47]
    node _T_1645 = eq(_T_1643, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1646 = mux(_T_1645, pp[7][0], pp_reg[7][0]) @[PipelineMac.scala 58:36]
    pp_reg[7][0] <= _T_1646 @[PipelineMac.scala 58:30]
    node _T_1647 = bits(skip_1_reg, 1, 1) @[PipelineMac.scala 59:47]
    node _T_1649 = eq(_T_1647, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1650 = mux(_T_1649, pp[7][0], pp_reg[7][0]) @[PipelineMac.scala 59:36]
    pp_reg[7][1] <= _T_1650 @[PipelineMac.scala 59:30]
    node _T_1651 = bits(skip_1_reg, 1, 1) @[PipelineMac.scala 60:45]
    node _T_1653 = eq(_T_1651, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1654 = bits(exp_reg[7], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1655 = mux(_T_1653, exp[7], _T_1654) @[PipelineMac.scala 60:34]
    exp_reg[7] <= _T_1655 @[PipelineMac.scala 60:28]
    node _T_1656 = bits(skip_1_reg, 1, 1) @[PipelineMac.scala 61:49]
    node _T_1658 = eq(_T_1656, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1659 = bits(max_exp, 7, 7) @[PipelineMac.scala 61:76]
    node _T_1660 = bits(max_exp_reg[7], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1661 = mux(_T_1658, _T_1659, _T_1660) @[PipelineMac.scala 61:38]
    max_exp_reg[7] <= _T_1661 @[PipelineMac.scala 61:32]
    node _T_1662 = bits(skip_1_reg, 0, 0) @[PipelineMac.scala 58:47]
    node _T_1664 = eq(_T_1662, UInt<1>("h00")) @[PipelineMac.scala 58:53]
    node _T_1665 = mux(_T_1664, pp[8][0], pp_reg[8][0]) @[PipelineMac.scala 58:36]
    pp_reg[8][0] <= _T_1665 @[PipelineMac.scala 58:30]
    node _T_1666 = bits(skip_1_reg, 0, 0) @[PipelineMac.scala 59:47]
    node _T_1668 = eq(_T_1666, UInt<1>("h00")) @[PipelineMac.scala 59:53]
    node _T_1669 = mux(_T_1668, pp[8][0], pp_reg[8][0]) @[PipelineMac.scala 59:36]
    pp_reg[8][1] <= _T_1669 @[PipelineMac.scala 59:30]
    node _T_1670 = bits(skip_1_reg, 0, 0) @[PipelineMac.scala 60:45]
    node _T_1672 = eq(_T_1670, UInt<1>("h00")) @[PipelineMac.scala 60:51]
    node _T_1673 = bits(exp_reg[8], 0, 0) @[PipelineMac.scala 60:83]
    node _T_1674 = mux(_T_1672, exp[8], _T_1673) @[PipelineMac.scala 60:34]
    exp_reg[8] <= _T_1674 @[PipelineMac.scala 60:28]
    node _T_1675 = bits(skip_1_reg, 0, 0) @[PipelineMac.scala 61:49]
    node _T_1677 = eq(_T_1675, UInt<1>("h00")) @[PipelineMac.scala 61:55]
    node _T_1678 = bits(max_exp, 8, 8) @[PipelineMac.scala 61:76]
    node _T_1679 = bits(max_exp_reg[8], 0, 0) @[PipelineMac.scala 61:95]
    node _T_1680 = mux(_T_1677, _T_1678, _T_1679) @[PipelineMac.scala 61:38]
    max_exp_reg[8] <= _T_1680 @[PipelineMac.scala 61:32]
    skip_2_reg <= skip_1_reg @[PipelineMac.scala 63:20]
    wire align_pp : UInt<24>[2][9] @[PipelineMac.scala 66:28]
    inst Align_CG2 of Align_CG2 @[PipelineMac.scala 68:46]
    Align_CG2.clock <= clock
    Align_CG2.reset <= reset
    inst Align_CG2_1 of Align_CG2_1 @[PipelineMac.scala 68:46]
    Align_CG2_1.clock <= clock
    Align_CG2_1.reset <= reset
    inst Align_CG2_2 of Align_CG2_2 @[PipelineMac.scala 68:46]
    Align_CG2_2.clock <= clock
    Align_CG2_2.reset <= reset
    inst Align_CG2_3 of Align_CG2_3 @[PipelineMac.scala 68:46]
    Align_CG2_3.clock <= clock
    Align_CG2_3.reset <= reset
    inst Align_CG2_4 of Align_CG2_4 @[PipelineMac.scala 68:46]
    Align_CG2_4.clock <= clock
    Align_CG2_4.reset <= reset
    inst Align_CG2_5 of Align_CG2_5 @[PipelineMac.scala 68:46]
    Align_CG2_5.clock <= clock
    Align_CG2_5.reset <= reset
    inst Align_CG2_6 of Align_CG2_6 @[PipelineMac.scala 68:46]
    Align_CG2_6.clock <= clock
    Align_CG2_6.reset <= reset
    inst Align_CG2_7 of Align_CG2_7 @[PipelineMac.scala 68:46]
    Align_CG2_7.clock <= clock
    Align_CG2_7.reset <= reset
    inst Align_CG2_8 of Align_CG2_8 @[PipelineMac.scala 68:46]
    Align_CG2_8.clock <= clock
    Align_CG2_8.reset <= reset
    wire align_pp_io : {in : {flip pp1 : UInt<10>, flip pp2 : UInt<10>, flip exp : UInt<9>, flip max_exp : UInt<9>}, out : {align_pp1 : UInt<24>, align_pp2 : UInt<24>}}[9] @[PipelineMac.scala 68:39]
    align_pp_io[0].out.align_pp2 <= Align_CG2.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[0].out.align_pp1 <= Align_CG2.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2.io.in.max_exp <= align_pp_io[0].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2.io.in.exp <= align_pp_io[0].in.exp @[PipelineMac.scala 68:39]
    Align_CG2.io.in.pp2 <= align_pp_io[0].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2.io.in.pp1 <= align_pp_io[0].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[1].out.align_pp2 <= Align_CG2_1.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[1].out.align_pp1 <= Align_CG2_1.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_1.io.in.max_exp <= align_pp_io[1].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_1.io.in.exp <= align_pp_io[1].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_1.io.in.pp2 <= align_pp_io[1].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_1.io.in.pp1 <= align_pp_io[1].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[2].out.align_pp2 <= Align_CG2_2.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[2].out.align_pp1 <= Align_CG2_2.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_2.io.in.max_exp <= align_pp_io[2].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_2.io.in.exp <= align_pp_io[2].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_2.io.in.pp2 <= align_pp_io[2].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_2.io.in.pp1 <= align_pp_io[2].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[3].out.align_pp2 <= Align_CG2_3.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[3].out.align_pp1 <= Align_CG2_3.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_3.io.in.max_exp <= align_pp_io[3].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_3.io.in.exp <= align_pp_io[3].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_3.io.in.pp2 <= align_pp_io[3].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_3.io.in.pp1 <= align_pp_io[3].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[4].out.align_pp2 <= Align_CG2_4.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[4].out.align_pp1 <= Align_CG2_4.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_4.io.in.max_exp <= align_pp_io[4].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_4.io.in.exp <= align_pp_io[4].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_4.io.in.pp2 <= align_pp_io[4].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_4.io.in.pp1 <= align_pp_io[4].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[5].out.align_pp2 <= Align_CG2_5.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[5].out.align_pp1 <= Align_CG2_5.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_5.io.in.max_exp <= align_pp_io[5].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_5.io.in.exp <= align_pp_io[5].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_5.io.in.pp2 <= align_pp_io[5].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_5.io.in.pp1 <= align_pp_io[5].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[6].out.align_pp2 <= Align_CG2_6.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[6].out.align_pp1 <= Align_CG2_6.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_6.io.in.max_exp <= align_pp_io[6].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_6.io.in.exp <= align_pp_io[6].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_6.io.in.pp2 <= align_pp_io[6].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_6.io.in.pp1 <= align_pp_io[6].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[7].out.align_pp2 <= Align_CG2_7.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[7].out.align_pp1 <= Align_CG2_7.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_7.io.in.max_exp <= align_pp_io[7].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_7.io.in.exp <= align_pp_io[7].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_7.io.in.pp2 <= align_pp_io[7].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_7.io.in.pp1 <= align_pp_io[7].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[8].out.align_pp2 <= Align_CG2_8.io.out.align_pp2 @[PipelineMac.scala 68:39]
    align_pp_io[8].out.align_pp1 <= Align_CG2_8.io.out.align_pp1 @[PipelineMac.scala 68:39]
    Align_CG2_8.io.in.max_exp <= align_pp_io[8].in.max_exp @[PipelineMac.scala 68:39]
    Align_CG2_8.io.in.exp <= align_pp_io[8].in.exp @[PipelineMac.scala 68:39]
    Align_CG2_8.io.in.pp2 <= align_pp_io[8].in.pp2 @[PipelineMac.scala 68:39]
    Align_CG2_8.io.in.pp1 <= align_pp_io[8].in.pp1 @[PipelineMac.scala 68:39]
    align_pp_io[0].in.pp1 <= pp_reg[0][0] @[PipelineMac.scala 70:39]
    align_pp_io[0].in.pp2 <= pp_reg[0][1] @[PipelineMac.scala 71:39]
    align_pp_io[0].in.exp <= exp_reg[0] @[PipelineMac.scala 72:39]
    align_pp_io[0].in.max_exp <= max_exp_reg[0] @[PipelineMac.scala 73:43]
    align_pp[0][0] <= align_pp_io[0].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[0][1] <= align_pp_io[0].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[1].in.pp1 <= pp_reg[1][0] @[PipelineMac.scala 70:39]
    align_pp_io[1].in.pp2 <= pp_reg[1][1] @[PipelineMac.scala 71:39]
    align_pp_io[1].in.exp <= exp_reg[1] @[PipelineMac.scala 72:39]
    align_pp_io[1].in.max_exp <= max_exp_reg[1] @[PipelineMac.scala 73:43]
    align_pp[1][0] <= align_pp_io[1].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[1][1] <= align_pp_io[1].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[2].in.pp1 <= pp_reg[2][0] @[PipelineMac.scala 70:39]
    align_pp_io[2].in.pp2 <= pp_reg[2][1] @[PipelineMac.scala 71:39]
    align_pp_io[2].in.exp <= exp_reg[2] @[PipelineMac.scala 72:39]
    align_pp_io[2].in.max_exp <= max_exp_reg[2] @[PipelineMac.scala 73:43]
    align_pp[2][0] <= align_pp_io[2].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[2][1] <= align_pp_io[2].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[3].in.pp1 <= pp_reg[3][0] @[PipelineMac.scala 70:39]
    align_pp_io[3].in.pp2 <= pp_reg[3][1] @[PipelineMac.scala 71:39]
    align_pp_io[3].in.exp <= exp_reg[3] @[PipelineMac.scala 72:39]
    align_pp_io[3].in.max_exp <= max_exp_reg[3] @[PipelineMac.scala 73:43]
    align_pp[3][0] <= align_pp_io[3].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[3][1] <= align_pp_io[3].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[4].in.pp1 <= pp_reg[4][0] @[PipelineMac.scala 70:39]
    align_pp_io[4].in.pp2 <= pp_reg[4][1] @[PipelineMac.scala 71:39]
    align_pp_io[4].in.exp <= exp_reg[4] @[PipelineMac.scala 72:39]
    align_pp_io[4].in.max_exp <= max_exp_reg[4] @[PipelineMac.scala 73:43]
    align_pp[4][0] <= align_pp_io[4].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[4][1] <= align_pp_io[4].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[5].in.pp1 <= pp_reg[5][0] @[PipelineMac.scala 70:39]
    align_pp_io[5].in.pp2 <= pp_reg[5][1] @[PipelineMac.scala 71:39]
    align_pp_io[5].in.exp <= exp_reg[5] @[PipelineMac.scala 72:39]
    align_pp_io[5].in.max_exp <= max_exp_reg[5] @[PipelineMac.scala 73:43]
    align_pp[5][0] <= align_pp_io[5].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[5][1] <= align_pp_io[5].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[6].in.pp1 <= pp_reg[6][0] @[PipelineMac.scala 70:39]
    align_pp_io[6].in.pp2 <= pp_reg[6][1] @[PipelineMac.scala 71:39]
    align_pp_io[6].in.exp <= exp_reg[6] @[PipelineMac.scala 72:39]
    align_pp_io[6].in.max_exp <= max_exp_reg[6] @[PipelineMac.scala 73:43]
    align_pp[6][0] <= align_pp_io[6].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[6][1] <= align_pp_io[6].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[7].in.pp1 <= pp_reg[7][0] @[PipelineMac.scala 70:39]
    align_pp_io[7].in.pp2 <= pp_reg[7][1] @[PipelineMac.scala 71:39]
    align_pp_io[7].in.exp <= exp_reg[7] @[PipelineMac.scala 72:39]
    align_pp_io[7].in.max_exp <= max_exp_reg[7] @[PipelineMac.scala 73:43]
    align_pp[7][0] <= align_pp_io[7].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[7][1] <= align_pp_io[7].out.align_pp2 @[PipelineMac.scala 75:32]
    align_pp_io[8].in.pp1 <= pp_reg[8][0] @[PipelineMac.scala 70:39]
    align_pp_io[8].in.pp2 <= pp_reg[8][1] @[PipelineMac.scala 71:39]
    align_pp_io[8].in.exp <= exp_reg[8] @[PipelineMac.scala 72:39]
    align_pp_io[8].in.max_exp <= max_exp_reg[8] @[PipelineMac.scala 73:43]
    align_pp[8][0] <= align_pp_io[8].out.align_pp1 @[PipelineMac.scala 74:32]
    align_pp[8][1] <= align_pp_io[8].out.align_pp2 @[PipelineMac.scala 75:32]
    wire sign_result : UInt<6> @[PipelineMac.scala 79:31]
    reg skip_3_reg : UInt<9>, clock @[PipelineMac.scala 80:29]
    reg max_exp_reg_2 : UInt<9>, clock @[PipelineMac.scala 81:32]
    inst SignAdder of SignAdder @[PipelineMac.scala 82:35]
    SignAdder.clock <= clock
    SignAdder.reset <= reset
    node _T_2050 = bits(skip_2_reg, 8, 8) @[PipelineMac.scala 84:54]
    node _T_2051 = not(_T_2050) @[PipelineMac.scala 84:43]
    node _T_2052 = bits(align_pp[0][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2053 = and(_T_2051, _T_2052) @[PipelineMac.scala 84:59]
    SignAdder.io.in[0][0] <= _T_2053 @[PipelineMac.scala 84:40]
    node _T_2054 = bits(skip_2_reg, 8, 8) @[PipelineMac.scala 85:54]
    node _T_2055 = not(_T_2054) @[PipelineMac.scala 85:43]
    node _T_2056 = bits(align_pp[0][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2057 = and(_T_2055, _T_2056) @[PipelineMac.scala 85:59]
    SignAdder.io.in[0][1] <= _T_2057 @[PipelineMac.scala 85:40]
    node _T_2058 = bits(skip_2_reg, 7, 7) @[PipelineMac.scala 84:54]
    node _T_2059 = not(_T_2058) @[PipelineMac.scala 84:43]
    node _T_2060 = bits(align_pp[1][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2061 = and(_T_2059, _T_2060) @[PipelineMac.scala 84:59]
    SignAdder.io.in[1][0] <= _T_2061 @[PipelineMac.scala 84:40]
    node _T_2062 = bits(skip_2_reg, 7, 7) @[PipelineMac.scala 85:54]
    node _T_2063 = not(_T_2062) @[PipelineMac.scala 85:43]
    node _T_2064 = bits(align_pp[1][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2065 = and(_T_2063, _T_2064) @[PipelineMac.scala 85:59]
    SignAdder.io.in[1][1] <= _T_2065 @[PipelineMac.scala 85:40]
    node _T_2066 = bits(skip_2_reg, 6, 6) @[PipelineMac.scala 84:54]
    node _T_2067 = not(_T_2066) @[PipelineMac.scala 84:43]
    node _T_2068 = bits(align_pp[2][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2069 = and(_T_2067, _T_2068) @[PipelineMac.scala 84:59]
    SignAdder.io.in[2][0] <= _T_2069 @[PipelineMac.scala 84:40]
    node _T_2070 = bits(skip_2_reg, 6, 6) @[PipelineMac.scala 85:54]
    node _T_2071 = not(_T_2070) @[PipelineMac.scala 85:43]
    node _T_2072 = bits(align_pp[2][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2073 = and(_T_2071, _T_2072) @[PipelineMac.scala 85:59]
    SignAdder.io.in[2][1] <= _T_2073 @[PipelineMac.scala 85:40]
    node _T_2074 = bits(skip_2_reg, 5, 5) @[PipelineMac.scala 84:54]
    node _T_2075 = not(_T_2074) @[PipelineMac.scala 84:43]
    node _T_2076 = bits(align_pp[3][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2077 = and(_T_2075, _T_2076) @[PipelineMac.scala 84:59]
    SignAdder.io.in[3][0] <= _T_2077 @[PipelineMac.scala 84:40]
    node _T_2078 = bits(skip_2_reg, 5, 5) @[PipelineMac.scala 85:54]
    node _T_2079 = not(_T_2078) @[PipelineMac.scala 85:43]
    node _T_2080 = bits(align_pp[3][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2081 = and(_T_2079, _T_2080) @[PipelineMac.scala 85:59]
    SignAdder.io.in[3][1] <= _T_2081 @[PipelineMac.scala 85:40]
    node _T_2082 = bits(skip_2_reg, 4, 4) @[PipelineMac.scala 84:54]
    node _T_2083 = not(_T_2082) @[PipelineMac.scala 84:43]
    node _T_2084 = bits(align_pp[4][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2085 = and(_T_2083, _T_2084) @[PipelineMac.scala 84:59]
    SignAdder.io.in[4][0] <= _T_2085 @[PipelineMac.scala 84:40]
    node _T_2086 = bits(skip_2_reg, 4, 4) @[PipelineMac.scala 85:54]
    node _T_2087 = not(_T_2086) @[PipelineMac.scala 85:43]
    node _T_2088 = bits(align_pp[4][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2089 = and(_T_2087, _T_2088) @[PipelineMac.scala 85:59]
    SignAdder.io.in[4][1] <= _T_2089 @[PipelineMac.scala 85:40]
    node _T_2090 = bits(skip_2_reg, 3, 3) @[PipelineMac.scala 84:54]
    node _T_2091 = not(_T_2090) @[PipelineMac.scala 84:43]
    node _T_2092 = bits(align_pp[5][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2093 = and(_T_2091, _T_2092) @[PipelineMac.scala 84:59]
    SignAdder.io.in[5][0] <= _T_2093 @[PipelineMac.scala 84:40]
    node _T_2094 = bits(skip_2_reg, 3, 3) @[PipelineMac.scala 85:54]
    node _T_2095 = not(_T_2094) @[PipelineMac.scala 85:43]
    node _T_2096 = bits(align_pp[5][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2097 = and(_T_2095, _T_2096) @[PipelineMac.scala 85:59]
    SignAdder.io.in[5][1] <= _T_2097 @[PipelineMac.scala 85:40]
    node _T_2098 = bits(skip_2_reg, 2, 2) @[PipelineMac.scala 84:54]
    node _T_2099 = not(_T_2098) @[PipelineMac.scala 84:43]
    node _T_2100 = bits(align_pp[6][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2101 = and(_T_2099, _T_2100) @[PipelineMac.scala 84:59]
    SignAdder.io.in[6][0] <= _T_2101 @[PipelineMac.scala 84:40]
    node _T_2102 = bits(skip_2_reg, 2, 2) @[PipelineMac.scala 85:54]
    node _T_2103 = not(_T_2102) @[PipelineMac.scala 85:43]
    node _T_2104 = bits(align_pp[6][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2105 = and(_T_2103, _T_2104) @[PipelineMac.scala 85:59]
    SignAdder.io.in[6][1] <= _T_2105 @[PipelineMac.scala 85:40]
    node _T_2106 = bits(skip_2_reg, 1, 1) @[PipelineMac.scala 84:54]
    node _T_2107 = not(_T_2106) @[PipelineMac.scala 84:43]
    node _T_2108 = bits(align_pp[7][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2109 = and(_T_2107, _T_2108) @[PipelineMac.scala 84:59]
    SignAdder.io.in[7][0] <= _T_2109 @[PipelineMac.scala 84:40]
    node _T_2110 = bits(skip_2_reg, 1, 1) @[PipelineMac.scala 85:54]
    node _T_2111 = not(_T_2110) @[PipelineMac.scala 85:43]
    node _T_2112 = bits(align_pp[7][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2113 = and(_T_2111, _T_2112) @[PipelineMac.scala 85:59]
    SignAdder.io.in[7][1] <= _T_2113 @[PipelineMac.scala 85:40]
    node _T_2114 = bits(skip_2_reg, 0, 0) @[PipelineMac.scala 84:54]
    node _T_2115 = not(_T_2114) @[PipelineMac.scala 84:43]
    node _T_2116 = bits(align_pp[8][0], 23, 23) @[PipelineMac.scala 84:74]
    node _T_2117 = and(_T_2115, _T_2116) @[PipelineMac.scala 84:59]
    SignAdder.io.in[8][0] <= _T_2117 @[PipelineMac.scala 84:40]
    node _T_2118 = bits(skip_2_reg, 0, 0) @[PipelineMac.scala 85:54]
    node _T_2119 = not(_T_2118) @[PipelineMac.scala 85:43]
    node _T_2120 = bits(align_pp[8][1], 23, 23) @[PipelineMac.scala 85:74]
    node _T_2121 = and(_T_2119, _T_2120) @[PipelineMac.scala 85:59]
    SignAdder.io.in[8][1] <= _T_2121 @[PipelineMac.scala 85:40]
    sign_result <= SignAdder.io.out @[PipelineMac.scala 87:21]
    reg align_pp_reg : UInt<24>[2][9], clock @[PipelineMac.scala 90:31]
    reg sign_result_reg : UInt<6>, clock @[PipelineMac.scala 91:34]
    node _T_2289 = bits(skip_2_reg, 8, 8) @[PipelineMac.scala 93:53]
    node _T_2291 = eq(_T_2289, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2292 = mux(_T_2291, align_pp[0][0], align_pp_reg[0][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[0][0] <= _T_2292 @[PipelineMac.scala 93:36]
    node _T_2293 = bits(skip_2_reg, 8, 8) @[PipelineMac.scala 94:53]
    node _T_2295 = eq(_T_2293, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2296 = mux(_T_2295, align_pp[0][1], align_pp_reg[0][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[0][1] <= _T_2296 @[PipelineMac.scala 94:36]
    node _T_2297 = bits(skip_2_reg, 7, 7) @[PipelineMac.scala 93:53]
    node _T_2299 = eq(_T_2297, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2300 = mux(_T_2299, align_pp[1][0], align_pp_reg[1][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[1][0] <= _T_2300 @[PipelineMac.scala 93:36]
    node _T_2301 = bits(skip_2_reg, 7, 7) @[PipelineMac.scala 94:53]
    node _T_2303 = eq(_T_2301, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2304 = mux(_T_2303, align_pp[1][1], align_pp_reg[1][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[1][1] <= _T_2304 @[PipelineMac.scala 94:36]
    node _T_2305 = bits(skip_2_reg, 6, 6) @[PipelineMac.scala 93:53]
    node _T_2307 = eq(_T_2305, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2308 = mux(_T_2307, align_pp[2][0], align_pp_reg[2][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[2][0] <= _T_2308 @[PipelineMac.scala 93:36]
    node _T_2309 = bits(skip_2_reg, 6, 6) @[PipelineMac.scala 94:53]
    node _T_2311 = eq(_T_2309, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2312 = mux(_T_2311, align_pp[2][1], align_pp_reg[2][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[2][1] <= _T_2312 @[PipelineMac.scala 94:36]
    node _T_2313 = bits(skip_2_reg, 5, 5) @[PipelineMac.scala 93:53]
    node _T_2315 = eq(_T_2313, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2316 = mux(_T_2315, align_pp[3][0], align_pp_reg[3][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[3][0] <= _T_2316 @[PipelineMac.scala 93:36]
    node _T_2317 = bits(skip_2_reg, 5, 5) @[PipelineMac.scala 94:53]
    node _T_2319 = eq(_T_2317, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2320 = mux(_T_2319, align_pp[3][1], align_pp_reg[3][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[3][1] <= _T_2320 @[PipelineMac.scala 94:36]
    node _T_2321 = bits(skip_2_reg, 4, 4) @[PipelineMac.scala 93:53]
    node _T_2323 = eq(_T_2321, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2324 = mux(_T_2323, align_pp[4][0], align_pp_reg[4][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[4][0] <= _T_2324 @[PipelineMac.scala 93:36]
    node _T_2325 = bits(skip_2_reg, 4, 4) @[PipelineMac.scala 94:53]
    node _T_2327 = eq(_T_2325, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2328 = mux(_T_2327, align_pp[4][1], align_pp_reg[4][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[4][1] <= _T_2328 @[PipelineMac.scala 94:36]
    node _T_2329 = bits(skip_2_reg, 3, 3) @[PipelineMac.scala 93:53]
    node _T_2331 = eq(_T_2329, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2332 = mux(_T_2331, align_pp[5][0], align_pp_reg[5][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[5][0] <= _T_2332 @[PipelineMac.scala 93:36]
    node _T_2333 = bits(skip_2_reg, 3, 3) @[PipelineMac.scala 94:53]
    node _T_2335 = eq(_T_2333, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2336 = mux(_T_2335, align_pp[5][1], align_pp_reg[5][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[5][1] <= _T_2336 @[PipelineMac.scala 94:36]
    node _T_2337 = bits(skip_2_reg, 2, 2) @[PipelineMac.scala 93:53]
    node _T_2339 = eq(_T_2337, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2340 = mux(_T_2339, align_pp[6][0], align_pp_reg[6][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[6][0] <= _T_2340 @[PipelineMac.scala 93:36]
    node _T_2341 = bits(skip_2_reg, 2, 2) @[PipelineMac.scala 94:53]
    node _T_2343 = eq(_T_2341, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2344 = mux(_T_2343, align_pp[6][1], align_pp_reg[6][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[6][1] <= _T_2344 @[PipelineMac.scala 94:36]
    node _T_2345 = bits(skip_2_reg, 1, 1) @[PipelineMac.scala 93:53]
    node _T_2347 = eq(_T_2345, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2348 = mux(_T_2347, align_pp[7][0], align_pp_reg[7][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[7][0] <= _T_2348 @[PipelineMac.scala 93:36]
    node _T_2349 = bits(skip_2_reg, 1, 1) @[PipelineMac.scala 94:53]
    node _T_2351 = eq(_T_2349, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2352 = mux(_T_2351, align_pp[7][1], align_pp_reg[7][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[7][1] <= _T_2352 @[PipelineMac.scala 94:36]
    node _T_2353 = bits(skip_2_reg, 0, 0) @[PipelineMac.scala 93:53]
    node _T_2355 = eq(_T_2353, UInt<1>("h00")) @[PipelineMac.scala 93:58]
    node _T_2356 = mux(_T_2355, align_pp[8][0], align_pp_reg[8][0]) @[PipelineMac.scala 93:42]
    align_pp_reg[8][0] <= _T_2356 @[PipelineMac.scala 93:36]
    node _T_2357 = bits(skip_2_reg, 0, 0) @[PipelineMac.scala 94:53]
    node _T_2359 = eq(_T_2357, UInt<1>("h00")) @[PipelineMac.scala 94:58]
    node _T_2360 = mux(_T_2359, align_pp[8][1], align_pp_reg[8][1]) @[PipelineMac.scala 94:42]
    align_pp_reg[8][1] <= _T_2360 @[PipelineMac.scala 94:36]
    sign_result_reg <= sign_result @[PipelineMac.scala 96:25]
    max_exp_reg_2 <= max_exp_reg[0] @[PipelineMac.scala 97:23]
    skip_3_reg <= skip_2_reg @[PipelineMac.scala 98:20]
    wire align_pp_tree : UInt<24>[2][9] @[PipelineMac.scala 101:33]
    wire out : UInt<28> @[PipelineMac.scala 102:23]
    node _T_2528 = bits(skip_3_reg, 8, 8) @[PipelineMac.scala 104:54]
    node _T_2530 = mux(_T_2528, align_pp_reg[0][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[0][0] <= _T_2530 @[PipelineMac.scala 104:37]
    node _T_2531 = bits(skip_3_reg, 8, 8) @[PipelineMac.scala 105:54]
    node _T_2533 = mux(_T_2531, align_pp_reg[0][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[0][0] <= _T_2533 @[PipelineMac.scala 105:37]
    node _T_2534 = bits(skip_3_reg, 7, 7) @[PipelineMac.scala 104:54]
    node _T_2536 = mux(_T_2534, align_pp_reg[1][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[1][0] <= _T_2536 @[PipelineMac.scala 104:37]
    node _T_2537 = bits(skip_3_reg, 7, 7) @[PipelineMac.scala 105:54]
    node _T_2539 = mux(_T_2537, align_pp_reg[1][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[1][0] <= _T_2539 @[PipelineMac.scala 105:37]
    node _T_2540 = bits(skip_3_reg, 6, 6) @[PipelineMac.scala 104:54]
    node _T_2542 = mux(_T_2540, align_pp_reg[2][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[2][0] <= _T_2542 @[PipelineMac.scala 104:37]
    node _T_2543 = bits(skip_3_reg, 6, 6) @[PipelineMac.scala 105:54]
    node _T_2545 = mux(_T_2543, align_pp_reg[2][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[2][0] <= _T_2545 @[PipelineMac.scala 105:37]
    node _T_2546 = bits(skip_3_reg, 5, 5) @[PipelineMac.scala 104:54]
    node _T_2548 = mux(_T_2546, align_pp_reg[3][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[3][0] <= _T_2548 @[PipelineMac.scala 104:37]
    node _T_2549 = bits(skip_3_reg, 5, 5) @[PipelineMac.scala 105:54]
    node _T_2551 = mux(_T_2549, align_pp_reg[3][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[3][0] <= _T_2551 @[PipelineMac.scala 105:37]
    node _T_2552 = bits(skip_3_reg, 4, 4) @[PipelineMac.scala 104:54]
    node _T_2554 = mux(_T_2552, align_pp_reg[4][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[4][0] <= _T_2554 @[PipelineMac.scala 104:37]
    node _T_2555 = bits(skip_3_reg, 4, 4) @[PipelineMac.scala 105:54]
    node _T_2557 = mux(_T_2555, align_pp_reg[4][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[4][0] <= _T_2557 @[PipelineMac.scala 105:37]
    node _T_2558 = bits(skip_3_reg, 3, 3) @[PipelineMac.scala 104:54]
    node _T_2560 = mux(_T_2558, align_pp_reg[5][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[5][0] <= _T_2560 @[PipelineMac.scala 104:37]
    node _T_2561 = bits(skip_3_reg, 3, 3) @[PipelineMac.scala 105:54]
    node _T_2563 = mux(_T_2561, align_pp_reg[5][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[5][0] <= _T_2563 @[PipelineMac.scala 105:37]
    node _T_2564 = bits(skip_3_reg, 2, 2) @[PipelineMac.scala 104:54]
    node _T_2566 = mux(_T_2564, align_pp_reg[6][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[6][0] <= _T_2566 @[PipelineMac.scala 104:37]
    node _T_2567 = bits(skip_3_reg, 2, 2) @[PipelineMac.scala 105:54]
    node _T_2569 = mux(_T_2567, align_pp_reg[6][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[6][0] <= _T_2569 @[PipelineMac.scala 105:37]
    node _T_2570 = bits(skip_3_reg, 1, 1) @[PipelineMac.scala 104:54]
    node _T_2572 = mux(_T_2570, align_pp_reg[7][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[7][0] <= _T_2572 @[PipelineMac.scala 104:37]
    node _T_2573 = bits(skip_3_reg, 1, 1) @[PipelineMac.scala 105:54]
    node _T_2575 = mux(_T_2573, align_pp_reg[7][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[7][0] <= _T_2575 @[PipelineMac.scala 105:37]
    node _T_2576 = bits(skip_3_reg, 0, 0) @[PipelineMac.scala 104:54]
    node _T_2578 = mux(_T_2576, align_pp_reg[8][0], UInt<24>("h00")) @[PipelineMac.scala 104:43]
    align_pp_tree[8][0] <= _T_2578 @[PipelineMac.scala 104:37]
    node _T_2579 = bits(skip_3_reg, 0, 0) @[PipelineMac.scala 105:54]
    node _T_2581 = mux(_T_2579, align_pp_reg[8][1], UInt<24>("h00")) @[PipelineMac.scala 105:43]
    align_pp_tree[8][0] <= _T_2581 @[PipelineMac.scala 105:37]
    wire skip_4 : UInt<1> @[PipelineMac.scala 109:26]
    node _T_2583 = not(skip_3_reg) @[PipelineMac.scala 110:30]
    node _T_2585 = eq(_T_2583, UInt<1>("h00")) @[PipelineMac.scala 110:30]
    skip_4 <= _T_2585 @[PipelineMac.scala 110:16]
    reg skip_4_reg : UInt<1>, clock @[PipelineMac.scala 113:29]
    reg out_reg : UInt<28>, clock @[PipelineMac.scala 114:26]
    reg max_exp_reg_3 : UInt<9>, clock @[PipelineMac.scala 115:32]
    node _T_2590 = eq(skip_4, UInt<1>("h00")) @[PipelineMac.scala 116:31]
    node _T_2591 = mux(_T_2590, out, out_reg) @[PipelineMac.scala 116:23]
    out_reg <= _T_2591 @[PipelineMac.scala 116:17]
    max_exp_reg_3 <= max_exp_reg_2 @[PipelineMac.scala 117:23]
    skip_4_reg <= skip_4 @[PipelineMac.scala 118:20]
    wire norm_sum : UInt<23> @[PipelineMac.scala 121:28]
    wire exp_diff : UInt<8> @[PipelineMac.scala 122:28]
    wire sign : UInt<1> @[PipelineMac.scala 123:24]
    inst final_norm_noSUB of final_norm_noSUB @[PipelineMac.scala 124:29]
    final_norm_noSUB.clock <= clock
    final_norm_noSUB.reset <= reset
    final_norm_noSUB.io.input_exp <= max_exp_reg_3 @[PipelineMac.scala 125:27]
    final_norm_noSUB.io.PP_sum <= out_reg @[PipelineMac.scala 126:24]
    norm_sum <= final_norm_noSUB.io.norm_sum @[PipelineMac.scala 127:18]
    exp_diff <= final_norm_noSUB.io.norm_exp @[PipelineMac.scala 128:18]
    sign <= final_norm_noSUB.io.sign @[PipelineMac.scala 129:14]
    wire skip_5 : UInt<1> @[PipelineMac.scala 131:26]
    node _T_2597 = eq(skip_4_reg, UInt<1>("h01")) @[PipelineMac.scala 132:34]
    node _T_2600 = mux(_T_2597, UInt<1>("h01"), UInt<1>("h00")) @[PipelineMac.scala 132:22]
    skip_5 <= _T_2600 @[PipelineMac.scala 132:16]
    reg norm_sum_reg : UInt<23>, clock @[PipelineMac.scala 135:31]
    reg exp_diff_reg : UInt<8>, clock @[PipelineMac.scala 136:31]
    reg max_exp_reg_4 : UInt<9>, clock @[PipelineMac.scala 137:32]
    reg sign_reg : UInt<1>, clock @[PipelineMac.scala 138:27]
    reg skip_5_reg : UInt<1>, clock @[PipelineMac.scala 139:29]
    node _T_2607 = eq(skip_4_reg, UInt<1>("h00")) @[PipelineMac.scala 140:40]
    node _T_2608 = mux(_T_2607, norm_sum, norm_sum_reg) @[PipelineMac.scala 140:28]
    norm_sum_reg <= _T_2608 @[PipelineMac.scala 140:22]
    node _T_2610 = eq(skip_4_reg, UInt<1>("h00")) @[PipelineMac.scala 141:40]
    node _T_2611 = mux(_T_2610, exp_diff, exp_diff_reg) @[PipelineMac.scala 141:28]
    exp_diff_reg <= _T_2611 @[PipelineMac.scala 141:22]
    node _T_2613 = eq(skip_4_reg, UInt<1>("h00")) @[PipelineMac.scala 142:41]
    node _T_2614 = mux(_T_2613, max_exp_reg_3, max_exp_reg_4) @[PipelineMac.scala 142:29]
    max_exp_reg_4 <= _T_2614 @[PipelineMac.scala 142:23]
    node _T_2616 = eq(skip_4_reg, UInt<1>("h00")) @[PipelineMac.scala 143:36]
    node _T_2617 = mux(_T_2616, sign, sign_reg) @[PipelineMac.scala 143:24]
    sign_reg <= _T_2617 @[PipelineMac.scala 143:18]
    skip_5_reg <= skip_5 @[PipelineMac.scala 144:20]
    wire mac_output_tmp : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>} @[PipelineMac.scala 146:34]
    wire exp_tmp : UInt<9> @[PipelineMac.scala 147:27]
    node _T_2620 = sub(max_exp_reg_4, exp_diff_reg) @[PipelineMac.scala 148:34]
    node _T_2621 = asUInt(_T_2620) @[PipelineMac.scala 148:34]
    node _T_2622 = tail(_T_2621, 1) @[PipelineMac.scala 148:34]
    node _T_2624 = sub(_T_2622, UInt<9>("h076")) @[PipelineMac.scala 148:49]
    node _T_2625 = asUInt(_T_2624) @[PipelineMac.scala 148:49]
    node _T_2626 = tail(_T_2625, 1) @[PipelineMac.scala 148:49]
    exp_tmp <= _T_2626 @[PipelineMac.scala 148:17]
    node _T_2628 = eq(skip_5_reg, UInt<1>("h00")) @[PipelineMac.scala 149:47]
    node _T_2630 = mux(_T_2628, sign_reg, UInt<1>("h00")) @[PipelineMac.scala 149:35]
    mac_output_tmp.sign <= _T_2630 @[PipelineMac.scala 149:29]
    node _T_2632 = eq(skip_5_reg, UInt<1>("h00")) @[PipelineMac.scala 150:51]
    node _T_2634 = mux(_T_2632, norm_sum_reg, UInt<23>("h00")) @[PipelineMac.scala 150:39]
    mac_output_tmp.mantissa <= _T_2634 @[PipelineMac.scala 150:33]
    node _T_2636 = eq(skip_5_reg, UInt<1>("h00")) @[PipelineMac.scala 151:51]
    node _T_2637 = bits(exp_tmp, 7, 0) @[PipelineMac.scala 151:72]
    node _T_2639 = mux(_T_2636, _T_2637, UInt<8>("h00")) @[PipelineMac.scala 151:39]
    mac_output_tmp.exponent <= _T_2639 @[PipelineMac.scala 151:33]
    reg mac_output_reg : {sign : UInt<1>, exponent : UInt<8>, mantissa : UInt<23>}, clock @[PipelineMac.scala 152:33]
    mac_output_reg.mantissa <= mac_output_tmp.mantissa @[PipelineMac.scala 153:24]
    mac_output_reg.exponent <= mac_output_tmp.exponent @[PipelineMac.scala 153:24]
    mac_output_reg.sign <= mac_output_tmp.sign @[PipelineMac.scala 153:24]
    io.out.mantissa <= mac_output_reg.mantissa @[PipelineMac.scala 154:16]
    io.out.exponent <= mac_output_reg.exponent @[PipelineMac.scala 154:16]
    io.out.sign <= mac_output_reg.sign @[PipelineMac.scala 154:16]
    
