{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1582114973005 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1582114973005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 19 12:22:52 2020 " "Processing started: Wed Feb 19 12:22:52 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1582114973005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1582114973005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off psscrate -c psscrate --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1582114973005 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1582114973863 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1582114973863 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/softproc.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/softproc.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc " "Found entity 1: softproc" {  } { { "softproc/synthesis/softproc.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/softproc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "softproc/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "softproc/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984877 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984877 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_irq_mapper " "Found entity 1: softproc_irq_mapper" {  } { { "softproc/synthesis/submodules/softproc_irq_mapper.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0 " "Found entity 1: softproc_mm_interconnect_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984897 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_mux " "Found entity 1: softproc_mm_interconnect_0_rsp_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984916 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984925 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "softproc/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984925 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_rsp_demux " "Found entity 1: softproc_mm_interconnect_0_rsp_demux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984929 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984929 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_mux " "Found entity 1: softproc_mm_interconnect_0_cmd_mux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_cmd_demux " "Found entity 1: softproc_mm_interconnect_0_cmd_demux" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984939 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1582114984943 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1582114984943 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_002_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_002_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984947 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router_002 " "Found entity 2: softproc_mm_interconnect_0_router_002" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984947 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984947 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel softproc_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1582114984949 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel softproc_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at softproc_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1582114984949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_mm_interconnect_0_router_default_decode " "Found entity 1: softproc_mm_interconnect_0_router_default_decode" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984953 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_mm_interconnect_0_router " "Found entity 2: softproc_mm_interconnect_0_router" {  } { { "softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "softproc/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984967 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984967 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "softproc/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984979 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "softproc/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_sys_sdram_pll_0 " "Found entity 1: softproc_sys_sdram_pll_0" {  } { { "softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_sys_sdram_pll_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114984997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114984997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "softproc/synthesis/submodules/altera_up_altpll.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985009 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_pio_0 " "Found entity 1: softproc_pio_0" {  } { { "softproc/synthesis/submodules/softproc_pio_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985020 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_onchip_memory2_0 " "Found entity 1: softproc_onchip_memory2_0" {  } { { "softproc/synthesis/submodules/softproc_onchip_memory2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0 " "Found entity 1: softproc_nios2_gen2_0" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: softproc_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: softproc_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: softproc_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: softproc_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: softproc_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "6 softproc_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: softproc_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "7 softproc_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: softproc_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "8 softproc_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: softproc_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "9 softproc_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: softproc_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "10 softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: softproc_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "11 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "12 softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: softproc_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "13 softproc_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: softproc_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "14 softproc_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: softproc_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "15 softproc_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: softproc_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "16 softproc_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: softproc_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "17 softproc_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: softproc_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "18 softproc_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: softproc_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "19 softproc_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: softproc_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "20 softproc_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: softproc_nios2_gen2_0_cpu_nios2_oci" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""} { "Info" "ISGN_ENTITY_NAME" "21 softproc_nios2_gen2_0_cpu " "Found entity 21: softproc_nios2_gen2_0_cpu" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: softproc_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_nios2_gen2_0_cpu_test_bench " "Found entity 1: softproc_nios2_gen2_0_cpu_test_bench" {  } { { "softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v 2 2 " "Found 2 design units, including 2 entities, in source file softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_new_sdram_controller_0_input_efifo_module " "Found entity 1: softproc_new_sdram_controller_0_input_efifo_module" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985113 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_new_sdram_controller_0 " "Found entity 2: softproc_new_sdram_controller_0" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/custom_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/custom_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 custom_master " "Found entity 1: custom_master" {  } { { "softproc/synthesis/submodules/custom_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/custom_master.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985125 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_write_master " "Found entity 1: burst_write_master" {  } { { "softproc/synthesis/submodules/burst_write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_write_master.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/burst_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/burst_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 burst_read_master " "Found entity 1: burst_read_master" {  } { { "softproc/synthesis/submodules/burst_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/burst_read_master.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/write_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/write_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 write_master " "Found entity 1: write_master" {  } { { "softproc/synthesis/submodules/write_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/write_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/latency_aware_read_master.v 1 1 " "Found 1 design units, including 1 entities, in source file softproc/synthesis/submodules/latency_aware_read_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 latency_aware_read_master " "Found entity 1: latency_aware_read_master" {  } { { "softproc/synthesis/submodules/latency_aware_read_master.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/latency_aware_read_master.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "softproc/synthesis/submodules/softproc_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file softproc/synthesis/submodules/softproc_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 softproc_jtag_uart_0_sim_scfifo_w " "Found entity 1: softproc_jtag_uart_0_sim_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985170 ""} { "Info" "ISGN_ENTITY_NAME" "2 softproc_jtag_uart_0_scfifo_w " "Found entity 2: softproc_jtag_uart_0_scfifo_w" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985170 ""} { "Info" "ISGN_ENTITY_NAME" "3 softproc_jtag_uart_0_sim_scfifo_r " "Found entity 3: softproc_jtag_uart_0_sim_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985170 ""} { "Info" "ISGN_ENTITY_NAME" "4 softproc_jtag_uart_0_scfifo_r " "Found entity 4: softproc_jtag_uart_0_scfifo_r" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985170 ""} { "Info" "ISGN_ENTITY_NAME" "5 softproc_jtag_uart_0 " "Found entity 5: softproc_jtag_uart_0" {  } { { "softproc/synthesis/submodules/softproc_jtag_uart_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_write_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_write_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_write_logic " "Found entity 1: control_write_logic" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985178 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 block " "Found entity 1: block" {  } { { "block.bdf" "" { Schematic "C:/PSS/project/psscrateinterface/block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1582114985183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1582114985183 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(318) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(318): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1582114985185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(328) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(328): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1582114985185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(338) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(338): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1582114985185 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "softproc_new_sdram_controller_0.v(682) " "Verilog HDL or VHDL warning at softproc_new_sdram_controller_0.v(682): conditional expression evaluates to a constant" {  } { { "softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" "" { Text "C:/PSS/project/psscrateinterface/softproc/synthesis/submodules/softproc_new_sdram_controller_0.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Design Software" 0 -1 1582114985185 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control_write_logic " "Elaborating entity \"control_write_logic\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1582114985285 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "mod control_write_logic.v(48) " "Verilog HDL or VHDL warning at control_write_logic.v(48): object \"mod\" assigned a value but never read" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 48 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1582114985285 "|control_write_logic"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "port_value control_write_logic.v(49) " "Verilog HDL or VHDL warning at control_write_logic.v(49): object \"port_value\" assigned a value but never read" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Design Software" 0 -1 1582114985285 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(92) " "Verilog HDL assignment warning at control_write_logic.v(92): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985285 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(97) " "Verilog HDL assignment warning at control_write_logic.v(97): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985285 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(102) " "Verilog HDL assignment warning at control_write_logic.v(102): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985285 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(121) " "Verilog HDL assignment warning at control_write_logic.v(121): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(126) " "Verilog HDL assignment warning at control_write_logic.v(126): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 126 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(131) " "Verilog HDL assignment warning at control_write_logic.v(131): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(150) " "Verilog HDL assignment warning at control_write_logic.v(150): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(155) " "Verilog HDL assignment warning at control_write_logic.v(155): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 control_write_logic.v(160) " "Verilog HDL assignment warning at control_write_logic.v(160): truncated value with size 32 to match size of target (25)" {  } { { "control_write_logic.v" "" { Text "C:/PSS/project/psscrateinterface/control_write_logic.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1582114985293 "|control_write_logic"}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc 19 " "Ignored 19 assignments for entity \"softproc\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_irq_mapper 14 " "Ignored 14 assignments for entity \"softproc_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_jtag_uart_0 24 " "Ignored 24 assignments for entity \"softproc_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"softproc_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"softproc_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"softproc_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"softproc_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"softproc_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"softproc_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"softproc_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"softproc_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"softproc_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_new_sdram_controller_0 34 " "Ignored 34 assignments for entity \"softproc_new_sdram_controller_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"softproc_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"softproc_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"softproc_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "softproc_pio_0 26 " "Ignored 26 assignments for entity \"softproc_pio_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Design Software" 0 -1 1582114985545 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg " "Generated suppressed messages file C:/PSS/project/psscrateinterface/output_files/psscrate.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1582114985613 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 39 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4731 " "Peak virtual memory: 4731 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1582114985655 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 19 12:23:05 2020 " "Processing ended: Wed Feb 19 12:23:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1582114985655 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1582114985655 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1582114985655 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1582114985655 ""}
