<html lang="en">
<head>
<meta charset="utf-8"/>
<title offset="49">Circuit minimization for Boolean functions</title>
<script src="https://cdn.mathjax.org/mathjax/latest/MathJax.js?config=TeX-AMS-MML_SVG.js" type="text/javascript">
</script>
</head>
<body>
<h1>Circuit minimization for Boolean functions</h1>
<hr/>

<p>In <a href="Boolean_algebra_(logic)" title="wikilink">Boolean algebra</a>, <strong>circuit minimization</strong> is the problem of obtaining the smallest <a href="logic_circuit" title="wikilink">logic circuit</a> (Boolean formula) that represents a given <a href="Boolean_function" title="wikilink">Boolean function</a> or <a href="truth_table" title="wikilink">truth table</a>. The unbounded circuit minimization problem was long-conjectured to be <a href="polynomial_hierarchy" title="wikilink">

<math display="inline" id="Circuit_minimization_for_Boolean_functions:0">
 <semantics>
  <msubsup>
   <mi mathvariant="normal">Σ</mi>
   <mn>2</mn>
   <mi>P</mi>
  </msubsup>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="ambiguous">superscript</csymbol>
    <apply>
     <csymbol cd="ambiguous">subscript</csymbol>
     <ci>normal-Σ</ci>
     <cn type="integer">2</cn>
    </apply>
    <ci>P</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   \Sigma_{2}^{P}
  </annotation>
 </semantics>
</math>

-complete</a>, a result finally proved in 2008,<a class="footnoteRef" href="#fn1" id="fnref1"><sup>1</sup></a> but there are effective heuristics such as <a href="Karnaugh_map" title="wikilink">Karnaugh maps</a> and the <a href="Quine–McCluskey_algorithm" title="wikilink">Quine–McCluskey algorithm</a> that facilitate the process.</p>
<h2 id="purpose">Purpose</h2>

<p>The problem with having a complicated <a href="Electronic_circuit" title="wikilink">circuit</a> (i.e. one with many elements, such as <a href="logic_gate" title="wikilink">logical gates</a>) is that each element takes up physical space in its implementation and costs time and money to produce in itself. Circuit minimization may be one form of <a href="logic_optimization" title="wikilink">logic optimization</a> used to reduce the area of complex logic in <a href="integrated_circuit" title="wikilink">integrated circuits</a>.</p>
<h2 id="example">Example</h2>

<p>While there are many ways to minimize a circuit, this is an example that minimizes (or simplifies) a boolean function. Note that the boolean function carried out by the circuit is directly related to the algebraic expression from which the function is implemented.<a class="footnoteRef" href="#fn2" id="fnref2"><sup>2</sup></a> Consider the circuit used to represent 

<math display="inline" id="Circuit_minimization_for_Boolean_functions:1">
 <semantics>
  <mrow>
   <mrow>
    <mo stretchy="false">(</mo>
    <mrow>
     <mi>A</mi>
     <mo>∧</mo>
     <mover accent="true">
      <mi>B</mi>
      <mo stretchy="false">¯</mo>
     </mover>
    </mrow>
    <mo stretchy="false">)</mo>
   </mrow>
   <mo>∨</mo>
   <mrow>
    <mo stretchy="false">(</mo>
    <mrow>
     <mover accent="true">
      <mi>A</mi>
      <mo stretchy="false">¯</mo>
     </mover>
     <mo>∧</mo>
     <mi>B</mi>
    </mrow>
    <mo stretchy="false">)</mo>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <or></or>
    <apply>
     <and></and>
     <ci>A</ci>
     <apply>
      <ci>normal-¯</ci>
      <ci>B</ci>
     </apply>
    </apply>
    <apply>
     <and></and>
     <apply>
      <ci>normal-¯</ci>
      <ci>A</ci>
     </apply>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   (A\wedge\bar{B})\vee(\bar{A}\wedge B)
  </annotation>
 </semantics>
</math>

. It is evident that two negations, two conjunctions, and a disjunction are used in this statement. This means that to build the circuit one would need two <a href="Inverter_(logic_gate)" title="wikilink">inverters</a>, two <a href="AND_gate" title="wikilink">AND gates</a>, and an <a href="OR_gate" title="wikilink">OR gate</a>.</p>

<p>We can simplify (minimize) the circuit by applying logical identities or using intuition. Since the example states that A is true when B is false or the other way around, we can conclude that this simply means 

<math display="inline" id="Circuit_minimization_for_Boolean_functions:2">
 <semantics>
  <mrow>
   <mi>A</mi>
   <mo>≠</mo>
   <mi>B</mi>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <neq></neq>
    <ci>A</ci>
    <ci>B</ci>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   A\neq B
  </annotation>
 </semantics>
</math>

. In terms of logical gates, <a href="inequality_(mathematics)" title="wikilink">inequality</a> simply means an <a href="XOR_gate" title="wikilink">XOR gate</a> (exclusive or). Therefore, 

<math display="inline" id="Circuit_minimization_for_Boolean_functions:3">
 <semantics>
  <mrow>
   <mrow>
    <mrow>
     <mo stretchy="false">(</mo>
     <mrow>
      <mi>A</mi>
      <mo>∧</mo>
      <mover accent="true">
       <mi>B</mi>
       <mo stretchy="false">¯</mo>
      </mover>
     </mrow>
     <mo stretchy="false">)</mo>
    </mrow>
    <mo>∨</mo>
    <mrow>
     <mo stretchy="false">(</mo>
     <mrow>
      <mover accent="true">
       <mi>A</mi>
       <mo stretchy="false">¯</mo>
      </mover>
      <mo>∧</mo>
      <mi>B</mi>
     </mrow>
     <mo stretchy="false">)</mo>
    </mrow>
   </mrow>
   <mo>⇔</mo>
   <mrow>
    <mi>A</mi>
    <mo>≠</mo>
    <mi>B</mi>
   </mrow>
  </mrow>
  <annotation-xml encoding="MathML-Content">
   <apply>
    <csymbol cd="latexml">iff</csymbol>
    <apply>
     <or></or>
     <apply>
      <and></and>
      <ci>A</ci>
      <apply>
       <ci>normal-¯</ci>
       <ci>B</ci>
      </apply>
     </apply>
     <apply>
      <and></and>
      <apply>
       <ci>normal-¯</ci>
       <ci>A</ci>
      </apply>
      <ci>B</ci>
     </apply>
    </apply>
    <apply>
     <neq></neq>
     <ci>A</ci>
     <ci>B</ci>
    </apply>
   </apply>
  </annotation-xml>
  <annotation encoding="application/x-tex">
   (A\wedge\bar{B})\vee(\bar{A}\wedge B)\iff A\neq B
  </annotation>
 </semantics>
</math>


. Then the two circuits shown below are equivalent:</p>
<figure><b>(Figure)</b>
<figcaption>Circuit-minimization.svg</figcaption>
</figure>

<p>You can additionally check the correctness of the result using a <a href="truth_table" title="wikilink">truth table</a>.</p>
<h2 id="see-also">See also</h2>
<ul>
<li><a href="Binary_decision_diagram" title="wikilink">Binary decision diagram</a></li>
<li><a href="Espresso_heuristic_logic_minimizer" title="wikilink">Espresso heuristic logic minimizer</a></li>
<li><a href="Karnaugh_map" title="wikilink">Karnaugh map</a></li>
<li><a href="Prime_implicant" title="wikilink">Prime implicant</a></li>
<li><a href="Circuit_complexity" title="wikilink">Circuit complexity</a></li>
<li><a href="Function_composition" title="wikilink">Function composition</a></li>
<li><a href="Function_decomposition" title="wikilink">Function decomposition</a></li>
<li><a href="Circuit_underutilization" title="wikilink">Gate underutilization</a></li>
</ul>
<h2 id="references">References</h2>
<h2 id="further-reading">Further reading</h2>
<ul>
<li>De Micheli, Giovanni. <em>Synthesis and Optimization of Digital Circuits</em>. McGraw-Hill, 1994, Part III, Logic-Level Synthesis and Optimization</li>
<li>Zvi Kohavi, Niraj K. Jha. <em>Switching and Finite Automata Theory</em>. 3rd ed. Cambridge University Press. 2009. ISBN 978-0-521-85748-2, chapters 4–6</li>
<li></li>
<li>Multi-level minimization <a href="https://www.ece.cmu.edu/~ee760/760docs/lec07.pdf">part I</a>, <a href="https://www.ece.cmu.edu/~ee760/760docs/lec08.pdf">partII</a>: CMU lectures slides by Rob A. Rutenbar</li>
</ul>

<p>"</p>

<p><a href="Category:Boolean_algebra" title="wikilink">Category:Boolean algebra</a> <a href="Category:Circuit_complexity" title="wikilink">Category:Circuit complexity</a> <a href="Category:Logic_in_computer_science" title="wikilink">Category:Logic in computer science</a> <a href="Category:Electronics_optimization" title="wikilink">Category:Electronics optimization</a></p>
<section class="footnotes">
<hr/>
<ol>
<li id="fn1"> This is an extended version of the conference paper <a href="#fnref1">↩</a></li>
<li id="fn2">M. Mano, C. Kime. "Logic and Computer Design Fundamentals" (Fourth Edition). Pg 54<a href="#fnref2">↩</a></li>
</ol>
</section>
</body>
</html>
