$date
	Sat Jul  2 21:23:33 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clock $end
$var reg 8 # enable [7:0] $end
$var reg 16 $ in [15:0] $end
$var reg 3 % reg_num [2:0] $end
$scope module rb $end
$var wire 1 & clock $end
$var wire 8 ' enable [7:0] $end
$var wire 16 ( inn [15:0] $end
$var wire 3 ) reg_num [2:0] $end
$var reg 16 * out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 *
bx )
bx (
bx '
0&
bx %
bx $
bx #
0"
b0 !
$end
#1
b0 %
b0 )
b100000000 $
b100000000 (
b1 #
b1 '
1"
1&
#2
0"
0&
#3
b100000000 *
b100000000 !
1"
1&
#4
b101 %
b101 )
b10110 $
b10110 (
0"
0&
b10001 #
b10001 '
#5
1"
1&
#6
0"
0&
