// Seed: 1096898651
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input supply1 id_2,
    output tri id_3
);
  assign id_3 = 1;
  assign id_3 = id_0;
  always @(posedge 1'b0 or negedge id_1) begin
    if (1) begin
      id_3 = id_1;
      #1;
      if (id_1) $display(1'b0, 1, 1, id_0 != 1'b0, 1, 1'b0, 1, id_0, 1, 1);
    end
  end
endmodule
module module_1 (
    input uwire id_0,
    output tri0 id_1,
    input tri1 id_2,
    input wire id_3,
    input wire id_4,
    input supply1 id_5,
    input wire id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input tri0 id_10,
    input tri1 id_11,
    input tri id_12,
    output wor id_13
);
  logic [7:0] id_15;
  always @(1 or 1'b0 or id_0, 1 or posedge 1) begin
    id_1 = 1;
    id_15[1'b0] = 1;
  end
  module_0(
      id_0, id_11, id_4, id_13
  );
endmodule
