<stg><name>DPEComputation_Pipeline_VITIS_LOOP_291_2</name>


<trans_list>

<trans id="36" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i_8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="i_8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
newFuncRoot:1 %add_ln292_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %add_ln292

]]></Node>
<StgValue><ssdm name="add_ln292_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:2 %store_ln0 = store i5 0, i5 %i_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0 %i = load i5 %i_8

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:2 %icmp_ln291 = icmp_eq  i5 %i, i5 20

]]></Node>
<StgValue><ssdm name="icmp_ln291"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20, i64 20, i64 20

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4 %add_ln291 = add i5 %i, i5 1

]]></Node>
<StgValue><ssdm name="add_ln291"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln291 = br i1 %icmp_ln291, void %.split6, void %.loopexit.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln291"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="10" op_0_bw="5">
<![CDATA[
.split6:1 %zext_ln292 = zext i5 %i

]]></Node>
<StgValue><ssdm name="zext_ln292"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.split6:2 %add_ln292_1 = add i10 %add_ln292_read, i10 %zext_ln292

]]></Node>
<StgValue><ssdm name="add_ln292_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="10">
<![CDATA[
.split6:3 %zext_ln292_1 = zext i10 %add_ln292_1

]]></Node>
<StgValue><ssdm name="zext_ln292_1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:4 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln292_1

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
.split6:7 %buffer_out_load = load i10 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="buffer_out_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
.split6:9 %store_ln291 = store i5 %add_ln291, i5 %i_8

]]></Node>
<StgValue><ssdm name="store_ln291"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln291" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0">
<![CDATA[
.loopexit.loopexit.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="64" op_0_bw="5">
<![CDATA[
.split6:0 %i_8_cast = zext i5 %i

]]></Node>
<StgValue><ssdm name="i_8_cast"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6:5 %local_output_buf_V_addr = getelementptr i32 %local_output_buf_V, i64 0, i64 %i_8_cast

]]></Node>
<StgValue><ssdm name="local_output_buf_V_addr"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split6:6 %specloopname_ln291 = specloopname void @_ssdm_op_SpecLoopName, void @empty_18

]]></Node>
<StgValue><ssdm name="specloopname_ln291"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="10">
<![CDATA[
.split6:7 %buffer_out_load = load i10 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="buffer_out_load"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
.split6:8 %store_ln292 = store i32 %buffer_out_load, i10 %local_output_buf_V_addr

]]></Node>
<StgValue><ssdm name="store_ln292"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0">
<![CDATA[
.split6:10 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="37" name="add_ln292" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="add_ln292"/></StgValue>
</port>
<port id="38" name="buffer_out" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="buffer_out"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="39" name="local_output_buf_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="local_output_buf_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="41" from="StgValue_40" to="i_8" fromId="40" toId="5">
</dataflow>
<dataflow id="43" from="_ssdm_op_Read.ap_auto.i10" to="add_ln292_read" fromId="42" toId="6">
</dataflow>
<dataflow id="44" from="add_ln292" to="add_ln292_read" fromId="37" toId="6">
</dataflow>
<dataflow id="46" from="StgValue_45" to="store_ln0" fromId="45" toId="7">
</dataflow>
<dataflow id="47" from="i_8" to="store_ln0" fromId="5" toId="7">
</dataflow>
<dataflow id="48" from="i_8" to="i" fromId="5" toId="9">
</dataflow>
<dataflow id="50" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="55" from="StgValue_40" to="specpipeline_ln0" fromId="40" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="58" from="p_str" to="specpipeline_ln0" fromId="57" toId="10">
</dataflow>
<dataflow id="59" from="i" to="icmp_ln291" fromId="9" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_60" to="icmp_ln291" fromId="60" toId="11">
</dataflow>
<dataflow id="63" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="62" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="StgValue_64" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="67" from="StgValue_64" to="empty" fromId="64" toId="12">
</dataflow>
<dataflow id="68" from="i" to="add_ln291" fromId="9" toId="13">
</dataflow>
<dataflow id="70" from="StgValue_69" to="add_ln291" fromId="69" toId="13">
</dataflow>
<dataflow id="71" from="icmp_ln291" to="br_ln291" fromId="11" toId="14">
</dataflow>
<dataflow id="72" from="i" to="zext_ln292" fromId="9" toId="15">
</dataflow>
<dataflow id="73" from="add_ln292_read" to="add_ln292_1" fromId="6" toId="16">
</dataflow>
<dataflow id="74" from="zext_ln292" to="add_ln292_1" fromId="15" toId="16">
</dataflow>
<dataflow id="75" from="add_ln292_1" to="zext_ln292_1" fromId="16" toId="17">
</dataflow>
<dataflow id="76" from="buffer_out" to="buffer_out_addr" fromId="38" toId="18">
</dataflow>
<dataflow id="78" from="StgValue_77" to="buffer_out_addr" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="zext_ln292_1" to="buffer_out_addr" fromId="17" toId="18">
</dataflow>
<dataflow id="80" from="buffer_out_addr" to="buffer_out_load" fromId="18" toId="19">
</dataflow>
<dataflow id="81" from="add_ln291" to="store_ln291" fromId="13" toId="20">
</dataflow>
<dataflow id="82" from="i_8" to="store_ln291" fromId="5" toId="20">
</dataflow>
<dataflow id="83" from="i" to="i_8_cast" fromId="9" toId="21">
</dataflow>
<dataflow id="84" from="local_output_buf_V" to="local_output_buf_V_addr" fromId="39" toId="22">
</dataflow>
<dataflow id="85" from="StgValue_77" to="local_output_buf_V_addr" fromId="77" toId="22">
</dataflow>
<dataflow id="86" from="i_8_cast" to="local_output_buf_V_addr" fromId="21" toId="22">
</dataflow>
<dataflow id="88" from="_ssdm_op_SpecLoopName" to="specloopname_ln291" fromId="87" toId="23">
</dataflow>
<dataflow id="90" from="empty_18" to="specloopname_ln291" fromId="89" toId="23">
</dataflow>
<dataflow id="91" from="buffer_out_addr" to="buffer_out_load" fromId="18" toId="24">
</dataflow>
<dataflow id="92" from="buffer_out_load" to="store_ln292" fromId="24" toId="25">
</dataflow>
<dataflow id="93" from="local_output_buf_V_addr" to="store_ln292" fromId="22" toId="25">
</dataflow>
<dataflow id="94" from="icmp_ln291" to="StgValue_2" fromId="11" toId="2">
</dataflow>
</dataflows>


</stg>
