-- ==============================================================
-- Generated by Vitis HLS v2023.2
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity SMM_CIF_0_1 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst_n : IN STD_LOGIC;
    in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
    in_stream_a_TVALID : IN STD_LOGIC;
    in_stream_a_TREADY : OUT STD_LOGIC;
    out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
    out_stream_TVALID : OUT STD_LOGIC;
    out_stream_TREADY : IN STD_LOGIC );
end;


architecture behav of SMM_CIF_0_1 is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "SMM_CIF_0_1_SMM_CIF_0_1,hls_ip_2023_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=12.592000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=25,HLS_SYN_DSP=0,HLS_SYN_FF=4080,HLS_SYN_LUT=8355,HLS_VERSION=2023_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000001000000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000010000000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (26 downto 0) := "000000000000100000000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (26 downto 0) := "000000000001000000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (26 downto 0) := "000000000010000000000000000";
    constant ap_ST_fsm_state18 : STD_LOGIC_VECTOR (26 downto 0) := "000000000100000000000000000";
    constant ap_ST_fsm_state19 : STD_LOGIC_VECTOR (26 downto 0) := "000000001000000000000000000";
    constant ap_ST_fsm_state20 : STD_LOGIC_VECTOR (26 downto 0) := "000000010000000000000000000";
    constant ap_ST_fsm_state21 : STD_LOGIC_VECTOR (26 downto 0) := "000000100000000000000000000";
    constant ap_ST_fsm_state22 : STD_LOGIC_VECTOR (26 downto 0) := "000001000000000000000000000";
    constant ap_ST_fsm_state23 : STD_LOGIC_VECTOR (26 downto 0) := "000010000000000000000000000";
    constant ap_ST_fsm_state24 : STD_LOGIC_VECTOR (26 downto 0) := "000100000000000000000000000";
    constant ap_ST_fsm_state25 : STD_LOGIC_VECTOR (26 downto 0) := "001000000000000000000000000";
    constant ap_ST_fsm_state26 : STD_LOGIC_VECTOR (26 downto 0) := "010000000000000000000000000";
    constant ap_ST_fsm_state27 : STD_LOGIC_VECTOR (26 downto 0) := "100000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_14 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010100";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_15 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010101";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_12 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010010";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_18 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011000";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv32_E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001110";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_11 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010001";
    constant ap_const_lv32_16 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010110";
    constant ap_const_lv32_19 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011001";
    constant ap_const_lv31_0 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_13 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010011";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv31_1 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011010";

    signal ap_rst_n_inv : STD_LOGIC;
    signal B_COL : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000100000";
    signal B_ROW : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000001001011";
    signal OFMDim_current : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 : STD_LOGIC;
    signal SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0 : STD_LOGIC_VECTOR (15 downto 0);
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 : STD_LOGIC;
    signal p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 : STD_LOGIC;
    signal in_stream_a_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (26 downto 0) := "000000000000000000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal out_stream_TDATA_blk_n : STD_LOGIC;
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal ap_block_state1 : BOOLEAN;
    signal ap_block_state2 : BOOLEAN;
    signal ap_block_state3 : BOOLEAN;
    signal ap_block_state4 : BOOLEAN;
    signal ap_block_state5 : BOOLEAN;
    signal ap_block_state6 : BOOLEAN;
    signal ap_block_state7 : BOOLEAN;
    signal ap_block_state8 : BOOLEAN;
    signal grp_fu_455_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_468 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state21 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state21 : signal is "none";
    signal grp_fu_473_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_480 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state22 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state22 : signal is "none";
    signal valIn_a_data_fu_485_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_reg_725 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_1_fu_489_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_1_reg_729 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_2_fu_493_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_2_reg_735 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_3_fu_497_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_3_reg_743 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_4_fu_501_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_4_reg_749 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_5_fu_505_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal valIn_a_data_5_reg_757 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_fu_540_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_0_reg_789 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal sub151_fu_561_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub151_reg_807 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub154_fu_567_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub154_reg_812 : STD_LOGIC_VECTOR (31 downto 0);
    signal bound4_fu_584_p2 : STD_LOGIC_VECTOR (33 downto 0);
    signal bound4_reg_818 : STD_LOGIC_VECTOR (33 downto 0);
    signal grp_fu_451_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal bound11_reg_823 : STD_LOGIC_VECTOR (63 downto 0);
    signal or_ln168_fu_670_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln168_reg_831 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal grp_fu_459_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal mul_ln101_reg_836 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state19 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state19 : signal is "none";
    signal sub_fu_711_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_841 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_fu_717_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_size_1_reg_846 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state24 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state24 : signal is "none";
    signal KER_bound_fu_721_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal KER_bound_reg_851 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state25 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state25 : signal is "none";
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_idle : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_idle : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_idle : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 : STD_LOGIC_VECTOR (6 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_idle : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID : STD_LOGIC;
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal B_ROW_load_load_fu_553_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_NS_fsm : STD_LOGIC_VECTOR (26 downto 0);
    signal ap_NS_fsm_state17 : STD_LOGIC;
    signal ap_CS_fsm_state18 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state18 : signal is "none";
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state23 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state23 : signal is "none";
    signal grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state26 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state26 : signal is "none";
    signal ap_predicate_pred1250_state9 : BOOLEAN;
    signal ap_predicate_pred1252_state9 : BOOLEAN;
    signal iter_fu_188 : STD_LOGIC_VECTOR (30 downto 0) := "0000000000000000000000000000000";
    signal iter_3_fu_682_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal ap_predicate_op174_call_state13 : BOOLEAN;
    signal ap_block_state13_on_subcall_done : BOOLEAN;
    signal icmp_ln128_fu_606_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal num_imag_fu_192 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    signal select_ln128_2_fu_656_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal indvar_flatten13_fu_196 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    signal add_ln128_fu_611_p2 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_451_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_455_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_455_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state20 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state20 : signal is "none";
    signal p_shl1_fu_576_p3 : STD_LOGIC_VECTOR (33 downto 0);
    signal cast2_fu_572_p1 : STD_LOGIC_VECTOR (33 downto 0);
    signal zext_ln136_fu_596_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal num_imag_2_fu_620_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln136_fu_600_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp155_not27_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp155_not_mid1_fu_626_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_1_fu_644_p3 : STD_LOGIC_VECTOR (30 downto 0);
    signal zext_ln128_fu_652_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln168_fu_664_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln128_fu_636_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal add_ln136_fu_676_p2 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_fu_455_ce : STD_LOGIC;
    signal grp_fu_459_ce : STD_LOGIC;
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_predicate_pred1254_state9 : BOOLEAN;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ST_fsm_state14_blk : STD_LOGIC;
    signal ap_ST_fsm_state15_blk : STD_LOGIC;
    signal ap_ST_fsm_state16_blk : STD_LOGIC;
    signal ap_ST_fsm_state17_blk : STD_LOGIC;
    signal ap_ST_fsm_state18_blk : STD_LOGIC;
    signal ap_ST_fsm_state19_blk : STD_LOGIC;
    signal ap_ST_fsm_state20_blk : STD_LOGIC;
    signal ap_ST_fsm_state21_blk : STD_LOGIC;
    signal ap_ST_fsm_state22_blk : STD_LOGIC;
    signal ap_ST_fsm_state23_blk : STD_LOGIC;
    signal ap_ST_fsm_state24_blk : STD_LOGIC;
    signal ap_ST_fsm_state25_blk : STD_LOGIC;
    signal ap_ST_fsm_state26_blk : STD_LOGIC;
    signal ap_ST_fsm_state27_blk : STD_LOGIC;
    signal regslice_both_out_stream_U_apdone_blk : STD_LOGIC;
    signal ap_CS_fsm_state27 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state27 : signal is "none";
    signal regslice_both_in_stream_a_U_apdone_blk : STD_LOGIC;
    signal in_stream_a_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal in_stream_a_TVALID_int_regslice : STD_LOGIC;
    signal in_stream_a_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_in_stream_a_U_ack_in : STD_LOGIC;
    signal out_stream_TDATA_int_regslice : STD_LOGIC_VECTOR (63 downto 0);
    signal out_stream_TVALID_int_regslice : STD_LOGIC;
    signal out_stream_TREADY_int_regslice : STD_LOGIC;
    signal regslice_both_out_stream_U_vld_out : STD_LOGIC;
    signal grp_fu_451_p00 : STD_LOGIC_VECTOR (63 downto 0);
    signal grp_fu_451_p10 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_ce_reg : STD_LOGIC;

    component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_a_TVALID : IN STD_LOGIC;
        in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_stream_a_TREADY : OUT STD_LOGIC;
        B_ROW_load : IN STD_LOGIC_VECTOR (31 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        bound4 : IN STD_LOGIC_VECTOR (33 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        sub151 : IN STD_LOGIC_VECTOR (31 downto 0);
        or_ln168 : IN STD_LOGIC_VECTOR (0 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_a_TVALID : IN STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        sub47 : IN STD_LOGIC_VECTOR (31 downto 0);
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_stream_TVALID : OUT STD_LOGIC;
        in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_stream_a_TREADY : OUT STD_LOGIC;
        sub : IN STD_LOGIC_VECTOR (31 downto 0);
        empty : IN STD_LOGIC_VECTOR (31 downto 0);
        mul_ln101_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 : OUT STD_LOGIC;
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 : OUT STD_LOGIC_VECTOR (6 downto 0);
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 : OUT STD_LOGIC;
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        in_stream_a_TVALID : IN STD_LOGIC;
        out_stream_TREADY : IN STD_LOGIC;
        KER_bound : IN STD_LOGIC_VECTOR (31 downto 0);
        in_stream_a_TDATA : IN STD_LOGIC_VECTOR (63 downto 0);
        in_stream_a_TREADY : OUT STD_LOGIC;
        out_stream_TDATA : OUT STD_LOGIC_VECTOR (63 downto 0);
        out_stream_TVALID : OUT STD_LOGIC );
    end component;


    component SMM_CIF_0_1_mul_32ns_32ns_64_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component SMM_CIF_0_1_mul_32s_32s_32_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SMM_CIF_0_1_mul_32s_32s_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (6 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (15 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (15 downto 0) );
    end component;


    component SMM_CIF_0_1_regslice_both IS
    generic (
        DataWidth : INTEGER );
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        data_in : IN STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_in : IN STD_LOGIC;
        ack_in : OUT STD_LOGIC;
        data_out : OUT STD_LOGIC_VECTOR (DataWidth-1 downto 0);
        vld_out : OUT STD_LOGIC;
        ack_out : IN STD_LOGIC;
        apdone_blk : OUT STD_LOGIC );
    end component;



begin
    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_RAM_S2P_BRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 96,
        AddressWidth => 7)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1);

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0,
        ce0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0,
        q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1,
        ce1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1,
        we1 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1);

    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_U : component SMM_CIF_0_1_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_RAM_S2P_LUTRAM_1R1W
    generic map (
        DataWidth => 16,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0,
        ce0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0,
        q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0,
        address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1,
        ce1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1,
        we1 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1,
        d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1);

    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214 : component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start,
        ap_done => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done,
        ap_idle => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_idle,
        ap_ready => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready,
        in_stream_a_TVALID => in_stream_a_TVALID_int_regslice,
        in_stream_a_TDATA => in_stream_a_TDATA_int_regslice,
        in_stream_a_TREADY => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY,
        B_ROW_load => B_ROW_load_load_fu_553_p1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_d1);

    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271 : component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_L2_L3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start,
        ap_done => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done,
        ap_idle => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_idle,
        ap_ready => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready,
        out_stream_TREADY => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY,
        bound4 => bound4_reg_818,
        out_stream_TDATA => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA,
        out_stream_TVALID => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID,
        sub151 => sub151_reg_807,
        or_ln168 => or_ln168_reg_831,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_q0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0 => SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_q0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 => grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0 => p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_q0);

    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380 : component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start,
        ap_done => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done,
        ap_idle => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_idle,
        ap_ready => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready,
        in_stream_a_TVALID => in_stream_a_TVALID_int_regslice,
        out_stream_TREADY => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY,
        sub47 => reg_480,
        out_stream_TDATA => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA,
        out_stream_TVALID => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID,
        in_stream_a_TDATA => in_stream_a_TDATA_int_regslice,
        in_stream_a_TREADY => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY,
        sub => sub_reg_841,
        empty => valIn_a_data_4_reg_749,
        mul_ln101_1 => reg_468,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_d1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_address1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1,
        SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_d1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_address1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1,
        p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1 => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_d1);

    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442 : component SMM_CIF_0_1_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        ap_start => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start,
        ap_done => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done,
        ap_idle => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_idle,
        ap_ready => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready,
        in_stream_a_TVALID => in_stream_a_TVALID_int_regslice,
        out_stream_TREADY => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY,
        KER_bound => KER_bound_reg_851,
        in_stream_a_TDATA => in_stream_a_TDATA_int_regslice,
        in_stream_a_TREADY => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY,
        out_stream_TDATA => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA,
        out_stream_TVALID => grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID);

    mul_32ns_32ns_64_2_1_U148 : component SMM_CIF_0_1_mul_32ns_32ns_64_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 64)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_451_p0,
        din1 => grp_fu_451_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_451_p2);

    mul_32s_32s_32_2_1_U149 : component SMM_CIF_0_1_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => grp_fu_455_p0,
        din1 => grp_fu_455_p1,
        ce => grp_fu_455_ce,
        dout => grp_fu_455_p2);

    mul_32s_32s_32_2_1_U150 : component SMM_CIF_0_1_mul_32s_32s_32_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst_n_inv,
        din0 => valIn_a_data_2_reg_735,
        din1 => valIn_a_data_3_reg_743,
        ce => grp_fu_459_ce,
        dout => grp_fu_459_p2);

    mul_32s_32s_32_1_1_U151 : component SMM_CIF_0_1_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => valIn_a_data_4_reg_749,
        din1 => valIn_a_data_2_reg_735,
        dout => KER_size_0_fu_540_p2);

    mul_32s_32s_32_1_1_U152 : component SMM_CIF_0_1_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => KER_size_0_reg_789,
        din1 => valIn_a_data_2_reg_735,
        dout => KER_size_1_fu_717_p2);

    mul_32s_32s_32_1_1_U153 : component SMM_CIF_0_1_mul_32s_32s_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => KER_size_1_reg_846,
        din1 => valIn_a_data_3_reg_743,
        dout => KER_bound_fu_721_p2);

    regslice_both_in_stream_a_U : component SMM_CIF_0_1_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => in_stream_a_TDATA,
        vld_in => in_stream_a_TVALID,
        ack_in => regslice_both_in_stream_a_U_ack_in,
        data_out => in_stream_a_TDATA_int_regslice,
        vld_out => in_stream_a_TVALID_int_regslice,
        ack_out => in_stream_a_TREADY_int_regslice,
        apdone_blk => regslice_both_in_stream_a_U_apdone_blk);

    regslice_both_out_stream_U : component SMM_CIF_0_1_regslice_both
    generic map (
        DataWidth => 64)
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst_n_inv,
        data_in => out_stream_TDATA_int_regslice,
        vld_in => out_stream_TVALID_int_regslice,
        ack_in => out_stream_TREADY_int_regslice,
        data_out => out_stream_TDATA,
        vld_out => regslice_both_out_stream_U_vld_out,
        ack_out => out_stream_TREADY,
        apdone_blk => regslice_both_out_stream_U_apdone_blk);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_NS_fsm_state17) and (ap_const_logic_1 = ap_CS_fsm_state16))) then 
                    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state22)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst_n_inv = '1') then
                grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state26)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_ready = ap_const_logic_1)) then 
                    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    indvar_flatten13_fu_196_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1252_state9 = ap_const_boolean_1))) then 
                indvar_flatten13_fu_196 <= ap_const_lv64_0;
            elsif (((valIn_a_data_reg_725 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln128_fu_606_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
                indvar_flatten13_fu_196 <= add_ln128_fu_611_p2;
            end if; 
        end if;
    end process;

    iter_fu_188_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1252_state9 = ap_const_boolean_1))) then 
                iter_fu_188 <= ap_const_lv31_0;
            elsif (((valIn_a_data_reg_725 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln128_fu_606_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
                iter_fu_188 <= iter_3_fu_682_p3;
            end if; 
        end if;
    end process;

    num_imag_fu_192_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1252_state9 = ap_const_boolean_1))) then 
                num_imag_fu_192 <= ap_const_lv32_0;
            elsif (((valIn_a_data_reg_725 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln128_fu_606_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then 
                num_imag_fu_192 <= select_ln128_2_fu_656_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1250_state9 = ap_const_boolean_1))) then
                B_COL <= valIn_a_data_4_reg_749;
                OFMDim_current <= valIn_a_data_5_reg_757;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state21)) then
                B_ROW <= grp_fu_455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state12)) then
                B_ROW_load_load_fu_553_p1 <= B_ROW;
                bound11_reg_823 <= grp_fu_451_p2;
                bound4_reg_818 <= bound4_fu_584_p2;
                sub151_reg_807 <= sub151_fu_561_p2;
                sub154_reg_812 <= sub154_fu_567_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state25)) then
                KER_bound_reg_851 <= KER_bound_fu_721_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                KER_size_0_reg_789 <= KER_size_0_fu_540_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state24)) then
                KER_size_1_reg_846 <= KER_size_1_fu_717_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_const_boolean_1 = ap_block_state8) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_predicate_pred1250_state9 <= (valIn_a_data_reg_725 = ap_const_lv32_1);
                    ap_predicate_pred1252_state9 <= (valIn_a_data_reg_725 = ap_const_lv32_0);
                    ap_predicate_pred1254_state9 <= (not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1)));
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state19)) then
                mul_ln101_reg_836 <= grp_fu_459_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state13)) then
                or_ln168_reg_831 <= or_ln168_fu_670_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state10))) then
                reg_468 <= grp_fu_455_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state22) or (ap_const_logic_1 = ap_CS_fsm_state12))) then
                reg_480 <= grp_fu_473_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state22)) then
                sub_reg_841 <= sub_fu_711_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                valIn_a_data_1_reg_729 <= valIn_a_data_1_fu_489_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then
                valIn_a_data_2_reg_735 <= valIn_a_data_2_fu_493_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                valIn_a_data_3_reg_743 <= valIn_a_data_3_fu_497_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                valIn_a_data_4_reg_749 <= valIn_a_data_4_fu_501_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                valIn_a_data_5_reg_757 <= valIn_a_data_5_fu_505_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                valIn_a_data_reg_725 <= valIn_a_data_fu_485_p1;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, valIn_a_data_reg_725, ap_CS_fsm_state13, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done, grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done, ap_CS_fsm_state15, ap_CS_fsm_state18, ap_CS_fsm_state23, ap_predicate_pred1250_state9, ap_predicate_pred1252_state9, ap_block_state13_on_subcall_done, icmp_ln128_fu_606_p2, ap_predicate_pred1254_state9, regslice_both_out_stream_U_apdone_blk, ap_CS_fsm_state27, out_stream_TREADY_int_regslice)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_const_boolean_1 = ap_block_state1) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if ((not(((ap_const_boolean_1 = ap_block_state2) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state3;
                else
                    ap_NS_fsm <= ap_ST_fsm_state2;
                end if;
            when ap_ST_fsm_state3 => 
                if ((not(((ap_const_boolean_1 = ap_block_state3) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                if ((not(((ap_const_boolean_1 = ap_block_state4) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state5;
                else
                    ap_NS_fsm <= ap_ST_fsm_state4;
                end if;
            when ap_ST_fsm_state5 => 
                if ((not(((ap_const_boolean_1 = ap_block_state5) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                if ((not(((ap_const_boolean_1 = ap_block_state6) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                if ((not(((ap_const_boolean_1 = ap_block_state7) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                if ((not(((ap_const_boolean_1 = ap_block_state8) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1254_state9 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state24;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1250_state9 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state19;
                elsif (((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1) and (ap_predicate_pred1252_state9 = ap_const_boolean_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_state12;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state13) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done) and ((not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1))) or (not((valIn_a_data_reg_725 = ap_const_lv32_1)) and (icmp_ln128_fu_606_p2 = ap_const_lv1_1))))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                elsif (((valIn_a_data_reg_725 = ap_const_lv32_0) and (ap_const_logic_1 = ap_CS_fsm_state13) and (icmp_ln128_fu_606_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_state13_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state16;
                else
                    ap_NS_fsm <= ap_ST_fsm_state15;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                ap_NS_fsm <= ap_ST_fsm_state18;
            when ap_ST_fsm_state18 => 
                if (((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then
                    ap_NS_fsm <= ap_ST_fsm_state13;
                else
                    ap_NS_fsm <= ap_ST_fsm_state18;
                end if;
            when ap_ST_fsm_state19 => 
                ap_NS_fsm <= ap_ST_fsm_state20;
            when ap_ST_fsm_state20 => 
                ap_NS_fsm <= ap_ST_fsm_state21;
            when ap_ST_fsm_state21 => 
                ap_NS_fsm <= ap_ST_fsm_state22;
            when ap_ST_fsm_state22 => 
                ap_NS_fsm <= ap_ST_fsm_state23;
            when ap_ST_fsm_state23 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state27;
                else
                    ap_NS_fsm <= ap_ST_fsm_state23;
                end if;
            when ap_ST_fsm_state24 => 
                ap_NS_fsm <= ap_ST_fsm_state25;
            when ap_ST_fsm_state25 => 
                ap_NS_fsm <= ap_ST_fsm_state26;
            when ap_ST_fsm_state26 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state27 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state27) and (regslice_both_out_stream_U_apdone_blk = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state27;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end case;
    end process;

    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_1_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_2_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_3_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_4_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_5_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_6_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_7_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_8_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_9_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_A_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1;
        else 
            SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_we1 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln128_fu_611_p2 <= std_logic_vector(unsigned(indvar_flatten13_fu_196) + unsigned(ap_const_lv64_1));
    add_ln136_fu_676_p2 <= std_logic_vector(unsigned(iter_fu_188) + unsigned(ap_const_lv31_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state14 <= ap_CS_fsm(13);
    ap_CS_fsm_state15 <= ap_CS_fsm(14);
    ap_CS_fsm_state16 <= ap_CS_fsm(15);
    ap_CS_fsm_state18 <= ap_CS_fsm(17);
    ap_CS_fsm_state19 <= ap_CS_fsm(18);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state20 <= ap_CS_fsm(19);
    ap_CS_fsm_state21 <= ap_CS_fsm(20);
    ap_CS_fsm_state22 <= ap_CS_fsm(21);
    ap_CS_fsm_state23 <= ap_CS_fsm(22);
    ap_CS_fsm_state24 <= ap_CS_fsm(23);
    ap_CS_fsm_state25 <= ap_CS_fsm(24);
    ap_CS_fsm_state26 <= ap_CS_fsm(25);
    ap_CS_fsm_state27 <= ap_CS_fsm(26);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_NS_fsm_state17 <= ap_NS_fsm(16);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;
    ap_ST_fsm_state11_blk <= ap_const_logic_0;
    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(ap_block_state13_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state13_on_subcall_done)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state14_blk <= ap_const_logic_0;

    ap_ST_fsm_state15_blk_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done)
    begin
        if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state15_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state15_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state16_blk <= ap_const_logic_0;
    ap_ST_fsm_state17_blk <= ap_const_logic_0;

    ap_ST_fsm_state18_blk_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done)
    begin
        if ((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state18_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state18_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state19_blk <= ap_const_logic_0;

    ap_ST_fsm_state1_blk_assign_proc : process(ap_block_state1, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state1) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state20_blk <= ap_const_logic_0;
    ap_ST_fsm_state21_blk <= ap_const_logic_0;
    ap_ST_fsm_state22_blk <= ap_const_logic_0;

    ap_ST_fsm_state23_blk_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done)
    begin
        if ((grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state23_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state23_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state24_blk <= ap_const_logic_0;
    ap_ST_fsm_state25_blk <= ap_const_logic_0;
    ap_ST_fsm_state26_blk <= ap_const_logic_0;

    ap_ST_fsm_state27_blk_assign_proc : process(regslice_both_out_stream_U_apdone_blk)
    begin
        if ((regslice_both_out_stream_U_apdone_blk = ap_const_logic_1)) then 
            ap_ST_fsm_state27_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state27_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state2_blk_assign_proc : process(ap_block_state2, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state2) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state2_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state2_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state3) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state4_blk_assign_proc : process(ap_block_state4, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state4) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state4_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state4_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state5_blk_assign_proc : process(ap_block_state5, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state5) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state6_blk_assign_proc : process(ap_block_state6, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state6) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state7_blk_assign_proc : process(ap_block_state7, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state7) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state8_blk_assign_proc : process(ap_block_state8, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_boolean_1 = ap_block_state8) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state9_blk_assign_proc : process(out_stream_TREADY_int_regslice)
    begin
        if ((out_stream_TREADY_int_regslice = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state1_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state1 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state13_on_subcall_done_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done, ap_predicate_op174_call_state13)
    begin
                ap_block_state13_on_subcall_done <= ((ap_predicate_op174_call_state13 = ap_const_boolean_1) and (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_done = ap_const_logic_0));
    end process;


    ap_block_state2_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state2 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state3_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state3 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state4_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state4 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state5_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state5 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state6_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state6 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state7_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state7 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_block_state8_assign_proc : process(in_stream_a_TVALID_int_regslice, out_stream_TREADY_int_regslice)
    begin
                ap_block_state8 <= ((out_stream_TREADY_int_regslice = ap_const_logic_0) or (in_stream_a_TVALID_int_regslice = ap_const_logic_0));
    end process;


    ap_predicate_op174_call_state13_assign_proc : process(valIn_a_data_reg_725)
    begin
                ap_predicate_op174_call_state13 <= (not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1)));
    end process;


    ap_rst_n_inv_assign_proc : process(ap_rst_n)
    begin
                ap_rst_n_inv <= not(ap_rst_n);
    end process;

    bound4_fu_584_p2 <= std_logic_vector(unsigned(p_shl1_fu_576_p3) - unsigned(cast2_fu_572_p1));
    cast2_fu_572_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(B_COL),34));
    cmp155_not27_fu_631_p2 <= "0" when (num_imag_fu_192 = sub154_reg_812) else "1";
    cmp155_not_mid1_fu_626_p2 <= "0" when (num_imag_2_fu_620_p2 = sub154_reg_812) else "1";
    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_ap_start_reg;
    grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state18);
    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_ap_start_reg;
    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state23);
    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_ap_start_reg;
    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_ap_start_reg;
    grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TREADY <= (out_stream_TREADY_int_regslice and ap_CS_fsm_state13);
    grp_fu_451_p0 <= grp_fu_451_p00(32 - 1 downto 0);
    grp_fu_451_p00 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(valIn_a_data_1_reg_729),64));
    grp_fu_451_p1 <= grp_fu_451_p10(32 - 1 downto 0);
    grp_fu_451_p10 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(reg_468),64));

    grp_fu_455_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state10, ap_CS_fsm_state21, ap_CS_fsm_state20, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state21) or (ap_const_logic_1 = ap_CS_fsm_state10) or (ap_const_logic_1 = ap_CS_fsm_state20) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1)))) then 
            grp_fu_455_ce <= ap_const_logic_1;
        else 
            grp_fu_455_ce <= ap_const_logic_0;
        end if; 
    end process;


    grp_fu_455_p0_assign_proc : process(OFMDim_current, ap_CS_fsm_state9, mul_ln101_reg_836, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_455_p0 <= mul_ln101_reg_836;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_p0 <= OFMDim_current;
        else 
            grp_fu_455_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_455_p1_assign_proc : process(OFMDim_current, ap_CS_fsm_state9, valIn_a_data_2_reg_735, ap_CS_fsm_state20)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state20)) then 
            grp_fu_455_p1 <= valIn_a_data_2_reg_735;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_455_p1 <= OFMDim_current;
        else 
            grp_fu_455_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_459_ce_assign_proc : process(ap_CS_fsm_state9, ap_CS_fsm_state19, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state19) or ((ap_const_logic_1 = ap_CS_fsm_state9) and (out_stream_TREADY_int_regslice = ap_const_logic_1)))) then 
            grp_fu_459_ce <= ap_const_logic_1;
        else 
            grp_fu_459_ce <= ap_const_logic_0;
        end if; 
    end process;

    grp_fu_473_p2 <= std_logic_vector(unsigned(reg_468) + unsigned(ap_const_lv32_FFFFFFFF));
    icmp_ln128_fu_606_p2 <= "1" when (indvar_flatten13_fu_196 = bound11_reg_823) else "0";
    icmp_ln136_fu_600_p2 <= "1" when (signed(zext_ln136_fu_596_p1) < signed(reg_468)) else "0";
    icmp_ln168_fu_664_p2 <= "0" when (zext_ln128_fu_652_p1 = reg_480) else "1";

    in_stream_a_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, in_stream_a_TVALID_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            in_stream_a_TDATA_blk_n <= in_stream_a_TVALID_int_regslice;
        else 
            in_stream_a_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    in_stream_a_TREADY <= regslice_both_in_stream_a_U_ack_in;

    in_stream_a_TREADY_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, valIn_a_data_reg_725, ap_CS_fsm_state13, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY, ap_CS_fsm_state15, ap_CS_fsm_state23, out_stream_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state8) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_const_boolean_1 = ap_block_state7) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((ap_const_boolean_1 = ap_block_state6) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((ap_const_boolean_1 = ap_block_state5) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((ap_const_boolean_1 = ap_block_state4) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_const_boolean_1 = ap_block_state3) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state2) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) 
    or (not(((ap_const_boolean_1 = ap_block_state1) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            in_stream_a_TREADY_int_regslice <= ap_const_logic_1;
        elsif ((not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            in_stream_a_TREADY_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_in_stream_a_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            in_stream_a_TREADY_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_in_stream_a_TREADY;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            in_stream_a_TREADY_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_in_stream_a_TREADY;
        else 
            in_stream_a_TREADY_int_regslice <= ap_const_logic_0;
        end if; 
    end process;

    iter_3_fu_682_p3 <= 
        add_ln136_fu_676_p2 when (icmp_ln136_fu_600_p2(0) = '1') else 
        ap_const_lv31_1;
    num_imag_2_fu_620_p2 <= std_logic_vector(unsigned(num_imag_fu_192) + unsigned(ap_const_lv32_1));
    or_ln168_fu_670_p2 <= (select_ln128_fu_636_p3 or icmp_ln168_fu_664_p2);

    out_stream_TDATA_blk_n_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_CS_fsm_state9, out_stream_TREADY_int_regslice)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state9) or (ap_const_logic_1 = ap_CS_fsm_state8) or (ap_const_logic_1 = ap_CS_fsm_state7) or (ap_const_logic_1 = ap_CS_fsm_state6) or (ap_const_logic_1 = ap_CS_fsm_state5) or (ap_const_logic_1 = ap_CS_fsm_state4) or (ap_const_logic_1 = ap_CS_fsm_state3) or (ap_const_logic_1 = ap_CS_fsm_state2) or (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            out_stream_TDATA_blk_n <= out_stream_TREADY_int_regslice;
        else 
            out_stream_TDATA_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    out_stream_TDATA_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, valIn_a_data_reg_725, ap_CS_fsm_state13, grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA, grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID, ap_CS_fsm_state18, ap_CS_fsm_state23, in_stream_a_TDATA_int_regslice)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state8) and (ap_const_boolean_0 = ap_block_state8)) or ((ap_const_logic_1 = ap_CS_fsm_state7) and (ap_const_boolean_0 = ap_block_state7)) or ((ap_const_logic_1 = ap_CS_fsm_state6) and (ap_const_boolean_0 = ap_block_state6)) or ((ap_const_logic_1 = ap_CS_fsm_state5) and (ap_const_boolean_0 = ap_block_state5)) or ((ap_const_logic_1 = ap_CS_fsm_state4) and (ap_const_boolean_0 = ap_block_state4)) or ((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3)) or ((ap_const_logic_1 = ap_CS_fsm_state2) and (ap_const_boolean_0 = ap_block_state2)) or ((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_const_boolean_0 = ap_block_state1)))) then 
            out_stream_TDATA_int_regslice <= in_stream_a_TDATA_int_regslice;
        elsif ((not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state13) and (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TDATA_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TDATA;
        elsif (((ap_const_logic_1 = ap_CS_fsm_state23) and (grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID = ap_const_logic_1))) then 
            out_stream_TDATA_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TDATA;
        elsif (((grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state18))) then 
            out_stream_TDATA_int_regslice <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TDATA;
        else 
            out_stream_TDATA_int_regslice <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    out_stream_TVALID <= regslice_both_out_stream_U_vld_out;

    out_stream_TVALID_int_regslice_assign_proc : process(ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state3, ap_CS_fsm_state4, ap_CS_fsm_state5, ap_CS_fsm_state6, ap_CS_fsm_state7, ap_CS_fsm_state8, ap_block_state1, ap_block_state2, ap_block_state3, ap_block_state4, ap_block_state5, ap_block_state6, ap_block_state7, ap_block_state8, valIn_a_data_reg_725, ap_CS_fsm_state13, grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID, grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID, ap_CS_fsm_state18, ap_CS_fsm_state23, out_stream_TREADY_int_regslice)
    begin
        if (((not(((ap_const_boolean_1 = ap_block_state8) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state8)) or (not(((ap_const_boolean_1 = ap_block_state7) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state7)) or (not(((ap_const_boolean_1 = ap_block_state6) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state6)) or (not(((ap_const_boolean_1 = ap_block_state5) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state5)) or (not(((ap_const_boolean_1 = ap_block_state4) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state4)) or (not(((ap_const_boolean_1 = ap_block_state3) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state3)) or (not(((ap_const_boolean_1 = ap_block_state2) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state2)) 
    or (not(((ap_const_boolean_1 = ap_block_state1) or (out_stream_TREADY_int_regslice = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            out_stream_TVALID_int_regslice <= ap_const_logic_1;
        elsif ((not((valIn_a_data_reg_725 = ap_const_lv32_0)) and not((valIn_a_data_reg_725 = ap_const_lv32_1)) and (ap_const_logic_1 = ap_CS_fsm_state13))) then 
            out_stream_TVALID_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_187_7_fu_442_out_stream_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            out_stream_TVALID_int_regslice <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_out_stream_TVALID;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            out_stream_TVALID_int_regslice <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_out_stream_TVALID;
        else 
            out_stream_TVALID_int_regslice <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1, ap_CS_fsm_state15)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_140_6_fu_214_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1A_24_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_we1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0, ap_CS_fsm_state18)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state18)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= grp_SMM_CIF_0_1_Pipeline_L2_L3_fu_271_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1_assign_proc : process(grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1, ap_CS_fsm_state23)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state23)) then 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 <= grp_SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2_fu_380_p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1;
        else 
            p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    p_shl1_fu_576_p3 <= (B_COL & ap_const_lv2_0);
    select_ln128_1_fu_644_p3 <= 
        iter_fu_188 when (icmp_ln136_fu_600_p2(0) = '1') else 
        ap_const_lv31_0;
    select_ln128_2_fu_656_p3 <= 
        num_imag_fu_192 when (icmp_ln136_fu_600_p2(0) = '1') else 
        num_imag_2_fu_620_p2;
    select_ln128_fu_636_p3 <= 
        cmp155_not27_fu_631_p2 when (icmp_ln136_fu_600_p2(0) = '1') else 
        cmp155_not_mid1_fu_626_p2;
    sub151_fu_561_p2 <= std_logic_vector(unsigned(B_COL) + unsigned(ap_const_lv32_FFFFFFFF));
    sub154_fu_567_p2 <= std_logic_vector(unsigned(valIn_a_data_1_reg_729) + unsigned(ap_const_lv32_FFFFFFFF));
    sub_fu_711_p2 <= std_logic_vector(unsigned(valIn_a_data_4_reg_749) + unsigned(ap_const_lv32_FFFFFFFF));
    valIn_a_data_1_fu_489_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    valIn_a_data_2_fu_493_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    valIn_a_data_3_fu_497_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    valIn_a_data_4_fu_501_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    valIn_a_data_5_fu_505_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    valIn_a_data_fu_485_p1 <= in_stream_a_TDATA_int_regslice(32 - 1 downto 0);
    zext_ln128_fu_652_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln128_1_fu_644_p3),32));
    zext_ln136_fu_596_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(iter_fu_188),32));
end behav;
