###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       624775   # Number of WRITE/WRITEP commands
num_reads_done                 =      1544863   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1208138   # Number of read row buffer hits
num_read_cmds                  =      1544859   # Number of READ/READP commands
num_writes_done                =       624868   # Number of read requests issued
num_write_row_hits             =       549606   # Number of write row buffer hits
num_act_cmds                   =       415931   # Number of ACT commands
num_pre_cmds                   =       415901   # Number of PRE commands
num_ondemand_pres              =       387695   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646681   # Cyles of rank active rank.0
rank_active_cycles.1           =      9638277   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353319   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       361723   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2105294   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        31759   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4810   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2894   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2349   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1660   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1258   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1028   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          872   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          794   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17110   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          129   # Write cmd latency (cycles)
write_latency[20-39]           =         1407   # Write cmd latency (cycles)
write_latency[40-59]           =         1669   # Write cmd latency (cycles)
write_latency[60-79]           =         2844   # Write cmd latency (cycles)
write_latency[80-99]           =         3675   # Write cmd latency (cycles)
write_latency[100-119]         =         4782   # Write cmd latency (cycles)
write_latency[120-139]         =         5449   # Write cmd latency (cycles)
write_latency[140-159]         =         6147   # Write cmd latency (cycles)
write_latency[160-179]         =         6933   # Write cmd latency (cycles)
write_latency[180-199]         =         8005   # Write cmd latency (cycles)
write_latency[200-]            =       583735   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       212199   # Read request latency (cycles)
read_latency[40-59]            =       108372   # Read request latency (cycles)
read_latency[60-79]            =       118021   # Read request latency (cycles)
read_latency[80-99]            =        88692   # Read request latency (cycles)
read_latency[100-119]          =        78134   # Read request latency (cycles)
read_latency[120-139]          =        71726   # Read request latency (cycles)
read_latency[140-159]          =        62378   # Read request latency (cycles)
read_latency[160-179]          =        56074   # Read request latency (cycles)
read_latency[180-199]          =        50559   # Read request latency (cycles)
read_latency[200-]             =       698698   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.11888e+09   # Write energy
read_energy                    =  6.22887e+09   # Read energy
act_energy                     =  1.13799e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69593e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.73627e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  6.01953e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01428e+09   # Active standby energy rank.1
average_read_latency           =      308.704   # Average read request latency (cycles)
average_interarrival           =      4.60863   # Average request interarrival latency (cycles)
total_energy                   =  2.35674e+10   # Total energy (pJ)
average_power                  =      2356.74   # Average power (mW)
average_bandwidth              =       18.515   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       629513   # Number of WRITE/WRITEP commands
num_reads_done                 =      1545750   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1189023   # Number of read row buffer hits
num_read_cmds                  =      1545745   # Number of READ/READP commands
num_writes_done                =       629586   # Number of read requests issued
num_write_row_hits             =       529158   # Number of write row buffer hits
num_act_cmds                   =       461810   # Number of ACT commands
num_pre_cmds                   =       461784   # Number of PRE commands
num_ondemand_pres              =       434849   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9646960   # Cyles of rank active rank.0
rank_active_cycles.1           =      9643721   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       353040   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       356279   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      2110806   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        32140   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         4616   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         2850   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         2417   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         1571   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         1266   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1024   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =          892   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =          785   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        17018   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =          182   # Write cmd latency (cycles)
write_latency[20-39]           =         1508   # Write cmd latency (cycles)
write_latency[40-59]           =         1728   # Write cmd latency (cycles)
write_latency[60-79]           =         2714   # Write cmd latency (cycles)
write_latency[80-99]           =         3409   # Write cmd latency (cycles)
write_latency[100-119]         =         4207   # Write cmd latency (cycles)
write_latency[120-139]         =         4830   # Write cmd latency (cycles)
write_latency[140-159]         =         5698   # Write cmd latency (cycles)
write_latency[160-179]         =         6628   # Write cmd latency (cycles)
write_latency[180-199]         =         7994   # Write cmd latency (cycles)
write_latency[200-]            =       590615   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =           10   # Read request latency (cycles)
read_latency[20-39]            =       195341   # Read request latency (cycles)
read_latency[40-59]            =       102351   # Read request latency (cycles)
read_latency[60-79]            =       111701   # Read request latency (cycles)
read_latency[80-99]            =        85379   # Read request latency (cycles)
read_latency[100-119]          =        75912   # Read request latency (cycles)
read_latency[120-139]          =        70162   # Read request latency (cycles)
read_latency[140-159]          =        61875   # Read request latency (cycles)
read_latency[160-179]          =        55069   # Read request latency (cycles)
read_latency[180-199]          =        49510   # Read request latency (cycles)
read_latency[200-]             =       738440   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  3.14253e+09   # Write energy
read_energy                    =  6.23244e+09   # Read energy
act_energy                     =  1.26351e+09   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  1.69459e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  1.71014e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   6.0197e+09   # Active standby energy rank.0
act_stb_energy.1               =  6.01768e+09   # Active standby energy rank.1
average_read_latency           =      341.187   # Average read request latency (cycles)
average_interarrival           =      4.59686   # Average request interarrival latency (cycles)
total_energy                   =   2.3721e+10   # Total energy (pJ)
average_power                  =       2372.1   # Average power (mW)
average_bandwidth              =      18.5629   # Average bandwidth
