// Seed: 2310548068
module module_0 (
    output logic id_0,
    input logic id_1,
    output id_2
);
  logic id_3;
  assign id_0 = (1) == 1'b0;
  logic id_4;
  type_10(
      id_0 === 1
  );
  logic id_5;
endmodule
`define pp_3 (  pp_4  )  0
`define pp_5 0
