

================================================================
== Vitis HLS Report for 'Loop_VITIS_LOOP_70_5_proc3'
================================================================
* Date:           Wed Jan 28 08:25:39 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        matrix_multiply_16x16_proj
* Solution:       int8_16x16_solution (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |      265|      265|  1.325 us|  1.325 us|  256|  256|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_70_5_VITIS_LOOP_72_6  |      263|      263|         9|          1|          1|   256|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.07>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten4 = alloca i32 1"   --->   Operation 12 'alloca' 'indvar_flatten4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%j6 = alloca i32 1"   --->   Operation 13 'alloca' 'j6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%row_c15 = alloca i32 1"   --->   Operation 14 'alloca' 'row_c15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln709 = alloca i32 1"   --->   Operation 15 'alloca' 'sext_ln709' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %C, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %c_stream, void @empty_9, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty_12, void @empty_12, void @empty_12, i32 0, i32 0, i32 0, i32 0, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %gmem_c, void @empty_14, i32 0, i32 0, void @empty_12, i32 0, i32 0, void @empty, void @empty_15, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.38ns)   --->   "%store_ln0 = store i5 0, i5 %j6"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 20 [1/1] (0.38ns)   --->   "%store_ln0 = store i8 0, i8 %indvar_flatten4"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 21 [1/1] (0.38ns)   --->   "%br_ln0 = br void %new.header"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%first_iter_08 = phi i1 1, void %newFuncRoot, i1 0, void %new.latch.for.inc58.split"   --->   Operation 22 'phi' 'first_iter_08' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%icmp_ln727 = phi i1 0, void %newFuncRoot, i1 %icmp_ln72, void %new.latch.for.inc58.split" [matrix_multiply_16x16.cpp:72]   --->   Operation 23 'phi' 'icmp_ln727' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %first_iter_08, void %for.inc61, void %for.first.iter.for.inc61" [matrix_multiply_16x16.cpp:72]   --->   Operation 24 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten4_load = load i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 25 'load' 'indvar_flatten4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%j6_load = load i5 %j6" [matrix_multiply_16x16.cpp:70]   --->   Operation 26 'load' 'j6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_70_5_VITIS_LOOP_72_6_str"   --->   Operation 27 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 28 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.27ns)   --->   "%select_ln70 = select i1 %icmp_ln727, i5 0, i5 %j6_load" [matrix_multiply_16x16.cpp:70]   --->   Operation 29 'select' 'select_ln70' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.70ns)   --->   "%first_iter_0 = icmp_eq  i5 %select_ln70, i5 0" [matrix_multiply_16x16.cpp:70]   --->   Operation 30 'icmp' 'first_iter_0' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.70ns)   --->   "%add_ln70 = add i8 %indvar_flatten4_load, i8 1" [matrix_multiply_16x16.cpp:70]   --->   Operation 31 'add' 'add_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %first_iter_0, void %for.inc58.split, void %for.first.iter.for.inc58" [matrix_multiply_16x16.cpp:72]   --->   Operation 32 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%indvar_flatten4_load_1 = load i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 33 'load' 'indvar_flatten4_load_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln73 = trunc i5 %select_ln70" [matrix_multiply_16x16.cpp:73]   --->   Operation 34 'trunc' 'trunc_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.70ns)   --->   "%j = add i5 %select_ln70, i5 1" [matrix_multiply_16x16.cpp:72]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.70ns)   --->   "%icmp_ln72 = icmp_eq  i5 %j, i5 16" [matrix_multiply_16x16.cpp:72]   --->   Operation 36 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.70ns)   --->   "%icmp_ln70 = icmp_eq  i8 %indvar_flatten4_load_1, i8 255" [matrix_multiply_16x16.cpp:70]   --->   Operation 37 'icmp' 'icmp_ln70' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.latch.for.inc58.split, void %last.iter.for.inc58.split" [matrix_multiply_16x16.cpp:70]   --->   Operation 38 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.38ns)   --->   "%store_ln72 = store i5 %j, i5 %j6" [matrix_multiply_16x16.cpp:72]   --->   Operation 39 'store' 'store_ln72' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 40 [1/1] (0.38ns)   --->   "%store_ln70 = store i8 %add_ln70, i8 %indvar_flatten4" [matrix_multiply_16x16.cpp:70]   --->   Operation 40 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln70 = br i1 %icmp_ln70, void %new.header, void %for.end63" [matrix_multiply_16x16.cpp:70]   --->   Operation 41 'br' 'br_ln70' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 42 [1/1] (1.41ns)   --->   "%C_read = read i64 @_ssdm_op_Read.ap_fifo.i64P0A, i64 %C"   --->   Operation 42 'read' 'C_read' <Predicate = (first_iter_08)> <Delay = 1.41> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %C_read, i32 1, i32 63" [matrix_multiply_16x16.cpp:70]   --->   Operation 43 'partselect' 'trunc_ln' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i63 %trunc_ln" [matrix_multiply_16x16.cpp:70]   --->   Operation 44 'sext' 'sext_ln70' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%gmem_c_addr = getelementptr i16 %gmem_c, i64 %sext_ln70" [matrix_multiply_16x16.cpp:70]   --->   Operation 45 'getelementptr' 'gmem_c_addr' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln70 = store i64 %sext_ln70, i64 %sext_ln709" [matrix_multiply_16x16.cpp:70]   --->   Operation 46 'store' 'store_ln70' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (1.42ns)   --->   "%row_c = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %c_stream" [matrix_multiply_16x16.cpp:71]   --->   Operation 47 'read' 'row_c' <Predicate = (first_iter_0)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln71 = store i256 %row_c, i256 %row_c15" [matrix_multiply_16x16.cpp:71]   --->   Operation 48 'store' 'store_ln71' <Predicate = (first_iter_0)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc58.split" [matrix_multiply_16x16.cpp:72]   --->   Operation 49 'br' 'br_ln72' <Predicate = (first_iter_0)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.65>
ST_3 : Operation 50 [1/1] (3.65ns)   --->   "%empty = writereq i1 @_ssdm_op_WriteReq.m_axi.p1i16, i16 %gmem_c_addr, i64 256" [matrix_multiply_16x16.cpp:70]   --->   Operation 50 'writereq' 'empty' <Predicate = (first_iter_08)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln72 = br void %for.inc61" [matrix_multiply_16x16.cpp:72]   --->   Operation 51 'br' 'br_ln72' <Predicate = (first_iter_08)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%row_c15_load = load i256 %row_c15" [matrix_multiply_16x16.cpp:73]   --->   Operation 52 'load' 'row_c15_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln709_load = load i64 %sext_ln709" [matrix_multiply_16x16.cpp:70]   --->   Operation 53 'load' 'sext_ln709_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i4.i4, i4 %trunc_ln73, i4 0" [matrix_multiply_16x16.cpp:73]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i8 %shl_ln" [matrix_multiply_16x16.cpp:73]   --->   Operation 55 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (1.20ns)   --->   "%lshr_ln73 = lshr i256 %row_c15_load, i256 %zext_ln73" [matrix_multiply_16x16.cpp:73]   --->   Operation 56 'lshr' 'lshr_ln73' <Predicate = true> <Delay = 1.20> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln73_1 = trunc i256 %lshr_ln73" [matrix_multiply_16x16.cpp:73]   --->   Operation 57 'trunc' 'trunc_ln73_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%gmem_c_addr_1 = getelementptr i16 %gmem_c, i64 %sext_ln709_load" [matrix_multiply_16x16.cpp:70]   --->   Operation 58 'getelementptr' 'gmem_c_addr_1' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln72 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [matrix_multiply_16x16.cpp:72]   --->   Operation 59 'specpipeline' 'specpipeline_ln72' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (3.65ns)   --->   "%write_ln73 = write void @_ssdm_op_Write.m_axi.p1i16, i16 %gmem_c_addr_1, i16 %trunc_ln73_1, i2 3" [matrix_multiply_16x16.cpp:73]   --->   Operation 60 'write' 'write_ln73' <Predicate = true> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 3.65>
ST_5 : Operation 61 [5/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 61 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 3.65>
ST_6 : Operation 62 [4/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 62 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 3.65>
ST_7 : Operation 63 [3/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 63 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 3.65>
ST_8 : Operation 64 [2/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 64 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 3.65>
ST_9 : Operation 65 [1/5] (3.65ns)   --->   "%empty_108 = writeresp i1 @_ssdm_op_WriteResp.m_axi.p1i16, i16 %gmem_c_addr_1" [matrix_multiply_16x16.cpp:77]   --->   Operation 65 'writeresp' 'empty_108' <Predicate = (icmp_ln70)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln0 = br void %new.latch.for.inc58.split"   --->   Operation 66 'br' 'br_ln0' <Predicate = (icmp_ln70)> <Delay = 0.00>
ST_9 : Operation 67 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln70)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.079ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'j6' [11]  (0.387 ns)
	'load' operation 5 bit ('j6_load', matrix_multiply_16x16.cpp:70) on local variable 'j6' [28]  (0.000 ns)
	'select' operation 5 bit ('select_ln70', matrix_multiply_16x16.cpp:70) [31]  (0.278 ns)
	'add' operation 5 bit ('j', matrix_multiply_16x16.cpp:72) [51]  (0.707 ns)
	'icmp' operation 1 bit ('icmp_ln72', matrix_multiply_16x16.cpp:72) [52]  (0.707 ns)

 <State 2>: 1.428ns
The critical path consists of the following:
	fifo read operation ('row_c', matrix_multiply_16x16.cpp:71) on port 'c_stream' (matrix_multiply_16x16.cpp:71) [36]  (1.428 ns)

 <State 3>: 3.650ns
The critical path consists of the following:
	bus request operation ('empty', matrix_multiply_16x16.cpp:70) on port 'gmem_c' (matrix_multiply_16x16.cpp:70) [23]  (3.650 ns)

 <State 4>: 3.650ns
The critical path consists of the following:
	bus write operation ('write_ln73', matrix_multiply_16x16.cpp:73) on port 'gmem_c' (matrix_multiply_16x16.cpp:73) [50]  (3.650 ns)

 <State 5>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_108', matrix_multiply_16x16.cpp:77) on port 'gmem_c' (matrix_multiply_16x16.cpp:77) [56]  (3.650 ns)

 <State 6>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_108', matrix_multiply_16x16.cpp:77) on port 'gmem_c' (matrix_multiply_16x16.cpp:77) [56]  (3.650 ns)

 <State 7>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_108', matrix_multiply_16x16.cpp:77) on port 'gmem_c' (matrix_multiply_16x16.cpp:77) [56]  (3.650 ns)

 <State 8>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_108', matrix_multiply_16x16.cpp:77) on port 'gmem_c' (matrix_multiply_16x16.cpp:77) [56]  (3.650 ns)

 <State 9>: 3.650ns
The critical path consists of the following:
	bus response operation ('empty_108', matrix_multiply_16x16.cpp:77) on port 'gmem_c' (matrix_multiply_16x16.cpp:77) [56]  (3.650 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
