ARM GAS  /tmp/ccq0IEox.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.arch armv7e-m
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  24              		.fpu fpv4-sp-d16
  26              	HAL_MspInit:
  27              	.LFB134:
  28              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** 
   2:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   3:Core/Src/stm32f4xx_hal_msp.c **** /**
   4:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   6:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   7:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   8:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   9:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
  10:Core/Src/stm32f4xx_hal_msp.c ****   *
  11:Core/Src/stm32f4xx_hal_msp.c ****   * Copyright (c) 2024 STMicroelectronics.
  12:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.
  13:Core/Src/stm32f4xx_hal_msp.c ****   *
  14:Core/Src/stm32f4xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  15:Core/Src/stm32f4xx_hal_msp.c ****   * in the root directory of this software component.
  16:Core/Src/stm32f4xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** 
  28:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccq0IEox.s 			page 2


  31:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f4xx_hal_msp.c **** 
  60:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f4xx_hal_msp.c **** /**
  62:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  63:Core/Src/stm32f4xx_hal_msp.c ****   */
  64:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  65:Core/Src/stm32f4xx_hal_msp.c **** {
  29              		.loc 1 65 1 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 8
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
  34 0000 82B0     		sub	sp, sp, #8
  35              	.LCFI0:
  36              		.cfi_def_cfa_offset 8
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  68:Core/Src/stm32f4xx_hal_msp.c **** 
  69:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  70:Core/Src/stm32f4xx_hal_msp.c **** 
  71:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  37              		.loc 1 71 3 view .LVU1
  38              	.LBB2:
  39              		.loc 1 71 3 view .LVU2
  40 0002 0021     		movs	r1, #0
  41 0004 0091     		str	r1, [sp]
  42              		.loc 1 71 3 view .LVU3
  43 0006 0B4B     		ldr	r3, .L3
  44 0008 5A6C     		ldr	r2, [r3, #68]
ARM GAS  /tmp/ccq0IEox.s 			page 3


  45 000a 42F48042 		orr	r2, r2, #16384
  46 000e 5A64     		str	r2, [r3, #68]
  47              		.loc 1 71 3 view .LVU4
  48 0010 5A6C     		ldr	r2, [r3, #68]
  49 0012 02F48042 		and	r2, r2, #16384
  50 0016 0092     		str	r2, [sp]
  51              		.loc 1 71 3 view .LVU5
  52 0018 009A     		ldr	r2, [sp]
  53              	.LBE2:
  54              		.loc 1 71 3 view .LVU6
  72:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  55              		.loc 1 72 3 view .LVU7
  56              	.LBB3:
  57              		.loc 1 72 3 view .LVU8
  58 001a 0191     		str	r1, [sp, #4]
  59              		.loc 1 72 3 view .LVU9
  60 001c 1A6C     		ldr	r2, [r3, #64]
  61 001e 42F08052 		orr	r2, r2, #268435456
  62 0022 1A64     		str	r2, [r3, #64]
  63              		.loc 1 72 3 view .LVU10
  64 0024 1B6C     		ldr	r3, [r3, #64]
  65 0026 03F08053 		and	r3, r3, #268435456
  66 002a 0193     		str	r3, [sp, #4]
  67              		.loc 1 72 3 view .LVU11
  68 002c 019B     		ldr	r3, [sp, #4]
  69              	.LBE3:
  70              		.loc 1 72 3 view .LVU12
  73:Core/Src/stm32f4xx_hal_msp.c **** 
  74:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  75:Core/Src/stm32f4xx_hal_msp.c **** 
  76:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  77:Core/Src/stm32f4xx_hal_msp.c **** 
  78:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  79:Core/Src/stm32f4xx_hal_msp.c **** }
  71              		.loc 1 79 1 is_stmt 0 view .LVU13
  72 002e 02B0     		add	sp, sp, #8
  73              	.LCFI1:
  74              		.cfi_def_cfa_offset 0
  75              		@ sp needed
  76 0030 7047     		bx	lr
  77              	.L4:
  78 0032 00BF     		.align	2
  79              	.L3:
  80 0034 00380240 		.word	1073887232
  81              		.cfi_endproc
  82              	.LFE134:
  84              		.section	.text.HAL_TIM_Encoder_MspInit,"ax",%progbits
  85              		.align	1
  86              		.global	HAL_TIM_Encoder_MspInit
  87              		.syntax unified
  88              		.thumb
  89              		.thumb_func
  90              		.fpu fpv4-sp-d16
  92              	HAL_TIM_Encoder_MspInit:
  93              	.LVL0:
  94              	.LFB135:
  80:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccq0IEox.s 			page 4


  81:Core/Src/stm32f4xx_hal_msp.c **** /**
  82:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP Initialization
  83:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  84:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
  85:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  86:Core/Src/stm32f4xx_hal_msp.c **** */
  87:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
  88:Core/Src/stm32f4xx_hal_msp.c **** {
  95              		.loc 1 88 1 is_stmt 1 view -0
  96              		.cfi_startproc
  97              		@ args = 0, pretend = 0, frame = 32
  98              		@ frame_needed = 0, uses_anonymous_args = 0
  99              		.loc 1 88 1 is_stmt 0 view .LVU15
 100 0000 70B5     		push	{r4, r5, r6, lr}
 101              	.LCFI2:
 102              		.cfi_def_cfa_offset 16
 103              		.cfi_offset 4, -16
 104              		.cfi_offset 5, -12
 105              		.cfi_offset 6, -8
 106              		.cfi_offset 14, -4
 107 0002 88B0     		sub	sp, sp, #32
 108              	.LCFI3:
 109              		.cfi_def_cfa_offset 48
  89:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 110              		.loc 1 89 3 is_stmt 1 view .LVU16
 111              		.loc 1 89 20 is_stmt 0 view .LVU17
 112 0004 0023     		movs	r3, #0
 113 0006 0393     		str	r3, [sp, #12]
 114 0008 0493     		str	r3, [sp, #16]
 115 000a 0593     		str	r3, [sp, #20]
 116 000c 0693     		str	r3, [sp, #24]
 117 000e 0793     		str	r3, [sp, #28]
  90:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 118              		.loc 1 90 3 is_stmt 1 view .LVU18
 119              		.loc 1 90 18 is_stmt 0 view .LVU19
 120 0010 0368     		ldr	r3, [r0]
 121              		.loc 1 90 5 view .LVU20
 122 0012 B3F1804F 		cmp	r3, #1073741824
 123 0016 01D0     		beq	.L8
 124              	.LVL1:
 125              	.L5:
  91:Core/Src/stm32f4xx_hal_msp.c ****   {
  92:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
  93:Core/Src/stm32f4xx_hal_msp.c **** 
  94:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
  95:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
  97:Core/Src/stm32f4xx_hal_msp.c **** 
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
  99:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 100:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 101:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 102:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 103:Core/Src/stm32f4xx_hal_msp.c ****     */
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Enc1A_Pin;
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
ARM GAS  /tmp/ccq0IEox.s 			page 5


 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 108:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 109:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1A_GPIO_Port, &GPIO_InitStruct);
 110:Core/Src/stm32f4xx_hal_msp.c **** 
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = Enc1B_Pin;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1B_GPIO_Port, &GPIO_InitStruct);
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 119:Core/Src/stm32f4xx_hal_msp.c **** 
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 121:Core/Src/stm32f4xx_hal_msp.c **** 
 122:Core/Src/stm32f4xx_hal_msp.c ****   }
 123:Core/Src/stm32f4xx_hal_msp.c **** 
 124:Core/Src/stm32f4xx_hal_msp.c **** }
 126              		.loc 1 124 1 view .LVU21
 127 0018 08B0     		add	sp, sp, #32
 128              	.LCFI4:
 129              		.cfi_remember_state
 130              		.cfi_def_cfa_offset 16
 131              		@ sp needed
 132 001a 70BD     		pop	{r4, r5, r6, pc}
 133              	.LVL2:
 134              	.L8:
 135              	.LCFI5:
 136              		.cfi_restore_state
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 137              		.loc 1 96 5 is_stmt 1 view .LVU22
 138              	.LBB4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 139              		.loc 1 96 5 view .LVU23
 140 001c 0024     		movs	r4, #0
 141 001e 0094     		str	r4, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 142              		.loc 1 96 5 view .LVU24
 143 0020 03F50E33 		add	r3, r3, #145408
 144 0024 1A6C     		ldr	r2, [r3, #64]
 145 0026 42F00102 		orr	r2, r2, #1
 146 002a 1A64     		str	r2, [r3, #64]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 147              		.loc 1 96 5 view .LVU25
 148 002c 1A6C     		ldr	r2, [r3, #64]
 149 002e 02F00102 		and	r2, r2, #1
 150 0032 0092     		str	r2, [sp]
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 151              		.loc 1 96 5 view .LVU26
 152 0034 009A     		ldr	r2, [sp]
 153              	.LBE4:
  96:Core/Src/stm32f4xx_hal_msp.c **** 
 154              		.loc 1 96 5 view .LVU27
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 155              		.loc 1 98 5 view .LVU28
 156              	.LBB5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
ARM GAS  /tmp/ccq0IEox.s 			page 6


 157              		.loc 1 98 5 view .LVU29
 158 0036 0194     		str	r4, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 159              		.loc 1 98 5 view .LVU30
 160 0038 1A6B     		ldr	r2, [r3, #48]
 161 003a 42F00102 		orr	r2, r2, #1
 162 003e 1A63     		str	r2, [r3, #48]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 163              		.loc 1 98 5 view .LVU31
 164 0040 1A6B     		ldr	r2, [r3, #48]
 165 0042 02F00102 		and	r2, r2, #1
 166 0046 0192     		str	r2, [sp, #4]
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 167              		.loc 1 98 5 view .LVU32
 168 0048 019A     		ldr	r2, [sp, #4]
 169              	.LBE5:
  98:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 170              		.loc 1 98 5 view .LVU33
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 171              		.loc 1 99 5 view .LVU34
 172              	.LBB6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 173              		.loc 1 99 5 view .LVU35
 174 004a 0294     		str	r4, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 175              		.loc 1 99 5 view .LVU36
 176 004c 1A6B     		ldr	r2, [r3, #48]
 177 004e 42F00202 		orr	r2, r2, #2
 178 0052 1A63     		str	r2, [r3, #48]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 179              		.loc 1 99 5 view .LVU37
 180 0054 1B6B     		ldr	r3, [r3, #48]
 181 0056 03F00203 		and	r3, r3, #2
 182 005a 0293     		str	r3, [sp, #8]
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 183              		.loc 1 99 5 view .LVU38
 184 005c 029B     		ldr	r3, [sp, #8]
 185              	.LBE6:
  99:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 186              		.loc 1 99 5 view .LVU39
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 187              		.loc 1 104 5 view .LVU40
 104:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 188              		.loc 1 104 25 is_stmt 0 view .LVU41
 189 005e 2023     		movs	r3, #32
 190 0060 0393     		str	r3, [sp, #12]
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 191              		.loc 1 105 5 is_stmt 1 view .LVU42
 105:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 192              		.loc 1 105 26 is_stmt 0 view .LVU43
 193 0062 0226     		movs	r6, #2
 194 0064 0496     		str	r6, [sp, #16]
 106:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 195              		.loc 1 106 5 is_stmt 1 view .LVU44
 107:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 196              		.loc 1 107 5 view .LVU45
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1A_GPIO_Port, &GPIO_InitStruct);
ARM GAS  /tmp/ccq0IEox.s 			page 7


 197              		.loc 1 108 5 view .LVU46
 108:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1A_GPIO_Port, &GPIO_InitStruct);
 198              		.loc 1 108 31 is_stmt 0 view .LVU47
 199 0066 0125     		movs	r5, #1
 200 0068 0795     		str	r5, [sp, #28]
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 201              		.loc 1 109 5 is_stmt 1 view .LVU48
 202 006a 03A9     		add	r1, sp, #12
 203 006c 0648     		ldr	r0, .L9
 204              	.LVL3:
 109:Core/Src/stm32f4xx_hal_msp.c **** 
 205              		.loc 1 109 5 is_stmt 0 view .LVU49
 206 006e FFF7FEFF 		bl	HAL_GPIO_Init
 207              	.LVL4:
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 208              		.loc 1 111 5 is_stmt 1 view .LVU50
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 111 25 is_stmt 0 view .LVU51
 210 0072 0823     		movs	r3, #8
 211 0074 0393     		str	r3, [sp, #12]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 112 5 is_stmt 1 view .LVU52
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 213              		.loc 1 112 26 is_stmt 0 view .LVU53
 214 0076 0496     		str	r6, [sp, #16]
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 215              		.loc 1 113 5 is_stmt 1 view .LVU54
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 216              		.loc 1 113 26 is_stmt 0 view .LVU55
 217 0078 0594     		str	r4, [sp, #20]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 218              		.loc 1 114 5 is_stmt 1 view .LVU56
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 219              		.loc 1 114 27 is_stmt 0 view .LVU57
 220 007a 0694     		str	r4, [sp, #24]
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1B_GPIO_Port, &GPIO_InitStruct);
 221              		.loc 1 115 5 is_stmt 1 view .LVU58
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(Enc1B_GPIO_Port, &GPIO_InitStruct);
 222              		.loc 1 115 31 is_stmt 0 view .LVU59
 223 007c 0795     		str	r5, [sp, #28]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 224              		.loc 1 116 5 is_stmt 1 view .LVU60
 225 007e 03A9     		add	r1, sp, #12
 226 0080 0248     		ldr	r0, .L9+4
 227 0082 FFF7FEFF 		bl	HAL_GPIO_Init
 228              	.LVL5:
 229              		.loc 1 124 1 is_stmt 0 view .LVU61
 230 0086 C7E7     		b	.L5
 231              	.L10:
 232              		.align	2
 233              	.L9:
 234 0088 00000240 		.word	1073872896
 235 008c 00040240 		.word	1073873920
 236              		.cfi_endproc
 237              	.LFE135:
 239              		.section	.text.HAL_TIM_Encoder_MspDeInit,"ax",%progbits
 240              		.align	1
ARM GAS  /tmp/ccq0IEox.s 			page 8


 241              		.global	HAL_TIM_Encoder_MspDeInit
 242              		.syntax unified
 243              		.thumb
 244              		.thumb_func
 245              		.fpu fpv4-sp-d16
 247              	HAL_TIM_Encoder_MspDeInit:
 248              	.LVL6:
 249              	.LFB136:
 125:Core/Src/stm32f4xx_hal_msp.c **** 
 126:Core/Src/stm32f4xx_hal_msp.c **** /**
 127:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_Encoder MSP De-Initialization
 128:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 129:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_encoder: TIM_Encoder handle pointer
 130:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 131:Core/Src/stm32f4xx_hal_msp.c **** */
 132:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_Encoder_MspDeInit(TIM_HandleTypeDef* htim_encoder)
 133:Core/Src/stm32f4xx_hal_msp.c **** {
 250              		.loc 1 133 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 0
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254              		.loc 1 133 1 is_stmt 0 view .LVU63
 255 0000 08B5     		push	{r3, lr}
 256              	.LCFI6:
 257              		.cfi_def_cfa_offset 8
 258              		.cfi_offset 3, -8
 259              		.cfi_offset 14, -4
 134:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_encoder->Instance==TIM2)
 260              		.loc 1 134 3 is_stmt 1 view .LVU64
 261              		.loc 1 134 18 is_stmt 0 view .LVU65
 262 0002 0368     		ldr	r3, [r0]
 263              		.loc 1 134 5 view .LVU66
 264 0004 B3F1804F 		cmp	r3, #1073741824
 265 0008 00D0     		beq	.L14
 266              	.LVL7:
 267              	.L11:
 135:Core/Src/stm32f4xx_hal_msp.c ****   {
 136:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 137:Core/Src/stm32f4xx_hal_msp.c **** 
 138:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 139:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 140:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 141:Core/Src/stm32f4xx_hal_msp.c **** 
 142:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM2 GPIO Configuration
 143:Core/Src/stm32f4xx_hal_msp.c ****     PA5     ------> TIM2_CH1
 144:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> TIM2_CH2
 145:Core/Src/stm32f4xx_hal_msp.c ****     */
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Enc1A_GPIO_Port, Enc1A_Pin);
 147:Core/Src/stm32f4xx_hal_msp.c **** 
 148:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(Enc1B_GPIO_Port, Enc1B_Pin);
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 151:Core/Src/stm32f4xx_hal_msp.c **** 
 152:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 153:Core/Src/stm32f4xx_hal_msp.c ****   }
 154:Core/Src/stm32f4xx_hal_msp.c **** 
 155:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccq0IEox.s 			page 9


 268              		.loc 1 155 1 view .LVU67
 269 000a 08BD     		pop	{r3, pc}
 270              	.LVL8:
 271              	.L14:
 140:Core/Src/stm32f4xx_hal_msp.c **** 
 272              		.loc 1 140 5 is_stmt 1 view .LVU68
 273 000c 064A     		ldr	r2, .L15
 274 000e 136C     		ldr	r3, [r2, #64]
 275 0010 23F00103 		bic	r3, r3, #1
 276 0014 1364     		str	r3, [r2, #64]
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 277              		.loc 1 146 5 view .LVU69
 278 0016 2021     		movs	r1, #32
 279 0018 0448     		ldr	r0, .L15+4
 280              	.LVL9:
 146:Core/Src/stm32f4xx_hal_msp.c **** 
 281              		.loc 1 146 5 is_stmt 0 view .LVU70
 282 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 283              	.LVL10:
 148:Core/Src/stm32f4xx_hal_msp.c **** 
 284              		.loc 1 148 5 is_stmt 1 view .LVU71
 285 001e 0821     		movs	r1, #8
 286 0020 0348     		ldr	r0, .L15+8
 287 0022 FFF7FEFF 		bl	HAL_GPIO_DeInit
 288              	.LVL11:
 289              		.loc 1 155 1 is_stmt 0 view .LVU72
 290 0026 F0E7     		b	.L11
 291              	.L16:
 292              		.align	2
 293              	.L15:
 294 0028 00380240 		.word	1073887232
 295 002c 00000240 		.word	1073872896
 296 0030 00040240 		.word	1073873920
 297              		.cfi_endproc
 298              	.LFE136:
 300              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 301              		.align	1
 302              		.global	HAL_UART_MspInit
 303              		.syntax unified
 304              		.thumb
 305              		.thumb_func
 306              		.fpu fpv4-sp-d16
 308              	HAL_UART_MspInit:
 309              	.LVL12:
 310              	.LFB137:
 156:Core/Src/stm32f4xx_hal_msp.c **** 
 157:Core/Src/stm32f4xx_hal_msp.c **** /**
 158:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP Initialization
 159:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 160:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 161:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 162:Core/Src/stm32f4xx_hal_msp.c **** */
 163:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 164:Core/Src/stm32f4xx_hal_msp.c **** {
 311              		.loc 1 164 1 is_stmt 1 view -0
 312              		.cfi_startproc
 313              		@ args = 0, pretend = 0, frame = 32
ARM GAS  /tmp/ccq0IEox.s 			page 10


 314              		@ frame_needed = 0, uses_anonymous_args = 0
 315              		.loc 1 164 1 is_stmt 0 view .LVU74
 316 0000 00B5     		push	{lr}
 317              	.LCFI7:
 318              		.cfi_def_cfa_offset 4
 319              		.cfi_offset 14, -4
 320 0002 89B0     		sub	sp, sp, #36
 321              	.LCFI8:
 322              		.cfi_def_cfa_offset 40
 165:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 323              		.loc 1 165 3 is_stmt 1 view .LVU75
 324              		.loc 1 165 20 is_stmt 0 view .LVU76
 325 0004 0023     		movs	r3, #0
 326 0006 0393     		str	r3, [sp, #12]
 327 0008 0493     		str	r3, [sp, #16]
 328 000a 0593     		str	r3, [sp, #20]
 329 000c 0693     		str	r3, [sp, #24]
 330 000e 0793     		str	r3, [sp, #28]
 166:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 331              		.loc 1 166 3 is_stmt 1 view .LVU77
 332              		.loc 1 166 11 is_stmt 0 view .LVU78
 333 0010 0268     		ldr	r2, [r0]
 334              		.loc 1 166 5 view .LVU79
 335 0012 154B     		ldr	r3, .L21
 336 0014 9A42     		cmp	r2, r3
 337 0016 02D0     		beq	.L20
 338              	.LVL13:
 339              	.L17:
 167:Core/Src/stm32f4xx_hal_msp.c ****   {
 168:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 0 */
 169:Core/Src/stm32f4xx_hal_msp.c **** 
 170:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 0 */
 171:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 172:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_ENABLE();
 173:Core/Src/stm32f4xx_hal_msp.c **** 
 174:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 175:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 176:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 177:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 178:Core/Src/stm32f4xx_hal_msp.c ****     */
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 183:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 184:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 185:Core/Src/stm32f4xx_hal_msp.c **** 
 186:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspInit 1 */
 187:Core/Src/stm32f4xx_hal_msp.c **** 
 188:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspInit 1 */
 189:Core/Src/stm32f4xx_hal_msp.c **** 
 190:Core/Src/stm32f4xx_hal_msp.c ****   }
 191:Core/Src/stm32f4xx_hal_msp.c **** 
 192:Core/Src/stm32f4xx_hal_msp.c **** }
 340              		.loc 1 192 1 view .LVU80
 341 0018 09B0     		add	sp, sp, #36
 342              	.LCFI9:
ARM GAS  /tmp/ccq0IEox.s 			page 11


 343              		.cfi_remember_state
 344              		.cfi_def_cfa_offset 4
 345              		@ sp needed
 346 001a 5DF804FB 		ldr	pc, [sp], #4
 347              	.LVL14:
 348              	.L20:
 349              	.LCFI10:
 350              		.cfi_restore_state
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 351              		.loc 1 172 5 is_stmt 1 view .LVU81
 352              	.LBB7:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 353              		.loc 1 172 5 view .LVU82
 354 001e 0021     		movs	r1, #0
 355 0020 0191     		str	r1, [sp, #4]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 356              		.loc 1 172 5 view .LVU83
 357 0022 03F5FA33 		add	r3, r3, #128000
 358 0026 1A6C     		ldr	r2, [r3, #64]
 359 0028 42F40032 		orr	r2, r2, #131072
 360 002c 1A64     		str	r2, [r3, #64]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 361              		.loc 1 172 5 view .LVU84
 362 002e 1A6C     		ldr	r2, [r3, #64]
 363 0030 02F40032 		and	r2, r2, #131072
 364 0034 0192     		str	r2, [sp, #4]
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 172 5 view .LVU85
 366 0036 019A     		ldr	r2, [sp, #4]
 367              	.LBE7:
 172:Core/Src/stm32f4xx_hal_msp.c **** 
 368              		.loc 1 172 5 view .LVU86
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 369              		.loc 1 174 5 view .LVU87
 370              	.LBB8:
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 371              		.loc 1 174 5 view .LVU88
 372 0038 0291     		str	r1, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 373              		.loc 1 174 5 view .LVU89
 374 003a 1A6B     		ldr	r2, [r3, #48]
 375 003c 42F00102 		orr	r2, r2, #1
 376 0040 1A63     		str	r2, [r3, #48]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 377              		.loc 1 174 5 view .LVU90
 378 0042 1B6B     		ldr	r3, [r3, #48]
 379 0044 03F00103 		and	r3, r3, #1
 380 0048 0293     		str	r3, [sp, #8]
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 381              		.loc 1 174 5 view .LVU91
 382 004a 029B     		ldr	r3, [sp, #8]
 383              	.LBE8:
 174:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 384              		.loc 1 174 5 view .LVU92
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 385              		.loc 1 179 5 view .LVU93
 179:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
ARM GAS  /tmp/ccq0IEox.s 			page 12


 386              		.loc 1 179 25 is_stmt 0 view .LVU94
 387 004c 0C23     		movs	r3, #12
 388 004e 0393     		str	r3, [sp, #12]
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 389              		.loc 1 180 5 is_stmt 1 view .LVU95
 180:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 390              		.loc 1 180 26 is_stmt 0 view .LVU96
 391 0050 0223     		movs	r3, #2
 392 0052 0493     		str	r3, [sp, #16]
 181:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 393              		.loc 1 181 5 is_stmt 1 view .LVU97
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 394              		.loc 1 182 5 view .LVU98
 182:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 395              		.loc 1 182 27 is_stmt 0 view .LVU99
 396 0054 0323     		movs	r3, #3
 397 0056 0693     		str	r3, [sp, #24]
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 398              		.loc 1 183 5 is_stmt 1 view .LVU100
 183:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 399              		.loc 1 183 31 is_stmt 0 view .LVU101
 400 0058 0723     		movs	r3, #7
 401 005a 0793     		str	r3, [sp, #28]
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 402              		.loc 1 184 5 is_stmt 1 view .LVU102
 403 005c 03A9     		add	r1, sp, #12
 404 005e 0348     		ldr	r0, .L21+4
 405              	.LVL15:
 184:Core/Src/stm32f4xx_hal_msp.c **** 
 406              		.loc 1 184 5 is_stmt 0 view .LVU103
 407 0060 FFF7FEFF 		bl	HAL_GPIO_Init
 408              	.LVL16:
 409              		.loc 1 192 1 view .LVU104
 410 0064 D8E7     		b	.L17
 411              	.L22:
 412 0066 00BF     		.align	2
 413              	.L21:
 414 0068 00440040 		.word	1073759232
 415 006c 00000240 		.word	1073872896
 416              		.cfi_endproc
 417              	.LFE137:
 419              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 420              		.align	1
 421              		.global	HAL_UART_MspDeInit
 422              		.syntax unified
 423              		.thumb
 424              		.thumb_func
 425              		.fpu fpv4-sp-d16
 427              	HAL_UART_MspDeInit:
 428              	.LVL17:
 429              	.LFB138:
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c **** /**
 195:Core/Src/stm32f4xx_hal_msp.c **** * @brief UART MSP De-Initialization
 196:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 197:Core/Src/stm32f4xx_hal_msp.c **** * @param huart: UART handle pointer
 198:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccq0IEox.s 			page 13


 199:Core/Src/stm32f4xx_hal_msp.c **** */
 200:Core/Src/stm32f4xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 201:Core/Src/stm32f4xx_hal_msp.c **** {
 430              		.loc 1 201 1 is_stmt 1 view -0
 431              		.cfi_startproc
 432              		@ args = 0, pretend = 0, frame = 0
 433              		@ frame_needed = 0, uses_anonymous_args = 0
 434              		.loc 1 201 1 is_stmt 0 view .LVU106
 435 0000 08B5     		push	{r3, lr}
 436              	.LCFI11:
 437              		.cfi_def_cfa_offset 8
 438              		.cfi_offset 3, -8
 439              		.cfi_offset 14, -4
 202:Core/Src/stm32f4xx_hal_msp.c ****   if(huart->Instance==USART2)
 440              		.loc 1 202 3 is_stmt 1 view .LVU107
 441              		.loc 1 202 11 is_stmt 0 view .LVU108
 442 0002 0268     		ldr	r2, [r0]
 443              		.loc 1 202 5 view .LVU109
 444 0004 064B     		ldr	r3, .L27
 445 0006 9A42     		cmp	r2, r3
 446 0008 00D0     		beq	.L26
 447              	.LVL18:
 448              	.L23:
 203:Core/Src/stm32f4xx_hal_msp.c ****   {
 204:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 0 */
 205:Core/Src/stm32f4xx_hal_msp.c **** 
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 0 */
 207:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 208:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_USART2_CLK_DISABLE();
 209:Core/Src/stm32f4xx_hal_msp.c **** 
 210:Core/Src/stm32f4xx_hal_msp.c ****     /**USART2 GPIO Configuration
 211:Core/Src/stm32f4xx_hal_msp.c ****     PA2     ------> USART2_TX
 212:Core/Src/stm32f4xx_hal_msp.c ****     PA3     ------> USART2_RX
 213:Core/Src/stm32f4xx_hal_msp.c ****     */
 214:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_2|GPIO_PIN_3);
 215:Core/Src/stm32f4xx_hal_msp.c **** 
 216:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN USART2_MspDeInit 1 */
 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END USART2_MspDeInit 1 */
 219:Core/Src/stm32f4xx_hal_msp.c ****   }
 220:Core/Src/stm32f4xx_hal_msp.c **** 
 221:Core/Src/stm32f4xx_hal_msp.c **** }
 449              		.loc 1 221 1 view .LVU110
 450 000a 08BD     		pop	{r3, pc}
 451              	.LVL19:
 452              	.L26:
 208:Core/Src/stm32f4xx_hal_msp.c **** 
 453              		.loc 1 208 5 is_stmt 1 view .LVU111
 454 000c 054A     		ldr	r2, .L27+4
 455 000e 136C     		ldr	r3, [r2, #64]
 456 0010 23F40033 		bic	r3, r3, #131072
 457 0014 1364     		str	r3, [r2, #64]
 214:Core/Src/stm32f4xx_hal_msp.c **** 
 458              		.loc 1 214 5 view .LVU112
 459 0016 0C21     		movs	r1, #12
 460 0018 0348     		ldr	r0, .L27+8
 461              	.LVL20:
ARM GAS  /tmp/ccq0IEox.s 			page 14


 214:Core/Src/stm32f4xx_hal_msp.c **** 
 462              		.loc 1 214 5 is_stmt 0 view .LVU113
 463 001a FFF7FEFF 		bl	HAL_GPIO_DeInit
 464              	.LVL21:
 465              		.loc 1 221 1 view .LVU114
 466 001e F4E7     		b	.L23
 467              	.L28:
 468              		.align	2
 469              	.L27:
 470 0020 00440040 		.word	1073759232
 471 0024 00380240 		.word	1073887232
 472 0028 00000240 		.word	1073872896
 473              		.cfi_endproc
 474              	.LFE138:
 476              		.text
 477              	.Letext0:
 478              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 479              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 480              		.file 4 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 481              		.file 5 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 482              		.file 6 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 483              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 484              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_uart.h"
ARM GAS  /tmp/ccq0IEox.s 			page 15


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccq0IEox.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccq0IEox.s:26     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccq0IEox.s:80     .text.HAL_MspInit:0000000000000034 $d
     /tmp/ccq0IEox.s:85     .text.HAL_TIM_Encoder_MspInit:0000000000000000 $t
     /tmp/ccq0IEox.s:92     .text.HAL_TIM_Encoder_MspInit:0000000000000000 HAL_TIM_Encoder_MspInit
     /tmp/ccq0IEox.s:234    .text.HAL_TIM_Encoder_MspInit:0000000000000088 $d
     /tmp/ccq0IEox.s:240    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 $t
     /tmp/ccq0IEox.s:247    .text.HAL_TIM_Encoder_MspDeInit:0000000000000000 HAL_TIM_Encoder_MspDeInit
     /tmp/ccq0IEox.s:294    .text.HAL_TIM_Encoder_MspDeInit:0000000000000028 $d
     /tmp/ccq0IEox.s:301    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccq0IEox.s:308    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccq0IEox.s:414    .text.HAL_UART_MspInit:0000000000000068 $d
     /tmp/ccq0IEox.s:420    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccq0IEox.s:427    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccq0IEox.s:470    .text.HAL_UART_MspDeInit:0000000000000020 $d

UNDEFINED SYMBOLS
HAL_GPIO_Init
HAL_GPIO_DeInit
