
446-I2S-AUDIO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ce1c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002e8  0800cfec  0800cfec  0001cfec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d2d4  0800d2d4  00020510  2**0
                  CONTENTS
  4 .ARM          00000008  0800d2d4  0800d2d4  0001d2d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d2dc  0800d2dc  00020510  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d2dc  0800d2dc  0001d2dc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d2e0  0800d2e0  0001d2e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000510  20000000  0800d2e4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00002ea0  20000510  0800d7f4  00020510  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200033b0  0800d7f4  000233b0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020510  2**0
                  CONTENTS, READONLY
 12 .comment      000000c2  00000000  00000000  00020540  2**0
                  CONTENTS, READONLY
 13 .debug_info   00015e3f  00000000  00000000  00020602  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000353b  00000000  00000000  00036441  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001508  00000000  00000000  00039980  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001051  00000000  00000000  0003ae88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002588c  00000000  00000000  0003bed9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001a996  00000000  00000000  00061765  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d8244  00000000  00000000  0007c0fb  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  000062fc  00000000  00000000  00154340  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015a63c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000510 	.word	0x20000510
 80001ec:	00000000 	.word	0x00000000
 80001f0:	0800cfd4 	.word	0x0800cfd4

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000514 	.word	0x20000514
 800020c:	0800cfd4 	.word	0x0800cfd4

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 80002d4:	f000 b970 	b.w	80005b8 <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9e08      	ldr	r6, [sp, #32]
 80002f6:	460d      	mov	r5, r1
 80002f8:	4604      	mov	r4, r0
 80002fa:	460f      	mov	r7, r1
 80002fc:	2b00      	cmp	r3, #0
 80002fe:	d14a      	bne.n	8000396 <__udivmoddi4+0xa6>
 8000300:	428a      	cmp	r2, r1
 8000302:	4694      	mov	ip, r2
 8000304:	d965      	bls.n	80003d2 <__udivmoddi4+0xe2>
 8000306:	fab2 f382 	clz	r3, r2
 800030a:	b143      	cbz	r3, 800031e <__udivmoddi4+0x2e>
 800030c:	fa02 fc03 	lsl.w	ip, r2, r3
 8000310:	f1c3 0220 	rsb	r2, r3, #32
 8000314:	409f      	lsls	r7, r3
 8000316:	fa20 f202 	lsr.w	r2, r0, r2
 800031a:	4317      	orrs	r7, r2
 800031c:	409c      	lsls	r4, r3
 800031e:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 8000322:	fa1f f58c 	uxth.w	r5, ip
 8000326:	fbb7 f1fe 	udiv	r1, r7, lr
 800032a:	0c22      	lsrs	r2, r4, #16
 800032c:	fb0e 7711 	mls	r7, lr, r1, r7
 8000330:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000334:	fb01 f005 	mul.w	r0, r1, r5
 8000338:	4290      	cmp	r0, r2
 800033a:	d90a      	bls.n	8000352 <__udivmoddi4+0x62>
 800033c:	eb1c 0202 	adds.w	r2, ip, r2
 8000340:	f101 37ff 	add.w	r7, r1, #4294967295	; 0xffffffff
 8000344:	f080 811c 	bcs.w	8000580 <__udivmoddi4+0x290>
 8000348:	4290      	cmp	r0, r2
 800034a:	f240 8119 	bls.w	8000580 <__udivmoddi4+0x290>
 800034e:	3902      	subs	r1, #2
 8000350:	4462      	add	r2, ip
 8000352:	1a12      	subs	r2, r2, r0
 8000354:	b2a4      	uxth	r4, r4
 8000356:	fbb2 f0fe 	udiv	r0, r2, lr
 800035a:	fb0e 2210 	mls	r2, lr, r0, r2
 800035e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000362:	fb00 f505 	mul.w	r5, r0, r5
 8000366:	42a5      	cmp	r5, r4
 8000368:	d90a      	bls.n	8000380 <__udivmoddi4+0x90>
 800036a:	eb1c 0404 	adds.w	r4, ip, r4
 800036e:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000372:	f080 8107 	bcs.w	8000584 <__udivmoddi4+0x294>
 8000376:	42a5      	cmp	r5, r4
 8000378:	f240 8104 	bls.w	8000584 <__udivmoddi4+0x294>
 800037c:	4464      	add	r4, ip
 800037e:	3802      	subs	r0, #2
 8000380:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000384:	1b64      	subs	r4, r4, r5
 8000386:	2100      	movs	r1, #0
 8000388:	b11e      	cbz	r6, 8000392 <__udivmoddi4+0xa2>
 800038a:	40dc      	lsrs	r4, r3
 800038c:	2300      	movs	r3, #0
 800038e:	e9c6 4300 	strd	r4, r3, [r6]
 8000392:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000396:	428b      	cmp	r3, r1
 8000398:	d908      	bls.n	80003ac <__udivmoddi4+0xbc>
 800039a:	2e00      	cmp	r6, #0
 800039c:	f000 80ed 	beq.w	800057a <__udivmoddi4+0x28a>
 80003a0:	2100      	movs	r1, #0
 80003a2:	e9c6 0500 	strd	r0, r5, [r6]
 80003a6:	4608      	mov	r0, r1
 80003a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ac:	fab3 f183 	clz	r1, r3
 80003b0:	2900      	cmp	r1, #0
 80003b2:	d149      	bne.n	8000448 <__udivmoddi4+0x158>
 80003b4:	42ab      	cmp	r3, r5
 80003b6:	d302      	bcc.n	80003be <__udivmoddi4+0xce>
 80003b8:	4282      	cmp	r2, r0
 80003ba:	f200 80f8 	bhi.w	80005ae <__udivmoddi4+0x2be>
 80003be:	1a84      	subs	r4, r0, r2
 80003c0:	eb65 0203 	sbc.w	r2, r5, r3
 80003c4:	2001      	movs	r0, #1
 80003c6:	4617      	mov	r7, r2
 80003c8:	2e00      	cmp	r6, #0
 80003ca:	d0e2      	beq.n	8000392 <__udivmoddi4+0xa2>
 80003cc:	e9c6 4700 	strd	r4, r7, [r6]
 80003d0:	e7df      	b.n	8000392 <__udivmoddi4+0xa2>
 80003d2:	b902      	cbnz	r2, 80003d6 <__udivmoddi4+0xe6>
 80003d4:	deff      	udf	#255	; 0xff
 80003d6:	fab2 f382 	clz	r3, r2
 80003da:	2b00      	cmp	r3, #0
 80003dc:	f040 8090 	bne.w	8000500 <__udivmoddi4+0x210>
 80003e0:	1a8a      	subs	r2, r1, r2
 80003e2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e6:	fa1f fe8c 	uxth.w	lr, ip
 80003ea:	2101      	movs	r1, #1
 80003ec:	fbb2 f5f7 	udiv	r5, r2, r7
 80003f0:	fb07 2015 	mls	r0, r7, r5, r2
 80003f4:	0c22      	lsrs	r2, r4, #16
 80003f6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003fa:	fb0e f005 	mul.w	r0, lr, r5
 80003fe:	4290      	cmp	r0, r2
 8000400:	d908      	bls.n	8000414 <__udivmoddi4+0x124>
 8000402:	eb1c 0202 	adds.w	r2, ip, r2
 8000406:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 800040a:	d202      	bcs.n	8000412 <__udivmoddi4+0x122>
 800040c:	4290      	cmp	r0, r2
 800040e:	f200 80cb 	bhi.w	80005a8 <__udivmoddi4+0x2b8>
 8000412:	4645      	mov	r5, r8
 8000414:	1a12      	subs	r2, r2, r0
 8000416:	b2a4      	uxth	r4, r4
 8000418:	fbb2 f0f7 	udiv	r0, r2, r7
 800041c:	fb07 2210 	mls	r2, r7, r0, r2
 8000420:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000424:	fb0e fe00 	mul.w	lr, lr, r0
 8000428:	45a6      	cmp	lr, r4
 800042a:	d908      	bls.n	800043e <__udivmoddi4+0x14e>
 800042c:	eb1c 0404 	adds.w	r4, ip, r4
 8000430:	f100 32ff 	add.w	r2, r0, #4294967295	; 0xffffffff
 8000434:	d202      	bcs.n	800043c <__udivmoddi4+0x14c>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f200 80bb 	bhi.w	80005b2 <__udivmoddi4+0x2c2>
 800043c:	4610      	mov	r0, r2
 800043e:	eba4 040e 	sub.w	r4, r4, lr
 8000442:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000446:	e79f      	b.n	8000388 <__udivmoddi4+0x98>
 8000448:	f1c1 0720 	rsb	r7, r1, #32
 800044c:	408b      	lsls	r3, r1
 800044e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000452:	ea4c 0c03 	orr.w	ip, ip, r3
 8000456:	fa05 f401 	lsl.w	r4, r5, r1
 800045a:	fa20 f307 	lsr.w	r3, r0, r7
 800045e:	40fd      	lsrs	r5, r7
 8000460:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000464:	4323      	orrs	r3, r4
 8000466:	fbb5 f8f9 	udiv	r8, r5, r9
 800046a:	fa1f fe8c 	uxth.w	lr, ip
 800046e:	fb09 5518 	mls	r5, r9, r8, r5
 8000472:	0c1c      	lsrs	r4, r3, #16
 8000474:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000478:	fb08 f50e 	mul.w	r5, r8, lr
 800047c:	42a5      	cmp	r5, r4
 800047e:	fa02 f201 	lsl.w	r2, r2, r1
 8000482:	fa00 f001 	lsl.w	r0, r0, r1
 8000486:	d90b      	bls.n	80004a0 <__udivmoddi4+0x1b0>
 8000488:	eb1c 0404 	adds.w	r4, ip, r4
 800048c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000490:	f080 8088 	bcs.w	80005a4 <__udivmoddi4+0x2b4>
 8000494:	42a5      	cmp	r5, r4
 8000496:	f240 8085 	bls.w	80005a4 <__udivmoddi4+0x2b4>
 800049a:	f1a8 0802 	sub.w	r8, r8, #2
 800049e:	4464      	add	r4, ip
 80004a0:	1b64      	subs	r4, r4, r5
 80004a2:	b29d      	uxth	r5, r3
 80004a4:	fbb4 f3f9 	udiv	r3, r4, r9
 80004a8:	fb09 4413 	mls	r4, r9, r3, r4
 80004ac:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80004b0:	fb03 fe0e 	mul.w	lr, r3, lr
 80004b4:	45a6      	cmp	lr, r4
 80004b6:	d908      	bls.n	80004ca <__udivmoddi4+0x1da>
 80004b8:	eb1c 0404 	adds.w	r4, ip, r4
 80004bc:	f103 35ff 	add.w	r5, r3, #4294967295	; 0xffffffff
 80004c0:	d26c      	bcs.n	800059c <__udivmoddi4+0x2ac>
 80004c2:	45a6      	cmp	lr, r4
 80004c4:	d96a      	bls.n	800059c <__udivmoddi4+0x2ac>
 80004c6:	3b02      	subs	r3, #2
 80004c8:	4464      	add	r4, ip
 80004ca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80004ce:	fba3 9502 	umull	r9, r5, r3, r2
 80004d2:	eba4 040e 	sub.w	r4, r4, lr
 80004d6:	42ac      	cmp	r4, r5
 80004d8:	46c8      	mov	r8, r9
 80004da:	46ae      	mov	lr, r5
 80004dc:	d356      	bcc.n	800058c <__udivmoddi4+0x29c>
 80004de:	d053      	beq.n	8000588 <__udivmoddi4+0x298>
 80004e0:	b156      	cbz	r6, 80004f8 <__udivmoddi4+0x208>
 80004e2:	ebb0 0208 	subs.w	r2, r0, r8
 80004e6:	eb64 040e 	sbc.w	r4, r4, lr
 80004ea:	fa04 f707 	lsl.w	r7, r4, r7
 80004ee:	40ca      	lsrs	r2, r1
 80004f0:	40cc      	lsrs	r4, r1
 80004f2:	4317      	orrs	r7, r2
 80004f4:	e9c6 7400 	strd	r7, r4, [r6]
 80004f8:	4618      	mov	r0, r3
 80004fa:	2100      	movs	r1, #0
 80004fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000500:	f1c3 0120 	rsb	r1, r3, #32
 8000504:	fa02 fc03 	lsl.w	ip, r2, r3
 8000508:	fa20 f201 	lsr.w	r2, r0, r1
 800050c:	fa25 f101 	lsr.w	r1, r5, r1
 8000510:	409d      	lsls	r5, r3
 8000512:	432a      	orrs	r2, r5
 8000514:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000518:	fa1f fe8c 	uxth.w	lr, ip
 800051c:	fbb1 f0f7 	udiv	r0, r1, r7
 8000520:	fb07 1510 	mls	r5, r7, r0, r1
 8000524:	0c11      	lsrs	r1, r2, #16
 8000526:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 800052a:	fb00 f50e 	mul.w	r5, r0, lr
 800052e:	428d      	cmp	r5, r1
 8000530:	fa04 f403 	lsl.w	r4, r4, r3
 8000534:	d908      	bls.n	8000548 <__udivmoddi4+0x258>
 8000536:	eb1c 0101 	adds.w	r1, ip, r1
 800053a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 800053e:	d22f      	bcs.n	80005a0 <__udivmoddi4+0x2b0>
 8000540:	428d      	cmp	r5, r1
 8000542:	d92d      	bls.n	80005a0 <__udivmoddi4+0x2b0>
 8000544:	3802      	subs	r0, #2
 8000546:	4461      	add	r1, ip
 8000548:	1b49      	subs	r1, r1, r5
 800054a:	b292      	uxth	r2, r2
 800054c:	fbb1 f5f7 	udiv	r5, r1, r7
 8000550:	fb07 1115 	mls	r1, r7, r5, r1
 8000554:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000558:	fb05 f10e 	mul.w	r1, r5, lr
 800055c:	4291      	cmp	r1, r2
 800055e:	d908      	bls.n	8000572 <__udivmoddi4+0x282>
 8000560:	eb1c 0202 	adds.w	r2, ip, r2
 8000564:	f105 38ff 	add.w	r8, r5, #4294967295	; 0xffffffff
 8000568:	d216      	bcs.n	8000598 <__udivmoddi4+0x2a8>
 800056a:	4291      	cmp	r1, r2
 800056c:	d914      	bls.n	8000598 <__udivmoddi4+0x2a8>
 800056e:	3d02      	subs	r5, #2
 8000570:	4462      	add	r2, ip
 8000572:	1a52      	subs	r2, r2, r1
 8000574:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000578:	e738      	b.n	80003ec <__udivmoddi4+0xfc>
 800057a:	4631      	mov	r1, r6
 800057c:	4630      	mov	r0, r6
 800057e:	e708      	b.n	8000392 <__udivmoddi4+0xa2>
 8000580:	4639      	mov	r1, r7
 8000582:	e6e6      	b.n	8000352 <__udivmoddi4+0x62>
 8000584:	4610      	mov	r0, r2
 8000586:	e6fb      	b.n	8000380 <__udivmoddi4+0x90>
 8000588:	4548      	cmp	r0, r9
 800058a:	d2a9      	bcs.n	80004e0 <__udivmoddi4+0x1f0>
 800058c:	ebb9 0802 	subs.w	r8, r9, r2
 8000590:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000594:	3b01      	subs	r3, #1
 8000596:	e7a3      	b.n	80004e0 <__udivmoddi4+0x1f0>
 8000598:	4645      	mov	r5, r8
 800059a:	e7ea      	b.n	8000572 <__udivmoddi4+0x282>
 800059c:	462b      	mov	r3, r5
 800059e:	e794      	b.n	80004ca <__udivmoddi4+0x1da>
 80005a0:	4640      	mov	r0, r8
 80005a2:	e7d1      	b.n	8000548 <__udivmoddi4+0x258>
 80005a4:	46d0      	mov	r8, sl
 80005a6:	e77b      	b.n	80004a0 <__udivmoddi4+0x1b0>
 80005a8:	3d02      	subs	r5, #2
 80005aa:	4462      	add	r2, ip
 80005ac:	e732      	b.n	8000414 <__udivmoddi4+0x124>
 80005ae:	4608      	mov	r0, r1
 80005b0:	e70a      	b.n	80003c8 <__udivmoddi4+0xd8>
 80005b2:	4464      	add	r4, ip
 80005b4:	3802      	subs	r0, #2
 80005b6:	e742      	b.n	800043e <__udivmoddi4+0x14e>

080005b8 <__aeabi_idiv0>:
 80005b8:	4770      	bx	lr
 80005ba:	bf00      	nop

080005bc <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 80005bc:	b480      	push	{r7}
 80005be:	b083      	sub	sp, #12
 80005c0:	af00      	add	r7, sp, #0
 80005c2:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005c4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005c8:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 80005cc:	f003 0301 	and.w	r3, r3, #1
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d013      	beq.n	80005fc <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 80005d4:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005d8:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80005dc:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 80005e0:	2b00      	cmp	r3, #0
 80005e2:	d00b      	beq.n	80005fc <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 80005e4:	e000      	b.n	80005e8 <ITM_SendChar+0x2c>
    {
      __NOP();
 80005e6:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 80005e8:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005ec:	681b      	ldr	r3, [r3, #0]
 80005ee:	2b00      	cmp	r3, #0
 80005f0:	d0f9      	beq.n	80005e6 <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 80005f2:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 80005f6:	687a      	ldr	r2, [r7, #4]
 80005f8:	b2d2      	uxtb	r2, r2
 80005fa:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005fc:	687b      	ldr	r3, [r7, #4]
}
 80005fe:	4618      	mov	r0, r3
 8000600:	370c      	adds	r7, #12
 8000602:	46bd      	mov	sp, r7
 8000604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000608:	4770      	bx	lr
	...

0800060c <myprintf>:
void set_wav_header(void);
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void myprintf(const char *fmt, ...) {
 800060c:	b40f      	push	{r0, r1, r2, r3}
 800060e:	b580      	push	{r7, lr}
 8000610:	b082      	sub	sp, #8
 8000612:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8000614:	f107 0314 	add.w	r3, r7, #20
 8000618:	603b      	str	r3, [r7, #0]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800061a:	683b      	ldr	r3, [r7, #0]
 800061c:	693a      	ldr	r2, [r7, #16]
 800061e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000622:	480b      	ldr	r0, [pc, #44]	; (8000650 <myprintf+0x44>)
 8000624:	f00b f90a 	bl	800b83c <vsniprintf>
  va_end(args);

  int len = strlen(buffer);
 8000628:	4809      	ldr	r0, [pc, #36]	; (8000650 <myprintf+0x44>)
 800062a:	f7ff fdf1 	bl	8000210 <strlen>
 800062e:	4603      	mov	r3, r0
 8000630:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart2, (uint8_t*)buffer, len, -1);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	b29a      	uxth	r2, r3
 8000636:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800063a:	4905      	ldr	r1, [pc, #20]	; (8000650 <myprintf+0x44>)
 800063c:	4805      	ldr	r0, [pc, #20]	; (8000654 <myprintf+0x48>)
 800063e:	f005 fbea 	bl	8005e16 <HAL_UART_Transmit>
}
 8000642:	bf00      	nop
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800064c:	b004      	add	sp, #16
 800064e:	4770      	bx	lr
 8000650:	200030bc 	.word	0x200030bc
 8000654:	20003078 	.word	0x20003078

08000658 <WavProcess_HeaderInit>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderInit()
{
 8000658:	b480      	push	{r7}
 800065a:	b085      	sub	sp, #20
 800065c:	af00      	add	r7, sp, #0
  uint16_t   BitPerSample=16;
 800065e:	2310      	movs	r3, #16
 8000660:	81fb      	strh	r3, [r7, #14]
  uint16_t   NbrChannels=AUDIO_CHANNELS;
 8000662:	2302      	movs	r3, #2
 8000664:	81bb      	strh	r3, [r7, #12]
  uint32_t   ByteRate=AUDIO_SAMPLING_FREQUENCY*(BitPerSample/8);
 8000666:	89fb      	ldrh	r3, [r7, #14]
 8000668:	08db      	lsrs	r3, r3, #3
 800066a:	b29b      	uxth	r3, r3
 800066c:	461a      	mov	r2, r3
 800066e:	f64b 3380 	movw	r3, #48000	; 0xbb80
 8000672:	fb02 f303 	mul.w	r3, r2, r3
 8000676:	60bb      	str	r3, [r7, #8]

  uint32_t   SampleRate=AUDIO_SAMPLING_FREQUENCY;
 8000678:	f64b 3380 	movw	r3, #48000	; 0xbb80
 800067c:	607b      	str	r3, [r7, #4]
  uint16_t   BlockAlign= NbrChannels * (BitPerSample/8);
 800067e:	89fb      	ldrh	r3, [r7, #14]
 8000680:	08db      	lsrs	r3, r3, #3
 8000682:	b29b      	uxth	r3, r3
 8000684:	89ba      	ldrh	r2, [r7, #12]
 8000686:	fb12 f303 	smulbb	r3, r2, r3
 800068a:	807b      	strh	r3, [r7, #2]

  /* Write chunkID, must be 'RIFF'  ------------------------------------------*/
  pHeader[0] = 'R';
 800068c:	4b53      	ldr	r3, [pc, #332]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800068e:	2252      	movs	r2, #82	; 0x52
 8000690:	701a      	strb	r2, [r3, #0]
  pHeader[1] = 'I';
 8000692:	4b52      	ldr	r3, [pc, #328]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000694:	2249      	movs	r2, #73	; 0x49
 8000696:	705a      	strb	r2, [r3, #1]
  pHeader[2] = 'F';
 8000698:	4b50      	ldr	r3, [pc, #320]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800069a:	2246      	movs	r2, #70	; 0x46
 800069c:	709a      	strb	r2, [r3, #2]
  pHeader[3] = 'F';
 800069e:	4b4f      	ldr	r3, [pc, #316]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006a0:	2246      	movs	r2, #70	; 0x46
 80006a2:	70da      	strb	r2, [r3, #3]

  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the
     recording opearation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = 0x00;
 80006a4:	4b4d      	ldr	r3, [pc, #308]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	711a      	strb	r2, [r3, #4]
  pHeader[5] = 0x4C;
 80006aa:	4b4c      	ldr	r3, [pc, #304]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006ac:	224c      	movs	r2, #76	; 0x4c
 80006ae:	715a      	strb	r2, [r3, #5]
  pHeader[6] = 0x1D;
 80006b0:	4b4a      	ldr	r3, [pc, #296]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006b2:	221d      	movs	r2, #29
 80006b4:	719a      	strb	r2, [r3, #6]
  pHeader[7] = 0x00;
 80006b6:	4b49      	ldr	r3, [pc, #292]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	71da      	strb	r2, [r3, #7]

  /* Write the file format, must be 'WAVE' -----------------------------------*/
  pHeader[8]  = 'W';
 80006bc:	4b47      	ldr	r3, [pc, #284]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006be:	2257      	movs	r2, #87	; 0x57
 80006c0:	721a      	strb	r2, [r3, #8]
  pHeader[9]  = 'A';
 80006c2:	4b46      	ldr	r3, [pc, #280]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006c4:	2241      	movs	r2, #65	; 0x41
 80006c6:	725a      	strb	r2, [r3, #9]
  pHeader[10] = 'V';
 80006c8:	4b44      	ldr	r3, [pc, #272]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006ca:	2256      	movs	r2, #86	; 0x56
 80006cc:	729a      	strb	r2, [r3, #10]
  pHeader[11] = 'E';
 80006ce:	4b43      	ldr	r3, [pc, #268]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006d0:	2245      	movs	r2, #69	; 0x45
 80006d2:	72da      	strb	r2, [r3, #11]

  /* Write the format chunk, must be'fmt ' -----------------------------------*/
  pHeader[12]  = 'f';
 80006d4:	4b41      	ldr	r3, [pc, #260]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006d6:	2266      	movs	r2, #102	; 0x66
 80006d8:	731a      	strb	r2, [r3, #12]
  pHeader[13]  = 'm';
 80006da:	4b40      	ldr	r3, [pc, #256]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006dc:	226d      	movs	r2, #109	; 0x6d
 80006de:	735a      	strb	r2, [r3, #13]
  pHeader[14]  = 't';
 80006e0:	4b3e      	ldr	r3, [pc, #248]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006e2:	2274      	movs	r2, #116	; 0x74
 80006e4:	739a      	strb	r2, [r3, #14]
  pHeader[15]  = ' ';
 80006e6:	4b3d      	ldr	r3, [pc, #244]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006e8:	2220      	movs	r2, #32
 80006ea:	73da      	strb	r2, [r3, #15]

  /* Write the length of the 'fmt' data, must be 0x10 ------------------------*/
  pHeader[16]  = 0x10;
 80006ec:	4b3b      	ldr	r3, [pc, #236]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006ee:	2210      	movs	r2, #16
 80006f0:	741a      	strb	r2, [r3, #16]
  pHeader[17]  = 0x00;
 80006f2:	4b3a      	ldr	r3, [pc, #232]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006f4:	2200      	movs	r2, #0
 80006f6:	745a      	strb	r2, [r3, #17]
  pHeader[18]  = 0x00;
 80006f8:	4b38      	ldr	r3, [pc, #224]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80006fa:	2200      	movs	r2, #0
 80006fc:	749a      	strb	r2, [r3, #18]
  pHeader[19]  = 0x00;
 80006fe:	4b37      	ldr	r3, [pc, #220]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000700:	2200      	movs	r2, #0
 8000702:	74da      	strb	r2, [r3, #19]

  /* Write the audio format, must be 0x01 (PCM) ------------------------------*/
  pHeader[20]  = 0x01;
 8000704:	4b35      	ldr	r3, [pc, #212]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000706:	2201      	movs	r2, #1
 8000708:	751a      	strb	r2, [r3, #20]
  pHeader[21]  = 0x00;
 800070a:	4b34      	ldr	r3, [pc, #208]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800070c:	2200      	movs	r2, #0
 800070e:	755a      	strb	r2, [r3, #21]

  /* Write the number of channels, ie. 0x01 (Mono) ---------------------------*/
  pHeader[22]  = NbrChannels;
 8000710:	89bb      	ldrh	r3, [r7, #12]
 8000712:	b2da      	uxtb	r2, r3
 8000714:	4b31      	ldr	r3, [pc, #196]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000716:	759a      	strb	r2, [r3, #22]
  pHeader[23]  = 0x00;
 8000718:	4b30      	ldr	r3, [pc, #192]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800071a:	2200      	movs	r2, #0
 800071c:	75da      	strb	r2, [r3, #23]

  /* Write the Sample Rate in Hz ---------------------------------------------*/
  /* Write Little Endian ie. 8000 = 0x00001F40 => byte[24]=0x40, byte[27]=0x00*/
  pHeader[24]  = (uint8_t)((SampleRate & 0xFF));
 800071e:	687b      	ldr	r3, [r7, #4]
 8000720:	b2da      	uxtb	r2, r3
 8000722:	4b2e      	ldr	r3, [pc, #184]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000724:	761a      	strb	r2, [r3, #24]
  pHeader[25]  = (uint8_t)((SampleRate >> 8) & 0xFF);
 8000726:	687b      	ldr	r3, [r7, #4]
 8000728:	0a1b      	lsrs	r3, r3, #8
 800072a:	b2da      	uxtb	r2, r3
 800072c:	4b2b      	ldr	r3, [pc, #172]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800072e:	765a      	strb	r2, [r3, #25]
  pHeader[26]  = (uint8_t)((SampleRate >> 16) & 0xFF);
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	0c1b      	lsrs	r3, r3, #16
 8000734:	b2da      	uxtb	r2, r3
 8000736:	4b29      	ldr	r3, [pc, #164]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000738:	769a      	strb	r2, [r3, #26]
  pHeader[27]  = (uint8_t)((SampleRate >> 24) & 0xFF);
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	0e1b      	lsrs	r3, r3, #24
 800073e:	b2da      	uxtb	r2, r3
 8000740:	4b26      	ldr	r3, [pc, #152]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000742:	76da      	strb	r2, [r3, #27]

  /* Write the Byte Rate -----------------------------------------------------*/
  pHeader[28]  = (uint8_t)(( ByteRate & 0xFF));
 8000744:	68bb      	ldr	r3, [r7, #8]
 8000746:	b2da      	uxtb	r2, r3
 8000748:	4b24      	ldr	r3, [pc, #144]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800074a:	771a      	strb	r2, [r3, #28]
  pHeader[29]  = (uint8_t)(( ByteRate >> 8) & 0xFF);
 800074c:	68bb      	ldr	r3, [r7, #8]
 800074e:	0a1b      	lsrs	r3, r3, #8
 8000750:	b2da      	uxtb	r2, r3
 8000752:	4b22      	ldr	r3, [pc, #136]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000754:	775a      	strb	r2, [r3, #29]
  pHeader[30]  = (uint8_t)(( ByteRate >> 16) & 0xFF);
 8000756:	68bb      	ldr	r3, [r7, #8]
 8000758:	0c1b      	lsrs	r3, r3, #16
 800075a:	b2da      	uxtb	r2, r3
 800075c:	4b1f      	ldr	r3, [pc, #124]	; (80007dc <WavProcess_HeaderInit+0x184>)
 800075e:	779a      	strb	r2, [r3, #30]
  pHeader[31]  = (uint8_t)(( ByteRate >> 24) & 0xFF);
 8000760:	68bb      	ldr	r3, [r7, #8]
 8000762:	0e1b      	lsrs	r3, r3, #24
 8000764:	b2da      	uxtb	r2, r3
 8000766:	4b1d      	ldr	r3, [pc, #116]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000768:	77da      	strb	r2, [r3, #31]

  /* Write the block alignment -----------------------------------------------*/
  pHeader[32]  = BlockAlign;
 800076a:	887b      	ldrh	r3, [r7, #2]
 800076c:	b2da      	uxtb	r2, r3
 800076e:	4b1b      	ldr	r3, [pc, #108]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000770:	f883 2020 	strb.w	r2, [r3, #32]
  pHeader[33]  = 0x00;
 8000774:	4b19      	ldr	r3, [pc, #100]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000776:	2200      	movs	r2, #0
 8000778:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Write the number of bits per sample -------------------------------------*/
  pHeader[34]  = BitPerSample;
 800077c:	89fb      	ldrh	r3, [r7, #14]
 800077e:	b2da      	uxtb	r2, r3
 8000780:	4b16      	ldr	r3, [pc, #88]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000782:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
  pHeader[35]  = 0x00;
 8000786:	4b15      	ldr	r3, [pc, #84]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000788:	2200      	movs	r2, #0
 800078a:	f883 2023 	strb.w	r2, [r3, #35]	; 0x23

  /* Write the Data chunk, must be 'data' ------------------------------------*/
  pHeader[36]  = 'd';
 800078e:	4b13      	ldr	r3, [pc, #76]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000790:	2264      	movs	r2, #100	; 0x64
 8000792:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  pHeader[37]  = 'a';
 8000796:	4b11      	ldr	r3, [pc, #68]	; (80007dc <WavProcess_HeaderInit+0x184>)
 8000798:	2261      	movs	r2, #97	; 0x61
 800079a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  pHeader[38]  = 't';
 800079e:	4b0f      	ldr	r3, [pc, #60]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007a0:	2274      	movs	r2, #116	; 0x74
 80007a2:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  pHeader[39]  = 'a';
 80007a6:	4b0d      	ldr	r3, [pc, #52]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007a8:	2261      	movs	r2, #97	; 0x61
 80007aa:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27

  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  pHeader[40]  = 0x00;
 80007ae:	4b0b      	ldr	r3, [pc, #44]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007b0:	2200      	movs	r2, #0
 80007b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  pHeader[41]  = 0x4C;
 80007b6:	4b09      	ldr	r3, [pc, #36]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007b8:	224c      	movs	r2, #76	; 0x4c
 80007ba:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pHeader[42]  = 0x1D;
 80007be:	4b07      	ldr	r3, [pc, #28]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007c0:	221d      	movs	r2, #29
 80007c2:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  pHeader[43]  = 0x00;
 80007c6:	4b05      	ldr	r3, [pc, #20]	; (80007dc <WavProcess_HeaderInit+0x184>)
 80007c8:	2200      	movs	r2, #0
 80007ca:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b

  /* Return 0 if all operations are OK */
  return 0;
 80007ce:	2300      	movs	r3, #0
}
 80007d0:	4618      	mov	r0, r3
 80007d2:	3714      	adds	r7, #20
 80007d4:	46bd      	mov	sp, r7
 80007d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007da:	4770      	bx	lr
 80007dc:	20002e58 	.word	0x20002e58

080007e0 <WavProcess_HeaderUpdate>:
  * @param  pHeader: Header Buffer to be filled
  * @param  pWaveFormatStruct: Pointer to the wave structure to be filled.
  * @retval 0 if passed, !0 if failed.
  */
static uint32_t WavProcess_HeaderUpdate(uint32_t len)
{
 80007e0:	b480      	push	{r7}
 80007e2:	b083      	sub	sp, #12
 80007e4:	af00      	add	r7, sp, #0
 80007e6:	6078      	str	r0, [r7, #4]
  /* Write the file length ----------------------------------------------------*/
  /* The sampling time: this value will be be written back at the end of the
     recording opearation.  Example: 661500 Btyes = 0x000A17FC, byte[7]=0x00, byte[4]=0xFC */
  pHeader[4] = (uint8_t)(len);
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	b2da      	uxtb	r2, r3
 80007ec:	4b18      	ldr	r3, [pc, #96]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 80007ee:	711a      	strb	r2, [r3, #4]
  pHeader[5] = (uint8_t)(len >> 8);
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	0a1b      	lsrs	r3, r3, #8
 80007f4:	b2da      	uxtb	r2, r3
 80007f6:	4b16      	ldr	r3, [pc, #88]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 80007f8:	715a      	strb	r2, [r3, #5]
  pHeader[6] = (uint8_t)(len >> 16);
 80007fa:	687b      	ldr	r3, [r7, #4]
 80007fc:	0c1b      	lsrs	r3, r3, #16
 80007fe:	b2da      	uxtb	r2, r3
 8000800:	4b13      	ldr	r3, [pc, #76]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 8000802:	719a      	strb	r2, [r3, #6]
  pHeader[7] = (uint8_t)(len >> 24);
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	0e1b      	lsrs	r3, r3, #24
 8000808:	b2da      	uxtb	r2, r3
 800080a:	4b11      	ldr	r3, [pc, #68]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 800080c:	71da      	strb	r2, [r3, #7]
  /* Write the number of sample data -----------------------------------------*/
  /* This variable will be written back at the end of the recording operation */
  len -=44;
 800080e:	687b      	ldr	r3, [r7, #4]
 8000810:	3b2c      	subs	r3, #44	; 0x2c
 8000812:	607b      	str	r3, [r7, #4]
  pHeader[40] = (uint8_t)(len);
 8000814:	687b      	ldr	r3, [r7, #4]
 8000816:	b2da      	uxtb	r2, r3
 8000818:	4b0d      	ldr	r3, [pc, #52]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 800081a:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
  pHeader[41] = (uint8_t)(len >> 8);
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	0a1b      	lsrs	r3, r3, #8
 8000822:	b2da      	uxtb	r2, r3
 8000824:	4b0a      	ldr	r3, [pc, #40]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 8000826:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
  pHeader[42] = (uint8_t)(len >> 16);
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	0c1b      	lsrs	r3, r3, #16
 800082e:	b2da      	uxtb	r2, r3
 8000830:	4b07      	ldr	r3, [pc, #28]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 8000832:	f883 202a 	strb.w	r2, [r3, #42]	; 0x2a
  pHeader[43] = (uint8_t)(len >> 24);
 8000836:	687b      	ldr	r3, [r7, #4]
 8000838:	0e1b      	lsrs	r3, r3, #24
 800083a:	b2da      	uxtb	r2, r3
 800083c:	4b04      	ldr	r3, [pc, #16]	; (8000850 <WavProcess_HeaderUpdate+0x70>)
 800083e:	f883 202b 	strb.w	r2, [r3, #43]	; 0x2b
  /* Return 0 if all operations are OK */
  return 0;
 8000842:	2300      	movs	r3, #0
}
 8000844:	4618      	mov	r0, r3
 8000846:	370c      	adds	r7, #12
 8000848:	46bd      	mov	sp, r7
 800084a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084e:	4770      	bx	lr
 8000850:	20002e58 	.word	0x20002e58

08000854 <DATALOG_SD_Log_Enable>:
  * @brief  Start SD-Card demo
  * @param  None
  * @retval None
  */
uint8_t DATALOG_SD_Log_Enable(void)
{
 8000854:	b580      	push	{r7, lr}
 8000856:	b084      	sub	sp, #16
 8000858:	af00      	add	r7, sp, #0

  uint32_t byteswritten; /* written byte count */
//  char file_name[30] = {0};
	static char file_name[] = "w_000.wav";
	static uint8_t file_counter = 1; //TODO: check if 10
	int file_number_digits = file_counter;
 800085a:	4b3c      	ldr	r3, [pc, #240]	; (800094c <DATALOG_SD_Log_Enable+0xf8>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	60fb      	str	r3, [r7, #12]
//	wav_file_header[29] = (uint8_t)(byte_rate >> 8);
//	wav_file_header[30] = (uint8_t)(byte_rate >> 16);
//	wav_file_header[31] = (uint8_t)(byte_rate >> 24);

	// defining a wave file name
	file_name[4] = file_number_digits%10 + 48; //48 is digit 0
 8000860:	68fa      	ldr	r2, [r7, #12]
 8000862:	4b3b      	ldr	r3, [pc, #236]	; (8000950 <DATALOG_SD_Log_Enable+0xfc>)
 8000864:	fb83 1302 	smull	r1, r3, r3, r2
 8000868:	1099      	asrs	r1, r3, #2
 800086a:	17d3      	asrs	r3, r2, #31
 800086c:	1ac9      	subs	r1, r1, r3
 800086e:	460b      	mov	r3, r1
 8000870:	009b      	lsls	r3, r3, #2
 8000872:	440b      	add	r3, r1
 8000874:	005b      	lsls	r3, r3, #1
 8000876:	1ad1      	subs	r1, r2, r3
 8000878:	b2cb      	uxtb	r3, r1
 800087a:	3330      	adds	r3, #48	; 0x30
 800087c:	b2da      	uxtb	r2, r3
 800087e:	4b35      	ldr	r3, [pc, #212]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 8000880:	711a      	strb	r2, [r3, #4]
	file_number_digits /= 10;
 8000882:	68fb      	ldr	r3, [r7, #12]
 8000884:	4a32      	ldr	r2, [pc, #200]	; (8000950 <DATALOG_SD_Log_Enable+0xfc>)
 8000886:	fb82 1203 	smull	r1, r2, r2, r3
 800088a:	1092      	asrs	r2, r2, #2
 800088c:	17db      	asrs	r3, r3, #31
 800088e:	1ad3      	subs	r3, r2, r3
 8000890:	60fb      	str	r3, [r7, #12]
	file_name[3] = file_number_digits%10 + 48;
 8000892:	68fa      	ldr	r2, [r7, #12]
 8000894:	4b2e      	ldr	r3, [pc, #184]	; (8000950 <DATALOG_SD_Log_Enable+0xfc>)
 8000896:	fb83 1302 	smull	r1, r3, r3, r2
 800089a:	1099      	asrs	r1, r3, #2
 800089c:	17d3      	asrs	r3, r2, #31
 800089e:	1ac9      	subs	r1, r1, r3
 80008a0:	460b      	mov	r3, r1
 80008a2:	009b      	lsls	r3, r3, #2
 80008a4:	440b      	add	r3, r1
 80008a6:	005b      	lsls	r3, r3, #1
 80008a8:	1ad1      	subs	r1, r2, r3
 80008aa:	b2cb      	uxtb	r3, r1
 80008ac:	3330      	adds	r3, #48	; 0x30
 80008ae:	b2da      	uxtb	r2, r3
 80008b0:	4b28      	ldr	r3, [pc, #160]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 80008b2:	70da      	strb	r2, [r3, #3]
	file_number_digits /= 10;
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	4a26      	ldr	r2, [pc, #152]	; (8000950 <DATALOG_SD_Log_Enable+0xfc>)
 80008b8:	fb82 1203 	smull	r1, r2, r2, r3
 80008bc:	1092      	asrs	r2, r2, #2
 80008be:	17db      	asrs	r3, r3, #31
 80008c0:	1ad3      	subs	r3, r2, r3
 80008c2:	60fb      	str	r3, [r7, #12]
	file_name[2] = file_number_digits%10 + 48;
 80008c4:	68fa      	ldr	r2, [r7, #12]
 80008c6:	4b22      	ldr	r3, [pc, #136]	; (8000950 <DATALOG_SD_Log_Enable+0xfc>)
 80008c8:	fb83 1302 	smull	r1, r3, r3, r2
 80008cc:	1099      	asrs	r1, r3, #2
 80008ce:	17d3      	asrs	r3, r2, #31
 80008d0:	1ac9      	subs	r1, r1, r3
 80008d2:	460b      	mov	r3, r1
 80008d4:	009b      	lsls	r3, r3, #2
 80008d6:	440b      	add	r3, r1
 80008d8:	005b      	lsls	r3, r3, #1
 80008da:	1ad1      	subs	r1, r2, r3
 80008dc:	b2cb      	uxtb	r3, r1
 80008de:	3330      	adds	r3, #48	; 0x30
 80008e0:	b2da      	uxtb	r2, r3
 80008e2:	4b1c      	ldr	r3, [pc, #112]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 80008e4:	709a      	strb	r2, [r3, #2]
	printf("file name %s \n", file_name);
 80008e6:	491b      	ldr	r1, [pc, #108]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 80008e8:	481b      	ldr	r0, [pc, #108]	; (8000958 <DATALOG_SD_Log_Enable+0x104>)
 80008ea:	f00a ff27 	bl	800b73c <iprintf>
	myprintf("file name %s \n", file_name);
 80008ee:	4919      	ldr	r1, [pc, #100]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 80008f0:	4819      	ldr	r0, [pc, #100]	; (8000958 <DATALOG_SD_Log_Enable+0x104>)
 80008f2:	f7ff fe8b 	bl	800060c <myprintf>
	file_counter++;
 80008f6:	4b15      	ldr	r3, [pc, #84]	; (800094c <DATALOG_SD_Log_Enable+0xf8>)
 80008f8:	781b      	ldrb	r3, [r3, #0]
 80008fa:	3301      	adds	r3, #1
 80008fc:	b2da      	uxtb	r2, r3
 80008fe:	4b13      	ldr	r3, [pc, #76]	; (800094c <DATALOG_SD_Log_Enable+0xf8>)
 8000900:	701a      	strb	r2, [r3, #0]

  WavProcess_HeaderInit();
 8000902:	f7ff fea9 	bl	8000658 <WavProcess_HeaderInit>
//  {
//	myprintf("Testing file create failed! \r\n");
//    return 0;
//  }
	// creating a file
    FRESULT fres = f_open(&MyFile ,file_name, FA_WRITE|FA_CREATE_ALWAYS);
 8000906:	220a      	movs	r2, #10
 8000908:	4912      	ldr	r1, [pc, #72]	; (8000954 <DATALOG_SD_Log_Enable+0x100>)
 800090a:	4814      	ldr	r0, [pc, #80]	; (800095c <DATALOG_SD_Log_Enable+0x108>)
 800090c:	f008 f8c4 	bl	8008a98 <f_open>
 8000910:	4603      	mov	r3, r0
 8000912:	72fb      	strb	r3, [r7, #11]
	if(fres != 0)
 8000914:	7afb      	ldrb	r3, [r7, #11]
 8000916:	2b00      	cmp	r3, #0
 8000918:	d004      	beq.n	8000924 <DATALOG_SD_Log_Enable+0xd0>
	{
		myprintf("error in creating a file: %d \n", fres);
 800091a:	7afb      	ldrb	r3, [r7, #11]
 800091c:	4619      	mov	r1, r3
 800091e:	4810      	ldr	r0, [pc, #64]	; (8000960 <DATALOG_SD_Log_Enable+0x10c>)
 8000920:	f7ff fe74 	bl	800060c <myprintf>
	}

  if(f_write(&MyFile, pHeader, sizeof(pHeader), (void *)&byteswritten) != FR_OK)
 8000924:	1d3b      	adds	r3, r7, #4
 8000926:	222c      	movs	r2, #44	; 0x2c
 8000928:	490e      	ldr	r1, [pc, #56]	; (8000964 <DATALOG_SD_Log_Enable+0x110>)
 800092a:	480c      	ldr	r0, [pc, #48]	; (800095c <DATALOG_SD_Log_Enable+0x108>)
 800092c:	f008 fa72 	bl	8008e14 <f_write>
 8000930:	4603      	mov	r3, r0
 8000932:	2b00      	cmp	r3, #0
 8000934:	d004      	beq.n	8000940 <DATALOG_SD_Log_Enable+0xec>
  {
	myprintf("Testing file header write failed! \r\n");
 8000936:	480c      	ldr	r0, [pc, #48]	; (8000968 <DATALOG_SD_Log_Enable+0x114>)
 8000938:	f7ff fe68 	bl	800060c <myprintf>
    return 0;
 800093c:	2300      	movs	r3, #0
 800093e:	e000      	b.n	8000942 <DATALOG_SD_Log_Enable+0xee>
  }
  return 1;
 8000940:	2301      	movs	r3, #1
}
 8000942:	4618      	mov	r0, r3
 8000944:	3710      	adds	r7, #16
 8000946:	46bd      	mov	sp, r7
 8000948:	bd80      	pop	{r7, pc}
 800094a:	bf00      	nop
 800094c:	20000480 	.word	0x20000480
 8000950:	66666667 	.word	0x66666667
 8000954:	20000484 	.word	0x20000484
 8000958:	0800cfec 	.word	0x0800cfec
 800095c:	20000760 	.word	0x20000760
 8000960:	0800cffc 	.word	0x0800cffc
 8000964:	20002e58 	.word	0x20002e58
 8000968:	0800d01c 	.word	0x0800d01c

0800096c <DATALOG_SD_Log_Disable>:
  * @brief  Disable SDCard Log
  * @param  None
  * @retval None
  */
void DATALOG_SD_Log_Disable(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	b082      	sub	sp, #8
 8000970:	af00      	add	r7, sp, #0
  uint32_t len;
  uint32_t byteswritten;                     /* File write/read counts */


  len = f_size(&MyFile);
 8000972:	4b0b      	ldr	r3, [pc, #44]	; (80009a0 <DATALOG_SD_Log_Disable+0x34>)
 8000974:	68db      	ldr	r3, [r3, #12]
 8000976:	607b      	str	r3, [r7, #4]
  WavProcess_HeaderUpdate(len);
 8000978:	6878      	ldr	r0, [r7, #4]
 800097a:	f7ff ff31 	bl	80007e0 <WavProcess_HeaderUpdate>

    /* Update the data length in the header of the recorded Wave */
  f_lseek(&MyFile, 0);
 800097e:	2100      	movs	r1, #0
 8000980:	4807      	ldr	r0, [pc, #28]	; (80009a0 <DATALOG_SD_Log_Disable+0x34>)
 8000982:	f008 fc64 	bl	800924e <f_lseek>

  /* Parse the wav file header and extract required information */

  f_write(&MyFile, pHeader, 44, (void*)&byteswritten);
 8000986:	463b      	mov	r3, r7
 8000988:	222c      	movs	r2, #44	; 0x2c
 800098a:	4906      	ldr	r1, [pc, #24]	; (80009a4 <DATALOG_SD_Log_Disable+0x38>)
 800098c:	4804      	ldr	r0, [pc, #16]	; (80009a0 <DATALOG_SD_Log_Disable+0x34>)
 800098e:	f008 fa41 	bl	8008e14 <f_write>

  /* Close file and unmount MyFilesystem */

  f_close(&MyFile);
 8000992:	4803      	ldr	r0, [pc, #12]	; (80009a0 <DATALOG_SD_Log_Disable+0x34>)
 8000994:	f008 fc31 	bl	80091fa <f_close>
}
 8000998:	bf00      	nop
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	20000760 	.word	0x20000760
 80009a4:	20002e58 	.word	0x20002e58

080009a8 <AUDIO_IN_Timer_Start>:

static HAL_StatusTypeDef AUDIO_IN_Timer_Start(void) {
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b082      	sub	sp, #8
 80009ac:	af00      	add	r7, sp, #0
	HAL_StatusTypeDef ret = HAL_OK;
 80009ae:	2300      	movs	r3, #0
 80009b0:	71fb      	strb	r3, [r7, #7]
	if (HAL_TIM_IC_Start(&htim3, TIM_CHANNEL_1) != HAL_OK) {
 80009b2:	2100      	movs	r1, #0
 80009b4:	480a      	ldr	r0, [pc, #40]	; (80009e0 <AUDIO_IN_Timer_Start+0x38>)
 80009b6:	f004 fbff 	bl	80051b8 <HAL_TIM_IC_Start>
 80009ba:	4603      	mov	r3, r0
 80009bc:	2b00      	cmp	r3, #0
 80009be:	d001      	beq.n	80009c4 <AUDIO_IN_Timer_Start+0x1c>
		ret = HAL_ERROR;
 80009c0:	2301      	movs	r3, #1
 80009c2:	71fb      	strb	r3, [r7, #7]
	}
	if (HAL_TIM_OC_Start(&htim3, TIM_CHANNEL_2) != HAL_OK) {
 80009c4:	2104      	movs	r1, #4
 80009c6:	4806      	ldr	r0, [pc, #24]	; (80009e0 <AUDIO_IN_Timer_Start+0x38>)
 80009c8:	f004 fad4 	bl	8004f74 <HAL_TIM_OC_Start>
 80009cc:	4603      	mov	r3, r0
 80009ce:	2b00      	cmp	r3, #0
 80009d0:	d001      	beq.n	80009d6 <AUDIO_IN_Timer_Start+0x2e>
		ret = HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
 80009d4:	71fb      	strb	r3, [r7, #7]
	}
//	if (HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2) != HAL_OK) {;
//		ret = HAL_ERROR;
//	}
	return ret;
 80009d6:	79fb      	ldrb	r3, [r7, #7]
}
 80009d8:	4618      	mov	r0, r3
 80009da:	3708      	adds	r7, #8
 80009dc:	46bd      	mov	sp, r7
 80009de:	bd80      	pop	{r7, pc}
 80009e0:	20003030 	.word	0x20003030

080009e4 <init_recording_state>:

void init_recording_state(uint8_t* pBuf, uint32_t NbrOfBytes) {
 80009e4:	b580      	push	{r7, lr}
 80009e6:	b084      	sub	sp, #16
 80009e8:	af00      	add	r7, sp, #0
 80009ea:	6078      	str	r0, [r7, #4]
 80009ec:	6039      	str	r1, [r7, #0]
	if(AUDIO_IN_Timer_Start() != HAL_OK) {
 80009ee:	f7ff ffdb 	bl	80009a8 <AUDIO_IN_Timer_Start>
 80009f2:	4603      	mov	r3, r0
 80009f4:	2b00      	cmp	r3, #0
 80009f6:	d002      	beq.n	80009fe <init_recording_state+0x1a>
		myprintf("Error in AUDIO IN TIMER START!!!! \r\n");
 80009f8:	480f      	ldr	r0, [pc, #60]	; (8000a38 <init_recording_state+0x54>)
 80009fa:	f7ff fe07 	bl	800060c <myprintf>
	}
	if(HAL_I2S_Receive_DMA(&hi2s2, I2S_InternalBuffer, (uint16_t)768/2U) != HAL_OK) {
 80009fe:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000a02:	490e      	ldr	r1, [pc, #56]	; (8000a3c <init_recording_state+0x58>)
 8000a04:	480e      	ldr	r0, [pc, #56]	; (8000a40 <init_recording_state+0x5c>)
 8000a06:	f002 f8cd 	bl	8002ba4 <HAL_I2S_Receive_DMA>
 8000a0a:	4603      	mov	r3, r0
 8000a0c:	2b00      	cmp	r3, #0
 8000a0e:	d00b      	beq.n	8000a28 <init_recording_state+0x44>
		int status_for_hal = HAL_I2S_Receive_DMA(&hi2s2, I2S_InternalBuffer, (uint16_t)768/2U);
 8000a10:	f44f 72c0 	mov.w	r2, #384	; 0x180
 8000a14:	4909      	ldr	r1, [pc, #36]	; (8000a3c <init_recording_state+0x58>)
 8000a16:	480a      	ldr	r0, [pc, #40]	; (8000a40 <init_recording_state+0x5c>)
 8000a18:	f002 f8c4 	bl	8002ba4 <HAL_I2S_Receive_DMA>
 8000a1c:	4603      	mov	r3, r0
 8000a1e:	60fb      	str	r3, [r7, #12]
		myprintf("I2S FAILEDDD, %i\r\n", status_for_hal);
 8000a20:	68f9      	ldr	r1, [r7, #12]
 8000a22:	4808      	ldr	r0, [pc, #32]	; (8000a44 <init_recording_state+0x60>)
 8000a24:	f7ff fdf2 	bl	800060c <myprintf>
	}
	audio_in_recording_state = 0;
 8000a28:	4b07      	ldr	r3, [pc, #28]	; (8000a48 <init_recording_state+0x64>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	701a      	strb	r2, [r3, #0]
}
 8000a2e:	bf00      	nop
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	0800d044 	.word	0x0800d044
 8000a3c:	20000998 	.word	0x20000998
 8000a40:	20002f30 	.word	0x20002f30
 8000a44:	0800d06c 	.word	0x0800d06c
 8000a48:	20000991 	.word	0x20000991

08000a4c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000a4c:	b580      	push	{r7, lr}
 8000a4e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000a50:	f001 f870 	bl	8001b34 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000a54:	f000 f85e 	bl	8000b14 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000a58:	f000 fa10 	bl	8000e7c <MX_GPIO_Init>
  MX_DMA_Init();
 8000a5c:	f000 f9ee 	bl	8000e3c <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000a60:	f000 f9c2 	bl	8000de8 <MX_USART2_UART_Init>
  MX_I2S2_Init();
 8000a64:	f000 f8e0 	bl	8000c28 <MX_I2S2_Init>
  MX_SPI3_Init();
 8000a68:	f000 f90c 	bl	8000c84 <MX_SPI3_Init>
  MX_TIM3_Init();
 8000a6c:	f000 f940 	bl	8000cf0 <MX_TIM3_Init>
  MX_CRC_Init();
 8000a70:	f000 f8be 	bl	8000bf0 <MX_CRC_Init>
  MX_FATFS_Init();
 8000a74:	f005 fd44 	bl	8006500 <MX_FATFS_Init>
  MX_PDM2PCM_Init();
 8000a78:	f008 fe4e 	bl	8009718 <MX_PDM2PCM_Init>
  /* USER CODE BEGIN 2 */
  HAL_NVIC_SetPriority((IRQn_Type)EXTI2_IRQn, 0xFF, 0);
 8000a7c:	2200      	movs	r2, #0
 8000a7e:	21ff      	movs	r1, #255	; 0xff
 8000a80:	2008      	movs	r0, #8
 8000a82:	f001 f9e6 	bl	8001e52 <HAL_NVIC_SetPriority>
   //HAL_NVIC_EnableIRQ((IRGB1_Bluebutton_EXTI_IRQn);
	HAL_NVIC_EnableIRQ((IRQn_Type)EXTI2_IRQn);
 8000a86:	2008      	movs	r0, #8
 8000a88:	f001 f9ff 	bl	8001e8a <HAL_NVIC_EnableIRQ>
	HAL_Delay(1000);
 8000a8c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a90:	f001 f8c2 	bl	8001c18 <HAL_Delay>
	/*BELOW ADDED FOR SD_CARD*/
	sd_card_init_new();
 8000a94:	f000 fa92 	bl	8000fbc <sd_card_init_new>
	HAL_Delay(1000);
 8000a98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000a9c:	f001 f8bc 	bl	8001c18 <HAL_Delay>
	//sd_demo();
	PDMToPCMInit();
 8000aa0:	f000 fb00 	bl	80010a4 <PDMToPCMInit>
	init_recording_state((uint8_t *) PDM_Buffer, 0);
 8000aa4:	2100      	movs	r1, #0
 8000aa6:	4815      	ldr	r0, [pc, #84]	; (8000afc <main+0xb0>)
 8000aa8:	f7ff ff9c 	bl	80009e4 <init_recording_state>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if (button_flag) {
 8000aac:	4b14      	ldr	r3, [pc, #80]	; (8000b00 <main+0xb4>)
 8000aae:	781b      	ldrb	r3, [r3, #0]
 8000ab0:	b2db      	uxtb	r3, r3
 8000ab2:	2b00      	cmp	r3, #0
 8000ab4:	d0fa      	beq.n	8000aac <main+0x60>
	 		  button_flag = 0;
 8000ab6:	4b12      	ldr	r3, [pc, #72]	; (8000b00 <main+0xb4>)
 8000ab8:	2200      	movs	r2, #0
 8000aba:	701a      	strb	r2, [r3, #0]

	 		  if (audio_in_recording_state) {
 8000abc:	4b11      	ldr	r3, [pc, #68]	; (8000b04 <main+0xb8>)
 8000abe:	781b      	ldrb	r3, [r3, #0]
 8000ac0:	b2db      	uxtb	r3, r3
 8000ac2:	2b00      	cmp	r3, #0
 8000ac4:	d00c      	beq.n	8000ae0 <main+0x94>
	 			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ac6:	2120      	movs	r1, #32
 8000ac8:	480f      	ldr	r0, [pc, #60]	; (8000b08 <main+0xbc>)
 8000aca:	f001 ff40 	bl	800294e <HAL_GPIO_TogglePin>
	 			  myprintf("STOPPED RECORDING, DUMPING!!!");
 8000ace:	480f      	ldr	r0, [pc, #60]	; (8000b0c <main+0xc0>)
 8000ad0:	f7ff fd9c 	bl	800060c <myprintf>
	 			  audio_in_recording_state = 0;
 8000ad4:	4b0b      	ldr	r3, [pc, #44]	; (8000b04 <main+0xb8>)
 8000ad6:	2200      	movs	r2, #0
 8000ad8:	701a      	strb	r2, [r3, #0]
	 			  DATALOG_SD_Log_Disable();
 8000ada:	f7ff ff47 	bl	800096c <DATALOG_SD_Log_Disable>
 8000ade:	e7e5      	b.n	8000aac <main+0x60>
	 		  }
	 		  else {
	 			  HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8000ae0:	2120      	movs	r1, #32
 8000ae2:	4809      	ldr	r0, [pc, #36]	; (8000b08 <main+0xbc>)
 8000ae4:	f001 ff33 	bl	800294e <HAL_GPIO_TogglePin>
	 			  myprintf("Started in Recording!!!");
 8000ae8:	4809      	ldr	r0, [pc, #36]	; (8000b10 <main+0xc4>)
 8000aea:	f7ff fd8f 	bl	800060c <myprintf>
	 			  DATALOG_SD_Log_Enable();
 8000aee:	f7ff feb1 	bl	8000854 <DATALOG_SD_Log_Enable>
	 			  audio_in_recording_state = 1;
 8000af2:	4b04      	ldr	r3, [pc, #16]	; (8000b04 <main+0xb8>)
 8000af4:	2201      	movs	r2, #1
 8000af6:	701a      	strb	r2, [r3, #0]
	  if (button_flag) {
 8000af8:	e7d8      	b.n	8000aac <main+0x60>
 8000afa:	bf00      	nop
 8000afc:	20001058 	.word	0x20001058
 8000b00:	20000990 	.word	0x20000990
 8000b04:	20000991 	.word	0x20000991
 8000b08:	40020000 	.word	0x40020000
 8000b0c:	0800d080 	.word	0x0800d080
 8000b10:	0800d0a0 	.word	0x0800d0a0

08000b14 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b094      	sub	sp, #80	; 0x50
 8000b18:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000b1a:	f107 031c 	add.w	r3, r7, #28
 8000b1e:	2234      	movs	r2, #52	; 0x34
 8000b20:	2100      	movs	r1, #0
 8000b22:	4618      	mov	r0, r3
 8000b24:	f00a fe98 	bl	800b858 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000b28:	f107 0308 	add.w	r3, r7, #8
 8000b2c:	2200      	movs	r2, #0
 8000b2e:	601a      	str	r2, [r3, #0]
 8000b30:	605a      	str	r2, [r3, #4]
 8000b32:	609a      	str	r2, [r3, #8]
 8000b34:	60da      	str	r2, [r3, #12]
 8000b36:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b38:	2300      	movs	r3, #0
 8000b3a:	607b      	str	r3, [r7, #4]
 8000b3c:	4b2a      	ldr	r3, [pc, #168]	; (8000be8 <SystemClock_Config+0xd4>)
 8000b3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b40:	4a29      	ldr	r2, [pc, #164]	; (8000be8 <SystemClock_Config+0xd4>)
 8000b42:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b46:	6413      	str	r3, [r2, #64]	; 0x40
 8000b48:	4b27      	ldr	r3, [pc, #156]	; (8000be8 <SystemClock_Config+0xd4>)
 8000b4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b4c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b50:	607b      	str	r3, [r7, #4]
 8000b52:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000b54:	2300      	movs	r3, #0
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	4b24      	ldr	r3, [pc, #144]	; (8000bec <SystemClock_Config+0xd8>)
 8000b5a:	681b      	ldr	r3, [r3, #0]
 8000b5c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000b60:	4a22      	ldr	r2, [pc, #136]	; (8000bec <SystemClock_Config+0xd8>)
 8000b62:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b66:	6013      	str	r3, [r2, #0]
 8000b68:	4b20      	ldr	r3, [pc, #128]	; (8000bec <SystemClock_Config+0xd8>)
 8000b6a:	681b      	ldr	r3, [r3, #0]
 8000b6c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000b70:	603b      	str	r3, [r7, #0]
 8000b72:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000b74:	2301      	movs	r3, #1
 8000b76:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000b78:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000b7c:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000b7e:	2302      	movs	r3, #2
 8000b80:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000b82:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000b86:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 7;
 8000b88:	2307      	movs	r3, #7
 8000b8a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 344;
 8000b8c:	f44f 73ac 	mov.w	r3, #344	; 0x158
 8000b90:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000b92:	2304      	movs	r3, #4
 8000b94:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 8000b96:	2302      	movs	r3, #2
 8000b98:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 4;
 8000b9a:	2304      	movs	r3, #4
 8000b9c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000b9e:	f107 031c 	add.w	r3, r7, #28
 8000ba2:	4618      	mov	r0, r3
 8000ba4:	f003 fac6 	bl	8004134 <HAL_RCC_OscConfig>
 8000ba8:	4603      	mov	r3, r0
 8000baa:	2b00      	cmp	r3, #0
 8000bac:	d001      	beq.n	8000bb2 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000bae:	f000 fc7d 	bl	80014ac <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000bb2:	230f      	movs	r3, #15
 8000bb4:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLRCLK;
 8000bb6:	2303      	movs	r3, #3
 8000bb8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000bba:	2300      	movs	r3, #0
 8000bbc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8000bbe:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8000bc2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000bc4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8000bc8:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000bca:	f107 0308 	add.w	r3, r7, #8
 8000bce:	2103      	movs	r1, #3
 8000bd0:	4618      	mov	r0, r3
 8000bd2:	f002 f9f3 	bl	8002fbc <HAL_RCC_ClockConfig>
 8000bd6:	4603      	mov	r3, r0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d001      	beq.n	8000be0 <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000bdc:	f000 fc66 	bl	80014ac <Error_Handler>
  }
}
 8000be0:	bf00      	nop
 8000be2:	3750      	adds	r7, #80	; 0x50
 8000be4:	46bd      	mov	sp, r7
 8000be6:	bd80      	pop	{r7, pc}
 8000be8:	40023800 	.word	0x40023800
 8000bec:	40007000 	.word	0x40007000

08000bf0 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8000bf0:	b580      	push	{r7, lr}
 8000bf2:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 8000bf4:	4b0a      	ldr	r3, [pc, #40]	; (8000c20 <MX_CRC_Init+0x30>)
 8000bf6:	4a0b      	ldr	r2, [pc, #44]	; (8000c24 <MX_CRC_Init+0x34>)
 8000bf8:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8000bfa:	4809      	ldr	r0, [pc, #36]	; (8000c20 <MX_CRC_Init+0x30>)
 8000bfc:	f001 f96d 	bl	8001eda <HAL_CRC_Init>
 8000c00:	4603      	mov	r3, r0
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d001      	beq.n	8000c0a <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8000c06:	f000 fc51 	bl	80014ac <Error_Handler>
  }
  __HAL_CRC_DR_RESET(&hcrc);
 8000c0a:	4b05      	ldr	r3, [pc, #20]	; (8000c20 <MX_CRC_Init+0x30>)
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	689a      	ldr	r2, [r3, #8]
 8000c10:	4b03      	ldr	r3, [pc, #12]	; (8000c20 <MX_CRC_Init+0x30>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f042 0201 	orr.w	r2, r2, #1
 8000c18:	609a      	str	r2, [r3, #8]
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8000c1a:	bf00      	nop
 8000c1c:	bd80      	pop	{r7, pc}
 8000c1e:	bf00      	nop
 8000c20:	20002f28 	.word	0x20002f28
 8000c24:	40023000 	.word	0x40023000

08000c28 <MX_I2S2_Init>:
  * @brief I2S2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2S2_Init(void)
{
 8000c28:	b580      	push	{r7, lr}
 8000c2a:	af00      	add	r7, sp, #0
  /* USER CODE END I2S2_Init 0 */

  /* USER CODE BEGIN I2S2_Init 1 */

  /* USER CODE END I2S2_Init 1 */
  hi2s2.Instance = SPI2;
 8000c2c:	4b13      	ldr	r3, [pc, #76]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c2e:	4a14      	ldr	r2, [pc, #80]	; (8000c80 <MX_I2S2_Init+0x58>)
 8000c30:	601a      	str	r2, [r3, #0]
  hi2s2.Init.Mode = I2S_MODE_MASTER_RX;
 8000c32:	4b12      	ldr	r3, [pc, #72]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c34:	f44f 7240 	mov.w	r2, #768	; 0x300
 8000c38:	605a      	str	r2, [r3, #4]
  hi2s2.Init.Standard = I2S_STANDARD_MSB;
 8000c3a:	4b10      	ldr	r3, [pc, #64]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c3c:	2210      	movs	r2, #16
 8000c3e:	609a      	str	r2, [r3, #8]
  hi2s2.Init.DataFormat = I2S_DATAFORMAT_16B;
 8000c40:	4b0e      	ldr	r3, [pc, #56]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c42:	2200      	movs	r2, #0
 8000c44:	60da      	str	r2, [r3, #12]
  hi2s2.Init.MCLKOutput = I2S_MCLKOUTPUT_DISABLE;
 8000c46:	4b0d      	ldr	r3, [pc, #52]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c48:	2200      	movs	r2, #0
 8000c4a:	611a      	str	r2, [r3, #16]
  hi2s2.Init.AudioFreq = I2S_AUDIOFREQ_48K;
 8000c4c:	4b0b      	ldr	r3, [pc, #44]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c4e:	f64b 3280 	movw	r2, #48000	; 0xbb80
 8000c52:	615a      	str	r2, [r3, #20]
  hi2s2.Init.CPOL = I2S_CPOL_LOW;
 8000c54:	4b09      	ldr	r3, [pc, #36]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c56:	2200      	movs	r2, #0
 8000c58:	619a      	str	r2, [r3, #24]
  hi2s2.Init.ClockSource = I2S_CLOCK_PLLR;
 8000c5a:	4b08      	ldr	r3, [pc, #32]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c5c:	2202      	movs	r2, #2
 8000c5e:	61da      	str	r2, [r3, #28]
  hi2s2.Init.FullDuplexMode = I2S_FULLDUPLEXMODE_DISABLE;
 8000c60:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c62:	2200      	movs	r2, #0
 8000c64:	621a      	str	r2, [r3, #32]
  if (HAL_I2S_Init(&hi2s2) != HAL_OK)
 8000c66:	4805      	ldr	r0, [pc, #20]	; (8000c7c <MX_I2S2_Init+0x54>)
 8000c68:	f001 fea4 	bl	80029b4 <HAL_I2S_Init>
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	2b00      	cmp	r3, #0
 8000c70:	d001      	beq.n	8000c76 <MX_I2S2_Init+0x4e>
  {
    Error_Handler();
 8000c72:	f000 fc1b 	bl	80014ac <Error_Handler>
  }
  /* USER CODE BEGIN I2S2_Init 2 */

  /* USER CODE END I2S2_Init 2 */

}
 8000c76:	bf00      	nop
 8000c78:	bd80      	pop	{r7, pc}
 8000c7a:	bf00      	nop
 8000c7c:	20002f30 	.word	0x20002f30
 8000c80:	40003800 	.word	0x40003800

08000c84 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 8000c84:	b580      	push	{r7, lr}
 8000c86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 8000c88:	4b17      	ldr	r3, [pc, #92]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000c8a:	4a18      	ldr	r2, [pc, #96]	; (8000cec <MX_SPI3_Init+0x68>)
 8000c8c:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8000c8e:	4b16      	ldr	r3, [pc, #88]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000c90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000c94:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8000c96:	4b14      	ldr	r3, [pc, #80]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000c98:	2200      	movs	r2, #0
 8000c9a:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 8000c9c:	4b12      	ldr	r3, [pc, #72]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000c9e:	2200      	movs	r2, #0
 8000ca0:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ca2:	4b11      	ldr	r3, [pc, #68]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000ca4:	2200      	movs	r2, #0
 8000ca6:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000ca8:	4b0f      	ldr	r3, [pc, #60]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000caa:	2200      	movs	r2, #0
 8000cac:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8000cae:	4b0e      	ldr	r3, [pc, #56]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000cb4:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_128;
 8000cb6:	4b0c      	ldr	r3, [pc, #48]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cb8:	2230      	movs	r2, #48	; 0x30
 8000cba:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000cbc:	4b0a      	ldr	r3, [pc, #40]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cc2:	4b09      	ldr	r3, [pc, #36]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cc8:	4b07      	ldr	r3, [pc, #28]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cca:	2200      	movs	r2, #0
 8000ccc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8000cce:	4b06      	ldr	r3, [pc, #24]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cd0:	220a      	movs	r2, #10
 8000cd2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8000cd4:	4804      	ldr	r0, [pc, #16]	; (8000ce8 <MX_SPI3_Init+0x64>)
 8000cd6:	f003 fccb 	bl	8004670 <HAL_SPI_Init>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	2b00      	cmp	r3, #0
 8000cde:	d001      	beq.n	8000ce4 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 8000ce0:	f000 fbe4 	bl	80014ac <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8000ce4:	bf00      	nop
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	20002fd8 	.word	0x20002fd8
 8000cec:	40003c00 	.word	0x40003c00

08000cf0 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8000cf0:	b580      	push	{r7, lr}
 8000cf2:	b08e      	sub	sp, #56	; 0x38
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000cf6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	601a      	str	r2, [r3, #0]
 8000cfe:	605a      	str	r2, [r3, #4]
 8000d00:	609a      	str	r2, [r3, #8]
 8000d02:	60da      	str	r2, [r3, #12]
 8000d04:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000d06:	f107 031c 	add.w	r3, r7, #28
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	601a      	str	r2, [r3, #0]
 8000d0e:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000d10:	463b      	mov	r3, r7
 8000d12:	2200      	movs	r2, #0
 8000d14:	601a      	str	r2, [r3, #0]
 8000d16:	605a      	str	r2, [r3, #4]
 8000d18:	609a      	str	r2, [r3, #8]
 8000d1a:	60da      	str	r2, [r3, #12]
 8000d1c:	611a      	str	r2, [r3, #16]
 8000d1e:	615a      	str	r2, [r3, #20]
 8000d20:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8000d22:	4b2f      	ldr	r3, [pc, #188]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d24:	4a2f      	ldr	r2, [pc, #188]	; (8000de4 <MX_TIM3_Init+0xf4>)
 8000d26:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8000d28:	4b2d      	ldr	r3, [pc, #180]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000d2e:	4b2c      	ldr	r3, [pc, #176]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d30:	2200      	movs	r2, #0
 8000d32:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8000d34:	4b2a      	ldr	r3, [pc, #168]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d36:	2201      	movs	r2, #1
 8000d38:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000d3a:	4b29      	ldr	r3, [pc, #164]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000d40:	4b27      	ldr	r3, [pc, #156]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8000d46:	4826      	ldr	r0, [pc, #152]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d48:	f004 f8c4 	bl	8004ed4 <HAL_TIM_Base_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d001      	beq.n	8000d56 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8000d52:	f000 fbab 	bl	80014ac <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8000d56:	4822      	ldr	r0, [pc, #136]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d58:	f004 f9d4 	bl	8005104 <HAL_TIM_PWM_Init>
 8000d5c:	4603      	mov	r3, r0
 8000d5e:	2b00      	cmp	r3, #0
 8000d60:	d001      	beq.n	8000d66 <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000d62:	f000 fba3 	bl	80014ac <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000d66:	2307      	movs	r3, #7
 8000d68:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_TI1FP1;
 8000d6a:	2350      	movs	r3, #80	; 0x50
 8000d6c:	62bb      	str	r3, [r7, #40]	; 0x28
  sSlaveConfig.TriggerPolarity = TIM_TRIGGERPOLARITY_RISING;
 8000d6e:	2300      	movs	r3, #0
 8000d70:	62fb      	str	r3, [r7, #44]	; 0x2c
  sSlaveConfig.TriggerFilter = 0;
 8000d72:	2300      	movs	r3, #0
 8000d74:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_SlaveConfigSynchro(&htim3, &sSlaveConfig) != HAL_OK)
 8000d76:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000d7a:	4619      	mov	r1, r3
 8000d7c:	4818      	ldr	r0, [pc, #96]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d7e:	f004 fbb9 	bl	80054f4 <HAL_TIM_SlaveConfigSynchro>
 8000d82:	4603      	mov	r3, r0
 8000d84:	2b00      	cmp	r3, #0
 8000d86:	d001      	beq.n	8000d8c <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000d88:	f000 fb90 	bl	80014ac <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000d90:	2300      	movs	r3, #0
 8000d92:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000d94:	f107 031c 	add.w	r3, r7, #28
 8000d98:	4619      	mov	r1, r3
 8000d9a:	4811      	ldr	r0, [pc, #68]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000d9c:	f004 ff72 	bl	8005c84 <HAL_TIMEx_MasterConfigSynchronization>
 8000da0:	4603      	mov	r3, r0
 8000da2:	2b00      	cmp	r3, #0
 8000da4:	d001      	beq.n	8000daa <MX_TIM3_Init+0xba>
  {
    Error_Handler();
 8000da6:	f000 fb81 	bl	80014ac <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000daa:	2360      	movs	r3, #96	; 0x60
 8000dac:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000db2:	2300      	movs	r3, #0
 8000db4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000db6:	2300      	movs	r3, #0
 8000db8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000dba:	463b      	mov	r3, r7
 8000dbc:	2204      	movs	r2, #4
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	4807      	ldr	r0, [pc, #28]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000dc2:	f004 fad5 	bl	8005370 <HAL_TIM_PWM_ConfigChannel>
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d001      	beq.n	8000dd0 <MX_TIM3_Init+0xe0>
  {
    Error_Handler();
 8000dcc:	f000 fb6e 	bl	80014ac <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000dd0:	4803      	ldr	r0, [pc, #12]	; (8000de0 <MX_TIM3_Init+0xf0>)
 8000dd2:	f000 fd23 	bl	800181c <HAL_TIM_MspPostInit>

}
 8000dd6:	bf00      	nop
 8000dd8:	3738      	adds	r7, #56	; 0x38
 8000dda:	46bd      	mov	sp, r7
 8000ddc:	bd80      	pop	{r7, pc}
 8000dde:	bf00      	nop
 8000de0:	20003030 	.word	0x20003030
 8000de4:	40000400 	.word	0x40000400

08000de8 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000dec:	4b11      	ldr	r3, [pc, #68]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000dee:	4a12      	ldr	r2, [pc, #72]	; (8000e38 <MX_USART2_UART_Init+0x50>)
 8000df0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000df2:	4b10      	ldr	r3, [pc, #64]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000df4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000df8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000dfa:	4b0e      	ldr	r3, [pc, #56]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000dfc:	2200      	movs	r2, #0
 8000dfe:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000e00:	4b0c      	ldr	r3, [pc, #48]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e02:	2200      	movs	r2, #0
 8000e04:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000e06:	4b0b      	ldr	r3, [pc, #44]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e08:	2200      	movs	r2, #0
 8000e0a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000e0c:	4b09      	ldr	r3, [pc, #36]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e0e:	220c      	movs	r2, #12
 8000e10:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000e12:	4b08      	ldr	r3, [pc, #32]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e14:	2200      	movs	r2, #0
 8000e16:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000e1e:	4805      	ldr	r0, [pc, #20]	; (8000e34 <MX_USART2_UART_Init+0x4c>)
 8000e20:	f004 ffac 	bl	8005d7c <HAL_UART_Init>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000e2a:	f000 fb3f 	bl	80014ac <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000e2e:	bf00      	nop
 8000e30:	bd80      	pop	{r7, pc}
 8000e32:	bf00      	nop
 8000e34:	20003078 	.word	0x20003078
 8000e38:	40004400 	.word	0x40004400

08000e3c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000e3c:	b580      	push	{r7, lr}
 8000e3e:	b082      	sub	sp, #8
 8000e40:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000e42:	2300      	movs	r3, #0
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	4b0c      	ldr	r3, [pc, #48]	; (8000e78 <MX_DMA_Init+0x3c>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e4a:	4a0b      	ldr	r2, [pc, #44]	; (8000e78 <MX_DMA_Init+0x3c>)
 8000e4c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8000e50:	6313      	str	r3, [r2, #48]	; 0x30
 8000e52:	4b09      	ldr	r3, [pc, #36]	; (8000e78 <MX_DMA_Init+0x3c>)
 8000e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e56:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000e5a:	607b      	str	r3, [r7, #4]
 8000e5c:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 8000e5e:	2200      	movs	r2, #0
 8000e60:	2100      	movs	r1, #0
 8000e62:	200e      	movs	r0, #14
 8000e64:	f000 fff5 	bl	8001e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000e68:	200e      	movs	r0, #14
 8000e6a:	f001 f80e 	bl	8001e8a <HAL_NVIC_EnableIRQ>

}
 8000e6e:	bf00      	nop
 8000e70:	3708      	adds	r7, #8
 8000e72:	46bd      	mov	sp, r7
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	bf00      	nop
 8000e78:	40023800 	.word	0x40023800

08000e7c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b08a      	sub	sp, #40	; 0x28
 8000e80:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e82:	f107 0314 	add.w	r3, r7, #20
 8000e86:	2200      	movs	r2, #0
 8000e88:	601a      	str	r2, [r3, #0]
 8000e8a:	605a      	str	r2, [r3, #4]
 8000e8c:	609a      	str	r2, [r3, #8]
 8000e8e:	60da      	str	r2, [r3, #12]
 8000e90:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000e92:	2300      	movs	r3, #0
 8000e94:	613b      	str	r3, [r7, #16]
 8000e96:	4b45      	ldr	r3, [pc, #276]	; (8000fac <MX_GPIO_Init+0x130>)
 8000e98:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000e9a:	4a44      	ldr	r2, [pc, #272]	; (8000fac <MX_GPIO_Init+0x130>)
 8000e9c:	f043 0304 	orr.w	r3, r3, #4
 8000ea0:	6313      	str	r3, [r2, #48]	; 0x30
 8000ea2:	4b42      	ldr	r3, [pc, #264]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ea4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ea6:	f003 0304 	and.w	r3, r3, #4
 8000eaa:	613b      	str	r3, [r7, #16]
 8000eac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000eae:	2300      	movs	r3, #0
 8000eb0:	60fb      	str	r3, [r7, #12]
 8000eb2:	4b3e      	ldr	r3, [pc, #248]	; (8000fac <MX_GPIO_Init+0x130>)
 8000eb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eb6:	4a3d      	ldr	r2, [pc, #244]	; (8000fac <MX_GPIO_Init+0x130>)
 8000eb8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000ebc:	6313      	str	r3, [r2, #48]	; 0x30
 8000ebe:	4b3b      	ldr	r3, [pc, #236]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ec0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ec2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000ec6:	60fb      	str	r3, [r7, #12]
 8000ec8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000eca:	2300      	movs	r3, #0
 8000ecc:	60bb      	str	r3, [r7, #8]
 8000ece:	4b37      	ldr	r3, [pc, #220]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ed0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ed2:	4a36      	ldr	r2, [pc, #216]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ed4:	f043 0301 	orr.w	r3, r3, #1
 8000ed8:	6313      	str	r3, [r2, #48]	; 0x30
 8000eda:	4b34      	ldr	r3, [pc, #208]	; (8000fac <MX_GPIO_Init+0x130>)
 8000edc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ede:	f003 0301 	and.w	r3, r3, #1
 8000ee2:	60bb      	str	r3, [r7, #8]
 8000ee4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000ee6:	2300      	movs	r3, #0
 8000ee8:	607b      	str	r3, [r7, #4]
 8000eea:	4b30      	ldr	r3, [pc, #192]	; (8000fac <MX_GPIO_Init+0x130>)
 8000eec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000eee:	4a2f      	ldr	r2, [pc, #188]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ef0:	f043 0302 	orr.w	r3, r3, #2
 8000ef4:	6313      	str	r3, [r2, #48]	; 0x30
 8000ef6:	4b2d      	ldr	r3, [pc, #180]	; (8000fac <MX_GPIO_Init+0x130>)
 8000ef8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000efa:	f003 0302 	and.w	r3, r3, #2
 8000efe:	607b      	str	r3, [r7, #4]
 8000f00:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000f02:	2200      	movs	r2, #0
 8000f04:	2120      	movs	r1, #32
 8000f06:	482a      	ldr	r0, [pc, #168]	; (8000fb0 <MX_GPIO_Init+0x134>)
 8000f08:	f001 fd08 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SD_CS_GPIO_Port, SD_CS_Pin, GPIO_PIN_RESET);
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	2102      	movs	r1, #2
 8000f10:	4828      	ldr	r0, [pc, #160]	; (8000fb4 <MX_GPIO_Init+0x138>)
 8000f12:	f001 fd03 	bl	800291c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : Blue_Button_Pin */
  GPIO_InitStruct.Pin = Blue_Button_Pin;
 8000f16:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000f1c:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8000f20:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f22:	2300      	movs	r3, #0
 8000f24:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(Blue_Button_GPIO_Port, &GPIO_InitStruct);
 8000f26:	f107 0314 	add.w	r3, r7, #20
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4822      	ldr	r0, [pc, #136]	; (8000fb8 <MX_GPIO_Init+0x13c>)
 8000f2e:	f001 fb61 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000f32:	2320      	movs	r3, #32
 8000f34:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f36:	2301      	movs	r3, #1
 8000f38:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f3a:	2300      	movs	r3, #0
 8000f3c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f3e:	2300      	movs	r3, #0
 8000f40:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000f42:	f107 0314 	add.w	r3, r7, #20
 8000f46:	4619      	mov	r1, r3
 8000f48:	4819      	ldr	r0, [pc, #100]	; (8000fb0 <MX_GPIO_Init+0x134>)
 8000f4a:	f001 fb53 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8000f4e:	2302      	movs	r3, #2
 8000f50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000f52:	2301      	movs	r3, #1
 8000f54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f56:	2300      	movs	r3, #0
 8000f58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8000f5e:	f107 0314 	add.w	r3, r7, #20
 8000f62:	4619      	mov	r1, r3
 8000f64:	4813      	ldr	r0, [pc, #76]	; (8000fb4 <MX_GPIO_Init+0x138>)
 8000f66:	f001 fb45 	bl	80025f4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000f6e:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000f72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f74:	2300      	movs	r3, #0
 8000f76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000f78:	f107 0314 	add.w	r3, r7, #20
 8000f7c:	4619      	mov	r1, r3
 8000f7e:	480d      	ldr	r0, [pc, #52]	; (8000fb4 <MX_GPIO_Init+0x138>)
 8000f80:	f001 fb38 	bl	80025f4 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f84:	2200      	movs	r2, #0
 8000f86:	2100      	movs	r1, #0
 8000f88:	2008      	movs	r0, #8
 8000f8a:	f000 ff62 	bl	8001e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f8e:	2008      	movs	r0, #8
 8000f90:	f000 ff7b 	bl	8001e8a <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000f94:	2200      	movs	r2, #0
 8000f96:	2100      	movs	r1, #0
 8000f98:	2028      	movs	r0, #40	; 0x28
 8000f9a:	f000 ff5a 	bl	8001e52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000f9e:	2028      	movs	r0, #40	; 0x28
 8000fa0:	f000 ff73 	bl	8001e8a <HAL_NVIC_EnableIRQ>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000fa4:	bf00      	nop
 8000fa6:	3728      	adds	r7, #40	; 0x28
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	bd80      	pop	{r7, pc}
 8000fac:	40023800 	.word	0x40023800
 8000fb0:	40020000 	.word	0x40020000
 8000fb4:	40020400 	.word	0x40020400
 8000fb8:	40020800 	.word	0x40020800

08000fbc <sd_card_init_new>:

/* USER CODE BEGIN 4 */
void sd_card_init_new(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
	res = f_mount(&SDFatFs, "", 1);
 8000fc0:	2201      	movs	r2, #1
 8000fc2:	4913      	ldr	r1, [pc, #76]	; (8001010 <sd_card_init_new+0x54>)
 8000fc4:	4813      	ldr	r0, [pc, #76]	; (8001014 <sd_card_init_new+0x58>)
 8000fc6:	f007 fd21 	bl	8008a0c <f_mount>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	461a      	mov	r2, r3
 8000fce:	4b12      	ldr	r3, [pc, #72]	; (8001018 <sd_card_init_new+0x5c>)
 8000fd0:	701a      	strb	r2, [r3, #0]
	if(res != FR_OK)
 8000fd2:	4b11      	ldr	r3, [pc, #68]	; (8001018 <sd_card_init_new+0x5c>)
 8000fd4:	781b      	ldrb	r3, [r3, #0]
 8000fd6:	2b00      	cmp	r3, #0
 8000fd8:	d014      	beq.n	8001004 <sd_card_init_new+0x48>
	{
		myprintf("error in mounting an sd card: %d \n", res);
 8000fda:	4b0f      	ldr	r3, [pc, #60]	; (8001018 <sd_card_init_new+0x5c>)
 8000fdc:	781b      	ldrb	r3, [r3, #0]
 8000fde:	4619      	mov	r1, r3
 8000fe0:	480e      	ldr	r0, [pc, #56]	; (800101c <sd_card_init_new+0x60>)
 8000fe2:	f7ff fb13 	bl	800060c <myprintf>
		while (res != FR_OK) {
 8000fe6:	e008      	b.n	8000ffa <sd_card_init_new+0x3e>
			res = f_mount(&SDFatFs, "", 1);
 8000fe8:	2201      	movs	r2, #1
 8000fea:	4909      	ldr	r1, [pc, #36]	; (8001010 <sd_card_init_new+0x54>)
 8000fec:	4809      	ldr	r0, [pc, #36]	; (8001014 <sd_card_init_new+0x58>)
 8000fee:	f007 fd0d 	bl	8008a0c <f_mount>
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	461a      	mov	r2, r3
 8000ff6:	4b08      	ldr	r3, [pc, #32]	; (8001018 <sd_card_init_new+0x5c>)
 8000ff8:	701a      	strb	r2, [r3, #0]
		while (res != FR_OK) {
 8000ffa:	4b07      	ldr	r3, [pc, #28]	; (8001018 <sd_card_init_new+0x5c>)
 8000ffc:	781b      	ldrb	r3, [r3, #0]
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d1f2      	bne.n	8000fe8 <sd_card_init_new+0x2c>
	}
	else
	{
		myprintf("succeded in mounting an sd card \n");
	}
}
 8001002:	e002      	b.n	800100a <sd_card_init_new+0x4e>
		myprintf("succeded in mounting an sd card \n");
 8001004:	4806      	ldr	r0, [pc, #24]	; (8001020 <sd_card_init_new+0x64>)
 8001006:	f7ff fb01 	bl	800060c <myprintf>
}
 800100a:	bf00      	nop
 800100c:	bd80      	pop	{r7, pc}
 800100e:	bf00      	nop
 8001010:	0800d0b8 	.word	0x0800d0b8
 8001014:	20000530 	.word	0x20000530
 8001018:	2000052d 	.word	0x2000052d
 800101c:	0800d0bc 	.word	0x0800d0bc
 8001020:	0800d0e0 	.word	0x0800d0e0

08001024 <SW_Task1_Start>:
* @brief Throws Highest priority interrupt
* @param Noned
* @retval None
*/
void SW_Task1_Start(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
	//myprintf("In SW_Task1_star \r\n");
	HAL_NVIC_SetPendingIRQ(EXTI2_IRQn);
 8001028:	2008      	movs	r0, #8
 800102a:	f000 ff48 	bl	8001ebe <HAL_NVIC_SetPendingIRQ>
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <SW_Task1_Callback>:
* @brief Highest priority interrupt handler routine
* @param None
* @retval None
*/
void SW_Task1_Callback(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	b082      	sub	sp, #8
 8001038:	af00      	add	r7, sp, #0
  FRESULT s;
  uint32_t byteswritten;                     /* File write/read counts */


  /* Check Push Button Event  */
  if (audio_in_recording_state)
 800103a:	4b13      	ldr	r3, [pc, #76]	; (8001088 <SW_Task1_Callback+0x54>)
 800103c:	781b      	ldrb	r3, [r3, #0]
 800103e:	b2db      	uxtb	r3, r3
 8001040:	2b00      	cmp	r3, #0
 8001042:	d01c      	beq.n	800107e <SW_Task1_Callback+0x4a>
  {
    s=f_write(&MyFile, &(((uint8_t *)Audio_OUT_Buff)[index_buff]), SIZE_BUFF, (void *)&byteswritten);
 8001044:	4b11      	ldr	r3, [pc, #68]	; (800108c <SW_Task1_Callback+0x58>)
 8001046:	681b      	ldr	r3, [r3, #0]
 8001048:	461a      	mov	r2, r3
 800104a:	4b11      	ldr	r3, [pc, #68]	; (8001090 <SW_Task1_Callback+0x5c>)
 800104c:	18d1      	adds	r1, r2, r3
 800104e:	463b      	mov	r3, r7
 8001050:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 8001054:	480f      	ldr	r0, [pc, #60]	; (8001094 <SW_Task1_Callback+0x60>)
 8001056:	f007 fedd 	bl	8008e14 <f_write>
 800105a:	4603      	mov	r3, r0
 800105c:	71fb      	strb	r3, [r7, #7]
    if(s != FR_OK){
 800105e:	79fb      	ldrb	r3, [r7, #7]
 8001060:	2b00      	cmp	r3, #0
 8001062:	d002      	beq.n	800106a <SW_Task1_Callback+0x36>
    	myprintf("Error in TASK1 \r\n");
 8001064:	480c      	ldr	r0, [pc, #48]	; (8001098 <SW_Task1_Callback+0x64>)
 8001066:	f7ff fad1 	bl	800060c <myprintf>
    }
    myprintf("interrupt storing \r\n");
 800106a:	480c      	ldr	r0, [pc, #48]	; (800109c <SW_Task1_Callback+0x68>)
 800106c:	f7ff face 	bl	800060c <myprintf>
    myprintf("%i", Audio_OUT_Buff[0]);
 8001070:	4b07      	ldr	r3, [pc, #28]	; (8001090 <SW_Task1_Callback+0x5c>)
 8001072:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001076:	4619      	mov	r1, r3
 8001078:	4809      	ldr	r0, [pc, #36]	; (80010a0 <SW_Task1_Callback+0x6c>)
 800107a:	f7ff fac7 	bl	800060c <myprintf>
  }
}
 800107e:	bf00      	nop
 8001080:	3708      	adds	r7, #8
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000991 	.word	0x20000991
 800108c:	20000994 	.word	0x20000994
 8001090:	20001658 	.word	0x20001658
 8001094:	20000760 	.word	0x20000760
 8001098:	0800d104 	.word	0x0800d104
 800109c:	0800d118 	.word	0x0800d118
 80010a0:	0800d130 	.word	0x0800d130

080010a4 <PDMToPCMInit>:

void PDMToPCMInit(void) {
 80010a4:	b580      	push	{r7, lr}
 80010a6:	b082      	sub	sp, #8
 80010a8:	af00      	add	r7, sp, #0

	uint32_t index;
	for(index = 0; index < AUDIO_CHANNELS; index++)
 80010aa:	2300      	movs	r3, #0
 80010ac:	607b      	str	r3, [r7, #4]
 80010ae:	e078      	b.n	80011a2 <PDMToPCMInit+0xfe>
		{
		  volatile uint32_t error = 0;
 80010b0:	2300      	movs	r3, #0
 80010b2:	603b      	str	r3, [r7, #0]
		  /* Init PDM filters */
		  PDM_FilterHandler[index].bit_order  = PDM_FILTER_BIT_ORDER_LSB;
 80010b4:	4a3f      	ldr	r2, [pc, #252]	; (80011b4 <PDMToPCMInit+0x110>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	214c      	movs	r1, #76	; 0x4c
 80010ba:	fb01 f303 	mul.w	r3, r1, r3
 80010be:	4413      	add	r3, r2
 80010c0:	2200      	movs	r2, #0
 80010c2:	801a      	strh	r2, [r3, #0]
		  PDM_FilterHandler[index].endianness = PDM_FILTER_ENDIANNESS_LE;
 80010c4:	4a3b      	ldr	r2, [pc, #236]	; (80011b4 <PDMToPCMInit+0x110>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	214c      	movs	r1, #76	; 0x4c
 80010ca:	fb01 f303 	mul.w	r3, r1, r3
 80010ce:	4413      	add	r3, r2
 80010d0:	3302      	adds	r3, #2
 80010d2:	2200      	movs	r2, #0
 80010d4:	801a      	strh	r2, [r3, #0]
		  PDM_FilterHandler[index].high_pass_tap = 2122358088;
 80010d6:	4a37      	ldr	r2, [pc, #220]	; (80011b4 <PDMToPCMInit+0x110>)
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	214c      	movs	r1, #76	; 0x4c
 80010dc:	fb01 f303 	mul.w	r3, r1, r3
 80010e0:	4413      	add	r3, r2
 80010e2:	3304      	adds	r3, #4
 80010e4:	4a34      	ldr	r2, [pc, #208]	; (80011b8 <PDMToPCMInit+0x114>)
 80010e6:	601a      	str	r2, [r3, #0]
		  PDM_FilterHandler[index].out_ptr_channels = (uint16_t)AUDIO_CHANNELS;
 80010e8:	4a32      	ldr	r2, [pc, #200]	; (80011b4 <PDMToPCMInit+0x110>)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	214c      	movs	r1, #76	; 0x4c
 80010ee:	fb01 f303 	mul.w	r3, r1, r3
 80010f2:	4413      	add	r3, r2
 80010f4:	330a      	adds	r3, #10
 80010f6:	2202      	movs	r2, #2
 80010f8:	801a      	strh	r2, [r3, #0]
		  PDM_FilterHandler[index].in_ptr_channels  = (uint16_t)AUDIO_CHANNELS;
 80010fa:	4a2e      	ldr	r2, [pc, #184]	; (80011b4 <PDMToPCMInit+0x110>)
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	214c      	movs	r1, #76	; 0x4c
 8001100:	fb01 f303 	mul.w	r3, r1, r3
 8001104:	4413      	add	r3, r2
 8001106:	3308      	adds	r3, #8
 8001108:	2202      	movs	r2, #2
 800110a:	801a      	strh	r2, [r3, #0]

	      /* PDM lib config phase */
	      PDM_FilterConfig[index].output_samples_number = (uint16_t) ((AUDIO_SAMPLING_FREQUENCY/1000U) * N_MS_PER_INTERRUPT);
 800110c:	492b      	ldr	r1, [pc, #172]	; (80011bc <PDMToPCMInit+0x118>)
 800110e:	687a      	ldr	r2, [r7, #4]
 8001110:	4613      	mov	r3, r2
 8001112:	005b      	lsls	r3, r3, #1
 8001114:	4413      	add	r3, r2
 8001116:	005b      	lsls	r3, r3, #1
 8001118:	440b      	add	r3, r1
 800111a:	3302      	adds	r3, #2
 800111c:	2230      	movs	r2, #48	; 0x30
 800111e:	801a      	strh	r2, [r3, #0]
	      PDM_FilterConfig[index].mic_gain = 24;
 8001120:	4926      	ldr	r1, [pc, #152]	; (80011bc <PDMToPCMInit+0x118>)
 8001122:	687a      	ldr	r2, [r7, #4]
 8001124:	4613      	mov	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	4413      	add	r3, r2
 800112a:	005b      	lsls	r3, r3, #1
 800112c:	440b      	add	r3, r1
 800112e:	3304      	adds	r3, #4
 8001130:	2218      	movs	r2, #24
 8001132:	801a      	strh	r2, [r3, #0]
	      PDM_FilterConfig[index].decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8001134:	4921      	ldr	r1, [pc, #132]	; (80011bc <PDMToPCMInit+0x118>)
 8001136:	687a      	ldr	r2, [r7, #4]
 8001138:	4613      	mov	r3, r2
 800113a:	005b      	lsls	r3, r3, #1
 800113c:	4413      	add	r3, r2
 800113e:	005b      	lsls	r3, r3, #1
 8001140:	440b      	add	r3, r1
 8001142:	2202      	movs	r2, #2
 8001144:	801a      	strh	r2, [r3, #0]

	      error = PDM_Filter_Init((PDM_Filter_Handler_t *)(&PDM_FilterHandler[index]));
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	224c      	movs	r2, #76	; 0x4c
 800114a:	fb02 f303 	mul.w	r3, r2, r3
 800114e:	4a19      	ldr	r2, [pc, #100]	; (80011b4 <PDMToPCMInit+0x110>)
 8001150:	4413      	add	r3, r2
 8001152:	4618      	mov	r0, r3
 8001154:	f00a f85a 	bl	800b20c <PDM_Filter_Init>
 8001158:	4603      	mov	r3, r0
 800115a:	603b      	str	r3, [r7, #0]
	      if (error) {
 800115c:	683b      	ldr	r3, [r7, #0]
 800115e:	2b00      	cmp	r3, #0
 8001160:	d002      	beq.n	8001168 <PDMToPCMInit+0xc4>
	    	  myprintf("Error in initializing PDM");
 8001162:	4817      	ldr	r0, [pc, #92]	; (80011c0 <PDMToPCMInit+0x11c>)
 8001164:	f7ff fa52 	bl	800060c <myprintf>
	      }
	      error = PDM_Filter_setConfig((PDM_Filter_Handler_t *)&PDM_FilterHandler[index], &PDM_FilterConfig[index]);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	224c      	movs	r2, #76	; 0x4c
 800116c:	fb02 f303 	mul.w	r3, r2, r3
 8001170:	4a10      	ldr	r2, [pc, #64]	; (80011b4 <PDMToPCMInit+0x110>)
 8001172:	1898      	adds	r0, r3, r2
 8001174:	687a      	ldr	r2, [r7, #4]
 8001176:	4613      	mov	r3, r2
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	4413      	add	r3, r2
 800117c:	005b      	lsls	r3, r3, #1
 800117e:	4a0f      	ldr	r2, [pc, #60]	; (80011bc <PDMToPCMInit+0x118>)
 8001180:	4413      	add	r3, r2
 8001182:	4619      	mov	r1, r3
 8001184:	f00a f8cc 	bl	800b320 <PDM_Filter_setConfig>
 8001188:	4603      	mov	r3, r0
 800118a:	603b      	str	r3, [r7, #0]
	      if (error) {
 800118c:	683b      	ldr	r3, [r7, #0]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d004      	beq.n	800119c <PDMToPCMInit+0xf8>
	    	  myprintf("Error in setPDMConfig, %d", error);
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	4619      	mov	r1, r3
 8001196:	480b      	ldr	r0, [pc, #44]	; (80011c4 <PDMToPCMInit+0x120>)
 8001198:	f7ff fa38 	bl	800060c <myprintf>
	for(index = 0; index < AUDIO_CHANNELS; index++)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	3301      	adds	r3, #1
 80011a0:	607b      	str	r3, [r7, #4]
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	2b01      	cmp	r3, #1
 80011a6:	d983      	bls.n	80010b0 <PDMToPCMInit+0xc>
	      }
		}
}
 80011a8:	bf00      	nop
 80011aa:	bf00      	nop
 80011ac:	3708      	adds	r7, #8
 80011ae:	46bd      	mov	sp, r7
 80011b0:	bd80      	pop	{r7, pc}
 80011b2:	bf00      	nop
 80011b4:	20002e84 	.word	0x20002e84
 80011b8:	7e809d48 	.word	0x7e809d48
 80011bc:	20002f1c 	.word	0x20002f1c
 80011c0:	0800d134 	.word	0x0800d134
 80011c4:	0800d150 	.word	0x0800d150

080011c8 <BSP_AUDIO_IN_PDMToPCM>:

int32_t BSP_AUDIO_IN_PDMToPCM(uint16_t *PDMBuf, uint16_t *PCMBuf) {
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b084      	sub	sp, #16
 80011cc:	af00      	add	r7, sp, #0
 80011ce:	6078      	str	r0, [r7, #4]
 80011d0:	6039      	str	r1, [r7, #0]
	int32_t ret = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	60bb      	str	r3, [r7, #8]
	uint32_t index;
	for(index = 0; index < AUDIO_CHANNELS; index++) {
 80011d6:	2300      	movs	r3, #0
 80011d8:	60fb      	str	r3, [r7, #12]
 80011da:	e012      	b.n	8001202 <BSP_AUDIO_IN_PDMToPCM+0x3a>
		//(void)PDM_Filter(&((uint8_t)(PDMBuf))[index], (uint16_t)&(PCMBuf[index]), &PDM_FilterHandler[index]);
		(void)PDM_Filter(&((uint8_t*)(PDMBuf))[index], (uint16_t*)&(PCMBuf[index]), &PDM_FilterHandler[index]);
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	68fb      	ldr	r3, [r7, #12]
 80011e0:	18d0      	adds	r0, r2, r3
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	005b      	lsls	r3, r3, #1
 80011e6:	683a      	ldr	r2, [r7, #0]
 80011e8:	18d1      	adds	r1, r2, r3
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	224c      	movs	r2, #76	; 0x4c
 80011ee:	fb02 f303 	mul.w	r3, r2, r3
 80011f2:	4a08      	ldr	r2, [pc, #32]	; (8001214 <BSP_AUDIO_IN_PDMToPCM+0x4c>)
 80011f4:	4413      	add	r3, r2
 80011f6:	461a      	mov	r2, r3
 80011f8:	f00a f984 	bl	800b504 <PDM_Filter>
	for(index = 0; index < AUDIO_CHANNELS; index++) {
 80011fc:	68fb      	ldr	r3, [r7, #12]
 80011fe:	3301      	adds	r3, #1
 8001200:	60fb      	str	r3, [r7, #12]
 8001202:	68fb      	ldr	r3, [r7, #12]
 8001204:	2b01      	cmp	r3, #1
 8001206:	d9e9      	bls.n	80011dc <BSP_AUDIO_IN_PDMToPCM+0x14>
	}
	return ret;
 8001208:	68bb      	ldr	r3, [r7, #8]
}
 800120a:	4618      	mov	r0, r3
 800120c:	3710      	adds	r7, #16
 800120e:	46bd      	mov	sp, r7
 8001210:	bd80      	pop	{r7, pc}
 8001212:	bf00      	nop
 8001214:	20002e84 	.word	0x20002e84

08001218 <AudioProcess>:

void AudioProcess(void)
{
 8001218:	b580      	push	{r7, lr}
 800121a:	b082      	sub	sp, #8
 800121c:	af00      	add	r7, sp, #0
  /*for L4 PDM to PCM conversion is performed in hardware by DFSDM peripheral*/
  uint16_t index = 0;
 800121e:	2300      	movs	r3, #0
 8001220:	80fb      	strh	r3, [r7, #6]
  static uint16_t OUT_Buff_lvl = 0;
  uint32_t msTick, msTickPrev = 0;
 8001222:	2300      	movs	r3, #0
 8001224:	603b      	str	r3, [r7, #0]

  BSP_AUDIO_IN_PDMToPCM((uint16_t * )PDM_Buffer, (uint16_t *)&PCM_Buffer[0]);
 8001226:	492a      	ldr	r1, [pc, #168]	; (80012d0 <AudioProcess+0xb8>)
 8001228:	482a      	ldr	r0, [pc, #168]	; (80012d4 <AudioProcess+0xbc>)
 800122a:	f7ff ffcd 	bl	80011c8 <BSP_AUDIO_IN_PDMToPCM>

  //for(int i = 0; i < 32; i++){
  //  myprintf("\r\n-------- PDM Data: %x --------", PDM_Buffer[i]);
  //}

  for (index = 0; index < AUDIO_SAMPLING_FREQUENCY/1000 ; index++)
 800122e:	2300      	movs	r3, #0
 8001230:	80fb      	strh	r3, [r7, #6]
 8001232:	e02b      	b.n	800128c <AudioProcess+0x74>
  {

    Audio_OUT_Buff[OUT_Buff_lvl + 0] = PCM_Buffer[index * AUDIO_CHANNELS + 0];// + PCM_Buffer[index * AUDIO_CHANNELS + 3];
 8001234:	88fb      	ldrh	r3, [r7, #6]
 8001236:	005b      	lsls	r3, r3, #1
 8001238:	4a25      	ldr	r2, [pc, #148]	; (80012d0 <AudioProcess+0xb8>)
 800123a:	f832 1013 	ldrh.w	r1, [r2, r3, lsl #1]
 800123e:	4b26      	ldr	r3, [pc, #152]	; (80012d8 <AudioProcess+0xc0>)
 8001240:	881b      	ldrh	r3, [r3, #0]
 8001242:	461a      	mov	r2, r3
 8001244:	b209      	sxth	r1, r1
 8001246:	4b25      	ldr	r3, [pc, #148]	; (80012dc <AudioProcess+0xc4>)
 8001248:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    Audio_OUT_Buff[OUT_Buff_lvl + 1] = PCM_Buffer[index * AUDIO_CHANNELS + 1];//+ PCM_Buffer[index * AUDIO_CHANNELS + 2];
 800124c:	88fb      	ldrh	r3, [r7, #6]
 800124e:	005b      	lsls	r3, r3, #1
 8001250:	3301      	adds	r3, #1
 8001252:	4a1f      	ldr	r2, [pc, #124]	; (80012d0 <AudioProcess+0xb8>)
 8001254:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001258:	4b1f      	ldr	r3, [pc, #124]	; (80012d8 <AudioProcess+0xc0>)
 800125a:	881b      	ldrh	r3, [r3, #0]
 800125c:	3301      	adds	r3, #1
 800125e:	b211      	sxth	r1, r2
 8001260:	4a1e      	ldr	r2, [pc, #120]	; (80012dc <AudioProcess+0xc4>)
 8001262:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]

//    Audio_OUT_Buff[OUT_Buff_lvl + 2] = PCM_Buffer[index * AUDIO_CHANNELS + 2];// + PCM_Buffer[index * AUDIO_CHANNELS + 3];
//    Audio_OUT_Buff[OUT_Buff_lvl + 3] = PCM_Buffer[index * AUDIO_CHANNELS + 3];//+ PCM_Buffer[index * AUDIO_CHANNELS + 2];

    OUT_Buff_lvl = (OUT_Buff_lvl + 2)%SIZE_BUFF;
 8001266:	4b1c      	ldr	r3, [pc, #112]	; (80012d8 <AudioProcess+0xc0>)
 8001268:	881b      	ldrh	r3, [r3, #0]
 800126a:	3302      	adds	r3, #2
 800126c:	4619      	mov	r1, r3
 800126e:	4b1c      	ldr	r3, [pc, #112]	; (80012e0 <AudioProcess+0xc8>)
 8001270:	fba3 2301 	umull	r2, r3, r3, r1
 8001274:	0ada      	lsrs	r2, r3, #11
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	029b      	lsls	r3, r3, #10
 800127e:	1aca      	subs	r2, r1, r3
 8001280:	b292      	uxth	r2, r2
 8001282:	4b15      	ldr	r3, [pc, #84]	; (80012d8 <AudioProcess+0xc0>)
 8001284:	801a      	strh	r2, [r3, #0]
  for (index = 0; index < AUDIO_SAMPLING_FREQUENCY/1000 ; index++)
 8001286:	88fb      	ldrh	r3, [r7, #6]
 8001288:	3301      	adds	r3, #1
 800128a:	80fb      	strh	r3, [r7, #6]
 800128c:	88fb      	ldrh	r3, [r7, #6]
 800128e:	2b2f      	cmp	r3, #47	; 0x2f
 8001290:	d9d0      	bls.n	8001234 <AudioProcess+0x1c>
  }

  if (audio_in_recording_state)
 8001292:	4b14      	ldr	r3, [pc, #80]	; (80012e4 <AudioProcess+0xcc>)
 8001294:	781b      	ldrb	r3, [r3, #0]
 8001296:	b2db      	uxtb	r3, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	d014      	beq.n	80012c6 <AudioProcess+0xae>

    //for (int i = 0; i < 30; i++) {
    //  myprintf("%x \r\n", Audio_OUT_Buff[i]);
    //}
    //first half
    if(OUT_Buff_lvl == SIZE_BUFF/2)
 800129c:	4b0e      	ldr	r3, [pc, #56]	; (80012d8 <AudioProcess+0xc0>)
 800129e:	881b      	ldrh	r3, [r3, #0]
 80012a0:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 80012a4:	d105      	bne.n	80012b2 <AudioProcess+0x9a>
    {
      index_buff=0;
 80012a6:	4b10      	ldr	r3, [pc, #64]	; (80012e8 <AudioProcess+0xd0>)
 80012a8:	2200      	movs	r2, #0
 80012aa:	601a      	str	r2, [r3, #0]
      SW_Task1_Start();
 80012ac:	f7ff feba 	bl	8001024 <SW_Task1_Start>
    {
      index_buff= SIZE_BUFF;
      SW_Task1_Start();
    }
  }
}
 80012b0:	e009      	b.n	80012c6 <AudioProcess+0xae>
    else if (OUT_Buff_lvl == 0)
 80012b2:	4b09      	ldr	r3, [pc, #36]	; (80012d8 <AudioProcess+0xc0>)
 80012b4:	881b      	ldrh	r3, [r3, #0]
 80012b6:	2b00      	cmp	r3, #0
 80012b8:	d105      	bne.n	80012c6 <AudioProcess+0xae>
      index_buff= SIZE_BUFF;
 80012ba:	4b0b      	ldr	r3, [pc, #44]	; (80012e8 <AudioProcess+0xd0>)
 80012bc:	f44f 6240 	mov.w	r2, #3072	; 0xc00
 80012c0:	601a      	str	r2, [r3, #0]
      SW_Task1_Start();
 80012c2:	f7ff feaf 	bl	8001024 <SW_Task1_Start>
}
 80012c6:	bf00      	nop
 80012c8:	3708      	adds	r7, #8
 80012ca:	46bd      	mov	sp, r7
 80012cc:	bd80      	pop	{r7, pc}
 80012ce:	bf00      	nop
 80012d0:	20000f98 	.word	0x20000f98
 80012d4:	20001058 	.word	0x20001058
 80012d8:	200031bc 	.word	0x200031bc
 80012dc:	20001658 	.word	0x20001658
 80012e0:	aaaaaaab 	.word	0xaaaaaaab
 80012e4:	20000991 	.word	0x20000991
 80012e8:	20000994 	.word	0x20000994

080012ec <HAL_I2S_RxCpltCallback>:

void HAL_I2S_RxCpltCallback(I2S_HandleTypeDef *hi2s) {
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b086      	sub	sp, #24
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]

  //for(int i = 0; i < 32; i++){
  //  myprintf("\r\n I2S Internal Buffer Content: %x full", I2S_InternalBuffer[i]);
  //}

	uint16_t * DataTempI2S = &(I2S_InternalBuffer[768/2U]);
 80012f4:	4b26      	ldr	r3, [pc, #152]	; (8001390 <HAL_I2S_RxCpltCallback+0xa4>)
 80012f6:	613b      	str	r3, [r7, #16]
//  for(int i = 0; i < 32; i++){
//    myprintf("\r\n I2S Internal Buffer Content: %x full", DataTempI2S[i]);
//  }

	  uint8_t a,b;
	  for(index=0; index<(768/2U); index++)
 80012f8:	2300      	movs	r3, #0
 80012fa:	617b      	str	r3, [r7, #20]
 80012fc:	e03e      	b.n	800137c <HAL_I2S_RxCpltCallback+0x90>
	  {
		  a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 80012fe:	697b      	ldr	r3, [r7, #20]
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	693a      	ldr	r2, [r7, #16]
 8001304:	4413      	add	r3, r2
 8001306:	781b      	ldrb	r3, [r3, #0]
 8001308:	73fb      	strb	r3, [r7, #15]
		  b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 800130a:	697b      	ldr	r3, [r7, #20]
 800130c:	005b      	lsls	r3, r3, #1
 800130e:	3301      	adds	r3, #1
 8001310:	693a      	ldr	r2, [r7, #16]
 8001312:	4413      	add	r3, r2
 8001314:	781b      	ldrb	r3, [r3, #0]
 8001316:	73bb      	strb	r3, [r7, #14]

      //myprintf("\r\nA: %x", a);
      //myprintf("\r\nB: %x", b);

		 ((uint8_t *)(PDM_Buffer))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] | (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 8001318:	7bfb      	ldrb	r3, [r7, #15]
 800131a:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800131e:	4a1d      	ldr	r2, [pc, #116]	; (8001394 <HAL_I2S_RxCpltCallback+0xa8>)
 8001320:	5cd3      	ldrb	r3, [r2, r3]
 8001322:	b25a      	sxtb	r2, r3
 8001324:	7bbb      	ldrb	r3, [r7, #14]
 8001326:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800132a:	491a      	ldr	r1, [pc, #104]	; (8001394 <HAL_I2S_RxCpltCallback+0xa8>)
 800132c:	5ccb      	ldrb	r3, [r1, r3]
 800132e:	011b      	lsls	r3, r3, #4
 8001330:	b25b      	sxtb	r3, r3
 8001332:	4313      	orrs	r3, r2
 8001334:	b259      	sxtb	r1, r3
 8001336:	697b      	ldr	r3, [r7, #20]
 8001338:	005b      	lsls	r3, r3, #1
 800133a:	4a17      	ldr	r2, [pc, #92]	; (8001398 <HAL_I2S_RxCpltCallback+0xac>)
 800133c:	4413      	add	r3, r2
 800133e:	b2ca      	uxtb	r2, r1
 8001340:	701a      	strb	r2, [r3, #0]
		 ((uint8_t *)(PDM_Buffer))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] | (Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001342:	7bfb      	ldrb	r3, [r7, #15]
 8001344:	085b      	lsrs	r3, r3, #1
 8001346:	b2db      	uxtb	r3, r3
 8001348:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800134c:	4a11      	ldr	r2, [pc, #68]	; (8001394 <HAL_I2S_RxCpltCallback+0xa8>)
 800134e:	5cd3      	ldrb	r3, [r2, r3]
 8001350:	b25a      	sxtb	r2, r3
 8001352:	7bbb      	ldrb	r3, [r7, #14]
 8001354:	085b      	lsrs	r3, r3, #1
 8001356:	b2db      	uxtb	r3, r3
 8001358:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800135c:	490d      	ldr	r1, [pc, #52]	; (8001394 <HAL_I2S_RxCpltCallback+0xa8>)
 800135e:	5ccb      	ldrb	r3, [r1, r3]
 8001360:	011b      	lsls	r3, r3, #4
 8001362:	b25b      	sxtb	r3, r3
 8001364:	4313      	orrs	r3, r2
 8001366:	b259      	sxtb	r1, r3
 8001368:	697b      	ldr	r3, [r7, #20]
 800136a:	005b      	lsls	r3, r3, #1
 800136c:	3301      	adds	r3, #1
 800136e:	4a0a      	ldr	r2, [pc, #40]	; (8001398 <HAL_I2S_RxCpltCallback+0xac>)
 8001370:	4413      	add	r3, r2
 8001372:	b2ca      	uxtb	r2, r1
 8001374:	701a      	strb	r2, [r3, #0]
	  for(index=0; index<(768/2U); index++)
 8001376:	697b      	ldr	r3, [r7, #20]
 8001378:	3301      	adds	r3, #1
 800137a:	617b      	str	r3, [r7, #20]
 800137c:	697b      	ldr	r3, [r7, #20]
 800137e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8001382:	d3bc      	bcc.n	80012fe <HAL_I2S_RxCpltCallback+0x12>
	  }
	  // for(int i = 0; i < sizeof(PDM_Buffer)/sizeof(PDM_Buffer[0]); i++){
	  //     myprintf("\r\n PDM Content full: %x full", PDM_Buffer[i]);
	  //  }
	  AudioProcess();
 8001384:	f7ff ff48 	bl	8001218 <AudioProcess>
}
 8001388:	bf00      	nop
 800138a:	3718      	adds	r7, #24
 800138c:	46bd      	mov	sp, r7
 800138e:	bd80      	pop	{r7, pc}
 8001390:	20000c98 	.word	0x20000c98
 8001394:	20000400 	.word	0x20000400
 8001398:	20001058 	.word	0x20001058

0800139c <HAL_I2S_RxHalfCpltCallback>:

void HAL_I2S_RxHalfCpltCallback(I2S_HandleTypeDef *hi2s) {
 800139c:	b580      	push	{r7, lr}
 800139e:	b086      	sub	sp, #24
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]
//	  for(int i = 0; i < 32; i++){
//	    myprintf("\r\n I2S Internal Buffer Content: %x half", I2S_InternalBuffer[i]);
//	  }


	uint16_t * DataTempI2S = I2S_InternalBuffer;
 80013a4:	4b26      	ldr	r3, [pc, #152]	; (8001440 <HAL_I2S_RxHalfCpltCallback+0xa4>)
 80013a6:	613b      	str	r3, [r7, #16]

	  uint8_t a,b;
	  for(index=0; index<384; index++)
 80013a8:	2300      	movs	r3, #0
 80013aa:	617b      	str	r3, [r7, #20]
 80013ac:	e03e      	b.n	800142c <HAL_I2S_RxHalfCpltCallback+0x90>
	  {
		a = ((uint8_t *)(DataTempI2S))[(index*2U)];
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	005b      	lsls	r3, r3, #1
 80013b2:	693a      	ldr	r2, [r7, #16]
 80013b4:	4413      	add	r3, r2
 80013b6:	781b      	ldrb	r3, [r3, #0]
 80013b8:	73fb      	strb	r3, [r7, #15]
		b = ((uint8_t *)(DataTempI2S))[(index*2U)+1U];
 80013ba:	697b      	ldr	r3, [r7, #20]
 80013bc:	005b      	lsls	r3, r3, #1
 80013be:	3301      	adds	r3, #1
 80013c0:	693a      	ldr	r2, [r7, #16]
 80013c2:	4413      	add	r3, r2
 80013c4:	781b      	ldrb	r3, [r3, #0]
 80013c6:	73bb      	strb	r3, [r7, #14]
		((uint8_t *)(PDM_Buffer))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 80013c8:	7bfb      	ldrb	r3, [r7, #15]
 80013ca:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80013ce:	4a1d      	ldr	r2, [pc, #116]	; (8001444 <HAL_I2S_RxHalfCpltCallback+0xa8>)
 80013d0:	5cd3      	ldrb	r3, [r2, r3]
 80013d2:	b25a      	sxtb	r2, r3
		  (Channel_Demux[b & CHANNEL_DEMUX_MASK] << 4);;
 80013d4:	7bbb      	ldrb	r3, [r7, #14]
 80013d6:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80013da:	491a      	ldr	r1, [pc, #104]	; (8001444 <HAL_I2S_RxHalfCpltCallback+0xa8>)
 80013dc:	5ccb      	ldrb	r3, [r1, r3]
 80013de:	011b      	lsls	r3, r3, #4
		((uint8_t *)(PDM_Buffer))[(index*2U)] = Channel_Demux[a & CHANNEL_DEMUX_MASK] |
 80013e0:	b25b      	sxtb	r3, r3
 80013e2:	4313      	orrs	r3, r2
 80013e4:	b259      	sxtb	r1, r3
 80013e6:	697b      	ldr	r3, [r7, #20]
 80013e8:	005b      	lsls	r3, r3, #1
 80013ea:	4a17      	ldr	r2, [pc, #92]	; (8001448 <HAL_I2S_RxHalfCpltCallback+0xac>)
 80013ec:	4413      	add	r3, r2
 80013ee:	b2ca      	uxtb	r2, r1
 80013f0:	701a      	strb	r2, [r3, #0]
		  ((uint8_t *)(PDM_Buffer))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 80013f2:	7bfb      	ldrb	r3, [r7, #15]
 80013f4:	085b      	lsrs	r3, r3, #1
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	f003 0355 	and.w	r3, r3, #85	; 0x55
 80013fc:	4a11      	ldr	r2, [pc, #68]	; (8001444 <HAL_I2S_RxHalfCpltCallback+0xa8>)
 80013fe:	5cd3      	ldrb	r3, [r2, r3]
 8001400:	b25a      	sxtb	r2, r3
			(Channel_Demux[(b>>1) & CHANNEL_DEMUX_MASK] << 4);
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	085b      	lsrs	r3, r3, #1
 8001406:	b2db      	uxtb	r3, r3
 8001408:	f003 0355 	and.w	r3, r3, #85	; 0x55
 800140c:	490d      	ldr	r1, [pc, #52]	; (8001444 <HAL_I2S_RxHalfCpltCallback+0xa8>)
 800140e:	5ccb      	ldrb	r3, [r1, r3]
 8001410:	011b      	lsls	r3, r3, #4
		  ((uint8_t *)(PDM_Buffer))[(index*2U)+1U] = Channel_Demux[(a>>1) & CHANNEL_DEMUX_MASK] |
 8001412:	b25b      	sxtb	r3, r3
 8001414:	4313      	orrs	r3, r2
 8001416:	b259      	sxtb	r1, r3
 8001418:	697b      	ldr	r3, [r7, #20]
 800141a:	005b      	lsls	r3, r3, #1
 800141c:	3301      	adds	r3, #1
 800141e:	4a0a      	ldr	r2, [pc, #40]	; (8001448 <HAL_I2S_RxHalfCpltCallback+0xac>)
 8001420:	4413      	add	r3, r2
 8001422:	b2ca      	uxtb	r2, r1
 8001424:	701a      	strb	r2, [r3, #0]
	  for(index=0; index<384; index++)
 8001426:	697b      	ldr	r3, [r7, #20]
 8001428:	3301      	adds	r3, #1
 800142a:	617b      	str	r3, [r7, #20]
 800142c:	697b      	ldr	r3, [r7, #20]
 800142e:	f5b3 7fc0 	cmp.w	r3, #384	; 0x180
 8001432:	d3bc      	bcc.n	80013ae <HAL_I2S_RxHalfCpltCallback+0x12>
	  }
	  // for(int i = 0; i < 32; i++){
	  // 	      myprintf("\r\n PDM Content full: %x half", PDM_Buffer[i]);
	  // 	   }
	  AudioProcess();
 8001434:	f7ff fef0 	bl	8001218 <AudioProcess>
}
 8001438:	bf00      	nop
 800143a:	3718      	adds	r7, #24
 800143c:	46bd      	mov	sp, r7
 800143e:	bd80      	pop	{r7, pc}
 8001440:	20000998 	.word	0x20000998
 8001444:	20000400 	.word	0x20000400
 8001448:	20001058 	.word	0x20001058

0800144c <_write>:

int _write(int file, char *ptr, int len) {
 800144c:	b580      	push	{r7, lr}
 800144e:	b086      	sub	sp, #24
 8001450:	af00      	add	r7, sp, #0
 8001452:	60f8      	str	r0, [r7, #12]
 8001454:	60b9      	str	r1, [r7, #8]
 8001456:	607a      	str	r2, [r7, #4]

	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 8001458:	2300      	movs	r3, #0
 800145a:	617b      	str	r3, [r7, #20]
 800145c:	e009      	b.n	8001472 <_write+0x26>
		ITM_SendChar(*ptr++);
 800145e:	68bb      	ldr	r3, [r7, #8]
 8001460:	1c5a      	adds	r2, r3, #1
 8001462:	60ba      	str	r2, [r7, #8]
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	4618      	mov	r0, r3
 8001468:	f7ff f8a8 	bl	80005bc <ITM_SendChar>
	for (int DataIdx = 0; DataIdx < len; DataIdx++) {
 800146c:	697b      	ldr	r3, [r7, #20]
 800146e:	3301      	adds	r3, #1
 8001470:	617b      	str	r3, [r7, #20]
 8001472:	697a      	ldr	r2, [r7, #20]
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	429a      	cmp	r2, r3
 8001478:	dbf1      	blt.n	800145e <_write+0x12>
	}
	return len;
 800147a:	687b      	ldr	r3, [r7, #4]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3718      	adds	r7, #24
 8001480:	46bd      	mov	sp, r7
 8001482:	bd80      	pop	{r7, pc}

08001484 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8001484:	b480      	push	{r7}
 8001486:	b083      	sub	sp, #12
 8001488:	af00      	add	r7, sp, #0
 800148a:	4603      	mov	r3, r0
 800148c:	80fb      	strh	r3, [r7, #6]
	if(GPIO_Pin == Blue_Button_Pin) {
 800148e:	88fb      	ldrh	r3, [r7, #6]
 8001490:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001494:	d102      	bne.n	800149c <HAL_GPIO_EXTI_Callback+0x18>
		button_flag = 1;
 8001496:	4b04      	ldr	r3, [pc, #16]	; (80014a8 <HAL_GPIO_EXTI_Callback+0x24>)
 8001498:	2201      	movs	r2, #1
 800149a:	701a      	strb	r2, [r3, #0]
	}
}
 800149c:	bf00      	nop
 800149e:	370c      	adds	r7, #12
 80014a0:	46bd      	mov	sp, r7
 80014a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a6:	4770      	bx	lr
 80014a8:	20000990 	.word	0x20000990

080014ac <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80014ac:	b480      	push	{r7}
 80014ae:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80014b0:	b672      	cpsid	i
}
 80014b2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80014b4:	e7fe      	b.n	80014b4 <Error_Handler+0x8>
	...

080014b8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80014be:	2300      	movs	r3, #0
 80014c0:	607b      	str	r3, [r7, #4]
 80014c2:	4b10      	ldr	r3, [pc, #64]	; (8001504 <HAL_MspInit+0x4c>)
 80014c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014c6:	4a0f      	ldr	r2, [pc, #60]	; (8001504 <HAL_MspInit+0x4c>)
 80014c8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80014cc:	6453      	str	r3, [r2, #68]	; 0x44
 80014ce:	4b0d      	ldr	r3, [pc, #52]	; (8001504 <HAL_MspInit+0x4c>)
 80014d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80014d2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80014d6:	607b      	str	r3, [r7, #4]
 80014d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80014da:	2300      	movs	r3, #0
 80014dc:	603b      	str	r3, [r7, #0]
 80014de:	4b09      	ldr	r3, [pc, #36]	; (8001504 <HAL_MspInit+0x4c>)
 80014e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014e2:	4a08      	ldr	r2, [pc, #32]	; (8001504 <HAL_MspInit+0x4c>)
 80014e4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80014e8:	6413      	str	r3, [r2, #64]	; 0x40
 80014ea:	4b06      	ldr	r3, [pc, #24]	; (8001504 <HAL_MspInit+0x4c>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	603b      	str	r3, [r7, #0]
 80014f4:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80014f6:	2007      	movs	r0, #7
 80014f8:	f000 fca0 	bl	8001e3c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80014fc:	bf00      	nop
 80014fe:	3708      	adds	r7, #8
 8001500:	46bd      	mov	sp, r7
 8001502:	bd80      	pop	{r7, pc}
 8001504:	40023800 	.word	0x40023800

08001508 <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001508:	b480      	push	{r7}
 800150a:	b085      	sub	sp, #20
 800150c:	af00      	add	r7, sp, #0
 800150e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a0b      	ldr	r2, [pc, #44]	; (8001544 <HAL_CRC_MspInit+0x3c>)
 8001516:	4293      	cmp	r3, r2
 8001518:	d10d      	bne.n	8001536 <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800151a:	2300      	movs	r3, #0
 800151c:	60fb      	str	r3, [r7, #12]
 800151e:	4b0a      	ldr	r3, [pc, #40]	; (8001548 <HAL_CRC_MspInit+0x40>)
 8001520:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001522:	4a09      	ldr	r2, [pc, #36]	; (8001548 <HAL_CRC_MspInit+0x40>)
 8001524:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001528:	6313      	str	r3, [r2, #48]	; 0x30
 800152a:	4b07      	ldr	r3, [pc, #28]	; (8001548 <HAL_CRC_MspInit+0x40>)
 800152c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800152e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8001532:	60fb      	str	r3, [r7, #12]
 8001534:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 8001536:	bf00      	nop
 8001538:	3714      	adds	r7, #20
 800153a:	46bd      	mov	sp, r7
 800153c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001540:	4770      	bx	lr
 8001542:	bf00      	nop
 8001544:	40023000 	.word	0x40023000
 8001548:	40023800 	.word	0x40023800

0800154c <HAL_I2S_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2s: I2S handle pointer
* @retval None
*/
void HAL_I2S_MspInit(I2S_HandleTypeDef* hi2s)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b0a2      	sub	sp, #136	; 0x88
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001554:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001558:	2200      	movs	r2, #0
 800155a:	601a      	str	r2, [r3, #0]
 800155c:	605a      	str	r2, [r3, #4]
 800155e:	609a      	str	r2, [r3, #8]
 8001560:	60da      	str	r2, [r3, #12]
 8001562:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001564:	f107 0318 	add.w	r3, r7, #24
 8001568:	225c      	movs	r2, #92	; 0x5c
 800156a:	2100      	movs	r1, #0
 800156c:	4618      	mov	r0, r3
 800156e:	f00a f973 	bl	800b858 <memset>
  if(hi2s->Instance==SPI2)
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	681b      	ldr	r3, [r3, #0]
 8001576:	4a4b      	ldr	r2, [pc, #300]	; (80016a4 <HAL_I2S_MspInit+0x158>)
 8001578:	4293      	cmp	r3, r2
 800157a:	f040 808f 	bne.w	800169c <HAL_I2S_MspInit+0x150>

  /* USER CODE END SPI2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2S_APB1;
 800157e:	2301      	movs	r3, #1
 8001580:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.I2sApb1ClockSelection = RCC_I2SAPB1CLKSOURCE_PLLR;
 8001582:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001586:	653b      	str	r3, [r7, #80]	; 0x50
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001588:	f107 0318 	add.w	r3, r7, #24
 800158c:	4618      	mov	r0, r3
 800158e:	f001 fe2f 	bl	80031f0 <HAL_RCCEx_PeriphCLKConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <HAL_I2S_MspInit+0x50>
    {
      Error_Handler();
 8001598:	f7ff ff88 	bl	80014ac <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800159c:	2300      	movs	r3, #0
 800159e:	617b      	str	r3, [r7, #20]
 80015a0:	4b41      	ldr	r3, [pc, #260]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015a4:	4a40      	ldr	r2, [pc, #256]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015a6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80015aa:	6413      	str	r3, [r2, #64]	; 0x40
 80015ac:	4b3e      	ldr	r3, [pc, #248]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015b0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80015b4:	617b      	str	r3, [r7, #20]
 80015b6:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80015b8:	2300      	movs	r3, #0
 80015ba:	613b      	str	r3, [r7, #16]
 80015bc:	4b3a      	ldr	r3, [pc, #232]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015c0:	4a39      	ldr	r2, [pc, #228]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015c2:	f043 0304 	orr.w	r3, r3, #4
 80015c6:	6313      	str	r3, [r2, #48]	; 0x30
 80015c8:	4b37      	ldr	r3, [pc, #220]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015cc:	f003 0304 	and.w	r3, r3, #4
 80015d0:	613b      	str	r3, [r7, #16]
 80015d2:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015d4:	2300      	movs	r3, #0
 80015d6:	60fb      	str	r3, [r7, #12]
 80015d8:	4b33      	ldr	r3, [pc, #204]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015da:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015dc:	4a32      	ldr	r2, [pc, #200]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015de:	f043 0302 	orr.w	r3, r3, #2
 80015e2:	6313      	str	r3, [r2, #48]	; 0x30
 80015e4:	4b30      	ldr	r3, [pc, #192]	; (80016a8 <HAL_I2S_MspInit+0x15c>)
 80015e6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e8:	f003 0302 	and.w	r3, r3, #2
 80015ec:	60fb      	str	r3, [r7, #12]
 80015ee:	68fb      	ldr	r3, [r7, #12]
    /**I2S2 GPIO Configuration
    PC1     ------> I2S2_SD
    PB10     ------> I2S2_CK
    PB12     ------> I2S2_WS
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80015f0:	2302      	movs	r3, #2
 80015f2:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f4:	2302      	movs	r3, #2
 80015f6:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015f8:	2300      	movs	r3, #0
 80015fa:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015fc:	2300      	movs	r3, #0
 80015fe:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI2;
 8001602:	2307      	movs	r3, #7
 8001604:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001608:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800160c:	4619      	mov	r1, r3
 800160e:	4827      	ldr	r0, [pc, #156]	; (80016ac <HAL_I2S_MspInit+0x160>)
 8001610:	f000 fff0 	bl	80025f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_12;
 8001614:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001618:	677b      	str	r3, [r7, #116]	; 0x74
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800161a:	2302      	movs	r3, #2
 800161c:	67bb      	str	r3, [r7, #120]	; 0x78
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800161e:	2300      	movs	r3, #0
 8001620:	67fb      	str	r3, [r7, #124]	; 0x7c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001622:	2300      	movs	r3, #0
 8001624:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001628:	2305      	movs	r3, #5
 800162a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800162e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001632:	4619      	mov	r1, r3
 8001634:	481e      	ldr	r0, [pc, #120]	; (80016b0 <HAL_I2S_MspInit+0x164>)
 8001636:	f000 ffdd 	bl	80025f4 <HAL_GPIO_Init>

    /* I2S2 DMA Init */
    /* SPI2_RX Init */
    hdma_spi2_rx.Instance = DMA1_Stream3;
 800163a:	4b1e      	ldr	r3, [pc, #120]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 800163c:	4a1e      	ldr	r2, [pc, #120]	; (80016b8 <HAL_I2S_MspInit+0x16c>)
 800163e:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8001640:	4b1c      	ldr	r3, [pc, #112]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001642:	2200      	movs	r2, #0
 8001644:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001646:	4b1b      	ldr	r3, [pc, #108]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001648:	2200      	movs	r2, #0
 800164a:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800164c:	4b19      	ldr	r3, [pc, #100]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 800164e:	2200      	movs	r2, #0
 8001650:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001652:	4b18      	ldr	r3, [pc, #96]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001654:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001658:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800165a:	4b16      	ldr	r3, [pc, #88]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 800165c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001660:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001662:	4b14      	ldr	r3, [pc, #80]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001664:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001668:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_CIRCULAR;
 800166a:	4b12      	ldr	r3, [pc, #72]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 800166c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001670:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8001672:	4b10      	ldr	r3, [pc, #64]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001674:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001678:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800167a:	4b0e      	ldr	r3, [pc, #56]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 800167c:	2200      	movs	r2, #0
 800167e:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001682:	f000 fc47 	bl	8001f14 <HAL_DMA_Init>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d001      	beq.n	8001690 <HAL_I2S_MspInit+0x144>
    {
      Error_Handler();
 800168c:	f7ff ff0e 	bl	80014ac <Error_Handler>
    }

    __HAL_LINKDMA(hi2s,hdmarx,hdma_spi2_rx);
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a08      	ldr	r2, [pc, #32]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001694:	63da      	str	r2, [r3, #60]	; 0x3c
 8001696:	4a07      	ldr	r2, [pc, #28]	; (80016b4 <HAL_I2S_MspInit+0x168>)
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800169c:	bf00      	nop
 800169e:	3788      	adds	r7, #136	; 0x88
 80016a0:	46bd      	mov	sp, r7
 80016a2:	bd80      	pop	{r7, pc}
 80016a4:	40003800 	.word	0x40003800
 80016a8:	40023800 	.word	0x40023800
 80016ac:	40020800 	.word	0x40020800
 80016b0:	40020400 	.word	0x40020400
 80016b4:	20002f78 	.word	0x20002f78
 80016b8:	40026058 	.word	0x40026058

080016bc <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	b08a      	sub	sp, #40	; 0x28
 80016c0:	af00      	add	r7, sp, #0
 80016c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016c4:	f107 0314 	add.w	r3, r7, #20
 80016c8:	2200      	movs	r2, #0
 80016ca:	601a      	str	r2, [r3, #0]
 80016cc:	605a      	str	r2, [r3, #4]
 80016ce:	609a      	str	r2, [r3, #8]
 80016d0:	60da      	str	r2, [r3, #12]
 80016d2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4a28      	ldr	r2, [pc, #160]	; (800177c <HAL_SPI_MspInit+0xc0>)
 80016da:	4293      	cmp	r3, r2
 80016dc:	d14a      	bne.n	8001774 <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80016de:	2300      	movs	r3, #0
 80016e0:	613b      	str	r3, [r7, #16]
 80016e2:	4b27      	ldr	r3, [pc, #156]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 80016e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016e6:	4a26      	ldr	r2, [pc, #152]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 80016e8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80016ec:	6413      	str	r3, [r2, #64]	; 0x40
 80016ee:	4b24      	ldr	r3, [pc, #144]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 80016f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016f2:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80016f6:	613b      	str	r3, [r7, #16]
 80016f8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80016fa:	2300      	movs	r3, #0
 80016fc:	60fb      	str	r3, [r7, #12]
 80016fe:	4b20      	ldr	r3, [pc, #128]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 8001700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001702:	4a1f      	ldr	r2, [pc, #124]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 8001704:	f043 0302 	orr.w	r3, r3, #2
 8001708:	6313      	str	r3, [r2, #48]	; 0x30
 800170a:	4b1d      	ldr	r3, [pc, #116]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 800170c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800170e:	f003 0302 	and.w	r3, r3, #2
 8001712:	60fb      	str	r3, [r7, #12]
 8001714:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001716:	2300      	movs	r3, #0
 8001718:	60bb      	str	r3, [r7, #8]
 800171a:	4b19      	ldr	r3, [pc, #100]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	4a18      	ldr	r2, [pc, #96]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 8001720:	f043 0304 	orr.w	r3, r3, #4
 8001724:	6313      	str	r3, [r2, #48]	; 0x30
 8001726:	4b16      	ldr	r3, [pc, #88]	; (8001780 <HAL_SPI_MspInit+0xc4>)
 8001728:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172a:	f003 0304 	and.w	r3, r3, #4
 800172e:	60bb      	str	r3, [r7, #8]
 8001730:	68bb      	ldr	r3, [r7, #8]
    /**SPI3 GPIO Configuration
    PB0     ------> SPI3_MOSI
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001732:	2301      	movs	r3, #1
 8001734:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001736:	2302      	movs	r3, #2
 8001738:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800173e:	2303      	movs	r3, #3
 8001740:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_SPI3;
 8001742:	2307      	movs	r3, #7
 8001744:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001746:	f107 0314 	add.w	r3, r7, #20
 800174a:	4619      	mov	r1, r3
 800174c:	480d      	ldr	r0, [pc, #52]	; (8001784 <HAL_SPI_MspInit+0xc8>)
 800174e:	f000 ff51 	bl	80025f4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8001752:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001756:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001758:	2302      	movs	r3, #2
 800175a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800175c:	2300      	movs	r3, #0
 800175e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001760:	2303      	movs	r3, #3
 8001762:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001764:	2306      	movs	r3, #6
 8001766:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001768:	f107 0314 	add.w	r3, r7, #20
 800176c:	4619      	mov	r1, r3
 800176e:	4806      	ldr	r0, [pc, #24]	; (8001788 <HAL_SPI_MspInit+0xcc>)
 8001770:	f000 ff40 	bl	80025f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8001774:	bf00      	nop
 8001776:	3728      	adds	r7, #40	; 0x28
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	40003c00 	.word	0x40003c00
 8001780:	40023800 	.word	0x40023800
 8001784:	40020400 	.word	0x40020400
 8001788:	40020800 	.word	0x40020800

0800178c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800178c:	b580      	push	{r7, lr}
 800178e:	b08a      	sub	sp, #40	; 0x28
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001794:	f107 0314 	add.w	r3, r7, #20
 8001798:	2200      	movs	r2, #0
 800179a:	601a      	str	r2, [r3, #0]
 800179c:	605a      	str	r2, [r3, #4]
 800179e:	609a      	str	r2, [r3, #8]
 80017a0:	60da      	str	r2, [r3, #12]
 80017a2:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM3)
 80017a4:	687b      	ldr	r3, [r7, #4]
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	4a19      	ldr	r2, [pc, #100]	; (8001810 <HAL_TIM_Base_MspInit+0x84>)
 80017aa:	4293      	cmp	r3, r2
 80017ac:	d12b      	bne.n	8001806 <HAL_TIM_Base_MspInit+0x7a>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80017ae:	2300      	movs	r3, #0
 80017b0:	613b      	str	r3, [r7, #16]
 80017b2:	4b18      	ldr	r3, [pc, #96]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017b6:	4a17      	ldr	r2, [pc, #92]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017b8:	f043 0302 	orr.w	r3, r3, #2
 80017bc:	6413      	str	r3, [r2, #64]	; 0x40
 80017be:	4b15      	ldr	r3, [pc, #84]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80017c2:	f003 0302 	and.w	r3, r3, #2
 80017c6:	613b      	str	r3, [r7, #16]
 80017c8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ca:	2300      	movs	r3, #0
 80017cc:	60fb      	str	r3, [r7, #12]
 80017ce:	4b11      	ldr	r3, [pc, #68]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017d2:	4a10      	ldr	r2, [pc, #64]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017d4:	f043 0301 	orr.w	r3, r3, #1
 80017d8:	6313      	str	r3, [r2, #48]	; 0x30
 80017da:	4b0e      	ldr	r3, [pc, #56]	; (8001814 <HAL_TIM_Base_MspInit+0x88>)
 80017dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017de:	f003 0301 	and.w	r3, r3, #1
 80017e2:	60fb      	str	r3, [r7, #12]
 80017e4:	68fb      	ldr	r3, [r7, #12]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6;
 80017e6:	2340      	movs	r3, #64	; 0x40
 80017e8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80017ea:	2302      	movs	r3, #2
 80017ec:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017ee:	2300      	movs	r3, #0
 80017f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f2:	2300      	movs	r3, #0
 80017f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80017f6:	2302      	movs	r3, #2
 80017f8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017fa:	f107 0314 	add.w	r3, r7, #20
 80017fe:	4619      	mov	r1, r3
 8001800:	4805      	ldr	r0, [pc, #20]	; (8001818 <HAL_TIM_Base_MspInit+0x8c>)
 8001802:	f000 fef7 	bl	80025f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 8001806:	bf00      	nop
 8001808:	3728      	adds	r7, #40	; 0x28
 800180a:	46bd      	mov	sp, r7
 800180c:	bd80      	pop	{r7, pc}
 800180e:	bf00      	nop
 8001810:	40000400 	.word	0x40000400
 8001814:	40023800 	.word	0x40023800
 8001818:	40020000 	.word	0x40020000

0800181c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b088      	sub	sp, #32
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001824:	f107 030c 	add.w	r3, r7, #12
 8001828:	2200      	movs	r2, #0
 800182a:	601a      	str	r2, [r3, #0]
 800182c:	605a      	str	r2, [r3, #4]
 800182e:	609a      	str	r2, [r3, #8]
 8001830:	60da      	str	r2, [r3, #12]
 8001832:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	4a12      	ldr	r2, [pc, #72]	; (8001884 <HAL_TIM_MspPostInit+0x68>)
 800183a:	4293      	cmp	r3, r2
 800183c:	d11d      	bne.n	800187a <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800183e:	2300      	movs	r3, #0
 8001840:	60bb      	str	r3, [r7, #8]
 8001842:	4b11      	ldr	r3, [pc, #68]	; (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001844:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001846:	4a10      	ldr	r2, [pc, #64]	; (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001848:	f043 0301 	orr.w	r3, r3, #1
 800184c:	6313      	str	r3, [r2, #48]	; 0x30
 800184e:	4b0e      	ldr	r3, [pc, #56]	; (8001888 <HAL_TIM_MspPostInit+0x6c>)
 8001850:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001852:	f003 0301 	and.w	r3, r3, #1
 8001856:	60bb      	str	r3, [r7, #8]
 8001858:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 800185a:	2380      	movs	r3, #128	; 0x80
 800185c:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800185e:	2302      	movs	r3, #2
 8001860:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001862:	2300      	movs	r3, #0
 8001864:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001866:	2300      	movs	r3, #0
 8001868:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800186a:	2302      	movs	r3, #2
 800186c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800186e:	f107 030c 	add.w	r3, r7, #12
 8001872:	4619      	mov	r1, r3
 8001874:	4805      	ldr	r0, [pc, #20]	; (800188c <HAL_TIM_MspPostInit+0x70>)
 8001876:	f000 febd 	bl	80025f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 800187a:	bf00      	nop
 800187c:	3720      	adds	r7, #32
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}
 8001882:	bf00      	nop
 8001884:	40000400 	.word	0x40000400
 8001888:	40023800 	.word	0x40023800
 800188c:	40020000 	.word	0x40020000

08001890 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001890:	b580      	push	{r7, lr}
 8001892:	b08a      	sub	sp, #40	; 0x28
 8001894:	af00      	add	r7, sp, #0
 8001896:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001898:	f107 0314 	add.w	r3, r7, #20
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a19      	ldr	r2, [pc, #100]	; (8001914 <HAL_UART_MspInit+0x84>)
 80018ae:	4293      	cmp	r3, r2
 80018b0:	d12b      	bne.n	800190a <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80018b2:	2300      	movs	r3, #0
 80018b4:	613b      	str	r3, [r7, #16]
 80018b6:	4b18      	ldr	r3, [pc, #96]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ba:	4a17      	ldr	r2, [pc, #92]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018bc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80018c0:	6413      	str	r3, [r2, #64]	; 0x40
 80018c2:	4b15      	ldr	r3, [pc, #84]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018c4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018ca:	613b      	str	r3, [r7, #16]
 80018cc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80018ce:	2300      	movs	r3, #0
 80018d0:	60fb      	str	r3, [r7, #12]
 80018d2:	4b11      	ldr	r3, [pc, #68]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018d6:	4a10      	ldr	r2, [pc, #64]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018d8:	f043 0301 	orr.w	r3, r3, #1
 80018dc:	6313      	str	r3, [r2, #48]	; 0x30
 80018de:	4b0e      	ldr	r3, [pc, #56]	; (8001918 <HAL_UART_MspInit+0x88>)
 80018e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018e2:	f003 0301 	and.w	r3, r3, #1
 80018e6:	60fb      	str	r3, [r7, #12]
 80018e8:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80018ea:	230c      	movs	r3, #12
 80018ec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80018ee:	2302      	movs	r3, #2
 80018f0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80018f2:	2300      	movs	r3, #0
 80018f4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80018f6:	2303      	movs	r3, #3
 80018f8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80018fa:	2307      	movs	r3, #7
 80018fc:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80018fe:	f107 0314 	add.w	r3, r7, #20
 8001902:	4619      	mov	r1, r3
 8001904:	4805      	ldr	r0, [pc, #20]	; (800191c <HAL_UART_MspInit+0x8c>)
 8001906:	f000 fe75 	bl	80025f4 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800190a:	bf00      	nop
 800190c:	3728      	adds	r7, #40	; 0x28
 800190e:	46bd      	mov	sp, r7
 8001910:	bd80      	pop	{r7, pc}
 8001912:	bf00      	nop
 8001914:	40004400 	.word	0x40004400
 8001918:	40023800 	.word	0x40023800
 800191c:	40020000 	.word	0x40020000

08001920 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001920:	b480      	push	{r7}
 8001922:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001924:	e7fe      	b.n	8001924 <NMI_Handler+0x4>

08001926 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001926:	b480      	push	{r7}
 8001928:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800192a:	e7fe      	b.n	800192a <HardFault_Handler+0x4>

0800192c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800192c:	b480      	push	{r7}
 800192e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001930:	e7fe      	b.n	8001930 <MemManage_Handler+0x4>

08001932 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001932:	b480      	push	{r7}
 8001934:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001936:	e7fe      	b.n	8001936 <BusFault_Handler+0x4>

08001938 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800193c:	e7fe      	b.n	800193c <UsageFault_Handler+0x4>

0800193e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800193e:	b480      	push	{r7}
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001942:	bf00      	nop
 8001944:	46bd      	mov	sp, r7
 8001946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800194a:	4770      	bx	lr

0800194c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800194c:	b480      	push	{r7}
 800194e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001950:	bf00      	nop
 8001952:	46bd      	mov	sp, r7
 8001954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001958:	4770      	bx	lr

0800195a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800195a:	b480      	push	{r7}
 800195c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800195e:	bf00      	nop
 8001960:	46bd      	mov	sp, r7
 8001962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001966:	4770      	bx	lr

08001968 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800196c:	f000 f934 	bl	8001bd8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}

08001974 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line 2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_2);
 8001978:	2004      	movs	r0, #4
 800197a:	f001 f803 	bl	8002984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */
  SW_Task1_Callback();
 800197e:	f7ff fb59 	bl	8001034 <SW_Task1_Callback>
  /* USER CODE END EXTI2_IRQn 1 */
}
 8001982:	bf00      	nop
 8001984:	bd80      	pop	{r7, pc}
	...

08001988 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8001988:	b580      	push	{r7, lr}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 800198c:	4802      	ldr	r0, [pc, #8]	; (8001998 <DMA1_Stream3_IRQHandler+0x10>)
 800198e:	f000 fbc7 	bl	8002120 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8001992:	bf00      	nop
 8001994:	bd80      	pop	{r7, pc}
 8001996:	bf00      	nop
 8001998:	20002f78 	.word	0x20002f78

0800199c <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 800199c:	b580      	push	{r7, lr}
 800199e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(Blue_Button_Pin);
 80019a0:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80019a4:	f000 ffee 	bl	8002984 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80019a8:	bf00      	nop
 80019aa:	bd80      	pop	{r7, pc}

080019ac <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	b086      	sub	sp, #24
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	60f8      	str	r0, [r7, #12]
 80019b4:	60b9      	str	r1, [r7, #8]
 80019b6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019b8:	2300      	movs	r3, #0
 80019ba:	617b      	str	r3, [r7, #20]
 80019bc:	e00a      	b.n	80019d4 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80019be:	f3af 8000 	nop.w
 80019c2:	4601      	mov	r1, r0
 80019c4:	68bb      	ldr	r3, [r7, #8]
 80019c6:	1c5a      	adds	r2, r3, #1
 80019c8:	60ba      	str	r2, [r7, #8]
 80019ca:	b2ca      	uxtb	r2, r1
 80019cc:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80019ce:	697b      	ldr	r3, [r7, #20]
 80019d0:	3301      	adds	r3, #1
 80019d2:	617b      	str	r3, [r7, #20]
 80019d4:	697a      	ldr	r2, [r7, #20]
 80019d6:	687b      	ldr	r3, [r7, #4]
 80019d8:	429a      	cmp	r2, r3
 80019da:	dbf0      	blt.n	80019be <_read+0x12>
  }

  return len;
 80019dc:	687b      	ldr	r3, [r7, #4]
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3718      	adds	r7, #24
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <_close>:
  }
  return len;
}

int _close(int file)
{
 80019e6:	b480      	push	{r7}
 80019e8:	b083      	sub	sp, #12
 80019ea:	af00      	add	r7, sp, #0
 80019ec:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80019ee:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80019f2:	4618      	mov	r0, r3
 80019f4:	370c      	adds	r7, #12
 80019f6:	46bd      	mov	sp, r7
 80019f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019fc:	4770      	bx	lr

080019fe <_fstat>:


int _fstat(int file, struct stat *st)
{
 80019fe:	b480      	push	{r7}
 8001a00:	b083      	sub	sp, #12
 8001a02:	af00      	add	r7, sp, #0
 8001a04:	6078      	str	r0, [r7, #4]
 8001a06:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001a0e:	605a      	str	r2, [r3, #4]
  return 0;
 8001a10:	2300      	movs	r3, #0
}
 8001a12:	4618      	mov	r0, r3
 8001a14:	370c      	adds	r7, #12
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr

08001a1e <_isatty>:

int _isatty(int file)
{
 8001a1e:	b480      	push	{r7}
 8001a20:	b083      	sub	sp, #12
 8001a22:	af00      	add	r7, sp, #0
 8001a24:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001a26:	2301      	movs	r3, #1
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	370c      	adds	r7, #12
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a32:	4770      	bx	lr

08001a34 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001a34:	b480      	push	{r7}
 8001a36:	b085      	sub	sp, #20
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	60f8      	str	r0, [r7, #12]
 8001a3c:	60b9      	str	r1, [r7, #8]
 8001a3e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001a40:	2300      	movs	r3, #0
}
 8001a42:	4618      	mov	r0, r3
 8001a44:	3714      	adds	r7, #20
 8001a46:	46bd      	mov	sp, r7
 8001a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a4c:	4770      	bx	lr
	...

08001a50 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b086      	sub	sp, #24
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001a58:	4a14      	ldr	r2, [pc, #80]	; (8001aac <_sbrk+0x5c>)
 8001a5a:	4b15      	ldr	r3, [pc, #84]	; (8001ab0 <_sbrk+0x60>)
 8001a5c:	1ad3      	subs	r3, r2, r3
 8001a5e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001a60:	697b      	ldr	r3, [r7, #20]
 8001a62:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001a64:	4b13      	ldr	r3, [pc, #76]	; (8001ab4 <_sbrk+0x64>)
 8001a66:	681b      	ldr	r3, [r3, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d102      	bne.n	8001a72 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001a6c:	4b11      	ldr	r3, [pc, #68]	; (8001ab4 <_sbrk+0x64>)
 8001a6e:	4a12      	ldr	r2, [pc, #72]	; (8001ab8 <_sbrk+0x68>)
 8001a70:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001a72:	4b10      	ldr	r3, [pc, #64]	; (8001ab4 <_sbrk+0x64>)
 8001a74:	681a      	ldr	r2, [r3, #0]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	4413      	add	r3, r2
 8001a7a:	693a      	ldr	r2, [r7, #16]
 8001a7c:	429a      	cmp	r2, r3
 8001a7e:	d207      	bcs.n	8001a90 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001a80:	f009 ff38 	bl	800b8f4 <__errno>
 8001a84:	4603      	mov	r3, r0
 8001a86:	220c      	movs	r2, #12
 8001a88:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001a8a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001a8e:	e009      	b.n	8001aa4 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001a90:	4b08      	ldr	r3, [pc, #32]	; (8001ab4 <_sbrk+0x64>)
 8001a92:	681b      	ldr	r3, [r3, #0]
 8001a94:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001a96:	4b07      	ldr	r3, [pc, #28]	; (8001ab4 <_sbrk+0x64>)
 8001a98:	681a      	ldr	r2, [r3, #0]
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	4413      	add	r3, r2
 8001a9e:	4a05      	ldr	r2, [pc, #20]	; (8001ab4 <_sbrk+0x64>)
 8001aa0:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001aa2:	68fb      	ldr	r3, [r7, #12]
}
 8001aa4:	4618      	mov	r0, r3
 8001aa6:	3718      	adds	r7, #24
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	20020000 	.word	0x20020000
 8001ab0:	00000400 	.word	0x00000400
 8001ab4:	200031c0 	.word	0x200031c0
 8001ab8:	200033b0 	.word	0x200033b0

08001abc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001abc:	b480      	push	{r7}
 8001abe:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001ac0:	4b06      	ldr	r3, [pc, #24]	; (8001adc <SystemInit+0x20>)
 8001ac2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001ac6:	4a05      	ldr	r2, [pc, #20]	; (8001adc <SystemInit+0x20>)
 8001ac8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001acc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001ad0:	bf00      	nop
 8001ad2:	46bd      	mov	sp, r7
 8001ad4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad8:	4770      	bx	lr
 8001ada:	bf00      	nop
 8001adc:	e000ed00 	.word	0xe000ed00

08001ae0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001ae0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001b18 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001ae4:	480d      	ldr	r0, [pc, #52]	; (8001b1c <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001ae6:	490e      	ldr	r1, [pc, #56]	; (8001b20 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001ae8:	4a0e      	ldr	r2, [pc, #56]	; (8001b24 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001aea:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001aec:	e002      	b.n	8001af4 <LoopCopyDataInit>

08001aee <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001aee:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001af0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001af2:	3304      	adds	r3, #4

08001af4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001af4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001af6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001af8:	d3f9      	bcc.n	8001aee <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001afa:	4a0b      	ldr	r2, [pc, #44]	; (8001b28 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001afc:	4c0b      	ldr	r4, [pc, #44]	; (8001b2c <LoopFillZerobss+0x26>)
  movs r3, #0
 8001afe:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001b00:	e001      	b.n	8001b06 <LoopFillZerobss>

08001b02 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001b02:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001b04:	3204      	adds	r2, #4

08001b06 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001b06:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001b08:	d3fb      	bcc.n	8001b02 <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001b0a:	f7ff ffd7 	bl	8001abc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001b0e:	f009 fef7 	bl	800b900 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001b12:	f7fe ff9b 	bl	8000a4c <main>
  bx  lr    
 8001b16:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001b18:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001b1c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001b20:	20000510 	.word	0x20000510
  ldr r2, =_sidata
 8001b24:	0800d2e4 	.word	0x0800d2e4
  ldr r2, =_sbss
 8001b28:	20000510 	.word	0x20000510
  ldr r4, =_ebss
 8001b2c:	200033b0 	.word	0x200033b0

08001b30 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001b30:	e7fe      	b.n	8001b30 <ADC_IRQHandler>
	...

08001b34 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001b38:	4b0e      	ldr	r3, [pc, #56]	; (8001b74 <HAL_Init+0x40>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a0d      	ldr	r2, [pc, #52]	; (8001b74 <HAL_Init+0x40>)
 8001b3e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001b42:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001b44:	4b0b      	ldr	r3, [pc, #44]	; (8001b74 <HAL_Init+0x40>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	4a0a      	ldr	r2, [pc, #40]	; (8001b74 <HAL_Init+0x40>)
 8001b4a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001b4e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001b50:	4b08      	ldr	r3, [pc, #32]	; (8001b74 <HAL_Init+0x40>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	4a07      	ldr	r2, [pc, #28]	; (8001b74 <HAL_Init+0x40>)
 8001b56:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001b5a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001b5c:	2003      	movs	r0, #3
 8001b5e:	f000 f96d 	bl	8001e3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001b62:	2000      	movs	r0, #0
 8001b64:	f000 f808 	bl	8001b78 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001b68:	f7ff fca6 	bl	80014b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001b6c:	2300      	movs	r3, #0
}
 8001b6e:	4618      	mov	r0, r3
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	40023c00 	.word	0x40023c00

08001b78 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b082      	sub	sp, #8
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001b80:	4b12      	ldr	r3, [pc, #72]	; (8001bcc <HAL_InitTick+0x54>)
 8001b82:	681a      	ldr	r2, [r3, #0]
 8001b84:	4b12      	ldr	r3, [pc, #72]	; (8001bd0 <HAL_InitTick+0x58>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001b8e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001b92:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b96:	4618      	mov	r0, r3
 8001b98:	f000 f985 	bl	8001ea6 <HAL_SYSTICK_Config>
 8001b9c:	4603      	mov	r3, r0
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d001      	beq.n	8001ba6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	e00e      	b.n	8001bc4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	2b0f      	cmp	r3, #15
 8001baa:	d80a      	bhi.n	8001bc2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001bac:	2200      	movs	r2, #0
 8001bae:	6879      	ldr	r1, [r7, #4]
 8001bb0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001bb4:	f000 f94d 	bl	8001e52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001bb8:	4a06      	ldr	r2, [pc, #24]	; (8001bd4 <HAL_InitTick+0x5c>)
 8001bba:	687b      	ldr	r3, [r7, #4]
 8001bbc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	e000      	b.n	8001bc4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001bc2:	2301      	movs	r3, #1
}
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}
 8001bcc:	20000490 	.word	0x20000490
 8001bd0:	20000498 	.word	0x20000498
 8001bd4:	20000494 	.word	0x20000494

08001bd8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001bd8:	b480      	push	{r7}
 8001bda:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001bdc:	4b06      	ldr	r3, [pc, #24]	; (8001bf8 <HAL_IncTick+0x20>)
 8001bde:	781b      	ldrb	r3, [r3, #0]
 8001be0:	461a      	mov	r2, r3
 8001be2:	4b06      	ldr	r3, [pc, #24]	; (8001bfc <HAL_IncTick+0x24>)
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	4413      	add	r3, r2
 8001be8:	4a04      	ldr	r2, [pc, #16]	; (8001bfc <HAL_IncTick+0x24>)
 8001bea:	6013      	str	r3, [r2, #0]
}
 8001bec:	bf00      	nop
 8001bee:	46bd      	mov	sp, r7
 8001bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bf4:	4770      	bx	lr
 8001bf6:	bf00      	nop
 8001bf8:	20000498 	.word	0x20000498
 8001bfc:	200031c4 	.word	0x200031c4

08001c00 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c00:	b480      	push	{r7}
 8001c02:	af00      	add	r7, sp, #0
  return uwTick;
 8001c04:	4b03      	ldr	r3, [pc, #12]	; (8001c14 <HAL_GetTick+0x14>)
 8001c06:	681b      	ldr	r3, [r3, #0]
}
 8001c08:	4618      	mov	r0, r3
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c10:	4770      	bx	lr
 8001c12:	bf00      	nop
 8001c14:	200031c4 	.word	0x200031c4

08001c18 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b084      	sub	sp, #16
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001c20:	f7ff ffee 	bl	8001c00 <HAL_GetTick>
 8001c24:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001c2a:	68fb      	ldr	r3, [r7, #12]
 8001c2c:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8001c30:	d005      	beq.n	8001c3e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001c32:	4b0a      	ldr	r3, [pc, #40]	; (8001c5c <HAL_Delay+0x44>)
 8001c34:	781b      	ldrb	r3, [r3, #0]
 8001c36:	461a      	mov	r2, r3
 8001c38:	68fb      	ldr	r3, [r7, #12]
 8001c3a:	4413      	add	r3, r2
 8001c3c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8001c3e:	bf00      	nop
 8001c40:	f7ff ffde 	bl	8001c00 <HAL_GetTick>
 8001c44:	4602      	mov	r2, r0
 8001c46:	68bb      	ldr	r3, [r7, #8]
 8001c48:	1ad3      	subs	r3, r2, r3
 8001c4a:	68fa      	ldr	r2, [r7, #12]
 8001c4c:	429a      	cmp	r2, r3
 8001c4e:	d8f7      	bhi.n	8001c40 <HAL_Delay+0x28>
  {
  }
}
 8001c50:	bf00      	nop
 8001c52:	bf00      	nop
 8001c54:	3710      	adds	r7, #16
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}
 8001c5a:	bf00      	nop
 8001c5c:	20000498 	.word	0x20000498

08001c60 <__NVIC_SetPriorityGrouping>:
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	f003 0307 	and.w	r3, r3, #7
 8001c6e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c70:	4b0c      	ldr	r3, [pc, #48]	; (8001ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c72:	68db      	ldr	r3, [r3, #12]
 8001c74:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001c7c:	4013      	ands	r3, r2
 8001c7e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c80:	68fb      	ldr	r3, [r7, #12]
 8001c82:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c84:	68bb      	ldr	r3, [r7, #8]
 8001c86:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001c88:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001c8c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001c90:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c92:	4a04      	ldr	r2, [pc, #16]	; (8001ca4 <__NVIC_SetPriorityGrouping+0x44>)
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	60d3      	str	r3, [r2, #12]
}
 8001c98:	bf00      	nop
 8001c9a:	3714      	adds	r7, #20
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	e000ed00 	.word	0xe000ed00

08001ca8 <__NVIC_GetPriorityGrouping>:
{
 8001ca8:	b480      	push	{r7}
 8001caa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001cac:	4b04      	ldr	r3, [pc, #16]	; (8001cc0 <__NVIC_GetPriorityGrouping+0x18>)
 8001cae:	68db      	ldr	r3, [r3, #12]
 8001cb0:	0a1b      	lsrs	r3, r3, #8
 8001cb2:	f003 0307 	and.w	r3, r3, #7
}
 8001cb6:	4618      	mov	r0, r3
 8001cb8:	46bd      	mov	sp, r7
 8001cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cbe:	4770      	bx	lr
 8001cc0:	e000ed00 	.word	0xe000ed00

08001cc4 <__NVIC_EnableIRQ>:
{
 8001cc4:	b480      	push	{r7}
 8001cc6:	b083      	sub	sp, #12
 8001cc8:	af00      	add	r7, sp, #0
 8001cca:	4603      	mov	r3, r0
 8001ccc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001cce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001cd2:	2b00      	cmp	r3, #0
 8001cd4:	db0b      	blt.n	8001cee <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cd6:	79fb      	ldrb	r3, [r7, #7]
 8001cd8:	f003 021f 	and.w	r2, r3, #31
 8001cdc:	4907      	ldr	r1, [pc, #28]	; (8001cfc <__NVIC_EnableIRQ+0x38>)
 8001cde:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ce2:	095b      	lsrs	r3, r3, #5
 8001ce4:	2001      	movs	r0, #1
 8001ce6:	fa00 f202 	lsl.w	r2, r0, r2
 8001cea:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001cee:	bf00      	nop
 8001cf0:	370c      	adds	r7, #12
 8001cf2:	46bd      	mov	sp, r7
 8001cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf8:	4770      	bx	lr
 8001cfa:	bf00      	nop
 8001cfc:	e000e100 	.word	0xe000e100

08001d00 <__NVIC_SetPendingIRQ>:
{
 8001d00:	b480      	push	{r7}
 8001d02:	b083      	sub	sp, #12
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	4603      	mov	r3, r0
 8001d08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	db0c      	blt.n	8001d2c <__NVIC_SetPendingIRQ+0x2c>
    NVIC->ISPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d12:	79fb      	ldrb	r3, [r7, #7]
 8001d14:	f003 021f 	and.w	r2, r3, #31
 8001d18:	4907      	ldr	r1, [pc, #28]	; (8001d38 <__NVIC_SetPendingIRQ+0x38>)
 8001d1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d1e:	095b      	lsrs	r3, r3, #5
 8001d20:	2001      	movs	r0, #1
 8001d22:	fa00 f202 	lsl.w	r2, r0, r2
 8001d26:	3340      	adds	r3, #64	; 0x40
 8001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8001d2c:	bf00      	nop
 8001d2e:	370c      	adds	r7, #12
 8001d30:	46bd      	mov	sp, r7
 8001d32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d36:	4770      	bx	lr
 8001d38:	e000e100 	.word	0xe000e100

08001d3c <__NVIC_SetPriority>:
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b083      	sub	sp, #12
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	4603      	mov	r3, r0
 8001d44:	6039      	str	r1, [r7, #0]
 8001d46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d4c:	2b00      	cmp	r3, #0
 8001d4e:	db0a      	blt.n	8001d66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	b2da      	uxtb	r2, r3
 8001d54:	490c      	ldr	r1, [pc, #48]	; (8001d88 <__NVIC_SetPriority+0x4c>)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	0112      	lsls	r2, r2, #4
 8001d5c:	b2d2      	uxtb	r2, r2
 8001d5e:	440b      	add	r3, r1
 8001d60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8001d64:	e00a      	b.n	8001d7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001d66:	683b      	ldr	r3, [r7, #0]
 8001d68:	b2da      	uxtb	r2, r3
 8001d6a:	4908      	ldr	r1, [pc, #32]	; (8001d8c <__NVIC_SetPriority+0x50>)
 8001d6c:	79fb      	ldrb	r3, [r7, #7]
 8001d6e:	f003 030f 	and.w	r3, r3, #15
 8001d72:	3b04      	subs	r3, #4
 8001d74:	0112      	lsls	r2, r2, #4
 8001d76:	b2d2      	uxtb	r2, r2
 8001d78:	440b      	add	r3, r1
 8001d7a:	761a      	strb	r2, [r3, #24]
}
 8001d7c:	bf00      	nop
 8001d7e:	370c      	adds	r7, #12
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr
 8001d88:	e000e100 	.word	0xe000e100
 8001d8c:	e000ed00 	.word	0xe000ed00

08001d90 <NVIC_EncodePriority>:
{
 8001d90:	b480      	push	{r7}
 8001d92:	b089      	sub	sp, #36	; 0x24
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	60f8      	str	r0, [r7, #12]
 8001d98:	60b9      	str	r1, [r7, #8]
 8001d9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001da4:	69fb      	ldr	r3, [r7, #28]
 8001da6:	f1c3 0307 	rsb	r3, r3, #7
 8001daa:	2b04      	cmp	r3, #4
 8001dac:	bf28      	it	cs
 8001dae:	2304      	movcs	r3, #4
 8001db0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001db2:	69fb      	ldr	r3, [r7, #28]
 8001db4:	3304      	adds	r3, #4
 8001db6:	2b06      	cmp	r3, #6
 8001db8:	d902      	bls.n	8001dc0 <NVIC_EncodePriority+0x30>
 8001dba:	69fb      	ldr	r3, [r7, #28]
 8001dbc:	3b03      	subs	r3, #3
 8001dbe:	e000      	b.n	8001dc2 <NVIC_EncodePriority+0x32>
 8001dc0:	2300      	movs	r3, #0
 8001dc2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001dc4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8001dc8:	69bb      	ldr	r3, [r7, #24]
 8001dca:	fa02 f303 	lsl.w	r3, r2, r3
 8001dce:	43da      	mvns	r2, r3
 8001dd0:	68bb      	ldr	r3, [r7, #8]
 8001dd2:	401a      	ands	r2, r3
 8001dd4:	697b      	ldr	r3, [r7, #20]
 8001dd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001dd8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa01 f303 	lsl.w	r3, r1, r3
 8001de2:	43d9      	mvns	r1, r3
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001de8:	4313      	orrs	r3, r2
}
 8001dea:	4618      	mov	r0, r3
 8001dec:	3724      	adds	r7, #36	; 0x24
 8001dee:	46bd      	mov	sp, r7
 8001df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df4:	4770      	bx	lr
	...

08001df8 <SysTick_Config>:
{
 8001df8:	b580      	push	{r7, lr}
 8001dfa:	b082      	sub	sp, #8
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	3b01      	subs	r3, #1
 8001e04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001e08:	d301      	bcc.n	8001e0e <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	e00f      	b.n	8001e2e <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e0e:	4a0a      	ldr	r2, [pc, #40]	; (8001e38 <SysTick_Config+0x40>)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	3b01      	subs	r3, #1
 8001e14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001e16:	210f      	movs	r1, #15
 8001e18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001e1c:	f7ff ff8e 	bl	8001d3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001e20:	4b05      	ldr	r3, [pc, #20]	; (8001e38 <SysTick_Config+0x40>)
 8001e22:	2200      	movs	r2, #0
 8001e24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001e26:	4b04      	ldr	r3, [pc, #16]	; (8001e38 <SysTick_Config+0x40>)
 8001e28:	2207      	movs	r2, #7
 8001e2a:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 8001e2c:	2300      	movs	r3, #0
}
 8001e2e:	4618      	mov	r0, r3
 8001e30:	3708      	adds	r7, #8
 8001e32:	46bd      	mov	sp, r7
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	e000e010 	.word	0xe000e010

08001e3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001e3c:	b580      	push	{r7, lr}
 8001e3e:	b082      	sub	sp, #8
 8001e40:	af00      	add	r7, sp, #0
 8001e42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f7ff ff0b 	bl	8001c60 <__NVIC_SetPriorityGrouping>
}
 8001e4a:	bf00      	nop
 8001e4c:	3708      	adds	r7, #8
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b086      	sub	sp, #24
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	4603      	mov	r3, r0
 8001e5a:	60b9      	str	r1, [r7, #8]
 8001e5c:	607a      	str	r2, [r7, #4]
 8001e5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001e60:	2300      	movs	r3, #0
 8001e62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001e64:	f7ff ff20 	bl	8001ca8 <__NVIC_GetPriorityGrouping>
 8001e68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001e6a:	687a      	ldr	r2, [r7, #4]
 8001e6c:	68b9      	ldr	r1, [r7, #8]
 8001e6e:	6978      	ldr	r0, [r7, #20]
 8001e70:	f7ff ff8e 	bl	8001d90 <NVIC_EncodePriority>
 8001e74:	4602      	mov	r2, r0
 8001e76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001e7a:	4611      	mov	r1, r2
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	f7ff ff5d 	bl	8001d3c <__NVIC_SetPriority>
}
 8001e82:	bf00      	nop
 8001e84:	3718      	adds	r7, #24
 8001e86:	46bd      	mov	sp, r7
 8001e88:	bd80      	pop	{r7, pc}

08001e8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e8a:	b580      	push	{r7, lr}
 8001e8c:	b082      	sub	sp, #8
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	4603      	mov	r3, r0
 8001e92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e98:	4618      	mov	r0, r3
 8001e9a:	f7ff ff13 	bl	8001cc4 <__NVIC_EnableIRQ>
}
 8001e9e:	bf00      	nop
 8001ea0:	3708      	adds	r7, #8
 8001ea2:	46bd      	mov	sp, r7
 8001ea4:	bd80      	pop	{r7, pc}

08001ea6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001ea6:	b580      	push	{r7, lr}
 8001ea8:	b082      	sub	sp, #8
 8001eaa:	af00      	add	r7, sp, #0
 8001eac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001eae:	6878      	ldr	r0, [r7, #4]
 8001eb0:	f7ff ffa2 	bl	8001df8 <SysTick_Config>
 8001eb4:	4603      	mov	r3, r0
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}

08001ebe <HAL_NVIC_SetPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_SetPendingIRQ(IRQn_Type IRQn)
{
 8001ebe:	b580      	push	{r7, lr}
 8001ec0:	b082      	sub	sp, #8
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	4603      	mov	r3, r0
 8001ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Set interrupt pending */
  NVIC_SetPendingIRQ(IRQn);
 8001ec8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ecc:	4618      	mov	r0, r3
 8001ece:	f7ff ff17 	bl	8001d00 <__NVIC_SetPendingIRQ>
}
 8001ed2:	bf00      	nop
 8001ed4:	3708      	adds	r7, #8
 8001ed6:	46bd      	mov	sp, r7
 8001ed8:	bd80      	pop	{r7, pc}

08001eda <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8001eda:	b580      	push	{r7, lr}
 8001edc:	b082      	sub	sp, #8
 8001ede:	af00      	add	r7, sp, #0
 8001ee0:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	2b00      	cmp	r3, #0
 8001ee6:	d101      	bne.n	8001eec <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e00e      	b.n	8001f0a <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	795b      	ldrb	r3, [r3, #5]
 8001ef0:	b2db      	uxtb	r3, r3
 8001ef2:	2b00      	cmp	r3, #0
 8001ef4:	d105      	bne.n	8001f02 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	2200      	movs	r2, #0
 8001efa:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8001efc:	6878      	ldr	r0, [r7, #4]
 8001efe:	f7ff fb03 	bl	8001508 <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	2201      	movs	r2, #1
 8001f06:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8001f08:	2300      	movs	r3, #0
}
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}
	...

08001f14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
 8001f1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001f1c:	2300      	movs	r3, #0
 8001f1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001f20:	f7ff fe6e 	bl	8001c00 <HAL_GetTick>
 8001f24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d101      	bne.n	8001f30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	e099      	b.n	8002064 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	2202      	movs	r2, #2
 8001f34:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	2200      	movs	r2, #0
 8001f3c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	681a      	ldr	r2, [r3, #0]
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	f022 0201 	bic.w	r2, r2, #1
 8001f4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f50:	e00f      	b.n	8001f72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001f52:	f7ff fe55 	bl	8001c00 <HAL_GetTick>
 8001f56:	4602      	mov	r2, r0
 8001f58:	693b      	ldr	r3, [r7, #16]
 8001f5a:	1ad3      	subs	r3, r2, r3
 8001f5c:	2b05      	cmp	r3, #5
 8001f5e:	d908      	bls.n	8001f72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	2220      	movs	r2, #32
 8001f64:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	2203      	movs	r2, #3
 8001f6a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8001f6e:	2303      	movs	r3, #3
 8001f70:	e078      	b.n	8002064 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	f003 0301 	and.w	r3, r3, #1
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d1e8      	bne.n	8001f52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001f88:	697a      	ldr	r2, [r7, #20]
 8001f8a:	4b38      	ldr	r3, [pc, #224]	; (800206c <HAL_DMA_Init+0x158>)
 8001f8c:	4013      	ands	r3, r2
 8001f8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	685a      	ldr	r2, [r3, #4]
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	689b      	ldr	r3, [r3, #8]
 8001f98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001f9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	691b      	ldr	r3, [r3, #16]
 8001fa4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001faa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	699b      	ldr	r3, [r3, #24]
 8001fb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	6a1b      	ldr	r3, [r3, #32]
 8001fbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001fbe:	697a      	ldr	r2, [r7, #20]
 8001fc0:	4313      	orrs	r3, r2
 8001fc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001fc8:	2b04      	cmp	r3, #4
 8001fca:	d107      	bne.n	8001fdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001fd4:	4313      	orrs	r3, r2
 8001fd6:	697a      	ldr	r2, [r7, #20]
 8001fd8:	4313      	orrs	r3, r2
 8001fda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	697a      	ldr	r2, [r7, #20]
 8001fe2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	695b      	ldr	r3, [r3, #20]
 8001fea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8001fec:	697b      	ldr	r3, [r7, #20]
 8001fee:	f023 0307 	bic.w	r3, r3, #7
 8001ff2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ff8:	697a      	ldr	r2, [r7, #20]
 8001ffa:	4313      	orrs	r3, r2
 8001ffc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002002:	2b04      	cmp	r3, #4
 8002004:	d117      	bne.n	8002036 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800200a:	697a      	ldr	r2, [r7, #20]
 800200c:	4313      	orrs	r3, r2
 800200e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002014:	2b00      	cmp	r3, #0
 8002016:	d00e      	beq.n	8002036 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002018:	6878      	ldr	r0, [r7, #4]
 800201a:	f000 fa6f 	bl	80024fc <DMA_CheckFifoParam>
 800201e:	4603      	mov	r3, r0
 8002020:	2b00      	cmp	r3, #0
 8002022:	d008      	beq.n	8002036 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	2240      	movs	r2, #64	; 0x40
 8002028:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	2201      	movs	r2, #1
 800202e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002032:	2301      	movs	r3, #1
 8002034:	e016      	b.n	8002064 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	681b      	ldr	r3, [r3, #0]
 800203a:	697a      	ldr	r2, [r7, #20]
 800203c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f000 fa26 	bl	8002490 <DMA_CalcBaseAndBitshift>
 8002044:	4603      	mov	r3, r0
 8002046:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800204c:	223f      	movs	r2, #63	; 0x3f
 800204e:	409a      	lsls	r2, r3
 8002050:	68fb      	ldr	r3, [r7, #12]
 8002052:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2200      	movs	r2, #0
 8002058:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	2201      	movs	r2, #1
 800205e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002062:	2300      	movs	r3, #0
}
 8002064:	4618      	mov	r0, r3
 8002066:	3718      	adds	r7, #24
 8002068:	46bd      	mov	sp, r7
 800206a:	bd80      	pop	{r7, pc}
 800206c:	f010803f 	.word	0xf010803f

08002070 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b086      	sub	sp, #24
 8002074:	af00      	add	r7, sp, #0
 8002076:	60f8      	str	r0, [r7, #12]
 8002078:	60b9      	str	r1, [r7, #8]
 800207a:	607a      	str	r2, [r7, #4]
 800207c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800207e:	2300      	movs	r3, #0
 8002080:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002086:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800208e:	2b01      	cmp	r3, #1
 8002090:	d101      	bne.n	8002096 <HAL_DMA_Start_IT+0x26>
 8002092:	2302      	movs	r3, #2
 8002094:	e040      	b.n	8002118 <HAL_DMA_Start_IT+0xa8>
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	2201      	movs	r2, #1
 800209a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800209e:	68fb      	ldr	r3, [r7, #12]
 80020a0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020a4:	b2db      	uxtb	r3, r3
 80020a6:	2b01      	cmp	r3, #1
 80020a8:	d12f      	bne.n	800210a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	2202      	movs	r2, #2
 80020ae:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020b2:	68fb      	ldr	r3, [r7, #12]
 80020b4:	2200      	movs	r2, #0
 80020b6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020b8:	683b      	ldr	r3, [r7, #0]
 80020ba:	687a      	ldr	r2, [r7, #4]
 80020bc:	68b9      	ldr	r1, [r7, #8]
 80020be:	68f8      	ldr	r0, [r7, #12]
 80020c0:	f000 f9b8 	bl	8002434 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80020c8:	223f      	movs	r2, #63	; 0x3f
 80020ca:	409a      	lsls	r2, r3
 80020cc:	693b      	ldr	r3, [r7, #16]
 80020ce:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	681a      	ldr	r2, [r3, #0]
 80020d6:	68fb      	ldr	r3, [r7, #12]
 80020d8:	681b      	ldr	r3, [r3, #0]
 80020da:	f042 0216 	orr.w	r2, r2, #22
 80020de:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020e4:	2b00      	cmp	r3, #0
 80020e6:	d007      	beq.n	80020f8 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80020e8:	68fb      	ldr	r3, [r7, #12]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	681a      	ldr	r2, [r3, #0]
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f042 0208 	orr.w	r2, r2, #8
 80020f6:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	681a      	ldr	r2, [r3, #0]
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	681b      	ldr	r3, [r3, #0]
 8002102:	f042 0201 	orr.w	r2, r2, #1
 8002106:	601a      	str	r2, [r3, #0]
 8002108:	e005      	b.n	8002116 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	2200      	movs	r2, #0
 800210e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8002112:	2302      	movs	r3, #2
 8002114:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8002116:	7dfb      	ldrb	r3, [r7, #23]
}
 8002118:	4618      	mov	r0, r3
 800211a:	3718      	adds	r7, #24
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}

08002120 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002120:	b580      	push	{r7, lr}
 8002122:	b086      	sub	sp, #24
 8002124:	af00      	add	r7, sp, #0
 8002126:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002128:	2300      	movs	r3, #0
 800212a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800212c:	4b8e      	ldr	r3, [pc, #568]	; (8002368 <HAL_DMA_IRQHandler+0x248>)
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a8e      	ldr	r2, [pc, #568]	; (800236c <HAL_DMA_IRQHandler+0x24c>)
 8002132:	fba2 2303 	umull	r2, r3, r2, r3
 8002136:	0a9b      	lsrs	r3, r3, #10
 8002138:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800213e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002140:	693b      	ldr	r3, [r7, #16]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800214a:	2208      	movs	r2, #8
 800214c:	409a      	lsls	r2, r3
 800214e:	68fb      	ldr	r3, [r7, #12]
 8002150:	4013      	ands	r3, r2
 8002152:	2b00      	cmp	r3, #0
 8002154:	d01a      	beq.n	800218c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681b      	ldr	r3, [r3, #0]
 800215c:	f003 0304 	and.w	r3, r3, #4
 8002160:	2b00      	cmp	r3, #0
 8002162:	d013      	beq.n	800218c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	681a      	ldr	r2, [r3, #0]
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	f022 0204 	bic.w	r2, r2, #4
 8002172:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002174:	687b      	ldr	r3, [r7, #4]
 8002176:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002178:	2208      	movs	r2, #8
 800217a:	409a      	lsls	r2, r3
 800217c:	693b      	ldr	r3, [r7, #16]
 800217e:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002184:	f043 0201 	orr.w	r2, r3, #1
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002190:	2201      	movs	r2, #1
 8002192:	409a      	lsls	r2, r3
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	4013      	ands	r3, r2
 8002198:	2b00      	cmp	r3, #0
 800219a:	d012      	beq.n	80021c2 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	695b      	ldr	r3, [r3, #20]
 80021a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021a6:	2b00      	cmp	r3, #0
 80021a8:	d00b      	beq.n	80021c2 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021ae:	2201      	movs	r2, #1
 80021b0:	409a      	lsls	r2, r3
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021ba:	f043 0202 	orr.w	r2, r3, #2
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021c6:	2204      	movs	r2, #4
 80021c8:	409a      	lsls	r2, r3
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	4013      	ands	r3, r2
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d012      	beq.n	80021f8 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	681b      	ldr	r3, [r3, #0]
 80021d6:	681b      	ldr	r3, [r3, #0]
 80021d8:	f003 0302 	and.w	r3, r3, #2
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d00b      	beq.n	80021f8 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021e4:	2204      	movs	r2, #4
 80021e6:	409a      	lsls	r2, r3
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80021f0:	f043 0204 	orr.w	r2, r3, #4
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80021fc:	2210      	movs	r2, #16
 80021fe:	409a      	lsls	r2, r3
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	4013      	ands	r3, r2
 8002204:	2b00      	cmp	r3, #0
 8002206:	d043      	beq.n	8002290 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	681b      	ldr	r3, [r3, #0]
 800220e:	f003 0308 	and.w	r3, r3, #8
 8002212:	2b00      	cmp	r3, #0
 8002214:	d03c      	beq.n	8002290 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800221a:	2210      	movs	r2, #16
 800221c:	409a      	lsls	r2, r3
 800221e:	693b      	ldr	r3, [r7, #16]
 8002220:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	681b      	ldr	r3, [r3, #0]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d018      	beq.n	8002262 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	681b      	ldr	r3, [r3, #0]
 8002234:	681b      	ldr	r3, [r3, #0]
 8002236:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d108      	bne.n	8002250 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002242:	2b00      	cmp	r3, #0
 8002244:	d024      	beq.n	8002290 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	4798      	blx	r3
 800224e:	e01f      	b.n	8002290 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002254:	2b00      	cmp	r3, #0
 8002256:	d01b      	beq.n	8002290 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800225c:	6878      	ldr	r0, [r7, #4]
 800225e:	4798      	blx	r3
 8002260:	e016      	b.n	8002290 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002262:	687b      	ldr	r3, [r7, #4]
 8002264:	681b      	ldr	r3, [r3, #0]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800226c:	2b00      	cmp	r3, #0
 800226e:	d107      	bne.n	8002280 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	681a      	ldr	r2, [r3, #0]
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	f022 0208 	bic.w	r2, r2, #8
 800227e:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002284:	2b00      	cmp	r3, #0
 8002286:	d003      	beq.n	8002290 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800228c:	6878      	ldr	r0, [r7, #4]
 800228e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002294:	2220      	movs	r2, #32
 8002296:	409a      	lsls	r2, r3
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	4013      	ands	r3, r2
 800229c:	2b00      	cmp	r3, #0
 800229e:	f000 808f 	beq.w	80023c0 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681b      	ldr	r3, [r3, #0]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	f003 0310 	and.w	r3, r3, #16
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	f000 8087 	beq.w	80023c0 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80022b6:	2220      	movs	r2, #32
 80022b8:	409a      	lsls	r2, r3
 80022ba:	693b      	ldr	r3, [r7, #16]
 80022bc:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80022c4:	b2db      	uxtb	r3, r3
 80022c6:	2b05      	cmp	r3, #5
 80022c8:	d136      	bne.n	8002338 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	681a      	ldr	r2, [r3, #0]
 80022d0:	687b      	ldr	r3, [r7, #4]
 80022d2:	681b      	ldr	r3, [r3, #0]
 80022d4:	f022 0216 	bic.w	r2, r2, #22
 80022d8:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	695a      	ldr	r2, [r3, #20]
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80022e8:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d103      	bne.n	80022fa <HAL_DMA_IRQHandler+0x1da>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80022f6:	2b00      	cmp	r3, #0
 80022f8:	d007      	beq.n	800230a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	681a      	ldr	r2, [r3, #0]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	f022 0208 	bic.w	r2, r2, #8
 8002308:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800230e:	223f      	movs	r2, #63	; 0x3f
 8002310:	409a      	lsls	r2, r3
 8002312:	693b      	ldr	r3, [r7, #16]
 8002314:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	2201      	movs	r2, #1
 800231a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800231e:	687b      	ldr	r3, [r7, #4]
 8002320:	2200      	movs	r2, #0
 8002322:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800232a:	2b00      	cmp	r3, #0
 800232c:	d07e      	beq.n	800242c <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	4798      	blx	r3
        }
        return;
 8002336:	e079      	b.n	800242c <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8002342:	2b00      	cmp	r3, #0
 8002344:	d01d      	beq.n	8002382 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002346:	687b      	ldr	r3, [r7, #4]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8002350:	2b00      	cmp	r3, #0
 8002352:	d10d      	bne.n	8002370 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002358:	2b00      	cmp	r3, #0
 800235a:	d031      	beq.n	80023c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002360:	6878      	ldr	r0, [r7, #4]
 8002362:	4798      	blx	r3
 8002364:	e02c      	b.n	80023c0 <HAL_DMA_IRQHandler+0x2a0>
 8002366:	bf00      	nop
 8002368:	20000490 	.word	0x20000490
 800236c:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002374:	2b00      	cmp	r3, #0
 8002376:	d023      	beq.n	80023c0 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800237c:	6878      	ldr	r0, [r7, #4]
 800237e:	4798      	blx	r3
 8002380:	e01e      	b.n	80023c0 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800238c:	2b00      	cmp	r3, #0
 800238e:	d10f      	bne.n	80023b0 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0210 	bic.w	r2, r2, #16
 800239e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	2201      	movs	r2, #1
 80023a4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	2200      	movs	r2, #0
 80023ac:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d003      	beq.n	80023c0 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d032      	beq.n	800242e <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80023cc:	f003 0301 	and.w	r3, r3, #1
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d022      	beq.n	800241a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	2205      	movs	r2, #5
 80023d8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f022 0201 	bic.w	r2, r2, #1
 80023ea:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	3301      	adds	r3, #1
 80023f0:	60bb      	str	r3, [r7, #8]
 80023f2:	697a      	ldr	r2, [r7, #20]
 80023f4:	429a      	cmp	r2, r3
 80023f6:	d307      	bcc.n	8002408 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681b      	ldr	r3, [r3, #0]
 80023fe:	f003 0301 	and.w	r3, r3, #1
 8002402:	2b00      	cmp	r3, #0
 8002404:	d1f2      	bne.n	80023ec <HAL_DMA_IRQHandler+0x2cc>
 8002406:	e000      	b.n	800240a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8002408:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	2201      	movs	r2, #1
 800240e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	2200      	movs	r2, #0
 8002416:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800241e:	2b00      	cmp	r3, #0
 8002420:	d005      	beq.n	800242e <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	4798      	blx	r3
 800242a:	e000      	b.n	800242e <HAL_DMA_IRQHandler+0x30e>
        return;
 800242c:	bf00      	nop
    }
  }
}
 800242e:	3718      	adds	r7, #24
 8002430:	46bd      	mov	sp, r7
 8002432:	bd80      	pop	{r7, pc}

08002434 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002434:	b480      	push	{r7}
 8002436:	b085      	sub	sp, #20
 8002438:	af00      	add	r7, sp, #0
 800243a:	60f8      	str	r0, [r7, #12]
 800243c:	60b9      	str	r1, [r7, #8]
 800243e:	607a      	str	r2, [r7, #4]
 8002440:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8002442:	68fb      	ldr	r3, [r7, #12]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	681a      	ldr	r2, [r3, #0]
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8002450:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8002452:	68fb      	ldr	r3, [r7, #12]
 8002454:	681b      	ldr	r3, [r3, #0]
 8002456:	683a      	ldr	r2, [r7, #0]
 8002458:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	689b      	ldr	r3, [r3, #8]
 800245e:	2b40      	cmp	r3, #64	; 0x40
 8002460:	d108      	bne.n	8002474 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8002462:	68fb      	ldr	r3, [r7, #12]
 8002464:	681b      	ldr	r3, [r3, #0]
 8002466:	687a      	ldr	r2, [r7, #4]
 8002468:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 800246a:	68fb      	ldr	r3, [r7, #12]
 800246c:	681b      	ldr	r3, [r3, #0]
 800246e:	68ba      	ldr	r2, [r7, #8]
 8002470:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8002472:	e007      	b.n	8002484 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	68ba      	ldr	r2, [r7, #8]
 800247a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	687a      	ldr	r2, [r7, #4]
 8002482:	60da      	str	r2, [r3, #12]
}
 8002484:	bf00      	nop
 8002486:	3714      	adds	r7, #20
 8002488:	46bd      	mov	sp, r7
 800248a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248e:	4770      	bx	lr

08002490 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8002490:	b480      	push	{r7}
 8002492:	b085      	sub	sp, #20
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	b2db      	uxtb	r3, r3
 800249e:	3b10      	subs	r3, #16
 80024a0:	4a14      	ldr	r2, [pc, #80]	; (80024f4 <DMA_CalcBaseAndBitshift+0x64>)
 80024a2:	fba2 2303 	umull	r2, r3, r2, r3
 80024a6:	091b      	lsrs	r3, r3, #4
 80024a8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80024aa:	4a13      	ldr	r2, [pc, #76]	; (80024f8 <DMA_CalcBaseAndBitshift+0x68>)
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	4413      	add	r3, r2
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	2b03      	cmp	r3, #3
 80024bc:	d909      	bls.n	80024d2 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80024c6:	f023 0303 	bic.w	r3, r3, #3
 80024ca:	1d1a      	adds	r2, r3, #4
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	659a      	str	r2, [r3, #88]	; 0x58
 80024d0:	e007      	b.n	80024e2 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80024da:	f023 0303 	bic.w	r3, r3, #3
 80024de:	687a      	ldr	r2, [r7, #4]
 80024e0:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	3714      	adds	r7, #20
 80024ea:	46bd      	mov	sp, r7
 80024ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024f0:	4770      	bx	lr
 80024f2:	bf00      	nop
 80024f4:	aaaaaaab 	.word	0xaaaaaaab
 80024f8:	0800d200 	.word	0x0800d200

080024fc <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80024fc:	b480      	push	{r7}
 80024fe:	b085      	sub	sp, #20
 8002500:	af00      	add	r7, sp, #0
 8002502:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002504:	2300      	movs	r3, #0
 8002506:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800250c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	699b      	ldr	r3, [r3, #24]
 8002512:	2b00      	cmp	r3, #0
 8002514:	d11f      	bne.n	8002556 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8002516:	68bb      	ldr	r3, [r7, #8]
 8002518:	2b03      	cmp	r3, #3
 800251a:	d856      	bhi.n	80025ca <DMA_CheckFifoParam+0xce>
 800251c:	a201      	add	r2, pc, #4	; (adr r2, 8002524 <DMA_CheckFifoParam+0x28>)
 800251e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002522:	bf00      	nop
 8002524:	08002535 	.word	0x08002535
 8002528:	08002547 	.word	0x08002547
 800252c:	08002535 	.word	0x08002535
 8002530:	080025cb 	.word	0x080025cb
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002538:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800253c:	2b00      	cmp	r3, #0
 800253e:	d046      	beq.n	80025ce <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8002540:	2301      	movs	r3, #1
 8002542:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002544:	e043      	b.n	80025ce <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800254a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800254e:	d140      	bne.n	80025d2 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002554:	e03d      	b.n	80025d2 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	699b      	ldr	r3, [r3, #24]
 800255a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800255e:	d121      	bne.n	80025a4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8002560:	68bb      	ldr	r3, [r7, #8]
 8002562:	2b03      	cmp	r3, #3
 8002564:	d837      	bhi.n	80025d6 <DMA_CheckFifoParam+0xda>
 8002566:	a201      	add	r2, pc, #4	; (adr r2, 800256c <DMA_CheckFifoParam+0x70>)
 8002568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800256c:	0800257d 	.word	0x0800257d
 8002570:	08002583 	.word	0x08002583
 8002574:	0800257d 	.word	0x0800257d
 8002578:	08002595 	.word	0x08002595
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 800257c:	2301      	movs	r3, #1
 800257e:	73fb      	strb	r3, [r7, #15]
      break;
 8002580:	e030      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002586:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800258a:	2b00      	cmp	r3, #0
 800258c:	d025      	beq.n	80025da <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800258e:	2301      	movs	r3, #1
 8002590:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8002592:	e022      	b.n	80025da <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002598:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800259c:	d11f      	bne.n	80025de <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800259e:	2301      	movs	r3, #1
 80025a0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80025a2:	e01c      	b.n	80025de <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80025a4:	68bb      	ldr	r3, [r7, #8]
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d903      	bls.n	80025b2 <DMA_CheckFifoParam+0xb6>
 80025aa:	68bb      	ldr	r3, [r7, #8]
 80025ac:	2b03      	cmp	r3, #3
 80025ae:	d003      	beq.n	80025b8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80025b0:	e018      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80025b2:	2301      	movs	r3, #1
 80025b4:	73fb      	strb	r3, [r7, #15]
      break;
 80025b6:	e015      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025bc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d00e      	beq.n	80025e2 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80025c4:	2301      	movs	r3, #1
 80025c6:	73fb      	strb	r3, [r7, #15]
      break;
 80025c8:	e00b      	b.n	80025e2 <DMA_CheckFifoParam+0xe6>
      break;
 80025ca:	bf00      	nop
 80025cc:	e00a      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;
 80025ce:	bf00      	nop
 80025d0:	e008      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;
 80025d2:	bf00      	nop
 80025d4:	e006      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;
 80025d6:	bf00      	nop
 80025d8:	e004      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;
 80025da:	bf00      	nop
 80025dc:	e002      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;   
 80025de:	bf00      	nop
 80025e0:	e000      	b.n	80025e4 <DMA_CheckFifoParam+0xe8>
      break;
 80025e2:	bf00      	nop
    }
  } 
  
  return status; 
 80025e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025e6:	4618      	mov	r0, r3
 80025e8:	3714      	adds	r7, #20
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr
 80025f2:	bf00      	nop

080025f4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025f4:	b480      	push	{r7}
 80025f6:	b089      	sub	sp, #36	; 0x24
 80025f8:	af00      	add	r7, sp, #0
 80025fa:	6078      	str	r0, [r7, #4]
 80025fc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80025fe:	2300      	movs	r3, #0
 8002600:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002602:	2300      	movs	r3, #0
 8002604:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002606:	2300      	movs	r3, #0
 8002608:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800260a:	2300      	movs	r3, #0
 800260c:	61fb      	str	r3, [r7, #28]
 800260e:	e165      	b.n	80028dc <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002610:	2201      	movs	r2, #1
 8002612:	69fb      	ldr	r3, [r7, #28]
 8002614:	fa02 f303 	lsl.w	r3, r2, r3
 8002618:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800261a:	683b      	ldr	r3, [r7, #0]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	697a      	ldr	r2, [r7, #20]
 8002620:	4013      	ands	r3, r2
 8002622:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002624:	693a      	ldr	r2, [r7, #16]
 8002626:	697b      	ldr	r3, [r7, #20]
 8002628:	429a      	cmp	r2, r3
 800262a:	f040 8154 	bne.w	80028d6 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800262e:	683b      	ldr	r3, [r7, #0]
 8002630:	685b      	ldr	r3, [r3, #4]
 8002632:	f003 0303 	and.w	r3, r3, #3
 8002636:	2b01      	cmp	r3, #1
 8002638:	d005      	beq.n	8002646 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800263a:	683b      	ldr	r3, [r7, #0]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002642:	2b02      	cmp	r3, #2
 8002644:	d130      	bne.n	80026a8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	689b      	ldr	r3, [r3, #8]
 800264a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 800264c:	69fb      	ldr	r3, [r7, #28]
 800264e:	005b      	lsls	r3, r3, #1
 8002650:	2203      	movs	r2, #3
 8002652:	fa02 f303 	lsl.w	r3, r2, r3
 8002656:	43db      	mvns	r3, r3
 8002658:	69ba      	ldr	r2, [r7, #24]
 800265a:	4013      	ands	r3, r2
 800265c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800265e:	683b      	ldr	r3, [r7, #0]
 8002660:	68da      	ldr	r2, [r3, #12]
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	005b      	lsls	r3, r3, #1
 8002666:	fa02 f303 	lsl.w	r3, r2, r3
 800266a:	69ba      	ldr	r2, [r7, #24]
 800266c:	4313      	orrs	r3, r2
 800266e:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	69ba      	ldr	r2, [r7, #24]
 8002674:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800267c:	2201      	movs	r2, #1
 800267e:	69fb      	ldr	r3, [r7, #28]
 8002680:	fa02 f303 	lsl.w	r3, r2, r3
 8002684:	43db      	mvns	r3, r3
 8002686:	69ba      	ldr	r2, [r7, #24]
 8002688:	4013      	ands	r3, r2
 800268a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	091b      	lsrs	r3, r3, #4
 8002692:	f003 0201 	and.w	r2, r3, #1
 8002696:	69fb      	ldr	r3, [r7, #28]
 8002698:	fa02 f303 	lsl.w	r3, r2, r3
 800269c:	69ba      	ldr	r2, [r7, #24]
 800269e:	4313      	orrs	r3, r2
 80026a0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	69ba      	ldr	r2, [r7, #24]
 80026a6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80026a8:	683b      	ldr	r3, [r7, #0]
 80026aa:	685b      	ldr	r3, [r3, #4]
 80026ac:	f003 0303 	and.w	r3, r3, #3
 80026b0:	2b03      	cmp	r3, #3
 80026b2:	d017      	beq.n	80026e4 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	68db      	ldr	r3, [r3, #12]
 80026b8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80026ba:	69fb      	ldr	r3, [r7, #28]
 80026bc:	005b      	lsls	r3, r3, #1
 80026be:	2203      	movs	r2, #3
 80026c0:	fa02 f303 	lsl.w	r3, r2, r3
 80026c4:	43db      	mvns	r3, r3
 80026c6:	69ba      	ldr	r2, [r7, #24]
 80026c8:	4013      	ands	r3, r2
 80026ca:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	689a      	ldr	r2, [r3, #8]
 80026d0:	69fb      	ldr	r3, [r7, #28]
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	fa02 f303 	lsl.w	r3, r2, r3
 80026d8:	69ba      	ldr	r2, [r7, #24]
 80026da:	4313      	orrs	r3, r2
 80026dc:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	69ba      	ldr	r2, [r7, #24]
 80026e2:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80026e4:	683b      	ldr	r3, [r7, #0]
 80026e6:	685b      	ldr	r3, [r3, #4]
 80026e8:	f003 0303 	and.w	r3, r3, #3
 80026ec:	2b02      	cmp	r3, #2
 80026ee:	d123      	bne.n	8002738 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80026f0:	69fb      	ldr	r3, [r7, #28]
 80026f2:	08da      	lsrs	r2, r3, #3
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	3208      	adds	r2, #8
 80026f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026fc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80026fe:	69fb      	ldr	r3, [r7, #28]
 8002700:	f003 0307 	and.w	r3, r3, #7
 8002704:	009b      	lsls	r3, r3, #2
 8002706:	220f      	movs	r2, #15
 8002708:	fa02 f303 	lsl.w	r3, r2, r3
 800270c:	43db      	mvns	r3, r3
 800270e:	69ba      	ldr	r2, [r7, #24]
 8002710:	4013      	ands	r3, r2
 8002712:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	691a      	ldr	r2, [r3, #16]
 8002718:	69fb      	ldr	r3, [r7, #28]
 800271a:	f003 0307 	and.w	r3, r3, #7
 800271e:	009b      	lsls	r3, r3, #2
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	69ba      	ldr	r2, [r7, #24]
 8002726:	4313      	orrs	r3, r2
 8002728:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800272a:	69fb      	ldr	r3, [r7, #28]
 800272c:	08da      	lsrs	r2, r3, #3
 800272e:	687b      	ldr	r3, [r7, #4]
 8002730:	3208      	adds	r2, #8
 8002732:	69b9      	ldr	r1, [r7, #24]
 8002734:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800273e:	69fb      	ldr	r3, [r7, #28]
 8002740:	005b      	lsls	r3, r3, #1
 8002742:	2203      	movs	r2, #3
 8002744:	fa02 f303 	lsl.w	r3, r2, r3
 8002748:	43db      	mvns	r3, r3
 800274a:	69ba      	ldr	r2, [r7, #24]
 800274c:	4013      	ands	r3, r2
 800274e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002750:	683b      	ldr	r3, [r7, #0]
 8002752:	685b      	ldr	r3, [r3, #4]
 8002754:	f003 0203 	and.w	r2, r3, #3
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	fa02 f303 	lsl.w	r3, r2, r3
 8002760:	69ba      	ldr	r2, [r7, #24]
 8002762:	4313      	orrs	r3, r2
 8002764:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	69ba      	ldr	r2, [r7, #24]
 800276a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 800276c:	683b      	ldr	r3, [r7, #0]
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002774:	2b00      	cmp	r3, #0
 8002776:	f000 80ae 	beq.w	80028d6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800277a:	2300      	movs	r3, #0
 800277c:	60fb      	str	r3, [r7, #12]
 800277e:	4b5d      	ldr	r3, [pc, #372]	; (80028f4 <HAL_GPIO_Init+0x300>)
 8002780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002782:	4a5c      	ldr	r2, [pc, #368]	; (80028f4 <HAL_GPIO_Init+0x300>)
 8002784:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002788:	6453      	str	r3, [r2, #68]	; 0x44
 800278a:	4b5a      	ldr	r3, [pc, #360]	; (80028f4 <HAL_GPIO_Init+0x300>)
 800278c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800278e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002792:	60fb      	str	r3, [r7, #12]
 8002794:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002796:	4a58      	ldr	r2, [pc, #352]	; (80028f8 <HAL_GPIO_Init+0x304>)
 8002798:	69fb      	ldr	r3, [r7, #28]
 800279a:	089b      	lsrs	r3, r3, #2
 800279c:	3302      	adds	r3, #2
 800279e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80027a4:	69fb      	ldr	r3, [r7, #28]
 80027a6:	f003 0303 	and.w	r3, r3, #3
 80027aa:	009b      	lsls	r3, r3, #2
 80027ac:	220f      	movs	r2, #15
 80027ae:	fa02 f303 	lsl.w	r3, r2, r3
 80027b2:	43db      	mvns	r3, r3
 80027b4:	69ba      	ldr	r2, [r7, #24]
 80027b6:	4013      	ands	r3, r2
 80027b8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	4a4f      	ldr	r2, [pc, #316]	; (80028fc <HAL_GPIO_Init+0x308>)
 80027be:	4293      	cmp	r3, r2
 80027c0:	d025      	beq.n	800280e <HAL_GPIO_Init+0x21a>
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	4a4e      	ldr	r2, [pc, #312]	; (8002900 <HAL_GPIO_Init+0x30c>)
 80027c6:	4293      	cmp	r3, r2
 80027c8:	d01f      	beq.n	800280a <HAL_GPIO_Init+0x216>
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	4a4d      	ldr	r2, [pc, #308]	; (8002904 <HAL_GPIO_Init+0x310>)
 80027ce:	4293      	cmp	r3, r2
 80027d0:	d019      	beq.n	8002806 <HAL_GPIO_Init+0x212>
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	4a4c      	ldr	r2, [pc, #304]	; (8002908 <HAL_GPIO_Init+0x314>)
 80027d6:	4293      	cmp	r3, r2
 80027d8:	d013      	beq.n	8002802 <HAL_GPIO_Init+0x20e>
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	4a4b      	ldr	r2, [pc, #300]	; (800290c <HAL_GPIO_Init+0x318>)
 80027de:	4293      	cmp	r3, r2
 80027e0:	d00d      	beq.n	80027fe <HAL_GPIO_Init+0x20a>
 80027e2:	687b      	ldr	r3, [r7, #4]
 80027e4:	4a4a      	ldr	r2, [pc, #296]	; (8002910 <HAL_GPIO_Init+0x31c>)
 80027e6:	4293      	cmp	r3, r2
 80027e8:	d007      	beq.n	80027fa <HAL_GPIO_Init+0x206>
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	4a49      	ldr	r2, [pc, #292]	; (8002914 <HAL_GPIO_Init+0x320>)
 80027ee:	4293      	cmp	r3, r2
 80027f0:	d101      	bne.n	80027f6 <HAL_GPIO_Init+0x202>
 80027f2:	2306      	movs	r3, #6
 80027f4:	e00c      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 80027f6:	2307      	movs	r3, #7
 80027f8:	e00a      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 80027fa:	2305      	movs	r3, #5
 80027fc:	e008      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 80027fe:	2304      	movs	r3, #4
 8002800:	e006      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 8002802:	2303      	movs	r3, #3
 8002804:	e004      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 8002806:	2302      	movs	r3, #2
 8002808:	e002      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 800280a:	2301      	movs	r3, #1
 800280c:	e000      	b.n	8002810 <HAL_GPIO_Init+0x21c>
 800280e:	2300      	movs	r3, #0
 8002810:	69fa      	ldr	r2, [r7, #28]
 8002812:	f002 0203 	and.w	r2, r2, #3
 8002816:	0092      	lsls	r2, r2, #2
 8002818:	4093      	lsls	r3, r2
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4313      	orrs	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002820:	4935      	ldr	r1, [pc, #212]	; (80028f8 <HAL_GPIO_Init+0x304>)
 8002822:	69fb      	ldr	r3, [r7, #28]
 8002824:	089b      	lsrs	r3, r3, #2
 8002826:	3302      	adds	r3, #2
 8002828:	69ba      	ldr	r2, [r7, #24]
 800282a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800282e:	4b3a      	ldr	r3, [pc, #232]	; (8002918 <HAL_GPIO_Init+0x324>)
 8002830:	689b      	ldr	r3, [r3, #8]
 8002832:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002834:	693b      	ldr	r3, [r7, #16]
 8002836:	43db      	mvns	r3, r3
 8002838:	69ba      	ldr	r2, [r7, #24]
 800283a:	4013      	ands	r3, r2
 800283c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	685b      	ldr	r3, [r3, #4]
 8002842:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002846:	2b00      	cmp	r3, #0
 8002848:	d003      	beq.n	8002852 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 800284a:	69ba      	ldr	r2, [r7, #24]
 800284c:	693b      	ldr	r3, [r7, #16]
 800284e:	4313      	orrs	r3, r2
 8002850:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002852:	4a31      	ldr	r2, [pc, #196]	; (8002918 <HAL_GPIO_Init+0x324>)
 8002854:	69bb      	ldr	r3, [r7, #24]
 8002856:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002858:	4b2f      	ldr	r3, [pc, #188]	; (8002918 <HAL_GPIO_Init+0x324>)
 800285a:	68db      	ldr	r3, [r3, #12]
 800285c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800285e:	693b      	ldr	r3, [r7, #16]
 8002860:	43db      	mvns	r3, r3
 8002862:	69ba      	ldr	r2, [r7, #24]
 8002864:	4013      	ands	r3, r2
 8002866:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002870:	2b00      	cmp	r3, #0
 8002872:	d003      	beq.n	800287c <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	693b      	ldr	r3, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800287c:	4a26      	ldr	r2, [pc, #152]	; (8002918 <HAL_GPIO_Init+0x324>)
 800287e:	69bb      	ldr	r3, [r7, #24]
 8002880:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002882:	4b25      	ldr	r3, [pc, #148]	; (8002918 <HAL_GPIO_Init+0x324>)
 8002884:	685b      	ldr	r3, [r3, #4]
 8002886:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002888:	693b      	ldr	r3, [r7, #16]
 800288a:	43db      	mvns	r3, r3
 800288c:	69ba      	ldr	r2, [r7, #24]
 800288e:	4013      	ands	r3, r2
 8002890:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002892:	683b      	ldr	r3, [r7, #0]
 8002894:	685b      	ldr	r3, [r3, #4]
 8002896:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800289a:	2b00      	cmp	r3, #0
 800289c:	d003      	beq.n	80028a6 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800289e:	69ba      	ldr	r2, [r7, #24]
 80028a0:	693b      	ldr	r3, [r7, #16]
 80028a2:	4313      	orrs	r3, r2
 80028a4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80028a6:	4a1c      	ldr	r2, [pc, #112]	; (8002918 <HAL_GPIO_Init+0x324>)
 80028a8:	69bb      	ldr	r3, [r7, #24]
 80028aa:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80028ac:	4b1a      	ldr	r3, [pc, #104]	; (8002918 <HAL_GPIO_Init+0x324>)
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80028b2:	693b      	ldr	r3, [r7, #16]
 80028b4:	43db      	mvns	r3, r3
 80028b6:	69ba      	ldr	r2, [r7, #24]
 80028b8:	4013      	ands	r3, r2
 80028ba:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80028bc:	683b      	ldr	r3, [r7, #0]
 80028be:	685b      	ldr	r3, [r3, #4]
 80028c0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d003      	beq.n	80028d0 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 80028c8:	69ba      	ldr	r2, [r7, #24]
 80028ca:	693b      	ldr	r3, [r7, #16]
 80028cc:	4313      	orrs	r3, r2
 80028ce:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80028d0:	4a11      	ldr	r2, [pc, #68]	; (8002918 <HAL_GPIO_Init+0x324>)
 80028d2:	69bb      	ldr	r3, [r7, #24]
 80028d4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	3301      	adds	r3, #1
 80028da:	61fb      	str	r3, [r7, #28]
 80028dc:	69fb      	ldr	r3, [r7, #28]
 80028de:	2b0f      	cmp	r3, #15
 80028e0:	f67f ae96 	bls.w	8002610 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80028e4:	bf00      	nop
 80028e6:	bf00      	nop
 80028e8:	3724      	adds	r7, #36	; 0x24
 80028ea:	46bd      	mov	sp, r7
 80028ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028f0:	4770      	bx	lr
 80028f2:	bf00      	nop
 80028f4:	40023800 	.word	0x40023800
 80028f8:	40013800 	.word	0x40013800
 80028fc:	40020000 	.word	0x40020000
 8002900:	40020400 	.word	0x40020400
 8002904:	40020800 	.word	0x40020800
 8002908:	40020c00 	.word	0x40020c00
 800290c:	40021000 	.word	0x40021000
 8002910:	40021400 	.word	0x40021400
 8002914:	40021800 	.word	0x40021800
 8002918:	40013c00 	.word	0x40013c00

0800291c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800291c:	b480      	push	{r7}
 800291e:	b083      	sub	sp, #12
 8002920:	af00      	add	r7, sp, #0
 8002922:	6078      	str	r0, [r7, #4]
 8002924:	460b      	mov	r3, r1
 8002926:	807b      	strh	r3, [r7, #2]
 8002928:	4613      	mov	r3, r2
 800292a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800292c:	787b      	ldrb	r3, [r7, #1]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d003      	beq.n	800293a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002932:	887a      	ldrh	r2, [r7, #2]
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002938:	e003      	b.n	8002942 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800293a:	887b      	ldrh	r3, [r7, #2]
 800293c:	041a      	lsls	r2, r3, #16
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	619a      	str	r2, [r3, #24]
}
 8002942:	bf00      	nop
 8002944:	370c      	adds	r7, #12
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr

0800294e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800294e:	b480      	push	{r7}
 8002950:	b085      	sub	sp, #20
 8002952:	af00      	add	r7, sp, #0
 8002954:	6078      	str	r0, [r7, #4]
 8002956:	460b      	mov	r3, r1
 8002958:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	695b      	ldr	r3, [r3, #20]
 800295e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002960:	887a      	ldrh	r2, [r7, #2]
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	4013      	ands	r3, r2
 8002966:	041a      	lsls	r2, r3, #16
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	43d9      	mvns	r1, r3
 800296c:	887b      	ldrh	r3, [r7, #2]
 800296e:	400b      	ands	r3, r1
 8002970:	431a      	orrs	r2, r3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	619a      	str	r2, [r3, #24]
}
 8002976:	bf00      	nop
 8002978:	3714      	adds	r7, #20
 800297a:	46bd      	mov	sp, r7
 800297c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002980:	4770      	bx	lr
	...

08002984 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	b082      	sub	sp, #8
 8002988:	af00      	add	r7, sp, #0
 800298a:	4603      	mov	r3, r0
 800298c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 800298e:	4b08      	ldr	r3, [pc, #32]	; (80029b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002990:	695a      	ldr	r2, [r3, #20]
 8002992:	88fb      	ldrh	r3, [r7, #6]
 8002994:	4013      	ands	r3, r2
 8002996:	2b00      	cmp	r3, #0
 8002998:	d006      	beq.n	80029a8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800299a:	4a05      	ldr	r2, [pc, #20]	; (80029b0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800299c:	88fb      	ldrh	r3, [r7, #6]
 800299e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80029a0:	88fb      	ldrh	r3, [r7, #6]
 80029a2:	4618      	mov	r0, r3
 80029a4:	f7fe fd6e 	bl	8001484 <HAL_GPIO_EXTI_Callback>
  }
}
 80029a8:	bf00      	nop
 80029aa:	3708      	adds	r7, #8
 80029ac:	46bd      	mov	sp, r7
 80029ae:	bd80      	pop	{r7, pc}
 80029b0:	40013c00 	.word	0x40013c00

080029b4 <HAL_I2S_Init>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Init(I2S_HandleTypeDef *hi2s)
{
 80029b4:	b580      	push	{r7, lr}
 80029b6:	b088      	sub	sp, #32
 80029b8:	af00      	add	r7, sp, #0
 80029ba:	6078      	str	r0, [r7, #4]
#if defined (SPI_I2S_FULLDUPLEX_SUPPORT)
  uint16_t tmpreg;
#endif

  /* Check the I2S handle allocation */
  if (hi2s == NULL)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d101      	bne.n	80029c6 <HAL_I2S_Init+0x12>
  {
    return HAL_ERROR;
 80029c2:	2301      	movs	r3, #1
 80029c4:	e0e1      	b.n	8002b8a <HAL_I2S_Init+0x1d6>
  assert_param(IS_I2S_MCLK_OUTPUT(hi2s->Init.MCLKOutput));
  assert_param(IS_I2S_AUDIO_FREQ(hi2s->Init.AudioFreq));
  assert_param(IS_I2S_CPOL(hi2s->Init.CPOL));
  assert_param(IS_I2S_CLOCKSOURCE(hi2s->Init.ClockSource));

  if (hi2s->State == HAL_I2S_STATE_RESET)
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029cc:	b2db      	uxtb	r3, r3
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d109      	bne.n	80029e6 <HAL_I2S_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hi2s->Lock = HAL_UNLOCKED;
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2200      	movs	r2, #0
 80029d6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Initialize Default I2S IrqHandler ISR */
    hi2s->IrqHandlerISR = I2S_IRQHandler;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	4a6d      	ldr	r2, [pc, #436]	; (8002b94 <HAL_I2S_Init+0x1e0>)
 80029de:	635a      	str	r2, [r3, #52]	; 0x34

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hi2s->MspInitCallback(hi2s);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2S_MspInit(hi2s);
 80029e0:	6878      	ldr	r0, [r7, #4]
 80029e2:	f7fe fdb3 	bl	800154c <HAL_I2S_MspInit>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }

  hi2s->State = HAL_I2S_STATE_BUSY;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	2202      	movs	r2, #2
 80029ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/
  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  CLEAR_BIT(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CKPOL | \
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	681b      	ldr	r3, [r3, #0]
 80029f2:	69db      	ldr	r3, [r3, #28]
 80029f4:	687a      	ldr	r2, [r7, #4]
 80029f6:	6812      	ldr	r2, [r2, #0]
 80029f8:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 80029fc:	f023 030f 	bic.w	r3, r3, #15
 8002a00:	61d3      	str	r3, [r2, #28]
                                      SPI_I2SCFGR_I2SSTD | SPI_I2SCFGR_PCMSYNC | SPI_I2SCFGR_I2SCFG | \
                                      SPI_I2SCFGR_I2SE | SPI_I2SCFGR_I2SMOD));
  hi2s->Instance->I2SPR = 0x0002U;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	2202      	movs	r2, #2
 8002a08:	621a      	str	r2, [r3, #32]

  /*----------------------- I2SPR: I2SDIV and ODD Calculation -----------------*/
  /* If the requested audio frequency is not the default, compute the prescaler */
  if (hi2s->Init.AudioFreq != I2S_AUDIOFREQ_DEFAULT)
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	695b      	ldr	r3, [r3, #20]
 8002a0e:	2b02      	cmp	r3, #2
 8002a10:	d06f      	beq.n	8002af2 <HAL_I2S_Init+0x13e>
  {
    /* Check the frame length (For the Prescaler computing) ********************/
    if (hi2s->Init.DataFormat == I2S_DATAFORMAT_16B)
 8002a12:	687b      	ldr	r3, [r7, #4]
 8002a14:	68db      	ldr	r3, [r3, #12]
 8002a16:	2b00      	cmp	r3, #0
 8002a18:	d102      	bne.n	8002a20 <HAL_I2S_Init+0x6c>
    {
      /* Packet length is 16 bits */
      packetlength = 16U;
 8002a1a:	2310      	movs	r3, #16
 8002a1c:	617b      	str	r3, [r7, #20]
 8002a1e:	e001      	b.n	8002a24 <HAL_I2S_Init+0x70>
    }
    else
    {
      /* Packet length is 32 bits */
      packetlength = 32U;
 8002a20:	2320      	movs	r3, #32
 8002a22:	617b      	str	r3, [r7, #20]
    }

    /* I2S standard */
    if (hi2s->Init.Standard <= I2S_STANDARD_LSB)
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	689b      	ldr	r3, [r3, #8]
 8002a28:	2b20      	cmp	r3, #32
 8002a2a:	d802      	bhi.n	8002a32 <HAL_I2S_Init+0x7e>
    {
      /* In I2S standard packet length is multiplied by 2 */
      packetlength = packetlength * 2U;
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	005b      	lsls	r3, r3, #1
 8002a30:	617b      	str	r3, [r7, #20]
    }

    /* Get the source clock value **********************************************/
#if defined(I2S_APB1_APB2_FEATURE)
    if (IS_I2S_APB1_INSTANCE(hi2s->Instance))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4a58      	ldr	r2, [pc, #352]	; (8002b98 <HAL_I2S_Init+0x1e4>)
 8002a38:	4293      	cmp	r3, r2
 8002a3a:	d004      	beq.n	8002a46 <HAL_I2S_Init+0x92>
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	681b      	ldr	r3, [r3, #0]
 8002a40:	4a56      	ldr	r2, [pc, #344]	; (8002b9c <HAL_I2S_Init+0x1e8>)
 8002a42:	4293      	cmp	r3, r2
 8002a44:	d104      	bne.n	8002a50 <HAL_I2S_Init+0x9c>
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB1);
 8002a46:	2001      	movs	r0, #1
 8002a48:	f000 fefc 	bl	8003844 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a4c:	60f8      	str	r0, [r7, #12]
 8002a4e:	e003      	b.n	8002a58 <HAL_I2S_Init+0xa4>
    }
    else
    {
      i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S_APB2);
 8002a50:	2002      	movs	r0, #2
 8002a52:	f000 fef7 	bl	8003844 <HAL_RCCEx_GetPeriphCLKFreq>
 8002a56:	60f8      	str	r0, [r7, #12]
#else
    i2sclk = HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_I2S);
#endif /* I2S_APB1_APB2_FEATURE */

    /* Compute the Real divider depending on the MCLK output state, with a floating point */
    if (hi2s->Init.MCLKOutput == I2S_MCLKOUTPUT_ENABLE)
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	691b      	ldr	r3, [r3, #16]
 8002a5c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a60:	d125      	bne.n	8002aae <HAL_I2S_Init+0xfa>
    {
      /* MCLK output is enabled */
      if (hi2s->Init.DataFormat != I2S_DATAFORMAT_16B)
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	68db      	ldr	r3, [r3, #12]
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d010      	beq.n	8002a8c <HAL_I2S_Init+0xd8>
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 4U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	009b      	lsls	r3, r3, #2
 8002a6e:	68fa      	ldr	r2, [r7, #12]
 8002a70:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a74:	4613      	mov	r3, r2
 8002a76:	009b      	lsls	r3, r3, #2
 8002a78:	4413      	add	r3, r2
 8002a7a:	005b      	lsls	r3, r3, #1
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	695b      	ldr	r3, [r3, #20]
 8002a82:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a86:	3305      	adds	r3, #5
 8002a88:	613b      	str	r3, [r7, #16]
 8002a8a:	e01f      	b.n	8002acc <HAL_I2S_Init+0x118>
      }
      else
      {
        tmp = (uint32_t)(((((i2sclk / (packetlength * 8U)) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002a8c:	697b      	ldr	r3, [r7, #20]
 8002a8e:	00db      	lsls	r3, r3, #3
 8002a90:	68fa      	ldr	r2, [r7, #12]
 8002a92:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a96:	4613      	mov	r3, r2
 8002a98:	009b      	lsls	r3, r3, #2
 8002a9a:	4413      	add	r3, r2
 8002a9c:	005b      	lsls	r3, r3, #1
 8002a9e:	461a      	mov	r2, r3
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	695b      	ldr	r3, [r3, #20]
 8002aa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aa8:	3305      	adds	r3, #5
 8002aaa:	613b      	str	r3, [r7, #16]
 8002aac:	e00e      	b.n	8002acc <HAL_I2S_Init+0x118>
      }
    }
    else
    {
      /* MCLK output is disabled */
      tmp = (uint32_t)(((((i2sclk / packetlength) * 10U) / hi2s->Init.AudioFreq)) + 5U);
 8002aae:	68fa      	ldr	r2, [r7, #12]
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	fbb2 f2f3 	udiv	r2, r2, r3
 8002ab6:	4613      	mov	r3, r2
 8002ab8:	009b      	lsls	r3, r3, #2
 8002aba:	4413      	add	r3, r2
 8002abc:	005b      	lsls	r3, r3, #1
 8002abe:	461a      	mov	r2, r3
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	695b      	ldr	r3, [r3, #20]
 8002ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac8:	3305      	adds	r3, #5
 8002aca:	613b      	str	r3, [r7, #16]
    }

    /* Remove the flatting point */
    tmp = tmp / 10U;
 8002acc:	693b      	ldr	r3, [r7, #16]
 8002ace:	4a34      	ldr	r2, [pc, #208]	; (8002ba0 <HAL_I2S_Init+0x1ec>)
 8002ad0:	fba2 2303 	umull	r2, r3, r2, r3
 8002ad4:	08db      	lsrs	r3, r3, #3
 8002ad6:	613b      	str	r3, [r7, #16]

    /* Check the parity of the divider */
    i2sodd = (uint32_t)(tmp & (uint32_t)1U);
 8002ad8:	693b      	ldr	r3, [r7, #16]
 8002ada:	f003 0301 	and.w	r3, r3, #1
 8002ade:	61bb      	str	r3, [r7, #24]

    /* Compute the i2sdiv prescaler */
    i2sdiv = (uint32_t)((tmp - i2sodd) / 2U);
 8002ae0:	693a      	ldr	r2, [r7, #16]
 8002ae2:	69bb      	ldr	r3, [r7, #24]
 8002ae4:	1ad3      	subs	r3, r2, r3
 8002ae6:	085b      	lsrs	r3, r3, #1
 8002ae8:	61fb      	str	r3, [r7, #28]

    /* Get the Mask for the Odd bit (SPI_I2SPR[8]) register */
    i2sodd = (uint32_t)(i2sodd << 8U);
 8002aea:	69bb      	ldr	r3, [r7, #24]
 8002aec:	021b      	lsls	r3, r3, #8
 8002aee:	61bb      	str	r3, [r7, #24]
 8002af0:	e003      	b.n	8002afa <HAL_I2S_Init+0x146>
  }
  else
  {
    /* Set the default values */
    i2sdiv = 2U;
 8002af2:	2302      	movs	r3, #2
 8002af4:	61fb      	str	r3, [r7, #28]
    i2sodd = 0U;
 8002af6:	2300      	movs	r3, #0
 8002af8:	61bb      	str	r3, [r7, #24]
  }

  /* Test if the divider is 1 or 0 or greater than 0xFF */
  if ((i2sdiv < 2U) || (i2sdiv > 0xFFU))
 8002afa:	69fb      	ldr	r3, [r7, #28]
 8002afc:	2b01      	cmp	r3, #1
 8002afe:	d902      	bls.n	8002b06 <HAL_I2S_Init+0x152>
 8002b00:	69fb      	ldr	r3, [r7, #28]
 8002b02:	2bff      	cmp	r3, #255	; 0xff
 8002b04:	d907      	bls.n	8002b16 <HAL_I2S_Init+0x162>
  {
    /* Set the error code and execute error callback*/
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_PRESCALER);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002b0a:	f043 0210 	orr.w	r2, r3, #16
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	645a      	str	r2, [r3, #68]	; 0x44
    return  HAL_ERROR;
 8002b12:	2301      	movs	r3, #1
 8002b14:	e039      	b.n	8002b8a <HAL_I2S_Init+0x1d6>
  }

  /*----------------------- SPIx I2SCFGR & I2SPR Configuration ----------------*/

  /* Write to SPIx I2SPR register the computed value */
  hi2s->Instance->I2SPR = (uint32_t)((uint32_t)i2sdiv | (uint32_t)(i2sodd | (uint32_t)hi2s->Init.MCLKOutput));
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	691a      	ldr	r2, [r3, #16]
 8002b1a:	69bb      	ldr	r3, [r7, #24]
 8002b1c:	ea42 0103 	orr.w	r1, r2, r3
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	69fa      	ldr	r2, [r7, #28]
 8002b26:	430a      	orrs	r2, r1
 8002b28:	621a      	str	r2, [r3, #32]

  /* Clear I2SMOD, I2SE, I2SCFG, PCMSYNC, I2SSTD, CKPOL, DATLEN and CHLEN bits */
  /* And configure the I2S with the I2S_InitStruct values                      */
  MODIFY_REG(hi2s->Instance->I2SCFGR, (SPI_I2SCFGR_CHLEN | SPI_I2SCFGR_DATLEN | \
 8002b2a:	687b      	ldr	r3, [r7, #4]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	69db      	ldr	r3, [r3, #28]
 8002b30:	f423 637b 	bic.w	r3, r3, #4016	; 0xfb0
 8002b34:	f023 030f 	bic.w	r3, r3, #15
 8002b38:	687a      	ldr	r2, [r7, #4]
 8002b3a:	6851      	ldr	r1, [r2, #4]
 8002b3c:	687a      	ldr	r2, [r7, #4]
 8002b3e:	6892      	ldr	r2, [r2, #8]
 8002b40:	4311      	orrs	r1, r2
 8002b42:	687a      	ldr	r2, [r7, #4]
 8002b44:	68d2      	ldr	r2, [r2, #12]
 8002b46:	4311      	orrs	r1, r2
 8002b48:	687a      	ldr	r2, [r7, #4]
 8002b4a:	6992      	ldr	r2, [r2, #24]
 8002b4c:	430a      	orrs	r2, r1
 8002b4e:	431a      	orrs	r2, r3
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002b58:	61da      	str	r2, [r3, #28]
             (SPI_I2SCFGR_I2SMOD | hi2s->Init.Mode | \
              hi2s->Init.Standard | hi2s->Init.DataFormat | \
              hi2s->Init.CPOL));

#if defined(SPI_I2SCFGR_ASTRTEN)
  if ((hi2s->Init.Standard == I2S_STANDARD_PCM_SHORT) || ((hi2s->Init.Standard == I2S_STANDARD_PCM_LONG)))
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	689b      	ldr	r3, [r3, #8]
 8002b5e:	2b30      	cmp	r3, #48	; 0x30
 8002b60:	d003      	beq.n	8002b6a <HAL_I2S_Init+0x1b6>
 8002b62:	687b      	ldr	r3, [r7, #4]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	2bb0      	cmp	r3, #176	; 0xb0
 8002b68:	d107      	bne.n	8002b7a <HAL_I2S_Init+0x1c6>
  {
    /* Write to SPIx I2SCFGR */
    SET_BIT(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_ASTRTEN);
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	69da      	ldr	r2, [r3, #28]
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8002b78:	61da      	str	r2, [r3, #28]
    /* Write to SPIx I2SCFGR */
    WRITE_REG(I2SxEXT(hi2s->Instance)->I2SCFGR, tmpreg);
  }
#endif /* SPI_I2S_FULLDUPLEX_SUPPORT */

  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->State     = HAL_I2S_STATE_READY;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	2201      	movs	r2, #1
 8002b84:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  return HAL_OK;
 8002b88:	2300      	movs	r3, #0
}
 8002b8a:	4618      	mov	r0, r3
 8002b8c:	3720      	adds	r7, #32
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	08002ea9 	.word	0x08002ea9
 8002b98:	40003800 	.word	0x40003800
 8002b9c:	40003c00 	.word	0x40003c00
 8002ba0:	cccccccd 	.word	0xcccccccd

08002ba4 <HAL_I2S_Receive_DMA>:
  * @note   The I2S is kept enabled at the end of transaction to avoid the clock de-synchronization
  *         between Master and Slave(example: audio streaming).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2S_Receive_DMA(I2S_HandleTypeDef *hi2s, uint16_t *pData, uint16_t Size)
{
 8002ba4:	b580      	push	{r7, lr}
 8002ba6:	b086      	sub	sp, #24
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	60f8      	str	r0, [r7, #12]
 8002bac:	60b9      	str	r1, [r7, #8]
 8002bae:	4613      	mov	r3, r2
 8002bb0:	80fb      	strh	r3, [r7, #6]
  uint32_t tmpreg_cfgr;

  if ((pData == NULL) || (Size == 0U))
 8002bb2:	68bb      	ldr	r3, [r7, #8]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d002      	beq.n	8002bbe <HAL_I2S_Receive_DMA+0x1a>
 8002bb8:	88fb      	ldrh	r3, [r7, #6]
 8002bba:	2b00      	cmp	r3, #0
 8002bbc:	d101      	bne.n	8002bc2 <HAL_I2S_Receive_DMA+0x1e>
  {
    return  HAL_ERROR;
 8002bbe:	2301      	movs	r3, #1
 8002bc0:	e0a1      	b.n	8002d06 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Process Locked */
  __HAL_LOCK(hi2s);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002bc8:	b2db      	uxtb	r3, r3
 8002bca:	2b01      	cmp	r3, #1
 8002bcc:	d101      	bne.n	8002bd2 <HAL_I2S_Receive_DMA+0x2e>
 8002bce:	2302      	movs	r3, #2
 8002bd0:	e099      	b.n	8002d06 <HAL_I2S_Receive_DMA+0x162>
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	2201      	movs	r2, #1
 8002bd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  if (hi2s->State != HAL_I2S_STATE_READY)
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002be0:	b2db      	uxtb	r3, r3
 8002be2:	2b01      	cmp	r3, #1
 8002be4:	d005      	beq.n	8002bf2 <HAL_I2S_Receive_DMA+0x4e>
  {
    __HAL_UNLOCK(hi2s);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_BUSY;
 8002bee:	2302      	movs	r3, #2
 8002bf0:	e089      	b.n	8002d06 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Set state and reset error code */
  hi2s->State = HAL_I2S_STATE_BUSY_RX;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	2204      	movs	r2, #4
 8002bf6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2s->ErrorCode = HAL_I2S_ERROR_NONE;
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	2200      	movs	r2, #0
 8002bfe:	645a      	str	r2, [r3, #68]	; 0x44
  hi2s->pRxBuffPtr = pData;
 8002c00:	68fb      	ldr	r3, [r7, #12]
 8002c02:	68ba      	ldr	r2, [r7, #8]
 8002c04:	62da      	str	r2, [r3, #44]	; 0x2c

  tmpreg_cfgr = hi2s->Instance->I2SCFGR & (SPI_I2SCFGR_DATLEN | SPI_I2SCFGR_CHLEN);
 8002c06:	68fb      	ldr	r3, [r7, #12]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	69db      	ldr	r3, [r3, #28]
 8002c0c:	f003 0307 	and.w	r3, r3, #7
 8002c10:	617b      	str	r3, [r7, #20]

  if ((tmpreg_cfgr == I2S_DATAFORMAT_24B) || (tmpreg_cfgr == I2S_DATAFORMAT_32B))
 8002c12:	697b      	ldr	r3, [r7, #20]
 8002c14:	2b03      	cmp	r3, #3
 8002c16:	d002      	beq.n	8002c1e <HAL_I2S_Receive_DMA+0x7a>
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	2b05      	cmp	r3, #5
 8002c1c:	d10a      	bne.n	8002c34 <HAL_I2S_Receive_DMA+0x90>
  {
    hi2s->RxXferSize = (Size << 1U);
 8002c1e:	88fb      	ldrh	r3, [r7, #6]
 8002c20:	005b      	lsls	r3, r3, #1
 8002c22:	b29a      	uxth	r2, r3
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = (Size << 1U);
 8002c28:	88fb      	ldrh	r3, [r7, #6]
 8002c2a:	005b      	lsls	r3, r3, #1
 8002c2c:	b29a      	uxth	r2, r3
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	865a      	strh	r2, [r3, #50]	; 0x32
 8002c32:	e005      	b.n	8002c40 <HAL_I2S_Receive_DMA+0x9c>
  }
  else
  {
    hi2s->RxXferSize = Size;
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	88fa      	ldrh	r2, [r7, #6]
 8002c38:	861a      	strh	r2, [r3, #48]	; 0x30
    hi2s->RxXferCount = Size;
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	88fa      	ldrh	r2, [r7, #6]
 8002c3e:	865a      	strh	r2, [r3, #50]	; 0x32
  }

  /* Set the I2S Rx DMA Half transfer complete callback */
  hi2s->hdmarx->XferHalfCpltCallback = I2S_DMARxHalfCplt;
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c44:	4a32      	ldr	r2, [pc, #200]	; (8002d10 <HAL_I2S_Receive_DMA+0x16c>)
 8002c46:	641a      	str	r2, [r3, #64]	; 0x40

  /* Set the I2S Rx DMA transfer complete callback */
  hi2s->hdmarx->XferCpltCallback = I2S_DMARxCplt;
 8002c48:	68fb      	ldr	r3, [r7, #12]
 8002c4a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c4c:	4a31      	ldr	r2, [pc, #196]	; (8002d14 <HAL_I2S_Receive_DMA+0x170>)
 8002c4e:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Set the DMA error callback */
  hi2s->hdmarx->XferErrorCallback = I2S_DMAError;
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002c54:	4a30      	ldr	r2, [pc, #192]	; (8002d18 <HAL_I2S_Receive_DMA+0x174>)
 8002c56:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Check if Master Receiver mode is selected */
  if ((hi2s->Instance->I2SCFGR & SPI_I2SCFGR_I2SCFG) == I2S_MODE_MASTER_RX)
 8002c58:	68fb      	ldr	r3, [r7, #12]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	69db      	ldr	r3, [r3, #28]
 8002c5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002c62:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8002c66:	d10a      	bne.n	8002c7e <HAL_I2S_Receive_DMA+0xda>
  {
    /* Clear the Overrun Flag by a read operation to the SPI_DR register followed by a read
    access to the SPI_SR register. */
    __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002c68:	2300      	movs	r3, #0
 8002c6a:	613b      	str	r3, [r7, #16]
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	68db      	ldr	r3, [r3, #12]
 8002c72:	613b      	str	r3, [r7, #16]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	689b      	ldr	r3, [r3, #8]
 8002c7a:	613b      	str	r3, [r7, #16]
 8002c7c:	693b      	ldr	r3, [r7, #16]
  }

  /* Enable the Rx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6bd8      	ldr	r0, [r3, #60]	; 0x3c
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	330c      	adds	r3, #12
 8002c88:	4619      	mov	r1, r3
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c8e:	461a      	mov	r2, r3
                                 hi2s->RxXferSize))
 8002c90:	68fb      	ldr	r3, [r7, #12]
 8002c92:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002c94:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hi2s->hdmarx, (uint32_t)&hi2s->Instance->DR, (uint32_t)hi2s->pRxBuffPtr,
 8002c96:	f7ff f9eb 	bl	8002070 <HAL_DMA_Start_IT>
 8002c9a:	4603      	mov	r3, r0
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d00f      	beq.n	8002cc0 <HAL_I2S_Receive_DMA+0x11c>
  {
    /* Update SPI error code */
    SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ca4:	f043 0208 	orr.w	r2, r3, #8
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	645a      	str	r2, [r3, #68]	; 0x44
    hi2s->State = HAL_I2S_STATE_READY;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	2201      	movs	r2, #1
 8002cb0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    __HAL_UNLOCK(hi2s);
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e022      	b.n	8002d06 <HAL_I2S_Receive_DMA+0x162>
  }

  /* Check if the I2S is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->I2SCFGR, SPI_I2SCFGR_I2SE))
 8002cc0:	68fb      	ldr	r3, [r7, #12]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	69db      	ldr	r3, [r3, #28]
 8002cc6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d107      	bne.n	8002cde <HAL_I2S_Receive_DMA+0x13a>
  {
    /* Enable I2S peripheral */
    __HAL_I2S_ENABLE(hi2s);
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	69da      	ldr	r2, [r3, #28]
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	681b      	ldr	r3, [r3, #0]
 8002cd8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002cdc:	61da      	str	r2, [r3, #28]
  }

  /* Check if the I2S Rx request is already enabled */
  if (HAL_IS_BIT_CLR(hi2s->Instance->CR2, SPI_CR2_RXDMAEN))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	685b      	ldr	r3, [r3, #4]
 8002ce4:	f003 0301 	and.w	r3, r3, #1
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d107      	bne.n	8002cfc <HAL_I2S_Receive_DMA+0x158>
  {
    /* Enable Rx DMA Request */
    SET_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	685a      	ldr	r2, [r3, #4]
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f042 0201 	orr.w	r2, r2, #1
 8002cfa:	605a      	str	r2, [r3, #4]
  }

  __HAL_UNLOCK(hi2s);
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  return HAL_OK;
 8002d04:	2300      	movs	r3, #0
}
 8002d06:	4618      	mov	r0, r3
 8002d08:	3718      	adds	r7, #24
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	bd80      	pop	{r7, pc}
 8002d0e:	bf00      	nop
 8002d10:	08002d87 	.word	0x08002d87
 8002d14:	08002d45 	.word	0x08002d45
 8002d18:	08002da3 	.word	0x08002da3

08002d1c <HAL_I2S_TxCpltCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_TxCpltCallback(I2S_HandleTypeDef *hi2s)
{
 8002d1c:	b480      	push	{r7}
 8002d1e:	b083      	sub	sp, #12
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_TxCpltCallback could be implemented in the user file
   */
}
 8002d24:	bf00      	nop
 8002d26:	370c      	adds	r7, #12
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d2e:	4770      	bx	lr

08002d30 <HAL_I2S_ErrorCallback>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
__weak void HAL_I2S_ErrorCallback(I2S_HandleTypeDef *hi2s)
{
 8002d30:	b480      	push	{r7}
 8002d32:	b083      	sub	sp, #12
 8002d34:	af00      	add	r7, sp, #0
 8002d36:	6078      	str	r0, [r7, #4]
  UNUSED(hi2s);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_I2S_ErrorCallback could be implemented in the user file
   */
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d42:	4770      	bx	lr

08002d44 <I2S_DMARxCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxCplt(DMA_HandleTypeDef *hdma)
{
 8002d44:	b580      	push	{r7, lr}
 8002d46:	b084      	sub	sp, #16
 8002d48:	af00      	add	r7, sp, #0
 8002d4a:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d50:	60fb      	str	r3, [r7, #12]

  /* if DMA is configured in DMA_NORMAL Mode */
  if (hdma->Init.Mode == DMA_NORMAL)
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	69db      	ldr	r3, [r3, #28]
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d10e      	bne.n	8002d78 <I2S_DMARxCplt+0x34>
  {
    /* Disable Rx DMA Request */
    CLEAR_BIT(hi2s->Instance->CR2, SPI_CR2_RXDMAEN);
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	685a      	ldr	r2, [r3, #4]
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	f022 0201 	bic.w	r2, r2, #1
 8002d68:	605a      	str	r2, [r3, #4]
    hi2s->RxXferCount = 0U;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	865a      	strh	r2, [r3, #50]	; 0x32
    hi2s->State = HAL_I2S_STATE_READY;
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	2201      	movs	r2, #1
 8002d74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  }
  /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxCpltCallback(hi2s);
#else
  HAL_I2S_RxCpltCallback(hi2s);
 8002d78:	68f8      	ldr	r0, [r7, #12]
 8002d7a:	f7fe fab7 	bl	80012ec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002d7e:	bf00      	nop
 8002d80:	3710      	adds	r7, #16
 8002d82:	46bd      	mov	sp, r7
 8002d84:	bd80      	pop	{r7, pc}

08002d86 <I2S_DMARxHalfCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8002d86:	b580      	push	{r7, lr}
 8002d88:	b084      	sub	sp, #16
 8002d8a:	af00      	add	r7, sp, #0
 8002d8c:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d92:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->RxHalfCpltCallback(hi2s);
#else
  HAL_I2S_RxHalfCpltCallback(hi2s);
 8002d94:	68f8      	ldr	r0, [r7, #12]
 8002d96:	f7fe fb01 	bl	800139c <HAL_I2S_RxHalfCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002d9a:	bf00      	nop
 8002d9c:	3710      	adds	r7, #16
 8002d9e:	46bd      	mov	sp, r7
 8002da0:	bd80      	pop	{r7, pc}

08002da2 <I2S_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void I2S_DMAError(DMA_HandleTypeDef *hdma)
{
 8002da2:	b580      	push	{r7, lr}
 8002da4:	b084      	sub	sp, #16
 8002da6:	af00      	add	r7, sp, #0
 8002da8:	6078      	str	r0, [r7, #4]
  I2S_HandleTypeDef *hi2s = (I2S_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002dae:	60fb      	str	r3, [r7, #12]

  /* Disable Rx and Tx DMA Request */
  CLEAR_BIT(hi2s->Instance->CR2, (SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN));
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	685a      	ldr	r2, [r3, #4]
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f022 0203 	bic.w	r2, r2, #3
 8002dbe:	605a      	str	r2, [r3, #4]
  hi2s->TxXferCount = 0U;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	2200      	movs	r2, #0
 8002dc4:	855a      	strh	r2, [r3, #42]	; 0x2a
  hi2s->RxXferCount = 0U;
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	2200      	movs	r2, #0
 8002dca:	865a      	strh	r2, [r3, #50]	; 0x32

  hi2s->State = HAL_I2S_STATE_READY;
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	2201      	movs	r2, #1
 8002dd0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Set the error code and execute error callback*/
  SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_DMA);
 8002dd4:	68fb      	ldr	r3, [r7, #12]
 8002dd6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dd8:	f043 0208 	orr.w	r2, r3, #8
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	645a      	str	r2, [r3, #68]	; 0x44
  /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
  hi2s->ErrorCallback(hi2s);
#else
  HAL_I2S_ErrorCallback(hi2s);
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f7ff ffa5 	bl	8002d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
}
 8002de6:	bf00      	nop
 8002de8:	3710      	adds	r7, #16
 8002dea:	46bd      	mov	sp, r7
 8002dec:	bd80      	pop	{r7, pc}

08002dee <I2S_Transmit_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Transmit_IT(I2S_HandleTypeDef *hi2s)
{
 8002dee:	b580      	push	{r7, lr}
 8002df0:	b082      	sub	sp, #8
 8002df2:	af00      	add	r7, sp, #0
 8002df4:	6078      	str	r0, [r7, #4]
  /* Transmit data */
  hi2s->Instance->DR = (*hi2s->pTxBuffPtr);
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dfa:	881a      	ldrh	r2, [r3, #0]
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	60da      	str	r2, [r3, #12]
  hi2s->pTxBuffPtr++;
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e06:	1c9a      	adds	r2, r3, #2
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	625a      	str	r2, [r3, #36]	; 0x24
  hi2s->TxXferCount--;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e10:	b29b      	uxth	r3, r3
 8002e12:	3b01      	subs	r3, #1
 8002e14:	b29a      	uxth	r2, r3
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	855a      	strh	r2, [r3, #42]	; 0x2a

  if (hi2s->TxXferCount == 0U)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	2b00      	cmp	r3, #0
 8002e22:	d10e      	bne.n	8002e42 <I2S_Transmit_IT+0x54>
  {
    /* Disable TXE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	685a      	ldr	r2, [r3, #4]
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002e32:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002e34:	687b      	ldr	r3, [r7, #4]
 8002e36:	2201      	movs	r2, #1
 8002e38:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Tx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->TxCpltCallback(hi2s);
#else
    HAL_I2S_TxCpltCallback(hi2s);
 8002e3c:	6878      	ldr	r0, [r7, #4]
 8002e3e:	f7ff ff6d 	bl	8002d1c <HAL_I2S_TxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002e42:	bf00      	nop
 8002e44:	3708      	adds	r7, #8
 8002e46:	46bd      	mov	sp, r7
 8002e48:	bd80      	pop	{r7, pc}

08002e4a <I2S_Receive_IT>:
  * @param  hi2s pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_Receive_IT(I2S_HandleTypeDef *hi2s)
{
 8002e4a:	b580      	push	{r7, lr}
 8002e4c:	b082      	sub	sp, #8
 8002e4e:	af00      	add	r7, sp, #0
 8002e50:	6078      	str	r0, [r7, #4]
  /* Receive data */
  (*hi2s->pRxBuffPtr) = (uint16_t)hi2s->Instance->DR;
 8002e52:	687b      	ldr	r3, [r7, #4]
 8002e54:	681b      	ldr	r3, [r3, #0]
 8002e56:	68da      	ldr	r2, [r3, #12]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e5c:	b292      	uxth	r2, r2
 8002e5e:	801a      	strh	r2, [r3, #0]
  hi2s->pRxBuffPtr++;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002e64:	1c9a      	adds	r2, r3, #2
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	62da      	str	r2, [r3, #44]	; 0x2c
  hi2s->RxXferCount--;
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	3b01      	subs	r3, #1
 8002e72:	b29a      	uxth	r2, r3
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	865a      	strh	r2, [r3, #50]	; 0x32

  if (hi2s->RxXferCount == 0U)
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 8002e7c:	b29b      	uxth	r3, r3
 8002e7e:	2b00      	cmp	r3, #0
 8002e80:	d10e      	bne.n	8002ea0 <I2S_Receive_IT+0x56>
  {
    /* Disable RXNE and ERR interrupt */
    __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	681b      	ldr	r3, [r3, #0]
 8002e86:	685a      	ldr	r2, [r3, #4]
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002e90:	605a      	str	r2, [r3, #4]

    hi2s->State = HAL_I2S_STATE_READY;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	2201      	movs	r2, #1
 8002e96:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    /* Call user Rx complete callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
    hi2s->RxCpltCallback(hi2s);
#else
    HAL_I2S_RxCpltCallback(hi2s);
 8002e9a:	6878      	ldr	r0, [r7, #4]
 8002e9c:	f7fe fa26 	bl	80012ec <HAL_I2S_RxCpltCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
  }
}
 8002ea0:	bf00      	nop
 8002ea2:	3708      	adds	r7, #8
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	bd80      	pop	{r7, pc}

08002ea8 <I2S_IRQHandler>:
  * @param  hi2s: pointer to a I2S_HandleTypeDef structure that contains
  *         the configuration information for I2S module
  * @retval None
  */
static void I2S_IRQHandler(I2S_HandleTypeDef *hi2s)
{
 8002ea8:	b580      	push	{r7, lr}
 8002eaa:	b086      	sub	sp, #24
 8002eac:	af00      	add	r7, sp, #0
 8002eae:	6078      	str	r0, [r7, #4]
  __IO uint32_t i2ssr = hi2s->Instance->SR;
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	689b      	ldr	r3, [r3, #8]
 8002eb6:	617b      	str	r3, [r7, #20]

  if (hi2s->State == HAL_I2S_STATE_BUSY_RX)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002ebe:	b2db      	uxtb	r3, r3
 8002ec0:	2b04      	cmp	r3, #4
 8002ec2:	d13a      	bne.n	8002f3a <I2S_IRQHandler+0x92>
  {
    /* I2S in mode Receiver ------------------------------------------------*/
    if (((i2ssr & I2S_FLAG_RXNE) == I2S_FLAG_RXNE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_RXNE) != RESET))
 8002ec4:	697b      	ldr	r3, [r7, #20]
 8002ec6:	f003 0301 	and.w	r3, r3, #1
 8002eca:	2b01      	cmp	r3, #1
 8002ecc:	d109      	bne.n	8002ee2 <I2S_IRQHandler+0x3a>
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	681b      	ldr	r3, [r3, #0]
 8002ed2:	685b      	ldr	r3, [r3, #4]
 8002ed4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ed8:	2b40      	cmp	r3, #64	; 0x40
 8002eda:	d102      	bne.n	8002ee2 <I2S_IRQHandler+0x3a>
    {
      I2S_Receive_IT(hi2s);
 8002edc:	6878      	ldr	r0, [r7, #4]
 8002ede:	f7ff ffb4 	bl	8002e4a <I2S_Receive_IT>
    }

    /* I2S Overrun error interrupt occurred -------------------------------------*/
    if (((i2ssr & I2S_FLAG_OVR) == I2S_FLAG_OVR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002ee8:	2b40      	cmp	r3, #64	; 0x40
 8002eea:	d126      	bne.n	8002f3a <I2S_IRQHandler+0x92>
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	685b      	ldr	r3, [r3, #4]
 8002ef2:	f003 0320 	and.w	r3, r3, #32
 8002ef6:	2b20      	cmp	r3, #32
 8002ef8:	d11f      	bne.n	8002f3a <I2S_IRQHandler+0x92>
    {
      /* Disable RXNE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_RXNE | I2S_IT_ERR));
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	685a      	ldr	r2, [r3, #4]
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8002f08:	605a      	str	r2, [r3, #4]

      /* Clear Overrun flag */
      __HAL_I2S_CLEAR_OVRFLAG(hi2s);
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	613b      	str	r3, [r7, #16]
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	68db      	ldr	r3, [r3, #12]
 8002f14:	613b      	str	r3, [r7, #16]
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	689b      	ldr	r3, [r3, #8]
 8002f1c:	613b      	str	r3, [r7, #16]
 8002f1e:	693b      	ldr	r3, [r7, #16]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	2201      	movs	r2, #1
 8002f24:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41


      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_OVR);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f2c:	f043 0202 	orr.w	r2, r3, #2
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002f34:	6878      	ldr	r0, [r7, #4]
 8002f36:	f7ff fefb 	bl	8002d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }

  if (hi2s->State == HAL_I2S_STATE_BUSY_TX)
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8002f40:	b2db      	uxtb	r3, r3
 8002f42:	2b03      	cmp	r3, #3
 8002f44:	d136      	bne.n	8002fb4 <I2S_IRQHandler+0x10c>
  {
    /* I2S in mode Transmitter -----------------------------------------------*/
    if (((i2ssr & I2S_FLAG_TXE) == I2S_FLAG_TXE) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_TXE) != RESET))
 8002f46:	697b      	ldr	r3, [r7, #20]
 8002f48:	f003 0302 	and.w	r3, r3, #2
 8002f4c:	2b02      	cmp	r3, #2
 8002f4e:	d109      	bne.n	8002f64 <I2S_IRQHandler+0xbc>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	685b      	ldr	r3, [r3, #4]
 8002f56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002f5a:	2b80      	cmp	r3, #128	; 0x80
 8002f5c:	d102      	bne.n	8002f64 <I2S_IRQHandler+0xbc>
    {
      I2S_Transmit_IT(hi2s);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f7ff ff45 	bl	8002dee <I2S_Transmit_IT>
    }

    /* I2S Underrun error interrupt occurred --------------------------------*/
    if (((i2ssr & I2S_FLAG_UDR) == I2S_FLAG_UDR) && (__HAL_I2S_GET_IT_SOURCE(hi2s, I2S_IT_ERR) != RESET))
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	f003 0308 	and.w	r3, r3, #8
 8002f6a:	2b08      	cmp	r3, #8
 8002f6c:	d122      	bne.n	8002fb4 <I2S_IRQHandler+0x10c>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	685b      	ldr	r3, [r3, #4]
 8002f74:	f003 0320 	and.w	r3, r3, #32
 8002f78:	2b20      	cmp	r3, #32
 8002f7a:	d11b      	bne.n	8002fb4 <I2S_IRQHandler+0x10c>
    {
      /* Disable TXE and ERR interrupt */
      __HAL_I2S_DISABLE_IT(hi2s, (I2S_IT_TXE | I2S_IT_ERR));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	685a      	ldr	r2, [r3, #4]
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8002f8a:	605a      	str	r2, [r3, #4]

      /* Clear Underrun flag */
      __HAL_I2S_CLEAR_UDRFLAG(hi2s);
 8002f8c:	2300      	movs	r3, #0
 8002f8e:	60fb      	str	r3, [r7, #12]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	60fb      	str	r3, [r7, #12]
 8002f98:	68fb      	ldr	r3, [r7, #12]

      /* Set the I2S State ready */
      hi2s->State = HAL_I2S_STATE_READY;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	2201      	movs	r2, #1
 8002f9e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Set the error code and execute error callback*/
      SET_BIT(hi2s->ErrorCode, HAL_I2S_ERROR_UDR);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002fa6:	f043 0204 	orr.w	r2, r3, #4
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	645a      	str	r2, [r3, #68]	; 0x44
      /* Call user error callback */
#if (USE_HAL_I2S_REGISTER_CALLBACKS == 1U)
      hi2s->ErrorCallback(hi2s);
#else
      HAL_I2S_ErrorCallback(hi2s);
 8002fae:	6878      	ldr	r0, [r7, #4]
 8002fb0:	f7ff febe 	bl	8002d30 <HAL_I2S_ErrorCallback>
#endif /* USE_HAL_I2S_REGISTER_CALLBACKS */
    }
  }
}
 8002fb4:	bf00      	nop
 8002fb6:	3718      	adds	r7, #24
 8002fb8:	46bd      	mov	sp, r7
 8002fba:	bd80      	pop	{r7, pc}

08002fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002fbc:	b580      	push	{r7, lr}
 8002fbe:	b084      	sub	sp, #16
 8002fc0:	af00      	add	r7, sp, #0
 8002fc2:	6078      	str	r0, [r7, #4]
 8002fc4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	2b00      	cmp	r3, #0
 8002fca:	d101      	bne.n	8002fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002fcc:	2301      	movs	r3, #1
 8002fce:	e0cc      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8002fd0:	4b68      	ldr	r3, [pc, #416]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	f003 030f 	and.w	r3, r3, #15
 8002fd8:	683a      	ldr	r2, [r7, #0]
 8002fda:	429a      	cmp	r2, r3
 8002fdc:	d90c      	bls.n	8002ff8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002fde:	4b65      	ldr	r3, [pc, #404]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe0:	683a      	ldr	r2, [r7, #0]
 8002fe2:	b2d2      	uxtb	r2, r2
 8002fe4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8002fe6:	4b63      	ldr	r3, [pc, #396]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f003 030f 	and.w	r3, r3, #15
 8002fee:	683a      	ldr	r2, [r7, #0]
 8002ff0:	429a      	cmp	r2, r3
 8002ff2:	d001      	beq.n	8002ff8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8002ff4:	2301      	movs	r3, #1
 8002ff6:	e0b8      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f003 0302 	and.w	r3, r3, #2
 8003000:	2b00      	cmp	r3, #0
 8003002:	d020      	beq.n	8003046 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d005      	beq.n	800301c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003010:	4b59      	ldr	r3, [pc, #356]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	4a58      	ldr	r2, [pc, #352]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003016:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800301a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0308 	and.w	r3, r3, #8
 8003024:	2b00      	cmp	r3, #0
 8003026:	d005      	beq.n	8003034 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003028:	4b53      	ldr	r3, [pc, #332]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800302a:	689b      	ldr	r3, [r3, #8]
 800302c:	4a52      	ldr	r2, [pc, #328]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800302e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003032:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003034:	4b50      	ldr	r3, [pc, #320]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003036:	689b      	ldr	r3, [r3, #8]
 8003038:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	689b      	ldr	r3, [r3, #8]
 8003040:	494d      	ldr	r1, [pc, #308]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003042:	4313      	orrs	r3, r2
 8003044:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003046:	687b      	ldr	r3, [r7, #4]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0301 	and.w	r3, r3, #1
 800304e:	2b00      	cmp	r3, #0
 8003050:	d044      	beq.n	80030dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d107      	bne.n	800306a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800305a:	4b47      	ldr	r3, [pc, #284]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003062:	2b00      	cmp	r3, #0
 8003064:	d119      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003066:	2301      	movs	r3, #1
 8003068:	e07f      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	685b      	ldr	r3, [r3, #4]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d003      	beq.n	800307a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003076:	2b03      	cmp	r3, #3
 8003078:	d107      	bne.n	800308a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800307a:	4b3f      	ldr	r3, [pc, #252]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d109      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003086:	2301      	movs	r3, #1
 8003088:	e06f      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308a:	4b3b      	ldr	r3, [pc, #236]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f003 0302 	and.w	r3, r3, #2
 8003092:	2b00      	cmp	r3, #0
 8003094:	d101      	bne.n	800309a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003096:	2301      	movs	r3, #1
 8003098:	e067      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800309a:	4b37      	ldr	r3, [pc, #220]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800309c:	689b      	ldr	r3, [r3, #8]
 800309e:	f023 0203 	bic.w	r2, r3, #3
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	685b      	ldr	r3, [r3, #4]
 80030a6:	4934      	ldr	r1, [pc, #208]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 80030a8:	4313      	orrs	r3, r2
 80030aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030ac:	f7fe fda8 	bl	8001c00 <HAL_GetTick>
 80030b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030b2:	e00a      	b.n	80030ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030b4:	f7fe fda4 	bl	8001c00 <HAL_GetTick>
 80030b8:	4602      	mov	r2, r0
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	1ad3      	subs	r3, r2, r3
 80030be:	f241 3288 	movw	r2, #5000	; 0x1388
 80030c2:	4293      	cmp	r3, r2
 80030c4:	d901      	bls.n	80030ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80030c6:	2303      	movs	r3, #3
 80030c8:	e04f      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030ca:	4b2b      	ldr	r3, [pc, #172]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 80030cc:	689b      	ldr	r3, [r3, #8]
 80030ce:	f003 020c 	and.w	r2, r3, #12
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	685b      	ldr	r3, [r3, #4]
 80030d6:	009b      	lsls	r3, r3, #2
 80030d8:	429a      	cmp	r2, r3
 80030da:	d1eb      	bne.n	80030b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80030dc:	4b25      	ldr	r3, [pc, #148]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	f003 030f 	and.w	r3, r3, #15
 80030e4:	683a      	ldr	r2, [r7, #0]
 80030e6:	429a      	cmp	r2, r3
 80030e8:	d20c      	bcs.n	8003104 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030ea:	4b22      	ldr	r3, [pc, #136]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 80030ec:	683a      	ldr	r2, [r7, #0]
 80030ee:	b2d2      	uxtb	r2, r2
 80030f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80030f2:	4b20      	ldr	r3, [pc, #128]	; (8003174 <HAL_RCC_ClockConfig+0x1b8>)
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	f003 030f 	and.w	r3, r3, #15
 80030fa:	683a      	ldr	r2, [r7, #0]
 80030fc:	429a      	cmp	r2, r3
 80030fe:	d001      	beq.n	8003104 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e032      	b.n	800316a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	f003 0304 	and.w	r3, r3, #4
 800310c:	2b00      	cmp	r3, #0
 800310e:	d008      	beq.n	8003122 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003110:	4b19      	ldr	r3, [pc, #100]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003112:	689b      	ldr	r3, [r3, #8]
 8003114:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	68db      	ldr	r3, [r3, #12]
 800311c:	4916      	ldr	r1, [pc, #88]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800311e:	4313      	orrs	r3, r2
 8003120:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f003 0308 	and.w	r3, r3, #8
 800312a:	2b00      	cmp	r3, #0
 800312c:	d009      	beq.n	8003142 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800312e:	4b12      	ldr	r3, [pc, #72]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 8003130:	689b      	ldr	r3, [r3, #8]
 8003132:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	691b      	ldr	r3, [r3, #16]
 800313a:	00db      	lsls	r3, r3, #3
 800313c:	490e      	ldr	r1, [pc, #56]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800313e:	4313      	orrs	r3, r2
 8003140:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003142:	f000 fdc7 	bl	8003cd4 <HAL_RCC_GetSysClockFreq>
 8003146:	4602      	mov	r2, r0
 8003148:	4b0b      	ldr	r3, [pc, #44]	; (8003178 <HAL_RCC_ClockConfig+0x1bc>)
 800314a:	689b      	ldr	r3, [r3, #8]
 800314c:	091b      	lsrs	r3, r3, #4
 800314e:	f003 030f 	and.w	r3, r3, #15
 8003152:	490a      	ldr	r1, [pc, #40]	; (800317c <HAL_RCC_ClockConfig+0x1c0>)
 8003154:	5ccb      	ldrb	r3, [r1, r3]
 8003156:	fa22 f303 	lsr.w	r3, r2, r3
 800315a:	4a09      	ldr	r2, [pc, #36]	; (8003180 <HAL_RCC_ClockConfig+0x1c4>)
 800315c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800315e:	4b09      	ldr	r3, [pc, #36]	; (8003184 <HAL_RCC_ClockConfig+0x1c8>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fe fd08 	bl	8001b78 <HAL_InitTick>

  return HAL_OK;
 8003168:	2300      	movs	r3, #0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	40023c00 	.word	0x40023c00
 8003178:	40023800 	.word	0x40023800
 800317c:	0800d1e8 	.word	0x0800d1e8
 8003180:	20000490 	.word	0x20000490
 8003184:	20000494 	.word	0x20000494

08003188 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003188:	b480      	push	{r7}
 800318a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800318c:	4b03      	ldr	r3, [pc, #12]	; (800319c <HAL_RCC_GetHCLKFreq+0x14>)
 800318e:	681b      	ldr	r3, [r3, #0]
}
 8003190:	4618      	mov	r0, r3
 8003192:	46bd      	mov	sp, r7
 8003194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003198:	4770      	bx	lr
 800319a:	bf00      	nop
 800319c:	20000490 	.word	0x20000490

080031a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80031a0:	b580      	push	{r7, lr}
 80031a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80031a4:	f7ff fff0 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 80031a8:	4602      	mov	r2, r0
 80031aa:	4b05      	ldr	r3, [pc, #20]	; (80031c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80031ac:	689b      	ldr	r3, [r3, #8]
 80031ae:	0a9b      	lsrs	r3, r3, #10
 80031b0:	f003 0307 	and.w	r3, r3, #7
 80031b4:	4903      	ldr	r1, [pc, #12]	; (80031c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80031b6:	5ccb      	ldrb	r3, [r1, r3]
 80031b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031bc:	4618      	mov	r0, r3
 80031be:	bd80      	pop	{r7, pc}
 80031c0:	40023800 	.word	0x40023800
 80031c4:	0800d1f8 	.word	0x0800d1f8

080031c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80031c8:	b580      	push	{r7, lr}
 80031ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80031cc:	f7ff ffdc 	bl	8003188 <HAL_RCC_GetHCLKFreq>
 80031d0:	4602      	mov	r2, r0
 80031d2:	4b05      	ldr	r3, [pc, #20]	; (80031e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80031d4:	689b      	ldr	r3, [r3, #8]
 80031d6:	0b5b      	lsrs	r3, r3, #13
 80031d8:	f003 0307 	and.w	r3, r3, #7
 80031dc:	4903      	ldr	r1, [pc, #12]	; (80031ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80031de:	5ccb      	ldrb	r3, [r1, r3]
 80031e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80031e4:	4618      	mov	r0, r3
 80031e6:	bd80      	pop	{r7, pc}
 80031e8:	40023800 	.word	0x40023800
 80031ec:	0800d1f8 	.word	0x0800d1f8

080031f0 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80031f0:	b580      	push	{r7, lr}
 80031f2:	b08c      	sub	sp, #48	; 0x30
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80031f8:	2300      	movs	r3, #0
 80031fa:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t tmpreg1 = 0U;
 80031fc:	2300      	movs	r3, #0
 80031fe:	623b      	str	r3, [r7, #32]
  uint32_t plli2sp = 0U;
 8003200:	2300      	movs	r3, #0
 8003202:	61fb      	str	r3, [r7, #28]
  uint32_t plli2sq = 0U;
 8003204:	2300      	movs	r3, #0
 8003206:	61bb      	str	r3, [r7, #24]
  uint32_t plli2sr = 0U;
 8003208:	2300      	movs	r3, #0
 800320a:	617b      	str	r3, [r7, #20]
  uint32_t pllsaip = 0U;
 800320c:	2300      	movs	r3, #0
 800320e:	613b      	str	r3, [r7, #16]
  uint32_t pllsaiq = 0U;
 8003210:	2300      	movs	r3, #0
 8003212:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0U;
 8003214:	2300      	movs	r3, #0
 8003216:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pllsaiused = 0U;
 8003218:	2300      	movs	r3, #0
 800321a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Check the peripheral clock selection parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------ I2S APB1 configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == (RCC_PERIPHCLK_I2S_APB1))
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0301 	and.w	r3, r3, #1
 8003224:	2b00      	cmp	r3, #0
 8003226:	d010      	beq.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x5a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB1CLKSOURCE(PeriphClkInit->I2sApb1ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB1_CONFIG(PeriphClkInit->I2sApb1ClockSelection);
 8003228:	4b6f      	ldr	r3, [pc, #444]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800322a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800322e:	f023 62c0 	bic.w	r2, r3, #100663296	; 0x6000000
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003236:	496c      	ldr	r1, [pc, #432]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003238:	4313      	orrs	r3, r2
 800323a:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_RCCEx_PeriphCLKConfig+0x5a>
    {
      plli2sused = 1U;
 8003246:	2301      	movs	r3, #1
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- I2S APB2 configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == (RCC_PERIPHCLK_I2S_APB2))
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	f003 0302 	and.w	r3, r3, #2
 8003252:	2b00      	cmp	r3, #0
 8003254:	d010      	beq.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x88>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SAPB2CLKSOURCE(PeriphClkInit->I2sApb2ClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_APB2_CONFIG(PeriphClkInit->I2sApb2ClockSelection);
 8003256:	4b64      	ldr	r3, [pc, #400]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003258:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800325c:	f023 52c0 	bic.w	r2, r3, #402653184	; 0x18000000
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003264:	4960      	ldr	r1, [pc, #384]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003266:	4313      	orrs	r3, r2
 8003268:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003270:	2b00      	cmp	r3, #0
 8003272:	d101      	bne.n	8003278 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      plli2sused = 1U;
 8003274:	2301      	movs	r3, #1
 8003276:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
  }
  /*--------------------------------------------------------------------------*/

  /*--------------------------- SAI1 configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 0304 	and.w	r3, r3, #4
 8003280:	2b00      	cmp	r3, #0
 8003282:	d017      	beq.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003284:	4b58      	ldr	r3, [pc, #352]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003286:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800328a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003292:	4955      	ldr	r1, [pc, #340]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003294:	4313      	orrs	r3, r2
 8003296:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 800329a:	687b      	ldr	r3, [r7, #4]
 800329c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80032a2:	d101      	bne.n	80032a8 <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      plli2sused = 1U;
 80032a4:	2301      	movs	r3, #1
 80032a6:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      pllsaiused = 1U;
 80032b0:	2301      	movs	r3, #1
 80032b2:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*-------------------------- SAI2 configuration ----------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	681b      	ldr	r3, [r3, #0]
 80032b8:	f003 0308 	and.w	r3, r3, #8
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d017      	beq.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80032c0:	4b49      	ldr	r3, [pc, #292]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032c2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80032c6:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032ce:	4946      	ldr	r1, [pc, #280]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80032d0:	4313      	orrs	r3, r2
 80032d2:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032da:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80032de:	d101      	bne.n	80032e4 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      plli2sused = 1U;
 80032e0:	2301      	movs	r3, #1
 80032e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d101      	bne.n	80032f0 <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
      pllsaiused = 1U;
 80032ec:	2301      	movs	r3, #1
 80032ee:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- RTC configuration --------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f003 0320 	and.w	r3, r3, #32
 80032f8:	2b00      	cmp	r3, #0
 80032fa:	f000 808a 	beq.w	8003412 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80032fe:	2300      	movs	r3, #0
 8003300:	60bb      	str	r3, [r7, #8]
 8003302:	4b39      	ldr	r3, [pc, #228]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003304:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003306:	4a38      	ldr	r2, [pc, #224]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003308:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800330c:	6413      	str	r3, [r2, #64]	; 0x40
 800330e:	4b36      	ldr	r3, [pc, #216]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003310:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003312:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003316:	60bb      	str	r3, [r7, #8]
 8003318:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800331a:	4b34      	ldr	r3, [pc, #208]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	4a33      	ldr	r2, [pc, #204]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003320:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003324:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8003326:	f7fe fc6b 	bl	8001c00 <HAL_GetTick>
 800332a:	6278      	str	r0, [r7, #36]	; 0x24

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800332c:	e008      	b.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x150>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800332e:	f7fe fc67 	bl	8001c00 <HAL_GetTick>
 8003332:	4602      	mov	r2, r0
 8003334:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003336:	1ad3      	subs	r3, r2, r3
 8003338:	2b02      	cmp	r3, #2
 800333a:	d901      	bls.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0x150>
      {
        return HAL_TIMEOUT;
 800333c:	2303      	movs	r3, #3
 800333e:	e278      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8003340:	4b2a      	ldr	r3, [pc, #168]	; (80033ec <HAL_RCCEx_PeriphCLKConfig+0x1fc>)
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003348:	2b00      	cmp	r3, #0
 800334a:	d0f0      	beq.n	800332e <HAL_RCCEx_PeriphCLKConfig+0x13e>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800334c:	4b26      	ldr	r3, [pc, #152]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800334e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003350:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003354:	623b      	str	r3, [r7, #32]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003356:	6a3b      	ldr	r3, [r7, #32]
 8003358:	2b00      	cmp	r3, #0
 800335a:	d02f      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003360:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003364:	6a3a      	ldr	r2, [r7, #32]
 8003366:	429a      	cmp	r2, r3
 8003368:	d028      	beq.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800336a:	4b1f      	ldr	r3, [pc, #124]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 800336c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800336e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003372:	623b      	str	r3, [r7, #32]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003374:	4b1e      	ldr	r3, [pc, #120]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 8003376:	2201      	movs	r2, #1
 8003378:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800337a:	4b1d      	ldr	r3, [pc, #116]	; (80033f0 <HAL_RCCEx_PeriphCLKConfig+0x200>)
 800337c:	2200      	movs	r2, #0
 800337e:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8003380:	4a19      	ldr	r2, [pc, #100]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003382:	6a3b      	ldr	r3, [r7, #32]
 8003384:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003386:	4b18      	ldr	r3, [pc, #96]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 8003388:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800338a:	f003 0301 	and.w	r3, r3, #1
 800338e:	2b01      	cmp	r3, #1
 8003390:	d114      	bne.n	80033bc <HAL_RCCEx_PeriphCLKConfig+0x1cc>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8003392:	f7fe fc35 	bl	8001c00 <HAL_GetTick>
 8003396:	6278      	str	r0, [r7, #36]	; 0x24

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003398:	e00a      	b.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800339a:	f7fe fc31 	bl	8001c00 <HAL_GetTick>
 800339e:	4602      	mov	r2, r0
 80033a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80033a2:	1ad3      	subs	r3, r2, r3
 80033a4:	f241 3288 	movw	r2, #5000	; 0x1388
 80033a8:	4293      	cmp	r3, r2
 80033aa:	d901      	bls.n	80033b0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
          {
            return HAL_TIMEOUT;
 80033ac:	2303      	movs	r3, #3
 80033ae:	e240      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80033b0:	4b0d      	ldr	r3, [pc, #52]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80033b4:	f003 0302 	and.w	r3, r3, #2
 80033b8:	2b00      	cmp	r3, #0
 80033ba:	d0ee      	beq.n	800339a <HAL_RCCEx_PeriphCLKConfig+0x1aa>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80033c4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80033c8:	d114      	bne.n	80033f4 <HAL_RCCEx_PeriphCLKConfig+0x204>
 80033ca:	4b07      	ldr	r3, [pc, #28]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033cc:	689b      	ldr	r3, [r3, #8]
 80033ce:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033d6:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80033da:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80033de:	4902      	ldr	r1, [pc, #8]	; (80033e8 <HAL_RCCEx_PeriphCLKConfig+0x1f8>)
 80033e0:	4313      	orrs	r3, r2
 80033e2:	608b      	str	r3, [r1, #8]
 80033e4:	e00c      	b.n	8003400 <HAL_RCCEx_PeriphCLKConfig+0x210>
 80033e6:	bf00      	nop
 80033e8:	40023800 	.word	0x40023800
 80033ec:	40007000 	.word	0x40007000
 80033f0:	42470e40 	.word	0x42470e40
 80033f4:	4b4a      	ldr	r3, [pc, #296]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033f6:	689b      	ldr	r3, [r3, #8]
 80033f8:	4a49      	ldr	r2, [pc, #292]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80033fa:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 80033fe:	6093      	str	r3, [r2, #8]
 8003400:	4b47      	ldr	r3, [pc, #284]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003402:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003408:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800340c:	4944      	ldr	r1, [pc, #272]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800340e:	4313      	orrs	r3, r2
 8003410:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	f003 0310 	and.w	r3, r3, #16
 800341a:	2b00      	cmp	r3, #0
 800341c:	d004      	beq.n	8003428 <HAL_RCCEx_PeriphCLKConfig+0x238>
  {
    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	f893 2058 	ldrb.w	r2, [r3, #88]	; 0x58
 8003424:	4b3f      	ldr	r3, [pc, #252]	; (8003524 <HAL_RCCEx_PeriphCLKConfig+0x334>)
 8003426:	601a      	str	r2, [r3, #0]
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- FMPI2C1 Configuration -----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMPI2C1) == RCC_PERIPHCLK_FMPI2C1)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003430:	2b00      	cmp	r3, #0
 8003432:	d00a      	beq.n	800344a <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FMPI2C1CLKSOURCE(PeriphClkInit->Fmpi2c1ClockSelection));

    /* Configure the FMPI2C1 clock source */
    __HAL_RCC_FMPI2C1_CONFIG(PeriphClkInit->Fmpi2c1ClockSelection);
 8003434:	4b3a      	ldr	r3, [pc, #232]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003436:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800343a:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003442:	4937      	ldr	r1, [pc, #220]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003444:	4313      	orrs	r3, r2
 8003446:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ CEC Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003452:	2b00      	cmp	r3, #0
 8003454:	d00a      	beq.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003456:	4b32      	ldr	r3, [pc, #200]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003458:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800345c:	f023 6280 	bic.w	r2, r3, #67108864	; 0x4000000
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003464:	492e      	ldr	r1, [pc, #184]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003466:	4313      	orrs	r3, r2
 8003468:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- CLK48 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003474:	2b00      	cmp	r3, #0
 8003476:	d011      	beq.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48CLKSOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 clock source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003478:	4b29      	ldr	r3, [pc, #164]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 800347a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800347e:	f023 6200 	bic.w	r2, r3, #134217728	; 0x8000000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003486:	4926      	ldr	r1, [pc, #152]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 8003488:	4313      	orrs	r3, r2
 800348a:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94

    /* Enable the PLLSAI when it's used as clock source for CLK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP)
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003492:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003496:	d101      	bne.n	800349c <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      pllsaiused = 1U;
 8003498:	2301      	movs	r3, #1
 800349a:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- SDIO Configuration -------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDIO) == RCC_PERIPHCLK_SDIO)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	681b      	ldr	r3, [r3, #0]
 80034a0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d00a      	beq.n	80034be <HAL_RCCEx_PeriphCLKConfig+0x2ce>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDIOCLKSOURCE(PeriphClkInit->SdioClockSelection));

    /* Configure the SDIO clock source */
    __HAL_RCC_SDIO_CONFIG(PeriphClkInit->SdioClockSelection);
 80034a8:	4b1d      	ldr	r3, [pc, #116]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034ae:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80034b6:	491a      	ldr	r1, [pc, #104]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034b8:	4313      	orrs	r3, r2
 80034ba:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  }
  /*--------------------------------------------------------------------------*/

  /*------------------------------ SPDIFRX Configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d011      	beq.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPDIFRXCLKSOURCE(PeriphClkInit->SpdifClockSelection));

    /* Configure the SPDIFRX clock source */
    __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifClockSelection);
 80034ca:	4b15      	ldr	r3, [pc, #84]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034d0:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80034d4:	687b      	ldr	r3, [r7, #4]
 80034d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034d8:	4911      	ldr	r1, [pc, #68]	; (8003520 <HAL_RCCEx_PeriphCLKConfig+0x330>)
 80034da:	4313      	orrs	r3, r2
 80034dc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
    /* Enable the PLLI2S when it's used as clock source for SPDIFRX */
    if(PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP)
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80034e4:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80034e8:	d101      	bne.n	80034ee <HAL_RCCEx_PeriphCLKConfig+0x2fe>
    {
      plli2sused = 1U;
 80034ea:	2301      	movs	r3, #1
 80034ec:	62fb      	str	r3, [r7, #44]	; 0x2c
  /*--------------------------------------------------------------------------*/

  /*---------------------------- PLLI2S Configuration ------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S on APB1,
     I2S on APB2 or SPDIFRX */
  if((plli2sused == 1U) || (PeriphClkInit->PeriphClockSelection == RCC_PERIPHCLK_PLLI2S))
 80034ee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034f0:	2b01      	cmp	r3, #1
 80034f2:	d005      	beq.n	8003500 <HAL_RCCEx_PeriphCLKConfig+0x310>
 80034f4:	687b      	ldr	r3, [r7, #4]
 80034f6:	681b      	ldr	r3, [r3, #0]
 80034f8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034fc:	f040 80ff 	bne.w	80036fe <HAL_RCCEx_PeriphCLKConfig+0x50e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003500:	4b09      	ldr	r3, [pc, #36]	; (8003528 <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8003502:	2200      	movs	r2, #0
 8003504:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003506:	f7fe fb7b 	bl	8001c00 <HAL_GetTick>
 800350a:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800350c:	e00e      	b.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x33c>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800350e:	f7fe fb77 	bl	8001c00 <HAL_GetTick>
 8003512:	4602      	mov	r2, r0
 8003514:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003516:	1ad3      	subs	r3, r2, r3
 8003518:	2b02      	cmp	r3, #2
 800351a:	d907      	bls.n	800352c <HAL_RCCEx_PeriphCLKConfig+0x33c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800351c:	2303      	movs	r3, #3
 800351e:	e188      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003520:	40023800 	.word	0x40023800
 8003524:	424711e0 	.word	0x424711e0
 8003528:	42470068 	.word	0x42470068
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800352c:	4b7e      	ldr	r3, [pc, #504]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003534:	2b00      	cmp	r3, #0
 8003536:	d1ea      	bne.n	800350e <HAL_RCCEx_PeriphCLKConfig+0x31e>
    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*------ In Case of PLLI2S is selected as source clock for I2S -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d003      	beq.n	800354c <HAL_RCCEx_PeriphCLKConfig+0x35c>
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003548:	2b00      	cmp	r3, #0
 800354a:	d009      	beq.n	8003560 <HAL_RCCEx_PeriphCLKConfig+0x370>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	f003 0302 	and.w	r3, r3, #2
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB1) == RCC_PERIPHCLK_I2S_APB1) && (PeriphClkInit->I2sApb1ClockSelection == RCC_I2SAPB1CLKSOURCE_PLLI2S)) ||
 8003554:	2b00      	cmp	r3, #0
 8003556:	d028      	beq.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S_APB2) == RCC_PERIPHCLK_I2S_APB2) && (PeriphClkInit->I2sApb2ClockSelection == RCC_I2SAPB2CLKSOURCE_PLLI2S)))
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800355c:	2b00      	cmp	r3, #0
 800355e:	d124      	bne.n	80035aa <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP/PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 8003560:	4b71      	ldr	r3, [pc, #452]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003562:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003566:	0c1b      	lsrs	r3, r3, #16
 8003568:	f003 0303 	and.w	r3, r3, #3
 800356c:	3301      	adds	r3, #1
 800356e:	005b      	lsls	r3, r3, #1
 8003570:	61fb      	str	r3, [r7, #28]
      plli2sq = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003572:	4b6d      	ldr	r3, [pc, #436]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003574:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003578:	0e1b      	lsrs	r3, r3, #24
 800357a:	f003 030f 	and.w	r3, r3, #15
 800357e:	61bb      	str	r3, [r7, #24]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, plli2sq, PeriphClkInit->PLLI2S.PLLI2SR);
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	685a      	ldr	r2, [r3, #4]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	689b      	ldr	r3, [r3, #8]
 8003588:	019b      	lsls	r3, r3, #6
 800358a:	431a      	orrs	r2, r3
 800358c:	69fb      	ldr	r3, [r7, #28]
 800358e:	085b      	lsrs	r3, r3, #1
 8003590:	3b01      	subs	r3, #1
 8003592:	041b      	lsls	r3, r3, #16
 8003594:	431a      	orrs	r2, r3
 8003596:	69bb      	ldr	r3, [r7, #24]
 8003598:	061b      	lsls	r3, r3, #24
 800359a:	431a      	orrs	r2, r3
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	695b      	ldr	r3, [r3, #20]
 80035a0:	071b      	lsls	r3, r3, #28
 80035a2:	4961      	ldr	r1, [pc, #388]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035a4:	4313      	orrs	r3, r2
 80035a6:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*------- In Case of PLLI2S is selected as source clock for SAI ----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80035aa:	687b      	ldr	r3, [r7, #4]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	f003 0304 	and.w	r3, r3, #4
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d004      	beq.n	80035c0 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80035ba:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80035be:	d00a      	beq.n	80035d6 <HAL_RCCEx_PeriphCLKConfig+0x3e6>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80035c0:	687b      	ldr	r3, [r7, #4]
 80035c2:	681b      	ldr	r3, [r3, #0]
 80035c4:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d035      	beq.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x448>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035d0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80035d4:	d130      	bne.n	8003638 <HAL_RCCEx_PeriphCLKConfig+0x448>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP/PLLI2SR value from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      plli2sp = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 80035d6:	4b54      	ldr	r3, [pc, #336]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035d8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035dc:	0c1b      	lsrs	r3, r3, #16
 80035de:	f003 0303 	and.w	r3, r3, #3
 80035e2:	3301      	adds	r3, #1
 80035e4:	005b      	lsls	r3, r3, #1
 80035e6:	61fb      	str	r3, [r7, #28]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80035e8:	4b4f      	ldr	r3, [pc, #316]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80035ea:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80035ee:	0f1b      	lsrs	r3, r3, #28
 80035f0:	f003 0307 	and.w	r3, r3, #7
 80035f4:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , plli2sp, PeriphClkInit->PLLI2S.PLLI2SQ, plli2sr);
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	685a      	ldr	r2, [r3, #4]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	689b      	ldr	r3, [r3, #8]
 80035fe:	019b      	lsls	r3, r3, #6
 8003600:	431a      	orrs	r2, r3
 8003602:	69fb      	ldr	r3, [r7, #28]
 8003604:	085b      	lsrs	r3, r3, #1
 8003606:	3b01      	subs	r3, #1
 8003608:	041b      	lsls	r3, r3, #16
 800360a:	431a      	orrs	r2, r3
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	691b      	ldr	r3, [r3, #16]
 8003610:	061b      	lsls	r3, r3, #24
 8003612:	431a      	orrs	r2, r3
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	071b      	lsls	r3, r3, #28
 8003618:	4943      	ldr	r1, [pc, #268]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 800361a:	4313      	orrs	r3, r2
 800361c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003620:	4b41      	ldr	r3, [pc, #260]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003622:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003626:	f023 021f 	bic.w	r2, r3, #31
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800362e:	3b01      	subs	r3, #1
 8003630:	493d      	ldr	r1, [pc, #244]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003632:	4313      	orrs	r3, r2
 8003634:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLI2S is selected as source clock for SPDIFRX -------*/
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) && (PeriphClkInit->SpdifClockSelection == RCC_SPDIFRXCLKSOURCE_PLLI2SP))
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003640:	2b00      	cmp	r3, #0
 8003642:	d029      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003648:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800364c:	d124      	bne.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));
      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      plli2sq = ((((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos) + 1U) << 1U);
 800364e:	4b36      	ldr	r3, [pc, #216]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003650:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003654:	0c1b      	lsrs	r3, r3, #16
 8003656:	f003 0303 	and.w	r3, r3, #3
 800365a:	3301      	adds	r3, #1
 800365c:	005b      	lsls	r3, r3, #1
 800365e:	61bb      	str	r3, [r7, #24]
      plli2sr = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003660:	4b31      	ldr	r3, [pc, #196]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003662:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003666:	0f1b      	lsrs	r3, r3, #28
 8003668:	f003 0307 	and.w	r3, r3, #7
 800366c:	617b      	str	r3, [r7, #20]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, plli2sq, plli2sr);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	685a      	ldr	r2, [r3, #4]
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	689b      	ldr	r3, [r3, #8]
 8003676:	019b      	lsls	r3, r3, #6
 8003678:	431a      	orrs	r2, r3
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	68db      	ldr	r3, [r3, #12]
 800367e:	085b      	lsrs	r3, r3, #1
 8003680:	3b01      	subs	r3, #1
 8003682:	041b      	lsls	r3, r3, #16
 8003684:	431a      	orrs	r2, r3
 8003686:	69bb      	ldr	r3, [r7, #24]
 8003688:	061b      	lsls	r3, r3, #24
 800368a:	431a      	orrs	r2, r3
 800368c:	697b      	ldr	r3, [r7, #20]
 800368e:	071b      	lsls	r3, r3, #28
 8003690:	4925      	ldr	r1, [pc, #148]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

     /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d016      	beq.n	80036d2 <HAL_RCCEx_PeriphCLKConfig+0x4e2>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	685a      	ldr	r2, [r3, #4]
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	689b      	ldr	r3, [r3, #8]
 80036ac:	019b      	lsls	r3, r3, #6
 80036ae:	431a      	orrs	r2, r3
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	085b      	lsrs	r3, r3, #1
 80036b6:	3b01      	subs	r3, #1
 80036b8:	041b      	lsls	r3, r3, #16
 80036ba:	431a      	orrs	r2, r3
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	691b      	ldr	r3, [r3, #16]
 80036c0:	061b      	lsls	r3, r3, #24
 80036c2:	431a      	orrs	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	695b      	ldr	r3, [r3, #20]
 80036c8:	071b      	lsls	r3, r3, #28
 80036ca:	4917      	ldr	r1, [pc, #92]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036cc:	4313      	orrs	r3, r2
 80036ce:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 80036d2:	4b16      	ldr	r3, [pc, #88]	; (800372c <HAL_RCCEx_PeriphCLKConfig+0x53c>)
 80036d4:	2201      	movs	r2, #1
 80036d6:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 80036d8:	f7fe fa92 	bl	8001c00 <HAL_GetTick>
 80036dc:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036de:	e008      	b.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x502>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 80036e0:	f7fe fa8e 	bl	8001c00 <HAL_GetTick>
 80036e4:	4602      	mov	r2, r0
 80036e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80036e8:	1ad3      	subs	r3, r2, r3
 80036ea:	2b02      	cmp	r3, #2
 80036ec:	d901      	bls.n	80036f2 <HAL_RCCEx_PeriphCLKConfig+0x502>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80036ee:	2303      	movs	r3, #3
 80036f0:	e09f      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 80036f2:	4b0d      	ldr	r3, [pc, #52]	; (8003728 <HAL_RCCEx_PeriphCLKConfig+0x538>)
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	d0f0      	beq.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
  }
  /*--------------------------------------------------------------------------*/

  /*----------------------------- PLLSAI Configuration -----------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, CLK48 or SDIO */
  if(pllsaiused == 1U)
 80036fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003700:	2b01      	cmp	r3, #1
 8003702:	f040 8095 	bne.w	8003830 <HAL_RCCEx_PeriphCLKConfig+0x640>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003706:	4b0a      	ldr	r3, [pc, #40]	; (8003730 <HAL_RCCEx_PeriphCLKConfig+0x540>)
 8003708:	2200      	movs	r2, #0
 800370a:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800370c:	f7fe fa78 	bl	8001c00 <HAL_GetTick>
 8003710:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003712:	e00f      	b.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x544>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003714:	f7fe fa74 	bl	8001c00 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	2b02      	cmp	r3, #2
 8003720:	d908      	bls.n	8003734 <HAL_RCCEx_PeriphCLKConfig+0x544>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	e085      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
 8003726:	bf00      	nop
 8003728:	40023800 	.word	0x40023800
 800372c:	42470068 	.word	0x42470068
 8003730:	42470070 	.word	0x42470070
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003734:	4b41      	ldr	r3, [pc, #260]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800373c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003740:	d0e8      	beq.n	8003714 <HAL_RCCEx_PeriphCLKConfig+0x524>
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIM_VALUE(PeriphClkInit->PLLSAI.PLLSAIM));
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*------ In Case of PLLSAI is selected as source clock for SAI -----------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0304 	and.w	r3, r3, #4
 800374a:	2b00      	cmp	r3, #0
 800374c:	d003      	beq.n	8003756 <HAL_RCCEx_PeriphCLKConfig+0x566>
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003752:	2b00      	cmp	r3, #0
 8003754:	d009      	beq.n	800376a <HAL_RCCEx_PeriphCLKConfig+0x57a>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	681b      	ldr	r3, [r3, #0]
 800375a:	f003 0308 	and.w	r3, r3, #8
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||
 800375e:	2b00      	cmp	r3, #0
 8003760:	d02b      	beq.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003766:	2b00      	cmp	r3, #0
 8003768:	d127      	bne.n	80037ba <HAL_RCCEx_PeriphCLKConfig+0x5ca>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      pllsaip = ((((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos) + 1U) << 1U);
 800376a:	4b34      	ldr	r3, [pc, #208]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800376c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003770:	0c1b      	lsrs	r3, r3, #16
 8003772:	f003 0303 	and.w	r3, r3, #3
 8003776:	3301      	adds	r3, #1
 8003778:	005b      	lsls	r3, r3, #1
 800377a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , pllsaip, PeriphClkInit->PLLSAI.PLLSAIQ, 0U);
 800377c:	687b      	ldr	r3, [r7, #4]
 800377e:	699a      	ldr	r2, [r3, #24]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	69db      	ldr	r3, [r3, #28]
 8003784:	019b      	lsls	r3, r3, #6
 8003786:	431a      	orrs	r2, r3
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	085b      	lsrs	r3, r3, #1
 800378c:	3b01      	subs	r3, #1
 800378e:	041b      	lsls	r3, r3, #16
 8003790:	431a      	orrs	r2, r3
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003796:	061b      	lsls	r3, r3, #24
 8003798:	4928      	ldr	r1, [pc, #160]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 800379a:	4313      	orrs	r3, r2
 800379c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80037a0:	4b26      	ldr	r3, [pc, #152]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037a2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80037a6:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80037ae:	3b01      	subs	r3, #1
 80037b0:	021b      	lsls	r3, r3, #8
 80037b2:	4922      	ldr	r1, [pc, #136]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037b4:	4313      	orrs	r3, r2
 80037b6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*------ In Case of PLLSAI is selected as source clock for CLK48 ---------*/
    /* In Case of PLLI2S is selected as source clock for CLK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48CLKSOURCE_PLLSAIP))
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d01d      	beq.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x612>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80037ca:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80037ce:	d118      	bne.n	8003802 <HAL_RCCEx_PeriphCLKConfig+0x612>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      pllsaiq = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 80037d0:	4b1a      	ldr	r3, [pc, #104]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037d2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037d6:	0e1b      	lsrs	r3, r3, #24
 80037d8:	f003 030f 	and.w	r3, r3, #15
 80037dc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) * (PLLI2SN/PLLSAIM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIM, PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, pllsaiq, 0U);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	699a      	ldr	r2, [r3, #24]
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	69db      	ldr	r3, [r3, #28]
 80037e6:	019b      	lsls	r3, r3, #6
 80037e8:	431a      	orrs	r2, r3
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	6a1b      	ldr	r3, [r3, #32]
 80037ee:	085b      	lsrs	r3, r3, #1
 80037f0:	3b01      	subs	r3, #1
 80037f2:	041b      	lsls	r3, r3, #16
 80037f4:	431a      	orrs	r2, r3
 80037f6:	68fb      	ldr	r3, [r7, #12]
 80037f8:	061b      	lsls	r3, r3, #24
 80037fa:	4910      	ldr	r1, [pc, #64]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003802:	4b0f      	ldr	r3, [pc, #60]	; (8003840 <HAL_RCCEx_PeriphCLKConfig+0x650>)
 8003804:	2201      	movs	r2, #1
 8003806:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8003808:	f7fe f9fa 	bl	8001c00 <HAL_GetTick>
 800380c:	6278      	str	r0, [r7, #36]	; 0x24
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800380e:	e008      	b.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x632>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 8003810:	f7fe f9f6 	bl	8001c00 <HAL_GetTick>
 8003814:	4602      	mov	r2, r0
 8003816:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003818:	1ad3      	subs	r3, r2, r3
 800381a:	2b02      	cmp	r3, #2
 800381c:	d901      	bls.n	8003822 <HAL_RCCEx_PeriphCLKConfig+0x632>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800381e:	2303      	movs	r3, #3
 8003820:	e007      	b.n	8003832 <HAL_RCCEx_PeriphCLKConfig+0x642>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003822:	4b06      	ldr	r3, [pc, #24]	; (800383c <HAL_RCCEx_PeriphCLKConfig+0x64c>)
 8003824:	681b      	ldr	r3, [r3, #0]
 8003826:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800382a:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800382e:	d1ef      	bne.n	8003810 <HAL_RCCEx_PeriphCLKConfig+0x620>
      }
    }
  }
  return HAL_OK;
 8003830:	2300      	movs	r3, #0
}
 8003832:	4618      	mov	r0, r3
 8003834:	3730      	adds	r7, #48	; 0x30
 8003836:	46bd      	mov	sp, r7
 8003838:	bd80      	pop	{r7, pc}
 800383a:	bf00      	nop
 800383c:	40023800 	.word	0x40023800
 8003840:	42470070 	.word	0x42470070

08003844 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg RCC_PERIPHCLK_I2S_APB1: I2S APB1 peripheral clock
  *            @arg RCC_PERIPHCLK_I2S_APB2: I2S APB2 peripheral clock
  * @retval Frequency in KHz
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8003844:	b480      	push	{r7}
 8003846:	b089      	sub	sp, #36	; 0x24
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg1 = 0U;
 800384c:	2300      	movs	r3, #0
 800384e:	617b      	str	r3, [r7, #20]
  /* This variable used to store the SAI clock frequency (value in Hz) */
  uint32_t frequency = 0U;
 8003850:	2300      	movs	r3, #0
 8003852:	61fb      	str	r3, [r7, #28]
  /* This variable used to store the VCO Input (value in Hz) */
  uint32_t vcoinput = 0U;
 8003854:	2300      	movs	r3, #0
 8003856:	61bb      	str	r3, [r7, #24]
  /* This variable used to store the SAI clock source */
  uint32_t saiclocksource = 0U;
 8003858:	2300      	movs	r3, #0
 800385a:	613b      	str	r3, [r7, #16]
  uint32_t srcclk = 0U;
 800385c:	2300      	movs	r3, #0
 800385e:	60fb      	str	r3, [r7, #12]
  /* This variable used to store the VCO Output (value in Hz) */
  uint32_t vcooutput = 0U;
 8003860:	2300      	movs	r3, #0
 8003862:	60bb      	str	r3, [r7, #8]
  switch (PeriphClk)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	3b01      	subs	r3, #1
 8003868:	2b07      	cmp	r3, #7
 800386a:	f200 8224 	bhi.w	8003cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
 800386e:	a201      	add	r2, pc, #4	; (adr r2, 8003874 <HAL_RCCEx_GetPeriphCLKFreq+0x30>)
 8003870:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003874:	08003a77 	.word	0x08003a77
 8003878:	08003ba1 	.word	0x08003ba1
 800387c:	08003cb7 	.word	0x08003cb7
 8003880:	08003895 	.word	0x08003895
 8003884:	08003cb7 	.word	0x08003cb7
 8003888:	08003cb7 	.word	0x08003cb7
 800388c:	08003cb7 	.word	0x08003cb7
 8003890:	08003895 	.word	0x08003895
  {
  case RCC_PERIPHCLK_SAI1:
  case RCC_PERIPHCLK_SAI2:
    {
      saiclocksource = RCC->DCKCFGR;
 8003894:	4ba8      	ldr	r3, [pc, #672]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003896:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800389a:	613b      	str	r3, [r7, #16]
      saiclocksource &= (RCC_DCKCFGR_SAI1SRC | RCC_DCKCFGR_SAI2SRC);
 800389c:	693b      	ldr	r3, [r7, #16]
 800389e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
 80038a2:	613b      	str	r3, [r7, #16]
 80038a4:	693b      	ldr	r3, [r7, #16]
 80038a6:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038aa:	f000 80d6 	beq.w	8003a5a <HAL_RCCEx_GetPeriphCLKFreq+0x216>
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80038b4:	f200 80dd 	bhi.w	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80038b8:	693b      	ldr	r3, [r7, #16]
 80038ba:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038be:	f000 809f 	beq.w	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80038c2:	693b      	ldr	r3, [r7, #16]
 80038c4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80038c8:	f200 80d3 	bhi.w	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80038cc:	693b      	ldr	r3, [r7, #16]
 80038ce:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038d2:	d05b      	beq.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
 80038d4:	693b      	ldr	r3, [r7, #16]
 80038d6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80038da:	f200 80ca 	bhi.w	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80038de:	693b      	ldr	r3, [r7, #16]
 80038e0:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038e4:	f000 80b6 	beq.w	8003a54 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
 80038e8:	693b      	ldr	r3, [r7, #16]
 80038ea:	f5b3 1f40 	cmp.w	r3, #3145728	; 0x300000
 80038ee:	f200 80c0 	bhi.w	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 80038f2:	693b      	ldr	r3, [r7, #16]
 80038f4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80038f8:	f000 8082 	beq.w	8003a00 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80038fc:	693b      	ldr	r3, [r7, #16]
 80038fe:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8003902:	f200 80b6 	bhi.w	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
 8003906:	693b      	ldr	r3, [r7, #16]
 8003908:	2b00      	cmp	r3, #0
 800390a:	d004      	beq.n	8003916 <HAL_RCCEx_GetPeriphCLKFreq+0xd2>
 800390c:	693b      	ldr	r3, [r7, #16]
 800390e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8003912:	d03b      	beq.n	800398c <HAL_RCCEx_GetPeriphCLKFreq+0x148>
          }
          break;
        }
      default :
        {
          break;
 8003914:	e0ad      	b.n	8003a72 <HAL_RCCEx_GetPeriphCLKFreq+0x22e>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003916:	4b88      	ldr	r3, [pc, #544]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003918:	685b      	ldr	r3, [r3, #4]
 800391a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800391e:	2b00      	cmp	r3, #0
 8003920:	d109      	bne.n	8003936 <HAL_RCCEx_GetPeriphCLKFreq+0xf2>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM));
 8003922:	4b85      	ldr	r3, [pc, #532]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003928:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800392c:	4a83      	ldr	r2, [pc, #524]	; (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 800392e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003932:	61bb      	str	r3, [r7, #24]
 8003934:	e008      	b.n	8003948 <HAL_RCCEx_GetPeriphCLKFreq+0x104>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIM)));
 8003936:	4b80      	ldr	r3, [pc, #512]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003938:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800393c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003940:	4a7f      	ldr	r2, [pc, #508]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003942:	fbb2 f3f3 	udiv	r3, r2, r3
 8003946:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> 24U;
 8003948:	4b7b      	ldr	r3, [pc, #492]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800394a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800394e:	0e1b      	lsrs	r3, r3, #24
 8003950:	f003 030f 	and.w	r3, r3, #15
 8003954:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIN) >> 6U))/(tmpreg1);
 8003956:	4b78      	ldr	r3, [pc, #480]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003958:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395c:	099b      	lsrs	r3, r3, #6
 800395e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	fb03 f202 	mul.w	r2, r3, r2
 8003968:	697b      	ldr	r3, [r7, #20]
 800396a:	fbb2 f3f3 	udiv	r3, r2, r3
 800396e:	61fb      	str	r3, [r7, #28]
          tmpreg1 = (((RCC->DCKCFGR & RCC_DCKCFGR_PLLSAIDIVQ) >> 8U) + 1U);
 8003970:	4b71      	ldr	r3, [pc, #452]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003972:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003976:	0a1b      	lsrs	r3, r3, #8
 8003978:	f003 031f 	and.w	r3, r3, #31
 800397c:	3301      	adds	r3, #1
 800397e:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 8003980:	69fa      	ldr	r2, [r7, #28]
 8003982:	697b      	ldr	r3, [r7, #20]
 8003984:	fbb2 f3f3 	udiv	r3, r2, r3
 8003988:	61fb      	str	r3, [r7, #28]
          break;
 800398a:	e073      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 800398c:	4b6a      	ldr	r3, [pc, #424]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003994:	2b00      	cmp	r3, #0
 8003996:	d109      	bne.n	80039ac <HAL_RCCEx_GetPeriphCLKFreq+0x168>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003998:	4b67      	ldr	r3, [pc, #412]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 800399a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800399e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039a2:	4a66      	ldr	r2, [pc, #408]	; (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 80039a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80039a8:	61bb      	str	r3, [r7, #24]
 80039aa:	e008      	b.n	80039be <HAL_RCCEx_GetPeriphCLKFreq+0x17a>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM)));
 80039ac:	4b62      	ldr	r3, [pc, #392]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80039ae:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039b2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80039b6:	4a62      	ldr	r2, [pc, #392]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 80039b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039bc:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> 24U;
 80039be:	4b5e      	ldr	r3, [pc, #376]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80039c0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039c4:	0e1b      	lsrs	r3, r3, #24
 80039c6:	f003 030f 	and.w	r3, r3, #15
 80039ca:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U))/(tmpreg1);
 80039cc:	4b5a      	ldr	r3, [pc, #360]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80039ce:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80039d2:	099b      	lsrs	r3, r3, #6
 80039d4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80039d8:	69ba      	ldr	r2, [r7, #24]
 80039da:	fb03 f202 	mul.w	r2, r3, r2
 80039de:	697b      	ldr	r3, [r7, #20]
 80039e0:	fbb2 f3f3 	udiv	r3, r2, r3
 80039e4:	61fb      	str	r3, [r7, #28]
          tmpreg1 = ((RCC->DCKCFGR & RCC_DCKCFGR_PLLI2SDIVQ) + 1U);
 80039e6:	4b54      	ldr	r3, [pc, #336]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 80039e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80039ec:	f003 031f 	and.w	r3, r3, #31
 80039f0:	3301      	adds	r3, #1
 80039f2:	617b      	str	r3, [r7, #20]
          frequency = frequency/(tmpreg1);
 80039f4:	69fa      	ldr	r2, [r7, #28]
 80039f6:	697b      	ldr	r3, [r7, #20]
 80039f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039fc:	61fb      	str	r3, [r7, #28]
          break;
 80039fe:	e039      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003a00:	4b4d      	ldr	r3, [pc, #308]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a02:	685b      	ldr	r3, [r3, #4]
 8003a04:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a08:	2b00      	cmp	r3, #0
 8003a0a:	d108      	bne.n	8003a1e <HAL_RCCEx_GetPeriphCLKFreq+0x1da>
            vcoinput = (HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003a0c:	4b4a      	ldr	r3, [pc, #296]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a0e:	685b      	ldr	r3, [r3, #4]
 8003a10:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a14:	4a49      	ldr	r2, [pc, #292]	; (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003a16:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a1a:	61bb      	str	r3, [r7, #24]
 8003a1c:	e007      	b.n	8003a2e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
            vcoinput = ((HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM)));
 8003a1e:	4b46      	ldr	r3, [pc, #280]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a20:	685b      	ldr	r3, [r3, #4]
 8003a22:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003a26:	4a46      	ldr	r2, [pc, #280]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003a28:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a2c:	61bb      	str	r3, [r7, #24]
          tmpreg1 = (RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U;
 8003a2e:	4b42      	ldr	r3, [pc, #264]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a30:	685b      	ldr	r3, [r3, #4]
 8003a32:	0f1b      	lsrs	r3, r3, #28
 8003a34:	f003 0307 	and.w	r3, r3, #7
 8003a38:	617b      	str	r3, [r7, #20]
          frequency = (vcoinput * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U))/(tmpreg1);
 8003a3a:	4b3f      	ldr	r3, [pc, #252]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a3c:	685b      	ldr	r3, [r3, #4]
 8003a3e:	099b      	lsrs	r3, r3, #6
 8003a40:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003a44:	69ba      	ldr	r2, [r7, #24]
 8003a46:	fb03 f202 	mul.w	r2, r3, r2
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a50:	61fb      	str	r3, [r7, #28]
          break;
 8003a52:	e00f      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          frequency = EXTERNAL_CLOCK_VALUE;
 8003a54:	4b3b      	ldr	r3, [pc, #236]	; (8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003a56:	61fb      	str	r3, [r7, #28]
          break;
 8003a58:	e00c      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSI)
 8003a5a:	4b37      	ldr	r3, [pc, #220]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a5c:	685b      	ldr	r3, [r3, #4]
 8003a5e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d102      	bne.n	8003a6c <HAL_RCCEx_GetPeriphCLKFreq+0x228>
            frequency = (uint32_t)(HSI_VALUE);
 8003a66:	4b35      	ldr	r3, [pc, #212]	; (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003a68:	61fb      	str	r3, [r7, #28]
          break;
 8003a6a:	e003      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
            frequency = (uint32_t)(HSE_VALUE);
 8003a6c:	4b34      	ldr	r3, [pc, #208]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003a6e:	61fb      	str	r3, [r7, #28]
          break;
 8003a70:	e000      	b.n	8003a74 <HAL_RCCEx_GetPeriphCLKFreq+0x230>
          break;
 8003a72:	bf00      	nop
        }
      }
      break;
 8003a74:	e11f      	b.n	8003cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB1:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB1_SOURCE();
 8003a76:	4b30      	ldr	r3, [pc, #192]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003a78:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003a7c:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 8003a80:	60fb      	str	r3, [r7, #12]
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003a88:	d079      	beq.n	8003b7e <HAL_RCCEx_GetPeriphCLKFreq+0x33a>
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	f1b3 6fc0 	cmp.w	r3, #100663296	; 0x6000000
 8003a90:	f200 8082 	bhi.w	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003a9a:	d03c      	beq.n	8003b16 <HAL_RCCEx_GetPeriphCLKFreq+0x2d2>
 8003a9c:	68fb      	ldr	r3, [r7, #12]
 8003a9e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003aa2:	d879      	bhi.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
 8003aa4:	68fb      	ldr	r3, [r7, #12]
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d006      	beq.n	8003ab8 <HAL_RCCEx_GetPeriphCLKFreq+0x274>
 8003aaa:	68fb      	ldr	r3, [r7, #12]
 8003aac:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003ab0:	d172      	bne.n	8003b98 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
      {
      /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003ab2:	4b24      	ldr	r3, [pc, #144]	; (8003b44 <HAL_RCCEx_GetPeriphCLKFreq+0x300>)
 8003ab4:	61fb      	str	r3, [r7, #28]
          break;
 8003ab6:	e072      	b.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003ab8:	4b1f      	ldr	r3, [pc, #124]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003aba:	685b      	ldr	r3, [r3, #4]
 8003abc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003ac0:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ac4:	d109      	bne.n	8003ada <HAL_RCCEx_GetPeriphCLKFreq+0x296>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003ac6:	4b1c      	ldr	r3, [pc, #112]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003ac8:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003acc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ad0:	4a1b      	ldr	r2, [pc, #108]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003ad2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ad6:	61bb      	str	r3, [r7, #24]
 8003ad8:	e008      	b.n	8003aec <HAL_RCCEx_GetPeriphCLKFreq+0x2a8>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003ada:	4b17      	ldr	r3, [pc, #92]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003adc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003ae0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003ae4:	4a15      	ldr	r2, [pc, #84]	; (8003b3c <HAL_RCCEx_GetPeriphCLKFreq+0x2f8>)
 8003ae6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003aea:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003aec:	4b12      	ldr	r3, [pc, #72]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003aee:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003af2:	099b      	lsrs	r3, r3, #6
 8003af4:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	fb02 f303 	mul.w	r3, r2, r3
 8003afe:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003b00:	4b0d      	ldr	r3, [pc, #52]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003b02:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003b06:	0f1b      	lsrs	r3, r3, #28
 8003b08:	f003 0307 	and.w	r3, r3, #7
 8003b0c:	68ba      	ldr	r2, [r7, #8]
 8003b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b12:	61fb      	str	r3, [r7, #28]
          break;
 8003b14:	e043      	b.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
      /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB1CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b16:	4b08      	ldr	r3, [pc, #32]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003b18:	685b      	ldr	r3, [r3, #4]
 8003b1a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b1e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b22:	d111      	bne.n	8003b48 <HAL_RCCEx_GetPeriphCLKFreq+0x304>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b24:	4b04      	ldr	r3, [pc, #16]	; (8003b38 <HAL_RCCEx_GetPeriphCLKFreq+0x2f4>)
 8003b26:	685b      	ldr	r3, [r3, #4]
 8003b28:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b2c:	4a04      	ldr	r2, [pc, #16]	; (8003b40 <HAL_RCCEx_GetPeriphCLKFreq+0x2fc>)
 8003b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b32:	61bb      	str	r3, [r7, #24]
 8003b34:	e010      	b.n	8003b58 <HAL_RCCEx_GetPeriphCLKFreq+0x314>
 8003b36:	bf00      	nop
 8003b38:	40023800 	.word	0x40023800
 8003b3c:	00f42400 	.word	0x00f42400
 8003b40:	007a1200 	.word	0x007a1200
 8003b44:	00bb8000 	.word	0x00bb8000
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003b48:	4b5e      	ldr	r3, [pc, #376]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003b4a:	685b      	ldr	r3, [r3, #4]
 8003b4c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003b50:	4a5d      	ldr	r2, [pc, #372]	; (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003b52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b56:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003b58:	4b5a      	ldr	r3, [pc, #360]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003b5a:	685b      	ldr	r3, [r3, #4]
 8003b5c:	099b      	lsrs	r3, r3, #6
 8003b5e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003b62:	69bb      	ldr	r3, [r7, #24]
 8003b64:	fb02 f303 	mul.w	r3, r2, r3
 8003b68:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8003b6a:	4b56      	ldr	r3, [pc, #344]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003b6c:	685b      	ldr	r3, [r3, #4]
 8003b6e:	0f1b      	lsrs	r3, r3, #28
 8003b70:	f003 0307 	and.w	r3, r3, #7
 8003b74:	68ba      	ldr	r2, [r7, #8]
 8003b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8003b7a:	61fb      	str	r3, [r7, #28]
          break;
 8003b7c:	e00f      	b.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
      /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB1CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003b7e:	4b51      	ldr	r3, [pc, #324]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003b80:	685b      	ldr	r3, [r3, #4]
 8003b82:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003b86:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003b8a:	d102      	bne.n	8003b92 <HAL_RCCEx_GetPeriphCLKFreq+0x34e>
          {
            frequency = HSE_VALUE;
 8003b8c:	4b4f      	ldr	r3, [pc, #316]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003b8e:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8003b90:	e005      	b.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
            frequency = HSI_VALUE;
 8003b92:	4b4d      	ldr	r3, [pc, #308]	; (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003b94:	61fb      	str	r3, [r7, #28]
          break;
 8003b96:	e002      	b.n	8003b9e <HAL_RCCEx_GetPeriphCLKFreq+0x35a>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003b98:	2300      	movs	r3, #0
 8003b9a:	61fb      	str	r3, [r7, #28]
          break;
 8003b9c:	bf00      	nop
        }
      }
      break;
 8003b9e:	e08a      	b.n	8003cb6 <HAL_RCCEx_GetPeriphCLKFreq+0x472>
    }
  case RCC_PERIPHCLK_I2S_APB2:
    {
      /* Get the current I2S source */
      srcclk = __HAL_RCC_GET_I2S_APB2_SOURCE();
 8003ba0:	4b48      	ldr	r3, [pc, #288]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8003ba6:	f003 53c0 	and.w	r3, r3, #402653184	; 0x18000000
 8003baa:	60fb      	str	r3, [r7, #12]
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003bb2:	d06f      	beq.n	8003c94 <HAL_RCCEx_GetPeriphCLKFreq+0x450>
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
 8003bba:	d878      	bhi.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bc2:	d03c      	beq.n	8003c3e <HAL_RCCEx_GetPeriphCLKFreq+0x3fa>
 8003bc4:	68fb      	ldr	r3, [r7, #12]
 8003bc6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003bca:	d870      	bhi.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
 8003bcc:	68fb      	ldr	r3, [r7, #12]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d006      	beq.n	8003be0 <HAL_RCCEx_GetPeriphCLKFreq+0x39c>
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003bd8:	d169      	bne.n	8003cae <HAL_RCCEx_GetPeriphCLKFreq+0x46a>
      {
        /* Check if I2S clock selection is External clock mapped on the I2S_CKIN pin used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_EXT:
        {
          /* Set the I2S clock to the external clock  value */
          frequency = EXTERNAL_CLOCK_VALUE;
 8003bda:	4b3d      	ldr	r3, [pc, #244]	; (8003cd0 <HAL_RCCEx_GetPeriphCLKFreq+0x48c>)
 8003bdc:	61fb      	str	r3, [r7, #28]
          break;
 8003bde:	e069      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLLI2S VCO output clock divided by PLLI2SR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLI2S:
        {
          /* Configure the PLLI2S division factor */
          /* PLLI2S_VCO Input  = PLL_SOURCE/PLLI2SM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003be0:	4b38      	ldr	r3, [pc, #224]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003be2:	685b      	ldr	r3, [r3, #4]
 8003be4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003be8:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bec:	d109      	bne.n	8003c02 <HAL_RCCEx_GetPeriphCLKFreq+0x3be>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003bee:	4b35      	ldr	r3, [pc, #212]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003bf0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003bf4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003bf8:	4a34      	ldr	r2, [pc, #208]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003bfa:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bfe:	61bb      	str	r3, [r7, #24]
 8003c00:	e008      	b.n	8003c14 <HAL_RCCEx_GetPeriphCLKFreq+0x3d0>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SM));
 8003c02:	4b30      	ldr	r3, [pc, #192]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c04:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c08:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c0c:	4a2e      	ldr	r2, [pc, #184]	; (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003c0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c12:	61bb      	str	r3, [r7, #24]
          }

          /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SN) >> 6U) & (RCC_PLLI2SCFGR_PLLI2SN >> 6U)));
 8003c14:	4b2b      	ldr	r3, [pc, #172]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c16:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c1a:	099b      	lsrs	r3, r3, #6
 8003c1c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c20:	69bb      	ldr	r3, [r7, #24]
 8003c22:	fb02 f303 	mul.w	r3, r2, r3
 8003c26:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLLI2S_VCO Output/PLLI2SR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> 28U) & (RCC_PLLI2SCFGR_PLLI2SR >> 28U)));
 8003c28:	4b26      	ldr	r3, [pc, #152]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c2a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8003c2e:	0f1b      	lsrs	r3, r3, #28
 8003c30:	f003 0307 	and.w	r3, r3, #7
 8003c34:	68ba      	ldr	r2, [r7, #8]
 8003c36:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c3a:	61fb      	str	r3, [r7, #28]
          break;
 8003c3c:	e03a      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        /* Check if I2S clock selection is PLL VCO Output divided by PLLR used as I2S clock */
      case RCC_I2SAPB2CLKSOURCE_PLLR:
        {
          /* Configure the PLL division factor R */
          /* PLL_VCO Input  = PLL_SOURCE/PLLM */
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c3e:	4b21      	ldr	r3, [pc, #132]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c40:	685b      	ldr	r3, [r3, #4]
 8003c42:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003c4a:	d108      	bne.n	8003c5e <HAL_RCCEx_GetPeriphCLKFreq+0x41a>
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSE_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003c4c:	4b1d      	ldr	r3, [pc, #116]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c4e:	685b      	ldr	r3, [r3, #4]
 8003c50:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c54:	4a1d      	ldr	r2, [pc, #116]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003c56:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c5a:	61bb      	str	r3, [r7, #24]
 8003c5c:	e007      	b.n	8003c6e <HAL_RCCEx_GetPeriphCLKFreq+0x42a>
          }
          else
          {
            /* Get the I2S source clock value */
            vcoinput = (uint32_t)(HSI_VALUE / (uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLM));
 8003c5e:	4b19      	ldr	r3, [pc, #100]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c60:	685b      	ldr	r3, [r3, #4]
 8003c62:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003c66:	4a18      	ldr	r2, [pc, #96]	; (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003c68:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c6c:	61bb      	str	r3, [r7, #24]
          }

          /* PLL_VCO Output = PLL_VCO Input * PLLN */
          vcooutput = (uint32_t)(vcoinput * (((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6U) & (RCC_PLLCFGR_PLLN >> 6U)));
 8003c6e:	4b15      	ldr	r3, [pc, #84]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c70:	685b      	ldr	r3, [r3, #4]
 8003c72:	099b      	lsrs	r3, r3, #6
 8003c74:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8003c78:	69bb      	ldr	r3, [r7, #24]
 8003c7a:	fb02 f303 	mul.w	r3, r2, r3
 8003c7e:	60bb      	str	r3, [r7, #8]
          /* I2S_CLK = PLL_VCO Output/PLLR */
          frequency = (uint32_t)(vcooutput /(((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> 28U) & (RCC_PLLCFGR_PLLR >> 28U)));
 8003c80:	4b10      	ldr	r3, [pc, #64]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	0f1b      	lsrs	r3, r3, #28
 8003c86:	f003 0307 	and.w	r3, r3, #7
 8003c8a:	68ba      	ldr	r2, [r7, #8]
 8003c8c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003c90:	61fb      	str	r3, [r7, #28]
          break;
 8003c92:	e00f      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Check if I2S clock selection is HSI or HSE depending from PLL source Clock */
      case RCC_I2SAPB2CLKSOURCE_PLLSRC:
        {
          if((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8003c94:	4b0b      	ldr	r3, [pc, #44]	; (8003cc4 <HAL_RCCEx_GetPeriphCLKFreq+0x480>)
 8003c96:	685b      	ldr	r3, [r3, #4]
 8003c98:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003c9c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003ca0:	d102      	bne.n	8003ca8 <HAL_RCCEx_GetPeriphCLKFreq+0x464>
          {
            frequency = HSE_VALUE;
 8003ca2:	4b0a      	ldr	r3, [pc, #40]	; (8003ccc <HAL_RCCEx_GetPeriphCLKFreq+0x488>)
 8003ca4:	61fb      	str	r3, [r7, #28]
          }
          else
          {
            frequency = HSI_VALUE;
          }
          break;
 8003ca6:	e005      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
            frequency = HSI_VALUE;
 8003ca8:	4b07      	ldr	r3, [pc, #28]	; (8003cc8 <HAL_RCCEx_GetPeriphCLKFreq+0x484>)
 8003caa:	61fb      	str	r3, [r7, #28]
          break;
 8003cac:	e002      	b.n	8003cb4 <HAL_RCCEx_GetPeriphCLKFreq+0x470>
        }
        /* Clock not enabled for I2S*/
      default:
        {
          frequency = 0U;
 8003cae:	2300      	movs	r3, #0
 8003cb0:	61fb      	str	r3, [r7, #28]
          break;
 8003cb2:	bf00      	nop
        }
      }
      break;
 8003cb4:	bf00      	nop
    }
  }
  return frequency;
 8003cb6:	69fb      	ldr	r3, [r7, #28]
}
 8003cb8:	4618      	mov	r0, r3
 8003cba:	3724      	adds	r7, #36	; 0x24
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr
 8003cc4:	40023800 	.word	0x40023800
 8003cc8:	00f42400 	.word	0x00f42400
 8003ccc:	007a1200 	.word	0x007a1200
 8003cd0:	00bb8000 	.word	0x00bb8000

08003cd4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003cd4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003cd8:	b0ae      	sub	sp, #184	; 0xb8
 8003cda:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8003cdc:	2300      	movs	r3, #0
 8003cde:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8003ce8:	2300      	movs	r3, #0
 8003cea:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8003cee:	2300      	movs	r3, #0
 8003cf0:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 8003cf4:	2300      	movs	r3, #0
 8003cf6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003cfa:	4bcb      	ldr	r3, [pc, #812]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003cfc:	689b      	ldr	r3, [r3, #8]
 8003cfe:	f003 030c 	and.w	r3, r3, #12
 8003d02:	2b0c      	cmp	r3, #12
 8003d04:	f200 8206 	bhi.w	8004114 <HAL_RCC_GetSysClockFreq+0x440>
 8003d08:	a201      	add	r2, pc, #4	; (adr r2, 8003d10 <HAL_RCC_GetSysClockFreq+0x3c>)
 8003d0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d0e:	bf00      	nop
 8003d10:	08003d45 	.word	0x08003d45
 8003d14:	08004115 	.word	0x08004115
 8003d18:	08004115 	.word	0x08004115
 8003d1c:	08004115 	.word	0x08004115
 8003d20:	08003d4d 	.word	0x08003d4d
 8003d24:	08004115 	.word	0x08004115
 8003d28:	08004115 	.word	0x08004115
 8003d2c:	08004115 	.word	0x08004115
 8003d30:	08003d55 	.word	0x08003d55
 8003d34:	08004115 	.word	0x08004115
 8003d38:	08004115 	.word	0x08004115
 8003d3c:	08004115 	.word	0x08004115
 8003d40:	08003f45 	.word	0x08003f45
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003d44:	4bb9      	ldr	r3, [pc, #740]	; (800402c <HAL_RCC_GetSysClockFreq+0x358>)
 8003d46:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 8003d4a:	e1e7      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003d4c:	4bb8      	ldr	r3, [pc, #736]	; (8004030 <HAL_RCC_GetSysClockFreq+0x35c>)
 8003d4e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003d52:	e1e3      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003d54:	4bb4      	ldr	r3, [pc, #720]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d56:	685b      	ldr	r3, [r3, #4]
 8003d58:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003d5c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003d60:	4bb1      	ldr	r3, [pc, #708]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003d68:	2b00      	cmp	r3, #0
 8003d6a:	d071      	beq.n	8003e50 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003d6c:	4bae      	ldr	r3, [pc, #696]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003d6e:	685b      	ldr	r3, [r3, #4]
 8003d70:	099b      	lsrs	r3, r3, #6
 8003d72:	2200      	movs	r2, #0
 8003d74:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003d78:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003d7c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003d80:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003d84:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003d88:	2300      	movs	r3, #0
 8003d8a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8003d8e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8003d92:	4622      	mov	r2, r4
 8003d94:	462b      	mov	r3, r5
 8003d96:	f04f 0000 	mov.w	r0, #0
 8003d9a:	f04f 0100 	mov.w	r1, #0
 8003d9e:	0159      	lsls	r1, r3, #5
 8003da0:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003da4:	0150      	lsls	r0, r2, #5
 8003da6:	4602      	mov	r2, r0
 8003da8:	460b      	mov	r3, r1
 8003daa:	4621      	mov	r1, r4
 8003dac:	1a51      	subs	r1, r2, r1
 8003dae:	6439      	str	r1, [r7, #64]	; 0x40
 8003db0:	4629      	mov	r1, r5
 8003db2:	eb63 0301 	sbc.w	r3, r3, r1
 8003db6:	647b      	str	r3, [r7, #68]	; 0x44
 8003db8:	f04f 0200 	mov.w	r2, #0
 8003dbc:	f04f 0300 	mov.w	r3, #0
 8003dc0:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 8003dc4:	4649      	mov	r1, r9
 8003dc6:	018b      	lsls	r3, r1, #6
 8003dc8:	4641      	mov	r1, r8
 8003dca:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003dce:	4641      	mov	r1, r8
 8003dd0:	018a      	lsls	r2, r1, #6
 8003dd2:	4641      	mov	r1, r8
 8003dd4:	1a51      	subs	r1, r2, r1
 8003dd6:	63b9      	str	r1, [r7, #56]	; 0x38
 8003dd8:	4649      	mov	r1, r9
 8003dda:	eb63 0301 	sbc.w	r3, r3, r1
 8003dde:	63fb      	str	r3, [r7, #60]	; 0x3c
 8003de0:	f04f 0200 	mov.w	r2, #0
 8003de4:	f04f 0300 	mov.w	r3, #0
 8003de8:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8003dec:	4649      	mov	r1, r9
 8003dee:	00cb      	lsls	r3, r1, #3
 8003df0:	4641      	mov	r1, r8
 8003df2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003df6:	4641      	mov	r1, r8
 8003df8:	00ca      	lsls	r2, r1, #3
 8003dfa:	4610      	mov	r0, r2
 8003dfc:	4619      	mov	r1, r3
 8003dfe:	4603      	mov	r3, r0
 8003e00:	4622      	mov	r2, r4
 8003e02:	189b      	adds	r3, r3, r2
 8003e04:	633b      	str	r3, [r7, #48]	; 0x30
 8003e06:	462b      	mov	r3, r5
 8003e08:	460a      	mov	r2, r1
 8003e0a:	eb42 0303 	adc.w	r3, r2, r3
 8003e0e:	637b      	str	r3, [r7, #52]	; 0x34
 8003e10:	f04f 0200 	mov.w	r2, #0
 8003e14:	f04f 0300 	mov.w	r3, #0
 8003e18:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 8003e1c:	4629      	mov	r1, r5
 8003e1e:	024b      	lsls	r3, r1, #9
 8003e20:	4621      	mov	r1, r4
 8003e22:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003e26:	4621      	mov	r1, r4
 8003e28:	024a      	lsls	r2, r1, #9
 8003e2a:	4610      	mov	r0, r2
 8003e2c:	4619      	mov	r1, r3
 8003e2e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003e32:	2200      	movs	r2, #0
 8003e34:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8003e38:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8003e3c:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 8003e40:	f7fc fa3e 	bl	80002c0 <__aeabi_uldivmod>
 8003e44:	4602      	mov	r2, r0
 8003e46:	460b      	mov	r3, r1
 8003e48:	4613      	mov	r3, r2
 8003e4a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8003e4e:	e067      	b.n	8003f20 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e50:	4b75      	ldr	r3, [pc, #468]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	099b      	lsrs	r3, r3, #6
 8003e56:	2200      	movs	r2, #0
 8003e58:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8003e5c:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 8003e60:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003e64:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003e68:	67bb      	str	r3, [r7, #120]	; 0x78
 8003e6a:	2300      	movs	r3, #0
 8003e6c:	67fb      	str	r3, [r7, #124]	; 0x7c
 8003e6e:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 8003e72:	4622      	mov	r2, r4
 8003e74:	462b      	mov	r3, r5
 8003e76:	f04f 0000 	mov.w	r0, #0
 8003e7a:	f04f 0100 	mov.w	r1, #0
 8003e7e:	0159      	lsls	r1, r3, #5
 8003e80:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003e84:	0150      	lsls	r0, r2, #5
 8003e86:	4602      	mov	r2, r0
 8003e88:	460b      	mov	r3, r1
 8003e8a:	4621      	mov	r1, r4
 8003e8c:	1a51      	subs	r1, r2, r1
 8003e8e:	62b9      	str	r1, [r7, #40]	; 0x28
 8003e90:	4629      	mov	r1, r5
 8003e92:	eb63 0301 	sbc.w	r3, r3, r1
 8003e96:	62fb      	str	r3, [r7, #44]	; 0x2c
 8003e98:	f04f 0200 	mov.w	r2, #0
 8003e9c:	f04f 0300 	mov.w	r3, #0
 8003ea0:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 8003ea4:	4649      	mov	r1, r9
 8003ea6:	018b      	lsls	r3, r1, #6
 8003ea8:	4641      	mov	r1, r8
 8003eaa:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003eae:	4641      	mov	r1, r8
 8003eb0:	018a      	lsls	r2, r1, #6
 8003eb2:	4641      	mov	r1, r8
 8003eb4:	ebb2 0a01 	subs.w	sl, r2, r1
 8003eb8:	4649      	mov	r1, r9
 8003eba:	eb63 0b01 	sbc.w	fp, r3, r1
 8003ebe:	f04f 0200 	mov.w	r2, #0
 8003ec2:	f04f 0300 	mov.w	r3, #0
 8003ec6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8003eca:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8003ece:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8003ed2:	4692      	mov	sl, r2
 8003ed4:	469b      	mov	fp, r3
 8003ed6:	4623      	mov	r3, r4
 8003ed8:	eb1a 0303 	adds.w	r3, sl, r3
 8003edc:	623b      	str	r3, [r7, #32]
 8003ede:	462b      	mov	r3, r5
 8003ee0:	eb4b 0303 	adc.w	r3, fp, r3
 8003ee4:	627b      	str	r3, [r7, #36]	; 0x24
 8003ee6:	f04f 0200 	mov.w	r2, #0
 8003eea:	f04f 0300 	mov.w	r3, #0
 8003eee:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 8003ef2:	4629      	mov	r1, r5
 8003ef4:	028b      	lsls	r3, r1, #10
 8003ef6:	4621      	mov	r1, r4
 8003ef8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003efc:	4621      	mov	r1, r4
 8003efe:	028a      	lsls	r2, r1, #10
 8003f00:	4610      	mov	r0, r2
 8003f02:	4619      	mov	r1, r3
 8003f04:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8003f08:	2200      	movs	r2, #0
 8003f0a:	673b      	str	r3, [r7, #112]	; 0x70
 8003f0c:	677a      	str	r2, [r7, #116]	; 0x74
 8003f0e:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 8003f12:	f7fc f9d5 	bl	80002c0 <__aeabi_uldivmod>
 8003f16:	4602      	mov	r2, r0
 8003f18:	460b      	mov	r3, r1
 8003f1a:	4613      	mov	r3, r2
 8003f1c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003f20:	4b41      	ldr	r3, [pc, #260]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f22:	685b      	ldr	r3, [r3, #4]
 8003f24:	0c1b      	lsrs	r3, r3, #16
 8003f26:	f003 0303 	and.w	r3, r3, #3
 8003f2a:	3301      	adds	r3, #1
 8003f2c:	005b      	lsls	r3, r3, #1
 8003f2e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 8003f32:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8003f36:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003f3a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f3e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8003f42:	e0eb      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003f44:	4b38      	ldr	r3, [pc, #224]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f46:	685b      	ldr	r3, [r3, #4]
 8003f48:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f4c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003f50:	4b35      	ldr	r3, [pc, #212]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d06b      	beq.n	8004034 <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f5c:	4b32      	ldr	r3, [pc, #200]	; (8004028 <HAL_RCC_GetSysClockFreq+0x354>)
 8003f5e:	685b      	ldr	r3, [r3, #4]
 8003f60:	099b      	lsrs	r3, r3, #6
 8003f62:	2200      	movs	r2, #0
 8003f64:	66bb      	str	r3, [r7, #104]	; 0x68
 8003f66:	66fa      	str	r2, [r7, #108]	; 0x6c
 8003f68:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003f6a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003f6e:	663b      	str	r3, [r7, #96]	; 0x60
 8003f70:	2300      	movs	r3, #0
 8003f72:	667b      	str	r3, [r7, #100]	; 0x64
 8003f74:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8003f78:	4622      	mov	r2, r4
 8003f7a:	462b      	mov	r3, r5
 8003f7c:	f04f 0000 	mov.w	r0, #0
 8003f80:	f04f 0100 	mov.w	r1, #0
 8003f84:	0159      	lsls	r1, r3, #5
 8003f86:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003f8a:	0150      	lsls	r0, r2, #5
 8003f8c:	4602      	mov	r2, r0
 8003f8e:	460b      	mov	r3, r1
 8003f90:	4621      	mov	r1, r4
 8003f92:	1a51      	subs	r1, r2, r1
 8003f94:	61b9      	str	r1, [r7, #24]
 8003f96:	4629      	mov	r1, r5
 8003f98:	eb63 0301 	sbc.w	r3, r3, r1
 8003f9c:	61fb      	str	r3, [r7, #28]
 8003f9e:	f04f 0200 	mov.w	r2, #0
 8003fa2:	f04f 0300 	mov.w	r3, #0
 8003fa6:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8003faa:	4659      	mov	r1, fp
 8003fac:	018b      	lsls	r3, r1, #6
 8003fae:	4651      	mov	r1, sl
 8003fb0:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8003fb4:	4651      	mov	r1, sl
 8003fb6:	018a      	lsls	r2, r1, #6
 8003fb8:	4651      	mov	r1, sl
 8003fba:	ebb2 0801 	subs.w	r8, r2, r1
 8003fbe:	4659      	mov	r1, fp
 8003fc0:	eb63 0901 	sbc.w	r9, r3, r1
 8003fc4:	f04f 0200 	mov.w	r2, #0
 8003fc8:	f04f 0300 	mov.w	r3, #0
 8003fcc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003fd0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8003fd4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003fd8:	4690      	mov	r8, r2
 8003fda:	4699      	mov	r9, r3
 8003fdc:	4623      	mov	r3, r4
 8003fde:	eb18 0303 	adds.w	r3, r8, r3
 8003fe2:	613b      	str	r3, [r7, #16]
 8003fe4:	462b      	mov	r3, r5
 8003fe6:	eb49 0303 	adc.w	r3, r9, r3
 8003fea:	617b      	str	r3, [r7, #20]
 8003fec:	f04f 0200 	mov.w	r2, #0
 8003ff0:	f04f 0300 	mov.w	r3, #0
 8003ff4:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8003ff8:	4629      	mov	r1, r5
 8003ffa:	024b      	lsls	r3, r1, #9
 8003ffc:	4621      	mov	r1, r4
 8003ffe:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004002:	4621      	mov	r1, r4
 8004004:	024a      	lsls	r2, r1, #9
 8004006:	4610      	mov	r0, r2
 8004008:	4619      	mov	r1, r3
 800400a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800400e:	2200      	movs	r2, #0
 8004010:	65bb      	str	r3, [r7, #88]	; 0x58
 8004012:	65fa      	str	r2, [r7, #92]	; 0x5c
 8004014:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004018:	f7fc f952 	bl	80002c0 <__aeabi_uldivmod>
 800401c:	4602      	mov	r2, r0
 800401e:	460b      	mov	r3, r1
 8004020:	4613      	mov	r3, r2
 8004022:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004026:	e065      	b.n	80040f4 <HAL_RCC_GetSysClockFreq+0x420>
 8004028:	40023800 	.word	0x40023800
 800402c:	00f42400 	.word	0x00f42400
 8004030:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004034:	4b3d      	ldr	r3, [pc, #244]	; (800412c <HAL_RCC_GetSysClockFreq+0x458>)
 8004036:	685b      	ldr	r3, [r3, #4]
 8004038:	099b      	lsrs	r3, r3, #6
 800403a:	2200      	movs	r2, #0
 800403c:	4618      	mov	r0, r3
 800403e:	4611      	mov	r1, r2
 8004040:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004044:	653b      	str	r3, [r7, #80]	; 0x50
 8004046:	2300      	movs	r3, #0
 8004048:	657b      	str	r3, [r7, #84]	; 0x54
 800404a:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 800404e:	4642      	mov	r2, r8
 8004050:	464b      	mov	r3, r9
 8004052:	f04f 0000 	mov.w	r0, #0
 8004056:	f04f 0100 	mov.w	r1, #0
 800405a:	0159      	lsls	r1, r3, #5
 800405c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004060:	0150      	lsls	r0, r2, #5
 8004062:	4602      	mov	r2, r0
 8004064:	460b      	mov	r3, r1
 8004066:	4641      	mov	r1, r8
 8004068:	1a51      	subs	r1, r2, r1
 800406a:	60b9      	str	r1, [r7, #8]
 800406c:	4649      	mov	r1, r9
 800406e:	eb63 0301 	sbc.w	r3, r3, r1
 8004072:	60fb      	str	r3, [r7, #12]
 8004074:	f04f 0200 	mov.w	r2, #0
 8004078:	f04f 0300 	mov.w	r3, #0
 800407c:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004080:	4659      	mov	r1, fp
 8004082:	018b      	lsls	r3, r1, #6
 8004084:	4651      	mov	r1, sl
 8004086:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800408a:	4651      	mov	r1, sl
 800408c:	018a      	lsls	r2, r1, #6
 800408e:	4651      	mov	r1, sl
 8004090:	1a54      	subs	r4, r2, r1
 8004092:	4659      	mov	r1, fp
 8004094:	eb63 0501 	sbc.w	r5, r3, r1
 8004098:	f04f 0200 	mov.w	r2, #0
 800409c:	f04f 0300 	mov.w	r3, #0
 80040a0:	00eb      	lsls	r3, r5, #3
 80040a2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80040a6:	00e2      	lsls	r2, r4, #3
 80040a8:	4614      	mov	r4, r2
 80040aa:	461d      	mov	r5, r3
 80040ac:	4643      	mov	r3, r8
 80040ae:	18e3      	adds	r3, r4, r3
 80040b0:	603b      	str	r3, [r7, #0]
 80040b2:	464b      	mov	r3, r9
 80040b4:	eb45 0303 	adc.w	r3, r5, r3
 80040b8:	607b      	str	r3, [r7, #4]
 80040ba:	f04f 0200 	mov.w	r2, #0
 80040be:	f04f 0300 	mov.w	r3, #0
 80040c2:	e9d7 4500 	ldrd	r4, r5, [r7]
 80040c6:	4629      	mov	r1, r5
 80040c8:	028b      	lsls	r3, r1, #10
 80040ca:	4621      	mov	r1, r4
 80040cc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80040d0:	4621      	mov	r1, r4
 80040d2:	028a      	lsls	r2, r1, #10
 80040d4:	4610      	mov	r0, r2
 80040d6:	4619      	mov	r1, r3
 80040d8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80040dc:	2200      	movs	r2, #0
 80040de:	64bb      	str	r3, [r7, #72]	; 0x48
 80040e0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80040e2:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80040e6:	f7fc f8eb 	bl	80002c0 <__aeabi_uldivmod>
 80040ea:	4602      	mov	r2, r0
 80040ec:	460b      	mov	r3, r1
 80040ee:	4613      	mov	r3, r2
 80040f0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80040f4:	4b0d      	ldr	r3, [pc, #52]	; (800412c <HAL_RCC_GetSysClockFreq+0x458>)
 80040f6:	685b      	ldr	r3, [r3, #4]
 80040f8:	0f1b      	lsrs	r3, r3, #28
 80040fa:	f003 0307 	and.w	r3, r3, #7
 80040fe:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 8004102:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004106:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800410a:	fbb2 f3f3 	udiv	r3, r2, r3
 800410e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 8004112:	e003      	b.n	800411c <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004114:	4b06      	ldr	r3, [pc, #24]	; (8004130 <HAL_RCC_GetSysClockFreq+0x45c>)
 8004116:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 800411a:	bf00      	nop
    }
  }
  return sysclockfreq;
 800411c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 8004120:	4618      	mov	r0, r3
 8004122:	37b8      	adds	r7, #184	; 0xb8
 8004124:	46bd      	mov	sp, r7
 8004126:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800412a:	bf00      	nop
 800412c:	40023800 	.word	0x40023800
 8004130:	00f42400 	.word	0x00f42400

08004134 <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004134:	b580      	push	{r7, lr}
 8004136:	b086      	sub	sp, #24
 8004138:	af00      	add	r7, sp, #0
 800413a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e28d      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	f003 0301 	and.w	r3, r3, #1
 800414e:	2b00      	cmp	r3, #0
 8004150:	f000 8083 	beq.w	800425a <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004154:	4b94      	ldr	r3, [pc, #592]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004156:	689b      	ldr	r3, [r3, #8]
 8004158:	f003 030c 	and.w	r3, r3, #12
 800415c:	2b04      	cmp	r3, #4
 800415e:	d019      	beq.n	8004194 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004160:	4b91      	ldr	r3, [pc, #580]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004162:	689b      	ldr	r3, [r3, #8]
 8004164:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004168:	2b08      	cmp	r3, #8
 800416a:	d106      	bne.n	800417a <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800416c:	4b8e      	ldr	r3, [pc, #568]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800416e:	685b      	ldr	r3, [r3, #4]
 8004170:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004174:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004178:	d00c      	beq.n	8004194 <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800417a:	4b8b      	ldr	r3, [pc, #556]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800417c:	689b      	ldr	r3, [r3, #8]
 800417e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004182:	2b0c      	cmp	r3, #12
 8004184:	d112      	bne.n	80041ac <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004186:	4b88      	ldr	r3, [pc, #544]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004188:	685b      	ldr	r3, [r3, #4]
 800418a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800418e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004192:	d10b      	bne.n	80041ac <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004194:	4b84      	ldr	r3, [pc, #528]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800419c:	2b00      	cmp	r3, #0
 800419e:	d05b      	beq.n	8004258 <HAL_RCC_OscConfig+0x124>
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d157      	bne.n	8004258 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80041a8:	2301      	movs	r3, #1
 80041aa:	e25a      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	685b      	ldr	r3, [r3, #4]
 80041b0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80041b4:	d106      	bne.n	80041c4 <HAL_RCC_OscConfig+0x90>
 80041b6:	4b7c      	ldr	r3, [pc, #496]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4a7b      	ldr	r2, [pc, #492]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041c0:	6013      	str	r3, [r2, #0]
 80041c2:	e01d      	b.n	8004200 <HAL_RCC_OscConfig+0xcc>
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	685b      	ldr	r3, [r3, #4]
 80041c8:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80041cc:	d10c      	bne.n	80041e8 <HAL_RCC_OscConfig+0xb4>
 80041ce:	4b76      	ldr	r3, [pc, #472]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	4a75      	ldr	r2, [pc, #468]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041d4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80041d8:	6013      	str	r3, [r2, #0]
 80041da:	4b73      	ldr	r3, [pc, #460]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	4a72      	ldr	r2, [pc, #456]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80041e4:	6013      	str	r3, [r2, #0]
 80041e6:	e00b      	b.n	8004200 <HAL_RCC_OscConfig+0xcc>
 80041e8:	4b6f      	ldr	r3, [pc, #444]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a6e      	ldr	r2, [pc, #440]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041ee:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80041f2:	6013      	str	r3, [r2, #0]
 80041f4:	4b6c      	ldr	r3, [pc, #432]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	4a6b      	ldr	r2, [pc, #428]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80041fa:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80041fe:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	685b      	ldr	r3, [r3, #4]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d013      	beq.n	8004230 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004208:	f7fd fcfa 	bl	8001c00 <HAL_GetTick>
 800420c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800420e:	e008      	b.n	8004222 <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004210:	f7fd fcf6 	bl	8001c00 <HAL_GetTick>
 8004214:	4602      	mov	r2, r0
 8004216:	693b      	ldr	r3, [r7, #16]
 8004218:	1ad3      	subs	r3, r2, r3
 800421a:	2b64      	cmp	r3, #100	; 0x64
 800421c:	d901      	bls.n	8004222 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800421e:	2303      	movs	r3, #3
 8004220:	e21f      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004222:	4b61      	ldr	r3, [pc, #388]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800422a:	2b00      	cmp	r3, #0
 800422c:	d0f0      	beq.n	8004210 <HAL_RCC_OscConfig+0xdc>
 800422e:	e014      	b.n	800425a <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004230:	f7fd fce6 	bl	8001c00 <HAL_GetTick>
 8004234:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004236:	e008      	b.n	800424a <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004238:	f7fd fce2 	bl	8001c00 <HAL_GetTick>
 800423c:	4602      	mov	r2, r0
 800423e:	693b      	ldr	r3, [r7, #16]
 8004240:	1ad3      	subs	r3, r2, r3
 8004242:	2b64      	cmp	r3, #100	; 0x64
 8004244:	d901      	bls.n	800424a <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 8004246:	2303      	movs	r3, #3
 8004248:	e20b      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800424a:	4b57      	ldr	r3, [pc, #348]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004252:	2b00      	cmp	r3, #0
 8004254:	d1f0      	bne.n	8004238 <HAL_RCC_OscConfig+0x104>
 8004256:	e000      	b.n	800425a <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004258:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	f003 0302 	and.w	r3, r3, #2
 8004262:	2b00      	cmp	r3, #0
 8004264:	d06f      	beq.n	8004346 <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004266:	4b50      	ldr	r3, [pc, #320]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004268:	689b      	ldr	r3, [r3, #8]
 800426a:	f003 030c 	and.w	r3, r3, #12
 800426e:	2b00      	cmp	r3, #0
 8004270:	d017      	beq.n	80042a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004272:	4b4d      	ldr	r3, [pc, #308]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004274:	689b      	ldr	r3, [r3, #8]
 8004276:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800427a:	2b08      	cmp	r3, #8
 800427c:	d105      	bne.n	800428a <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800427e:	4b4a      	ldr	r3, [pc, #296]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004286:	2b00      	cmp	r3, #0
 8004288:	d00b      	beq.n	80042a2 <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800428a:	4b47      	ldr	r3, [pc, #284]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004292:	2b0c      	cmp	r3, #12
 8004294:	d11c      	bne.n	80042d0 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004296:	4b44      	ldr	r3, [pc, #272]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004298:	685b      	ldr	r3, [r3, #4]
 800429a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d116      	bne.n	80042d0 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042a2:	4b41      	ldr	r3, [pc, #260]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f003 0302 	and.w	r3, r3, #2
 80042aa:	2b00      	cmp	r3, #0
 80042ac:	d005      	beq.n	80042ba <HAL_RCC_OscConfig+0x186>
 80042ae:	687b      	ldr	r3, [r7, #4]
 80042b0:	68db      	ldr	r3, [r3, #12]
 80042b2:	2b01      	cmp	r3, #1
 80042b4:	d001      	beq.n	80042ba <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e1d3      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80042ba:	4b3b      	ldr	r3, [pc, #236]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	00db      	lsls	r3, r3, #3
 80042c8:	4937      	ldr	r1, [pc, #220]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80042ca:	4313      	orrs	r3, r2
 80042cc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80042ce:	e03a      	b.n	8004346 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	68db      	ldr	r3, [r3, #12]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d020      	beq.n	800431a <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80042d8:	4b34      	ldr	r3, [pc, #208]	; (80043ac <HAL_RCC_OscConfig+0x278>)
 80042da:	2201      	movs	r2, #1
 80042dc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80042de:	f7fd fc8f 	bl	8001c00 <HAL_GetTick>
 80042e2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042e4:	e008      	b.n	80042f8 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80042e6:	f7fd fc8b 	bl	8001c00 <HAL_GetTick>
 80042ea:	4602      	mov	r2, r0
 80042ec:	693b      	ldr	r3, [r7, #16]
 80042ee:	1ad3      	subs	r3, r2, r3
 80042f0:	2b02      	cmp	r3, #2
 80042f2:	d901      	bls.n	80042f8 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80042f4:	2303      	movs	r3, #3
 80042f6:	e1b4      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80042f8:	4b2b      	ldr	r3, [pc, #172]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f003 0302 	and.w	r3, r3, #2
 8004300:	2b00      	cmp	r3, #0
 8004302:	d0f0      	beq.n	80042e6 <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004304:	4b28      	ldr	r3, [pc, #160]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	691b      	ldr	r3, [r3, #16]
 8004310:	00db      	lsls	r3, r3, #3
 8004312:	4925      	ldr	r1, [pc, #148]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 8004314:	4313      	orrs	r3, r2
 8004316:	600b      	str	r3, [r1, #0]
 8004318:	e015      	b.n	8004346 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800431a:	4b24      	ldr	r3, [pc, #144]	; (80043ac <HAL_RCC_OscConfig+0x278>)
 800431c:	2200      	movs	r2, #0
 800431e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004320:	f7fd fc6e 	bl	8001c00 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8004328:	f7fd fc6a 	bl	8001c00 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e193      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800433a:	4b1b      	ldr	r3, [pc, #108]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f003 0302 	and.w	r3, r3, #2
 8004342:	2b00      	cmp	r3, #0
 8004344:	d1f0      	bne.n	8004328 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	f003 0308 	and.w	r3, r3, #8
 800434e:	2b00      	cmp	r3, #0
 8004350:	d036      	beq.n	80043c0 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004352:	687b      	ldr	r3, [r7, #4]
 8004354:	695b      	ldr	r3, [r3, #20]
 8004356:	2b00      	cmp	r3, #0
 8004358:	d016      	beq.n	8004388 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800435a:	4b15      	ldr	r3, [pc, #84]	; (80043b0 <HAL_RCC_OscConfig+0x27c>)
 800435c:	2201      	movs	r2, #1
 800435e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004360:	f7fd fc4e 	bl	8001c00 <HAL_GetTick>
 8004364:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004366:	e008      	b.n	800437a <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004368:	f7fd fc4a 	bl	8001c00 <HAL_GetTick>
 800436c:	4602      	mov	r2, r0
 800436e:	693b      	ldr	r3, [r7, #16]
 8004370:	1ad3      	subs	r3, r2, r3
 8004372:	2b02      	cmp	r3, #2
 8004374:	d901      	bls.n	800437a <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 8004376:	2303      	movs	r3, #3
 8004378:	e173      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800437a:	4b0b      	ldr	r3, [pc, #44]	; (80043a8 <HAL_RCC_OscConfig+0x274>)
 800437c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800437e:	f003 0302 	and.w	r3, r3, #2
 8004382:	2b00      	cmp	r3, #0
 8004384:	d0f0      	beq.n	8004368 <HAL_RCC_OscConfig+0x234>
 8004386:	e01b      	b.n	80043c0 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004388:	4b09      	ldr	r3, [pc, #36]	; (80043b0 <HAL_RCC_OscConfig+0x27c>)
 800438a:	2200      	movs	r2, #0
 800438c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800438e:	f7fd fc37 	bl	8001c00 <HAL_GetTick>
 8004392:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004394:	e00e      	b.n	80043b4 <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004396:	f7fd fc33 	bl	8001c00 <HAL_GetTick>
 800439a:	4602      	mov	r2, r0
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	1ad3      	subs	r3, r2, r3
 80043a0:	2b02      	cmp	r3, #2
 80043a2:	d907      	bls.n	80043b4 <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 80043a4:	2303      	movs	r3, #3
 80043a6:	e15c      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
 80043a8:	40023800 	.word	0x40023800
 80043ac:	42470000 	.word	0x42470000
 80043b0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80043b4:	4b8a      	ldr	r3, [pc, #552]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80043b6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80043b8:	f003 0302 	and.w	r3, r3, #2
 80043bc:	2b00      	cmp	r3, #0
 80043be:	d1ea      	bne.n	8004396 <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	f003 0304 	and.w	r3, r3, #4
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	f000 8097 	beq.w	80044fc <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80043ce:	2300      	movs	r3, #0
 80043d0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80043d2:	4b83      	ldr	r3, [pc, #524]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80043d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d10f      	bne.n	80043fe <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80043de:	2300      	movs	r3, #0
 80043e0:	60bb      	str	r3, [r7, #8]
 80043e2:	4b7f      	ldr	r3, [pc, #508]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80043e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043e6:	4a7e      	ldr	r2, [pc, #504]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80043e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80043ec:	6413      	str	r3, [r2, #64]	; 0x40
 80043ee:	4b7c      	ldr	r3, [pc, #496]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80043f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043f6:	60bb      	str	r3, [r7, #8]
 80043f8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80043fa:	2301      	movs	r3, #1
 80043fc:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043fe:	4b79      	ldr	r3, [pc, #484]	; (80045e4 <HAL_RCC_OscConfig+0x4b0>)
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004406:	2b00      	cmp	r3, #0
 8004408:	d118      	bne.n	800443c <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800440a:	4b76      	ldr	r3, [pc, #472]	; (80045e4 <HAL_RCC_OscConfig+0x4b0>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	4a75      	ldr	r2, [pc, #468]	; (80045e4 <HAL_RCC_OscConfig+0x4b0>)
 8004410:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004414:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004416:	f7fd fbf3 	bl	8001c00 <HAL_GetTick>
 800441a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800441c:	e008      	b.n	8004430 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800441e:	f7fd fbef 	bl	8001c00 <HAL_GetTick>
 8004422:	4602      	mov	r2, r0
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	1ad3      	subs	r3, r2, r3
 8004428:	2b02      	cmp	r3, #2
 800442a:	d901      	bls.n	8004430 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 800442c:	2303      	movs	r3, #3
 800442e:	e118      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004430:	4b6c      	ldr	r3, [pc, #432]	; (80045e4 <HAL_RCC_OscConfig+0x4b0>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004438:	2b00      	cmp	r3, #0
 800443a:	d0f0      	beq.n	800441e <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	689b      	ldr	r3, [r3, #8]
 8004440:	2b01      	cmp	r3, #1
 8004442:	d106      	bne.n	8004452 <HAL_RCC_OscConfig+0x31e>
 8004444:	4b66      	ldr	r3, [pc, #408]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004446:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004448:	4a65      	ldr	r2, [pc, #404]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800444a:	f043 0301 	orr.w	r3, r3, #1
 800444e:	6713      	str	r3, [r2, #112]	; 0x70
 8004450:	e01c      	b.n	800448c <HAL_RCC_OscConfig+0x358>
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	689b      	ldr	r3, [r3, #8]
 8004456:	2b05      	cmp	r3, #5
 8004458:	d10c      	bne.n	8004474 <HAL_RCC_OscConfig+0x340>
 800445a:	4b61      	ldr	r3, [pc, #388]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800445c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800445e:	4a60      	ldr	r2, [pc, #384]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004460:	f043 0304 	orr.w	r3, r3, #4
 8004464:	6713      	str	r3, [r2, #112]	; 0x70
 8004466:	4b5e      	ldr	r3, [pc, #376]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004468:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800446a:	4a5d      	ldr	r2, [pc, #372]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800446c:	f043 0301 	orr.w	r3, r3, #1
 8004470:	6713      	str	r3, [r2, #112]	; 0x70
 8004472:	e00b      	b.n	800448c <HAL_RCC_OscConfig+0x358>
 8004474:	4b5a      	ldr	r3, [pc, #360]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004476:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004478:	4a59      	ldr	r2, [pc, #356]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800447a:	f023 0301 	bic.w	r3, r3, #1
 800447e:	6713      	str	r3, [r2, #112]	; 0x70
 8004480:	4b57      	ldr	r3, [pc, #348]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004482:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004484:	4a56      	ldr	r2, [pc, #344]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004486:	f023 0304 	bic.w	r3, r3, #4
 800448a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	689b      	ldr	r3, [r3, #8]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d015      	beq.n	80044c0 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004494:	f7fd fbb4 	bl	8001c00 <HAL_GetTick>
 8004498:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800449a:	e00a      	b.n	80044b2 <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800449c:	f7fd fbb0 	bl	8001c00 <HAL_GetTick>
 80044a0:	4602      	mov	r2, r0
 80044a2:	693b      	ldr	r3, [r7, #16]
 80044a4:	1ad3      	subs	r3, r2, r3
 80044a6:	f241 3288 	movw	r2, #5000	; 0x1388
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d901      	bls.n	80044b2 <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80044ae:	2303      	movs	r3, #3
 80044b0:	e0d7      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80044b2:	4b4b      	ldr	r3, [pc, #300]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80044b4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044b6:	f003 0302 	and.w	r3, r3, #2
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d0ee      	beq.n	800449c <HAL_RCC_OscConfig+0x368>
 80044be:	e014      	b.n	80044ea <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c0:	f7fd fb9e 	bl	8001c00 <HAL_GetTick>
 80044c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044c6:	e00a      	b.n	80044de <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80044c8:	f7fd fb9a 	bl	8001c00 <HAL_GetTick>
 80044cc:	4602      	mov	r2, r0
 80044ce:	693b      	ldr	r3, [r7, #16]
 80044d0:	1ad3      	subs	r3, r2, r3
 80044d2:	f241 3288 	movw	r2, #5000	; 0x1388
 80044d6:	4293      	cmp	r3, r2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e0c1      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80044de:	4b40      	ldr	r3, [pc, #256]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80044e0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d1ee      	bne.n	80044c8 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80044ea:	7dfb      	ldrb	r3, [r7, #23]
 80044ec:	2b01      	cmp	r3, #1
 80044ee:	d105      	bne.n	80044fc <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044f0:	4b3b      	ldr	r3, [pc, #236]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80044f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044f4:	4a3a      	ldr	r2, [pc, #232]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80044f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80044fa:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	699b      	ldr	r3, [r3, #24]
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 80ad 	beq.w	8004660 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8004506:	4b36      	ldr	r3, [pc, #216]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004508:	689b      	ldr	r3, [r3, #8]
 800450a:	f003 030c 	and.w	r3, r3, #12
 800450e:	2b08      	cmp	r3, #8
 8004510:	d060      	beq.n	80045d4 <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	699b      	ldr	r3, [r3, #24]
 8004516:	2b02      	cmp	r3, #2
 8004518:	d145      	bne.n	80045a6 <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800451a:	4b33      	ldr	r3, [pc, #204]	; (80045e8 <HAL_RCC_OscConfig+0x4b4>)
 800451c:	2200      	movs	r2, #0
 800451e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004520:	f7fd fb6e 	bl	8001c00 <HAL_GetTick>
 8004524:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004526:	e008      	b.n	800453a <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004528:	f7fd fb6a 	bl	8001c00 <HAL_GetTick>
 800452c:	4602      	mov	r2, r0
 800452e:	693b      	ldr	r3, [r7, #16]
 8004530:	1ad3      	subs	r3, r2, r3
 8004532:	2b02      	cmp	r3, #2
 8004534:	d901      	bls.n	800453a <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 8004536:	2303      	movs	r3, #3
 8004538:	e093      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800453a:	4b29      	ldr	r3, [pc, #164]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004542:	2b00      	cmp	r3, #0
 8004544:	d1f0      	bne.n	8004528 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	69da      	ldr	r2, [r3, #28]
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	6a1b      	ldr	r3, [r3, #32]
 800454e:	431a      	orrs	r2, r3
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004554:	019b      	lsls	r3, r3, #6
 8004556:	431a      	orrs	r2, r3
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800455c:	085b      	lsrs	r3, r3, #1
 800455e:	3b01      	subs	r3, #1
 8004560:	041b      	lsls	r3, r3, #16
 8004562:	431a      	orrs	r2, r3
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004568:	061b      	lsls	r3, r3, #24
 800456a:	431a      	orrs	r2, r3
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004570:	071b      	lsls	r3, r3, #28
 8004572:	491b      	ldr	r1, [pc, #108]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 8004574:	4313      	orrs	r3, r2
 8004576:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004578:	4b1b      	ldr	r3, [pc, #108]	; (80045e8 <HAL_RCC_OscConfig+0x4b4>)
 800457a:	2201      	movs	r2, #1
 800457c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800457e:	f7fd fb3f 	bl	8001c00 <HAL_GetTick>
 8004582:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004584:	e008      	b.n	8004598 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004586:	f7fd fb3b 	bl	8001c00 <HAL_GetTick>
 800458a:	4602      	mov	r2, r0
 800458c:	693b      	ldr	r3, [r7, #16]
 800458e:	1ad3      	subs	r3, r2, r3
 8004590:	2b02      	cmp	r3, #2
 8004592:	d901      	bls.n	8004598 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 8004594:	2303      	movs	r3, #3
 8004596:	e064      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004598:	4b11      	ldr	r3, [pc, #68]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d0f0      	beq.n	8004586 <HAL_RCC_OscConfig+0x452>
 80045a4:	e05c      	b.n	8004660 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80045a6:	4b10      	ldr	r3, [pc, #64]	; (80045e8 <HAL_RCC_OscConfig+0x4b4>)
 80045a8:	2200      	movs	r2, #0
 80045aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045ac:	f7fd fb28 	bl	8001c00 <HAL_GetTick>
 80045b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045b2:	e008      	b.n	80045c6 <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045b4:	f7fd fb24 	bl	8001c00 <HAL_GetTick>
 80045b8:	4602      	mov	r2, r0
 80045ba:	693b      	ldr	r3, [r7, #16]
 80045bc:	1ad3      	subs	r3, r2, r3
 80045be:	2b02      	cmp	r3, #2
 80045c0:	d901      	bls.n	80045c6 <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80045c2:	2303      	movs	r3, #3
 80045c4:	e04d      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80045c6:	4b06      	ldr	r3, [pc, #24]	; (80045e0 <HAL_RCC_OscConfig+0x4ac>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d1f0      	bne.n	80045b4 <HAL_RCC_OscConfig+0x480>
 80045d2:	e045      	b.n	8004660 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	699b      	ldr	r3, [r3, #24]
 80045d8:	2b01      	cmp	r3, #1
 80045da:	d107      	bne.n	80045ec <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80045dc:	2301      	movs	r3, #1
 80045de:	e040      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
 80045e0:	40023800 	.word	0x40023800
 80045e4:	40007000 	.word	0x40007000
 80045e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80045ec:	4b1f      	ldr	r3, [pc, #124]	; (800466c <HAL_RCC_OscConfig+0x538>)
 80045ee:	685b      	ldr	r3, [r3, #4]
 80045f0:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	699b      	ldr	r3, [r3, #24]
 80045f6:	2b01      	cmp	r3, #1
 80045f8:	d030      	beq.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004604:	429a      	cmp	r2, r3
 8004606:	d129      	bne.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004608:	68fb      	ldr	r3, [r7, #12]
 800460a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004612:	429a      	cmp	r2, r3
 8004614:	d122      	bne.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004616:	68fa      	ldr	r2, [r7, #12]
 8004618:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800461c:	4013      	ands	r3, r2
 800461e:	687a      	ldr	r2, [r7, #4]
 8004620:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004622:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004624:	4293      	cmp	r3, r2
 8004626:	d119      	bne.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004632:	085b      	lsrs	r3, r3, #1
 8004634:	3b01      	subs	r3, #1
 8004636:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004638:	429a      	cmp	r2, r3
 800463a:	d10f      	bne.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 800463c:	68fb      	ldr	r3, [r7, #12]
 800463e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004646:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004648:	429a      	cmp	r2, r3
 800464a:	d107      	bne.n	800465c <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004656:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004658:	429a      	cmp	r2, r3
 800465a:	d001      	beq.n	8004660 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 800465c:	2301      	movs	r3, #1
 800465e:	e000      	b.n	8004662 <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8004660:	2300      	movs	r3, #0
}
 8004662:	4618      	mov	r0, r3
 8004664:	3718      	adds	r7, #24
 8004666:	46bd      	mov	sp, r7
 8004668:	bd80      	pop	{r7, pc}
 800466a:	bf00      	nop
 800466c:	40023800 	.word	0x40023800

08004670 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004670:	b580      	push	{r7, lr}
 8004672:	b082      	sub	sp, #8
 8004674:	af00      	add	r7, sp, #0
 8004676:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d101      	bne.n	8004682 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800467e:	2301      	movs	r3, #1
 8004680:	e07b      	b.n	800477a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004682:	687b      	ldr	r3, [r7, #4]
 8004684:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004686:	2b00      	cmp	r3, #0
 8004688:	d108      	bne.n	800469c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	685b      	ldr	r3, [r3, #4]
 800468e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004692:	d009      	beq.n	80046a8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	2200      	movs	r2, #0
 8004698:	61da      	str	r2, [r3, #28]
 800469a:	e005      	b.n	80046a8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	2200      	movs	r2, #0
 80046a0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	2200      	movs	r2, #0
 80046a6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2200      	movs	r2, #0
 80046ac:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80046b4:	b2db      	uxtb	r3, r3
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d106      	bne.n	80046c8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	2200      	movs	r2, #0
 80046be:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80046c2:	6878      	ldr	r0, [r7, #4]
 80046c4:	f7fc fffa 	bl	80016bc <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2202      	movs	r2, #2
 80046cc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	681a      	ldr	r2, [r3, #0]
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80046de:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	685b      	ldr	r3, [r3, #4]
 80046e4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	689b      	ldr	r3, [r3, #8]
 80046ec:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80046f0:	431a      	orrs	r2, r3
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	68db      	ldr	r3, [r3, #12]
 80046f6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80046fa:	431a      	orrs	r2, r3
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	691b      	ldr	r3, [r3, #16]
 8004700:	f003 0302 	and.w	r3, r3, #2
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	695b      	ldr	r3, [r3, #20]
 800470a:	f003 0301 	and.w	r3, r3, #1
 800470e:	431a      	orrs	r2, r3
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	699b      	ldr	r3, [r3, #24]
 8004714:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004718:	431a      	orrs	r2, r3
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	69db      	ldr	r3, [r3, #28]
 800471e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004722:	431a      	orrs	r2, r3
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6a1b      	ldr	r3, [r3, #32]
 8004728:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800472c:	ea42 0103 	orr.w	r1, r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004734:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	681b      	ldr	r3, [r3, #0]
 800473c:	430a      	orrs	r2, r1
 800473e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	699b      	ldr	r3, [r3, #24]
 8004744:	0c1b      	lsrs	r3, r3, #16
 8004746:	f003 0104 	and.w	r1, r3, #4
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800474e:	f003 0210 	and.w	r2, r3, #16
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	430a      	orrs	r2, r1
 8004758:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800475a:	687b      	ldr	r3, [r7, #4]
 800475c:	681b      	ldr	r3, [r3, #0]
 800475e:	69da      	ldr	r2, [r3, #28]
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004768:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	2200      	movs	r2, #0
 800476e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004770:	687b      	ldr	r3, [r7, #4]
 8004772:	2201      	movs	r2, #1
 8004774:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004778:	2300      	movs	r3, #0
}
 800477a:	4618      	mov	r0, r3
 800477c:	3708      	adds	r7, #8
 800477e:	46bd      	mov	sp, r7
 8004780:	bd80      	pop	{r7, pc}

08004782 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004782:	b580      	push	{r7, lr}
 8004784:	b088      	sub	sp, #32
 8004786:	af00      	add	r7, sp, #0
 8004788:	60f8      	str	r0, [r7, #12]
 800478a:	60b9      	str	r1, [r7, #8]
 800478c:	603b      	str	r3, [r7, #0]
 800478e:	4613      	mov	r3, r2
 8004790:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004792:	2300      	movs	r3, #0
 8004794:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800479c:	2b01      	cmp	r3, #1
 800479e:	d101      	bne.n	80047a4 <HAL_SPI_Transmit+0x22>
 80047a0:	2302      	movs	r3, #2
 80047a2:	e126      	b.n	80049f2 <HAL_SPI_Transmit+0x270>
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2201      	movs	r2, #1
 80047a8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80047ac:	f7fd fa28 	bl	8001c00 <HAL_GetTick>
 80047b0:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80047b2:	88fb      	ldrh	r3, [r7, #6]
 80047b4:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b01      	cmp	r3, #1
 80047c0:	d002      	beq.n	80047c8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80047c2:	2302      	movs	r3, #2
 80047c4:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047c6:	e10b      	b.n	80049e0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80047c8:	68bb      	ldr	r3, [r7, #8]
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d002      	beq.n	80047d4 <HAL_SPI_Transmit+0x52>
 80047ce:	88fb      	ldrh	r3, [r7, #6]
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d102      	bne.n	80047da <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80047d4:	2301      	movs	r3, #1
 80047d6:	77fb      	strb	r3, [r7, #31]
    goto error;
 80047d8:	e102      	b.n	80049e0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2203      	movs	r2, #3
 80047de:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	2200      	movs	r2, #0
 80047e6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	68ba      	ldr	r2, [r7, #8]
 80047ec:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	88fa      	ldrh	r2, [r7, #6]
 80047f2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	88fa      	ldrh	r2, [r7, #6]
 80047f8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	2200      	movs	r2, #0
 80047fe:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	2200      	movs	r2, #0
 8004804:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	2200      	movs	r2, #0
 800480a:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2200      	movs	r2, #0
 8004810:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	2200      	movs	r2, #0
 8004816:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	689b      	ldr	r3, [r3, #8]
 800481c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004820:	d10f      	bne.n	8004842 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	681b      	ldr	r3, [r3, #0]
 8004826:	681a      	ldr	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004830:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	681a      	ldr	r2, [r3, #0]
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004840:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	681b      	ldr	r3, [r3, #0]
 8004848:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800484c:	2b40      	cmp	r3, #64	; 0x40
 800484e:	d007      	beq.n	8004860 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004850:	68fb      	ldr	r3, [r7, #12]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	681a      	ldr	r2, [r3, #0]
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800485e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	68db      	ldr	r3, [r3, #12]
 8004864:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004868:	d14b      	bne.n	8004902 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b00      	cmp	r3, #0
 8004870:	d002      	beq.n	8004878 <HAL_SPI_Transmit+0xf6>
 8004872:	8afb      	ldrh	r3, [r7, #22]
 8004874:	2b01      	cmp	r3, #1
 8004876:	d13e      	bne.n	80048f6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487c:	881a      	ldrh	r2, [r3, #0]
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004888:	1c9a      	adds	r2, r3, #2
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004892:	b29b      	uxth	r3, r3
 8004894:	3b01      	subs	r3, #1
 8004896:	b29a      	uxth	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800489c:	e02b      	b.n	80048f6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	689b      	ldr	r3, [r3, #8]
 80048a4:	f003 0302 	and.w	r3, r3, #2
 80048a8:	2b02      	cmp	r3, #2
 80048aa:	d112      	bne.n	80048d2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048b0:	881a      	ldrh	r2, [r3, #0]
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	681b      	ldr	r3, [r3, #0]
 80048b6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80048b8:	68fb      	ldr	r3, [r7, #12]
 80048ba:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048bc:	1c9a      	adds	r2, r3, #2
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048c6:	b29b      	uxth	r3, r3
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b29a      	uxth	r2, r3
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	86da      	strh	r2, [r3, #54]	; 0x36
 80048d0:	e011      	b.n	80048f6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80048d2:	f7fd f995 	bl	8001c00 <HAL_GetTick>
 80048d6:	4602      	mov	r2, r0
 80048d8:	69bb      	ldr	r3, [r7, #24]
 80048da:	1ad3      	subs	r3, r2, r3
 80048dc:	683a      	ldr	r2, [r7, #0]
 80048de:	429a      	cmp	r2, r3
 80048e0:	d803      	bhi.n	80048ea <HAL_SPI_Transmit+0x168>
 80048e2:	683b      	ldr	r3, [r7, #0]
 80048e4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80048e8:	d102      	bne.n	80048f0 <HAL_SPI_Transmit+0x16e>
 80048ea:	683b      	ldr	r3, [r7, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	d102      	bne.n	80048f6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80048f0:	2303      	movs	r3, #3
 80048f2:	77fb      	strb	r3, [r7, #31]
          goto error;
 80048f4:	e074      	b.n	80049e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80048f6:	68fb      	ldr	r3, [r7, #12]
 80048f8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048fa:	b29b      	uxth	r3, r3
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d1ce      	bne.n	800489e <HAL_SPI_Transmit+0x11c>
 8004900:	e04c      	b.n	800499c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004902:	68fb      	ldr	r3, [r7, #12]
 8004904:	685b      	ldr	r3, [r3, #4]
 8004906:	2b00      	cmp	r3, #0
 8004908:	d002      	beq.n	8004910 <HAL_SPI_Transmit+0x18e>
 800490a:	8afb      	ldrh	r3, [r7, #22]
 800490c:	2b01      	cmp	r3, #1
 800490e:	d140      	bne.n	8004992 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	330c      	adds	r3, #12
 800491a:	7812      	ldrb	r2, [r2, #0]
 800491c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800491e:	68fb      	ldr	r3, [r7, #12]
 8004920:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004922:	1c5a      	adds	r2, r3, #1
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800492c:	b29b      	uxth	r3, r3
 800492e:	3b01      	subs	r3, #1
 8004930:	b29a      	uxth	r2, r3
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004936:	e02c      	b.n	8004992 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	689b      	ldr	r3, [r3, #8]
 800493e:	f003 0302 	and.w	r3, r3, #2
 8004942:	2b02      	cmp	r3, #2
 8004944:	d113      	bne.n	800496e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	681b      	ldr	r3, [r3, #0]
 800494e:	330c      	adds	r3, #12
 8004950:	7812      	ldrb	r2, [r2, #0]
 8004952:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004958:	1c5a      	adds	r2, r3, #1
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004962:	b29b      	uxth	r3, r3
 8004964:	3b01      	subs	r3, #1
 8004966:	b29a      	uxth	r2, r3
 8004968:	68fb      	ldr	r3, [r7, #12]
 800496a:	86da      	strh	r2, [r3, #54]	; 0x36
 800496c:	e011      	b.n	8004992 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800496e:	f7fd f947 	bl	8001c00 <HAL_GetTick>
 8004972:	4602      	mov	r2, r0
 8004974:	69bb      	ldr	r3, [r7, #24]
 8004976:	1ad3      	subs	r3, r2, r3
 8004978:	683a      	ldr	r2, [r7, #0]
 800497a:	429a      	cmp	r2, r3
 800497c:	d803      	bhi.n	8004986 <HAL_SPI_Transmit+0x204>
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004984:	d102      	bne.n	800498c <HAL_SPI_Transmit+0x20a>
 8004986:	683b      	ldr	r3, [r7, #0]
 8004988:	2b00      	cmp	r3, #0
 800498a:	d102      	bne.n	8004992 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800498c:	2303      	movs	r3, #3
 800498e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004990:	e026      	b.n	80049e0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004996:	b29b      	uxth	r3, r3
 8004998:	2b00      	cmp	r3, #0
 800499a:	d1cd      	bne.n	8004938 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800499c:	69ba      	ldr	r2, [r7, #24]
 800499e:	6839      	ldr	r1, [r7, #0]
 80049a0:	68f8      	ldr	r0, [r7, #12]
 80049a2:	f000 fa55 	bl	8004e50 <SPI_EndRxTxTransaction>
 80049a6:	4603      	mov	r3, r0
 80049a8:	2b00      	cmp	r3, #0
 80049aa:	d002      	beq.n	80049b2 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049ac:	68fb      	ldr	r3, [r7, #12]
 80049ae:	2220      	movs	r2, #32
 80049b0:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	689b      	ldr	r3, [r3, #8]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d10a      	bne.n	80049d0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049ba:	2300      	movs	r3, #0
 80049bc:	613b      	str	r3, [r7, #16]
 80049be:	68fb      	ldr	r3, [r7, #12]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	68db      	ldr	r3, [r3, #12]
 80049c4:	613b      	str	r3, [r7, #16]
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	689b      	ldr	r3, [r3, #8]
 80049cc:	613b      	str	r3, [r7, #16]
 80049ce:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80049d0:	68fb      	ldr	r3, [r7, #12]
 80049d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d002      	beq.n	80049de <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	77fb      	strb	r3, [r7, #31]
 80049dc:	e000      	b.n	80049e0 <HAL_SPI_Transmit+0x25e>
  }

error:
 80049de:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	2201      	movs	r2, #1
 80049e4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	2200      	movs	r2, #0
 80049ec:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80049f0:	7ffb      	ldrb	r3, [r7, #31]
}
 80049f2:	4618      	mov	r0, r3
 80049f4:	3720      	adds	r7, #32
 80049f6:	46bd      	mov	sp, r7
 80049f8:	bd80      	pop	{r7, pc}

080049fa <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80049fa:	b580      	push	{r7, lr}
 80049fc:	b08c      	sub	sp, #48	; 0x30
 80049fe:	af00      	add	r7, sp, #0
 8004a00:	60f8      	str	r0, [r7, #12]
 8004a02:	60b9      	str	r1, [r7, #8]
 8004a04:	607a      	str	r2, [r7, #4]
 8004a06:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004a08:	2301      	movs	r3, #1
 8004a0a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004a18:	2b01      	cmp	r3, #1
 8004a1a:	d101      	bne.n	8004a20 <HAL_SPI_TransmitReceive+0x26>
 8004a1c:	2302      	movs	r3, #2
 8004a1e:	e18a      	b.n	8004d36 <HAL_SPI_TransmitReceive+0x33c>
 8004a20:	68fb      	ldr	r3, [r7, #12]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004a28:	f7fd f8ea 	bl	8001c00 <HAL_GetTick>
 8004a2c:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004a2e:	68fb      	ldr	r3, [r7, #12]
 8004a30:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a34:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004a38:	68fb      	ldr	r3, [r7, #12]
 8004a3a:	685b      	ldr	r3, [r3, #4]
 8004a3c:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004a3e:	887b      	ldrh	r3, [r7, #2]
 8004a40:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004a42:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a46:	2b01      	cmp	r3, #1
 8004a48:	d00f      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x70>
 8004a4a:	69fb      	ldr	r3, [r7, #28]
 8004a4c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a50:	d107      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	689b      	ldr	r3, [r3, #8]
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d103      	bne.n	8004a62 <HAL_SPI_TransmitReceive+0x68>
 8004a5a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004a5e:	2b04      	cmp	r3, #4
 8004a60:	d003      	beq.n	8004a6a <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004a62:	2302      	movs	r3, #2
 8004a64:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a68:	e15b      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004a6a:	68bb      	ldr	r3, [r7, #8]
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d005      	beq.n	8004a7c <HAL_SPI_TransmitReceive+0x82>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d002      	beq.n	8004a7c <HAL_SPI_TransmitReceive+0x82>
 8004a76:	887b      	ldrh	r3, [r7, #2]
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d103      	bne.n	8004a84 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004a7c:	2301      	movs	r3, #1
 8004a7e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004a82:	e14e      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004a8a:	b2db      	uxtb	r3, r3
 8004a8c:	2b04      	cmp	r3, #4
 8004a8e:	d003      	beq.n	8004a98 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	2205      	movs	r2, #5
 8004a94:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2200      	movs	r2, #0
 8004a9c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004a9e:	68fb      	ldr	r3, [r7, #12]
 8004aa0:	687a      	ldr	r2, [r7, #4]
 8004aa2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	887a      	ldrh	r2, [r7, #2]
 8004aa8:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	887a      	ldrh	r2, [r7, #2]
 8004aae:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8004ab0:	68fb      	ldr	r3, [r7, #12]
 8004ab2:	68ba      	ldr	r2, [r7, #8]
 8004ab4:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	887a      	ldrh	r2, [r7, #2]
 8004aba:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	887a      	ldrh	r2, [r7, #2]
 8004ac0:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004ac2:	68fb      	ldr	r3, [r7, #12]
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	2200      	movs	r2, #0
 8004acc:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ace:	68fb      	ldr	r3, [r7, #12]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ad8:	2b40      	cmp	r3, #64	; 0x40
 8004ada:	d007      	beq.n	8004aec <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	681a      	ldr	r2, [r3, #0]
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004aea:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	68db      	ldr	r3, [r3, #12]
 8004af0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004af4:	d178      	bne.n	8004be8 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004af6:	68fb      	ldr	r3, [r7, #12]
 8004af8:	685b      	ldr	r3, [r3, #4]
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d002      	beq.n	8004b04 <HAL_SPI_TransmitReceive+0x10a>
 8004afe:	8b7b      	ldrh	r3, [r7, #26]
 8004b00:	2b01      	cmp	r3, #1
 8004b02:	d166      	bne.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b08:	881a      	ldrh	r2, [r3, #0]
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b14:	1c9a      	adds	r2, r3, #2
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b1e:	b29b      	uxth	r3, r3
 8004b20:	3b01      	subs	r3, #1
 8004b22:	b29a      	uxth	r2, r3
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004b28:	e053      	b.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004b2a:	68fb      	ldr	r3, [r7, #12]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	689b      	ldr	r3, [r3, #8]
 8004b30:	f003 0302 	and.w	r3, r3, #2
 8004b34:	2b02      	cmp	r3, #2
 8004b36:	d11b      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b3c:	b29b      	uxth	r3, r3
 8004b3e:	2b00      	cmp	r3, #0
 8004b40:	d016      	beq.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
 8004b42:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b44:	2b01      	cmp	r3, #1
 8004b46:	d113      	bne.n	8004b70 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4c:	881a      	ldrh	r2, [r3, #0]
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b58:	1c9a      	adds	r2, r3, #2
 8004b5a:	68fb      	ldr	r3, [r7, #12]
 8004b5c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004b62:	b29b      	uxth	r3, r3
 8004b64:	3b01      	subs	r3, #1
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004b6c:	2300      	movs	r3, #0
 8004b6e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	681b      	ldr	r3, [r3, #0]
 8004b74:	689b      	ldr	r3, [r3, #8]
 8004b76:	f003 0301 	and.w	r3, r3, #1
 8004b7a:	2b01      	cmp	r3, #1
 8004b7c:	d119      	bne.n	8004bb2 <HAL_SPI_TransmitReceive+0x1b8>
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d014      	beq.n	8004bb2 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	681b      	ldr	r3, [r3, #0]
 8004b8c:	68da      	ldr	r2, [r3, #12]
 8004b8e:	68fb      	ldr	r3, [r7, #12]
 8004b90:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b92:	b292      	uxth	r2, r2
 8004b94:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004b9a:	1c9a      	adds	r2, r3, #2
 8004b9c:	68fb      	ldr	r3, [r7, #12]
 8004b9e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004ba4:	b29b      	uxth	r3, r3
 8004ba6:	3b01      	subs	r3, #1
 8004ba8:	b29a      	uxth	r2, r3
 8004baa:	68fb      	ldr	r3, [r7, #12]
 8004bac:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004bae:	2301      	movs	r3, #1
 8004bb0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004bb2:	f7fd f825 	bl	8001c00 <HAL_GetTick>
 8004bb6:	4602      	mov	r2, r0
 8004bb8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004bba:	1ad3      	subs	r3, r2, r3
 8004bbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004bbe:	429a      	cmp	r2, r3
 8004bc0:	d807      	bhi.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d8>
 8004bc2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004bc4:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bc8:	d003      	beq.n	8004bd2 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8004bca:	2303      	movs	r3, #3
 8004bcc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004bd0:	e0a7      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004bd2:	68fb      	ldr	r3, [r7, #12]
 8004bd4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004bd6:	b29b      	uxth	r3, r3
 8004bd8:	2b00      	cmp	r3, #0
 8004bda:	d1a6      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x130>
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004be0:	b29b      	uxth	r3, r3
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d1a1      	bne.n	8004b2a <HAL_SPI_TransmitReceive+0x130>
 8004be6:	e07c      	b.n	8004ce2 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004be8:	68fb      	ldr	r3, [r7, #12]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <HAL_SPI_TransmitReceive+0x1fc>
 8004bf0:	8b7b      	ldrh	r3, [r7, #26]
 8004bf2:	2b01      	cmp	r3, #1
 8004bf4:	d16b      	bne.n	8004cce <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	330c      	adds	r3, #12
 8004c00:	7812      	ldrb	r2, [r2, #0]
 8004c02:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c08:	1c5a      	adds	r2, r3, #1
 8004c0a:	68fb      	ldr	r3, [r7, #12]
 8004c0c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c12:	b29b      	uxth	r3, r3
 8004c14:	3b01      	subs	r3, #1
 8004c16:	b29a      	uxth	r2, r3
 8004c18:	68fb      	ldr	r3, [r7, #12]
 8004c1a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004c1c:	e057      	b.n	8004cce <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	689b      	ldr	r3, [r3, #8]
 8004c24:	f003 0302 	and.w	r3, r3, #2
 8004c28:	2b02      	cmp	r3, #2
 8004c2a:	d11c      	bne.n	8004c66 <HAL_SPI_TransmitReceive+0x26c>
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c30:	b29b      	uxth	r3, r3
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d017      	beq.n	8004c66 <HAL_SPI_TransmitReceive+0x26c>
 8004c36:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c38:	2b01      	cmp	r3, #1
 8004c3a:	d114      	bne.n	8004c66 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004c40:	68fb      	ldr	r3, [r7, #12]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	330c      	adds	r3, #12
 8004c46:	7812      	ldrb	r2, [r2, #0]
 8004c48:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004c4a:	68fb      	ldr	r3, [r7, #12]
 8004c4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004c54:	68fb      	ldr	r3, [r7, #12]
 8004c56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004c58:	b29b      	uxth	r3, r3
 8004c5a:	3b01      	subs	r3, #1
 8004c5c:	b29a      	uxth	r2, r3
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004c62:	2300      	movs	r3, #0
 8004c64:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	689b      	ldr	r3, [r3, #8]
 8004c6c:	f003 0301 	and.w	r3, r3, #1
 8004c70:	2b01      	cmp	r3, #1
 8004c72:	d119      	bne.n	8004ca8 <HAL_SPI_TransmitReceive+0x2ae>
 8004c74:	68fb      	ldr	r3, [r7, #12]
 8004c76:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c78:	b29b      	uxth	r3, r3
 8004c7a:	2b00      	cmp	r3, #0
 8004c7c:	d014      	beq.n	8004ca8 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	68da      	ldr	r2, [r3, #12]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c88:	b2d2      	uxtb	r2, r2
 8004c8a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004c90:	1c5a      	adds	r2, r3, #1
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004c9a:	b29b      	uxth	r3, r3
 8004c9c:	3b01      	subs	r3, #1
 8004c9e:	b29a      	uxth	r2, r3
 8004ca0:	68fb      	ldr	r3, [r7, #12]
 8004ca2:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004ca8:	f7fc ffaa 	bl	8001c00 <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004cb4:	429a      	cmp	r2, r3
 8004cb6:	d803      	bhi.n	8004cc0 <HAL_SPI_TransmitReceive+0x2c6>
 8004cb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cba:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004cbe:	d102      	bne.n	8004cc6 <HAL_SPI_TransmitReceive+0x2cc>
 8004cc0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cc2:	2b00      	cmp	r3, #0
 8004cc4:	d103      	bne.n	8004cce <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8004cc6:	2303      	movs	r3, #3
 8004cc8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8004ccc:	e029      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004cd2:	b29b      	uxth	r3, r3
 8004cd4:	2b00      	cmp	r3, #0
 8004cd6:	d1a2      	bne.n	8004c1e <HAL_SPI_TransmitReceive+0x224>
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004cdc:	b29b      	uxth	r3, r3
 8004cde:	2b00      	cmp	r3, #0
 8004ce0:	d19d      	bne.n	8004c1e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004ce2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ce4:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8004ce6:	68f8      	ldr	r0, [r7, #12]
 8004ce8:	f000 f8b2 	bl	8004e50 <SPI_EndRxTxTransaction>
 8004cec:	4603      	mov	r3, r0
 8004cee:	2b00      	cmp	r3, #0
 8004cf0:	d006      	beq.n	8004d00 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8004cf2:	2301      	movs	r3, #1
 8004cf4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004cf8:	68fb      	ldr	r3, [r7, #12]
 8004cfa:	2220      	movs	r2, #32
 8004cfc:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8004cfe:	e010      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	689b      	ldr	r3, [r3, #8]
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d10b      	bne.n	8004d20 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004d08:	2300      	movs	r3, #0
 8004d0a:	617b      	str	r3, [r7, #20]
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	681b      	ldr	r3, [r3, #0]
 8004d10:	68db      	ldr	r3, [r3, #12]
 8004d12:	617b      	str	r3, [r7, #20]
 8004d14:	68fb      	ldr	r3, [r7, #12]
 8004d16:	681b      	ldr	r3, [r3, #0]
 8004d18:	689b      	ldr	r3, [r3, #8]
 8004d1a:	617b      	str	r3, [r7, #20]
 8004d1c:	697b      	ldr	r3, [r7, #20]
 8004d1e:	e000      	b.n	8004d22 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004d20:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	2201      	movs	r2, #1
 8004d26:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	2200      	movs	r2, #0
 8004d2e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004d32:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004d36:	4618      	mov	r0, r3
 8004d38:	3730      	adds	r7, #48	; 0x30
 8004d3a:	46bd      	mov	sp, r7
 8004d3c:	bd80      	pop	{r7, pc}
	...

08004d40 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004d40:	b580      	push	{r7, lr}
 8004d42:	b088      	sub	sp, #32
 8004d44:	af00      	add	r7, sp, #0
 8004d46:	60f8      	str	r0, [r7, #12]
 8004d48:	60b9      	str	r1, [r7, #8]
 8004d4a:	603b      	str	r3, [r7, #0]
 8004d4c:	4613      	mov	r3, r2
 8004d4e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004d50:	f7fc ff56 	bl	8001c00 <HAL_GetTick>
 8004d54:	4602      	mov	r2, r0
 8004d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004d58:	1a9b      	subs	r3, r3, r2
 8004d5a:	683a      	ldr	r2, [r7, #0]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004d60:	f7fc ff4e 	bl	8001c00 <HAL_GetTick>
 8004d64:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004d66:	4b39      	ldr	r3, [pc, #228]	; (8004e4c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004d68:	681b      	ldr	r3, [r3, #0]
 8004d6a:	015b      	lsls	r3, r3, #5
 8004d6c:	0d1b      	lsrs	r3, r3, #20
 8004d6e:	69fa      	ldr	r2, [r7, #28]
 8004d70:	fb02 f303 	mul.w	r3, r2, r3
 8004d74:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004d76:	e054      	b.n	8004e22 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004d78:	683b      	ldr	r3, [r7, #0]
 8004d7a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004d7e:	d050      	beq.n	8004e22 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004d80:	f7fc ff3e 	bl	8001c00 <HAL_GetTick>
 8004d84:	4602      	mov	r2, r0
 8004d86:	69bb      	ldr	r3, [r7, #24]
 8004d88:	1ad3      	subs	r3, r2, r3
 8004d8a:	69fa      	ldr	r2, [r7, #28]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d902      	bls.n	8004d96 <SPI_WaitFlagStateUntilTimeout+0x56>
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d13d      	bne.n	8004e12 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	685a      	ldr	r2, [r3, #4]
 8004d9c:	68fb      	ldr	r3, [r7, #12]
 8004d9e:	681b      	ldr	r3, [r3, #0]
 8004da0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004da4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	685b      	ldr	r3, [r3, #4]
 8004daa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004dae:	d111      	bne.n	8004dd4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	689b      	ldr	r3, [r3, #8]
 8004db4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004db8:	d004      	beq.n	8004dc4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	689b      	ldr	r3, [r3, #8]
 8004dbe:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004dc2:	d107      	bne.n	8004dd4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	681b      	ldr	r3, [r3, #0]
 8004dc8:	681a      	ldr	r2, [r3, #0]
 8004dca:	68fb      	ldr	r3, [r7, #12]
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004dd2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004dd4:	68fb      	ldr	r3, [r7, #12]
 8004dd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dd8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ddc:	d10f      	bne.n	8004dfe <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	681a      	ldr	r2, [r3, #0]
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004dec:	601a      	str	r2, [r3, #0]
 8004dee:	68fb      	ldr	r3, [r7, #12]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	681a      	ldr	r2, [r3, #0]
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004dfc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2201      	movs	r2, #1
 8004e02:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004e0e:	2303      	movs	r3, #3
 8004e10:	e017      	b.n	8004e42 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004e12:	697b      	ldr	r3, [r7, #20]
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d101      	bne.n	8004e1c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004e18:	2300      	movs	r3, #0
 8004e1a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004e1c:	697b      	ldr	r3, [r7, #20]
 8004e1e:	3b01      	subs	r3, #1
 8004e20:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004e22:	68fb      	ldr	r3, [r7, #12]
 8004e24:	681b      	ldr	r3, [r3, #0]
 8004e26:	689a      	ldr	r2, [r3, #8]
 8004e28:	68bb      	ldr	r3, [r7, #8]
 8004e2a:	4013      	ands	r3, r2
 8004e2c:	68ba      	ldr	r2, [r7, #8]
 8004e2e:	429a      	cmp	r2, r3
 8004e30:	bf0c      	ite	eq
 8004e32:	2301      	moveq	r3, #1
 8004e34:	2300      	movne	r3, #0
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	461a      	mov	r2, r3
 8004e3a:	79fb      	ldrb	r3, [r7, #7]
 8004e3c:	429a      	cmp	r2, r3
 8004e3e:	d19b      	bne.n	8004d78 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004e40:	2300      	movs	r3, #0
}
 8004e42:	4618      	mov	r0, r3
 8004e44:	3720      	adds	r7, #32
 8004e46:	46bd      	mov	sp, r7
 8004e48:	bd80      	pop	{r7, pc}
 8004e4a:	bf00      	nop
 8004e4c:	20000490 	.word	0x20000490

08004e50 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004e50:	b580      	push	{r7, lr}
 8004e52:	b088      	sub	sp, #32
 8004e54:	af02      	add	r7, sp, #8
 8004e56:	60f8      	str	r0, [r7, #12]
 8004e58:	60b9      	str	r1, [r7, #8]
 8004e5a:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004e5c:	4b1b      	ldr	r3, [pc, #108]	; (8004ecc <SPI_EndRxTxTransaction+0x7c>)
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	4a1b      	ldr	r2, [pc, #108]	; (8004ed0 <SPI_EndRxTxTransaction+0x80>)
 8004e62:	fba2 2303 	umull	r2, r3, r2, r3
 8004e66:	0d5b      	lsrs	r3, r3, #21
 8004e68:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004e6c:	fb02 f303 	mul.w	r3, r2, r3
 8004e70:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004e72:	68fb      	ldr	r3, [r7, #12]
 8004e74:	685b      	ldr	r3, [r3, #4]
 8004e76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004e7a:	d112      	bne.n	8004ea2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	68bb      	ldr	r3, [r7, #8]
 8004e82:	2200      	movs	r2, #0
 8004e84:	2180      	movs	r1, #128	; 0x80
 8004e86:	68f8      	ldr	r0, [r7, #12]
 8004e88:	f7ff ff5a 	bl	8004d40 <SPI_WaitFlagStateUntilTimeout>
 8004e8c:	4603      	mov	r3, r0
 8004e8e:	2b00      	cmp	r3, #0
 8004e90:	d016      	beq.n	8004ec0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004e92:	68fb      	ldr	r3, [r7, #12]
 8004e94:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e96:	f043 0220 	orr.w	r2, r3, #32
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004e9e:	2303      	movs	r3, #3
 8004ea0:	e00f      	b.n	8004ec2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004ea2:	697b      	ldr	r3, [r7, #20]
 8004ea4:	2b00      	cmp	r3, #0
 8004ea6:	d00a      	beq.n	8004ebe <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004ea8:	697b      	ldr	r3, [r7, #20]
 8004eaa:	3b01      	subs	r3, #1
 8004eac:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004eb8:	2b80      	cmp	r3, #128	; 0x80
 8004eba:	d0f2      	beq.n	8004ea2 <SPI_EndRxTxTransaction+0x52>
 8004ebc:	e000      	b.n	8004ec0 <SPI_EndRxTxTransaction+0x70>
        break;
 8004ebe:	bf00      	nop
  }

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3718      	adds	r7, #24
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
 8004eca:	bf00      	nop
 8004ecc:	20000490 	.word	0x20000490
 8004ed0:	165e9f81 	.word	0x165e9f81

08004ed4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ed4:	b580      	push	{r7, lr}
 8004ed6:	b082      	sub	sp, #8
 8004ed8:	af00      	add	r7, sp, #0
 8004eda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d101      	bne.n	8004ee6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004ee2:	2301      	movs	r3, #1
 8004ee4:	e041      	b.n	8004f6a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d106      	bne.n	8004f00 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	2200      	movs	r2, #0
 8004ef6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004efa:	6878      	ldr	r0, [r7, #4]
 8004efc:	f7fc fc46 	bl	800178c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	2202      	movs	r2, #2
 8004f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681a      	ldr	r2, [r3, #0]
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	3304      	adds	r3, #4
 8004f10:	4619      	mov	r1, r3
 8004f12:	4610      	mov	r0, r2
 8004f14:	f000 fb30 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	2201      	movs	r2, #1
 8004f1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	2201      	movs	r2, #1
 8004f24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	2201      	movs	r2, #1
 8004f2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	2201      	movs	r2, #1
 8004f34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004f38:	687b      	ldr	r3, [r7, #4]
 8004f3a:	2201      	movs	r2, #1
 8004f3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	2201      	movs	r2, #1
 8004f44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	2201      	movs	r2, #1
 8004f4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	2201      	movs	r2, #1
 8004f54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	2201      	movs	r2, #1
 8004f5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2201      	movs	r2, #1
 8004f64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004f68:	2300      	movs	r3, #0
}
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	3708      	adds	r7, #8
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	bd80      	pop	{r7, pc}
	...

08004f74 <HAL_TIM_OC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f74:	b580      	push	{r7, lr}
 8004f76:	b084      	sub	sp, #16
 8004f78:	af00      	add	r7, sp, #0
 8004f7a:	6078      	str	r0, [r7, #4]
 8004f7c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d109      	bne.n	8004f98 <HAL_TIM_OC_Start+0x24>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004f8a:	b2db      	uxtb	r3, r3
 8004f8c:	2b01      	cmp	r3, #1
 8004f8e:	bf14      	ite	ne
 8004f90:	2301      	movne	r3, #1
 8004f92:	2300      	moveq	r3, #0
 8004f94:	b2db      	uxtb	r3, r3
 8004f96:	e022      	b.n	8004fde <HAL_TIM_OC_Start+0x6a>
 8004f98:	683b      	ldr	r3, [r7, #0]
 8004f9a:	2b04      	cmp	r3, #4
 8004f9c:	d109      	bne.n	8004fb2 <HAL_TIM_OC_Start+0x3e>
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004fa4:	b2db      	uxtb	r3, r3
 8004fa6:	2b01      	cmp	r3, #1
 8004fa8:	bf14      	ite	ne
 8004faa:	2301      	movne	r3, #1
 8004fac:	2300      	moveq	r3, #0
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	e015      	b.n	8004fde <HAL_TIM_OC_Start+0x6a>
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	2b08      	cmp	r3, #8
 8004fb6:	d109      	bne.n	8004fcc <HAL_TIM_OC_Start+0x58>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004fbe:	b2db      	uxtb	r3, r3
 8004fc0:	2b01      	cmp	r3, #1
 8004fc2:	bf14      	ite	ne
 8004fc4:	2301      	movne	r3, #1
 8004fc6:	2300      	moveq	r3, #0
 8004fc8:	b2db      	uxtb	r3, r3
 8004fca:	e008      	b.n	8004fde <HAL_TIM_OC_Start+0x6a>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b01      	cmp	r3, #1
 8004fd6:	bf14      	ite	ne
 8004fd8:	2301      	movne	r3, #1
 8004fda:	2300      	moveq	r3, #0
 8004fdc:	b2db      	uxtb	r3, r3
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d001      	beq.n	8004fe6 <HAL_TIM_OC_Start+0x72>
  {
    return HAL_ERROR;
 8004fe2:	2301      	movs	r3, #1
 8004fe4:	e07c      	b.n	80050e0 <HAL_TIM_OC_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004fe6:	683b      	ldr	r3, [r7, #0]
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d104      	bne.n	8004ff6 <HAL_TIM_OC_Start+0x82>
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	2202      	movs	r2, #2
 8004ff0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004ff4:	e013      	b.n	800501e <HAL_TIM_OC_Start+0xaa>
 8004ff6:	683b      	ldr	r3, [r7, #0]
 8004ff8:	2b04      	cmp	r3, #4
 8004ffa:	d104      	bne.n	8005006 <HAL_TIM_OC_Start+0x92>
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	2202      	movs	r2, #2
 8005000:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005004:	e00b      	b.n	800501e <HAL_TIM_OC_Start+0xaa>
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	2b08      	cmp	r3, #8
 800500a:	d104      	bne.n	8005016 <HAL_TIM_OC_Start+0xa2>
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	2202      	movs	r2, #2
 8005010:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005014:	e003      	b.n	800501e <HAL_TIM_OC_Start+0xaa>
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	2202      	movs	r2, #2
 800501a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Output compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	2201      	movs	r2, #1
 8005024:	6839      	ldr	r1, [r7, #0]
 8005026:	4618      	mov	r0, r3
 8005028:	f000 fe06 	bl	8005c38 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4a2d      	ldr	r2, [pc, #180]	; (80050e8 <HAL_TIM_OC_Start+0x174>)
 8005032:	4293      	cmp	r3, r2
 8005034:	d004      	beq.n	8005040 <HAL_TIM_OC_Start+0xcc>
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4a2c      	ldr	r2, [pc, #176]	; (80050ec <HAL_TIM_OC_Start+0x178>)
 800503c:	4293      	cmp	r3, r2
 800503e:	d101      	bne.n	8005044 <HAL_TIM_OC_Start+0xd0>
 8005040:	2301      	movs	r3, #1
 8005042:	e000      	b.n	8005046 <HAL_TIM_OC_Start+0xd2>
 8005044:	2300      	movs	r3, #0
 8005046:	2b00      	cmp	r3, #0
 8005048:	d007      	beq.n	800505a <HAL_TIM_OC_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005058:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	4a22      	ldr	r2, [pc, #136]	; (80050e8 <HAL_TIM_OC_Start+0x174>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d022      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800506c:	d01d      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 800506e:	687b      	ldr	r3, [r7, #4]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	4a1f      	ldr	r2, [pc, #124]	; (80050f0 <HAL_TIM_OC_Start+0x17c>)
 8005074:	4293      	cmp	r3, r2
 8005076:	d018      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	4a1d      	ldr	r2, [pc, #116]	; (80050f4 <HAL_TIM_OC_Start+0x180>)
 800507e:	4293      	cmp	r3, r2
 8005080:	d013      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 8005082:	687b      	ldr	r3, [r7, #4]
 8005084:	681b      	ldr	r3, [r3, #0]
 8005086:	4a1c      	ldr	r2, [pc, #112]	; (80050f8 <HAL_TIM_OC_Start+0x184>)
 8005088:	4293      	cmp	r3, r2
 800508a:	d00e      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	681b      	ldr	r3, [r3, #0]
 8005090:	4a16      	ldr	r2, [pc, #88]	; (80050ec <HAL_TIM_OC_Start+0x178>)
 8005092:	4293      	cmp	r3, r2
 8005094:	d009      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a18      	ldr	r2, [pc, #96]	; (80050fc <HAL_TIM_OC_Start+0x188>)
 800509c:	4293      	cmp	r3, r2
 800509e:	d004      	beq.n	80050aa <HAL_TIM_OC_Start+0x136>
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	681b      	ldr	r3, [r3, #0]
 80050a4:	4a16      	ldr	r2, [pc, #88]	; (8005100 <HAL_TIM_OC_Start+0x18c>)
 80050a6:	4293      	cmp	r3, r2
 80050a8:	d111      	bne.n	80050ce <HAL_TIM_OC_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	f003 0307 	and.w	r3, r3, #7
 80050b4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	2b06      	cmp	r3, #6
 80050ba:	d010      	beq.n	80050de <HAL_TIM_OC_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	681a      	ldr	r2, [r3, #0]
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	681b      	ldr	r3, [r3, #0]
 80050c6:	f042 0201 	orr.w	r2, r2, #1
 80050ca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80050cc:	e007      	b.n	80050de <HAL_TIM_OC_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	681a      	ldr	r2, [r3, #0]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	f042 0201 	orr.w	r2, r2, #1
 80050dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}
 80050e8:	40010000 	.word	0x40010000
 80050ec:	40010400 	.word	0x40010400
 80050f0:	40000400 	.word	0x40000400
 80050f4:	40000800 	.word	0x40000800
 80050f8:	40000c00 	.word	0x40000c00
 80050fc:	40014000 	.word	0x40014000
 8005100:	40001800 	.word	0x40001800

08005104 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
 800510a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	2b00      	cmp	r3, #0
 8005110:	d101      	bne.n	8005116 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005112:	2301      	movs	r3, #1
 8005114:	e041      	b.n	800519a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005116:	687b      	ldr	r3, [r7, #4]
 8005118:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800511c:	b2db      	uxtb	r3, r3
 800511e:	2b00      	cmp	r3, #0
 8005120:	d106      	bne.n	8005130 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005122:	687b      	ldr	r3, [r7, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 f839 	bl	80051a2 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2202      	movs	r2, #2
 8005134:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681a      	ldr	r2, [r3, #0]
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	3304      	adds	r3, #4
 8005140:	4619      	mov	r1, r3
 8005142:	4610      	mov	r0, r2
 8005144:	f000 fa18 	bl	8005578 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	2201      	movs	r2, #1
 800514c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	2201      	movs	r2, #1
 8005154:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	2201      	movs	r2, #1
 800515c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	2201      	movs	r2, #1
 8005164:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	2201      	movs	r2, #1
 800516c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2201      	movs	r2, #1
 800517c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	2201      	movs	r2, #1
 8005184:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	2201      	movs	r2, #1
 800518c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	2201      	movs	r2, #1
 8005194:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005198:	2300      	movs	r3, #0
}
 800519a:	4618      	mov	r0, r3
 800519c:	3708      	adds	r7, #8
 800519e:	46bd      	mov	sp, r7
 80051a0:	bd80      	pop	{r7, pc}

080051a2 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80051a2:	b480      	push	{r7}
 80051a4:	b083      	sub	sp, #12
 80051a6:	af00      	add	r7, sp, #0
 80051a8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80051aa:	bf00      	nop
 80051ac:	370c      	adds	r7, #12
 80051ae:	46bd      	mov	sp, r7
 80051b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b4:	4770      	bx	lr
	...

080051b8 <HAL_TIM_IC_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_IC_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  HAL_TIM_ChannelStateTypeDef channel_state = TIM_CHANNEL_STATE_GET(htim, Channel);
 80051c2:	683b      	ldr	r3, [r7, #0]
 80051c4:	2b00      	cmp	r3, #0
 80051c6:	d104      	bne.n	80051d2 <HAL_TIM_IC_Start+0x1a>
 80051c8:	687b      	ldr	r3, [r7, #4]
 80051ca:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80051ce:	b2db      	uxtb	r3, r3
 80051d0:	e013      	b.n	80051fa <HAL_TIM_IC_Start+0x42>
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	2b04      	cmp	r3, #4
 80051d6:	d104      	bne.n	80051e2 <HAL_TIM_IC_Start+0x2a>
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 80051de:	b2db      	uxtb	r3, r3
 80051e0:	e00b      	b.n	80051fa <HAL_TIM_IC_Start+0x42>
 80051e2:	683b      	ldr	r3, [r7, #0]
 80051e4:	2b08      	cmp	r3, #8
 80051e6:	d104      	bne.n	80051f2 <HAL_TIM_IC_Start+0x3a>
 80051e8:	687b      	ldr	r3, [r7, #4]
 80051ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80051ee:	b2db      	uxtb	r3, r3
 80051f0:	e003      	b.n	80051fa <HAL_TIM_IC_Start+0x42>
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80051f8:	b2db      	uxtb	r3, r3
 80051fa:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef complementary_channel_state = TIM_CHANNEL_N_STATE_GET(htim, Channel);
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d104      	bne.n	800520c <HAL_TIM_IC_Start+0x54>
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8005208:	b2db      	uxtb	r3, r3
 800520a:	e013      	b.n	8005234 <HAL_TIM_IC_Start+0x7c>
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	2b04      	cmp	r3, #4
 8005210:	d104      	bne.n	800521c <HAL_TIM_IC_Start+0x64>
 8005212:	687b      	ldr	r3, [r7, #4]
 8005214:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8005218:	b2db      	uxtb	r3, r3
 800521a:	e00b      	b.n	8005234 <HAL_TIM_IC_Start+0x7c>
 800521c:	683b      	ldr	r3, [r7, #0]
 800521e:	2b08      	cmp	r3, #8
 8005220:	d104      	bne.n	800522c <HAL_TIM_IC_Start+0x74>
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8005228:	b2db      	uxtb	r3, r3
 800522a:	e003      	b.n	8005234 <HAL_TIM_IC_Start+0x7c>
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8005232:	b2db      	uxtb	r3, r3
 8005234:	73bb      	strb	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if ((channel_state != HAL_TIM_CHANNEL_STATE_READY)
 8005236:	7bfb      	ldrb	r3, [r7, #15]
 8005238:	2b01      	cmp	r3, #1
 800523a:	d102      	bne.n	8005242 <HAL_TIM_IC_Start+0x8a>
      || (complementary_channel_state != HAL_TIM_CHANNEL_STATE_READY))
 800523c:	7bbb      	ldrb	r3, [r7, #14]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d001      	beq.n	8005246 <HAL_TIM_IC_Start+0x8e>
  {
    return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e081      	b.n	800534a <HAL_TIM_IC_Start+0x192>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	2b00      	cmp	r3, #0
 800524a:	d104      	bne.n	8005256 <HAL_TIM_IC_Start+0x9e>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005254:	e013      	b.n	800527e <HAL_TIM_IC_Start+0xc6>
 8005256:	683b      	ldr	r3, [r7, #0]
 8005258:	2b04      	cmp	r3, #4
 800525a:	d104      	bne.n	8005266 <HAL_TIM_IC_Start+0xae>
 800525c:	687b      	ldr	r3, [r7, #4]
 800525e:	2202      	movs	r2, #2
 8005260:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005264:	e00b      	b.n	800527e <HAL_TIM_IC_Start+0xc6>
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b08      	cmp	r3, #8
 800526a:	d104      	bne.n	8005276 <HAL_TIM_IC_Start+0xbe>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005274:	e003      	b.n	800527e <HAL_TIM_IC_Start+0xc6>
 8005276:	687b      	ldr	r3, [r7, #4]
 8005278:	2202      	movs	r2, #2
 800527a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800527e:	683b      	ldr	r3, [r7, #0]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d104      	bne.n	800528e <HAL_TIM_IC_Start+0xd6>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	2202      	movs	r2, #2
 8005288:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800528c:	e013      	b.n	80052b6 <HAL_TIM_IC_Start+0xfe>
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	2b04      	cmp	r3, #4
 8005292:	d104      	bne.n	800529e <HAL_TIM_IC_Start+0xe6>
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	2202      	movs	r2, #2
 8005298:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800529c:	e00b      	b.n	80052b6 <HAL_TIM_IC_Start+0xfe>
 800529e:	683b      	ldr	r3, [r7, #0]
 80052a0:	2b08      	cmp	r3, #8
 80052a2:	d104      	bne.n	80052ae <HAL_TIM_IC_Start+0xf6>
 80052a4:	687b      	ldr	r3, [r7, #4]
 80052a6:	2202      	movs	r2, #2
 80052a8:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80052ac:	e003      	b.n	80052b6 <HAL_TIM_IC_Start+0xfe>
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	2202      	movs	r2, #2
 80052b2:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Enable the Input Capture channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	681b      	ldr	r3, [r3, #0]
 80052ba:	2201      	movs	r2, #1
 80052bc:	6839      	ldr	r1, [r7, #0]
 80052be:	4618      	mov	r0, r3
 80052c0:	f000 fcba 	bl	8005c38 <TIM_CCxChannelCmd>

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	681b      	ldr	r3, [r3, #0]
 80052c8:	4a22      	ldr	r2, [pc, #136]	; (8005354 <HAL_TIM_IC_Start+0x19c>)
 80052ca:	4293      	cmp	r3, r2
 80052cc:	d022      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d6:	d01d      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	4a1e      	ldr	r2, [pc, #120]	; (8005358 <HAL_TIM_IC_Start+0x1a0>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d018      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	4a1d      	ldr	r2, [pc, #116]	; (800535c <HAL_TIM_IC_Start+0x1a4>)
 80052e8:	4293      	cmp	r3, r2
 80052ea:	d013      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	4a1b      	ldr	r2, [pc, #108]	; (8005360 <HAL_TIM_IC_Start+0x1a8>)
 80052f2:	4293      	cmp	r3, r2
 80052f4:	d00e      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	681b      	ldr	r3, [r3, #0]
 80052fa:	4a1a      	ldr	r2, [pc, #104]	; (8005364 <HAL_TIM_IC_Start+0x1ac>)
 80052fc:	4293      	cmp	r3, r2
 80052fe:	d009      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	4a18      	ldr	r2, [pc, #96]	; (8005368 <HAL_TIM_IC_Start+0x1b0>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d004      	beq.n	8005314 <HAL_TIM_IC_Start+0x15c>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	4a17      	ldr	r2, [pc, #92]	; (800536c <HAL_TIM_IC_Start+0x1b4>)
 8005310:	4293      	cmp	r3, r2
 8005312:	d111      	bne.n	8005338 <HAL_TIM_IC_Start+0x180>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	f003 0307 	and.w	r3, r3, #7
 800531e:	60bb      	str	r3, [r7, #8]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005320:	68bb      	ldr	r3, [r7, #8]
 8005322:	2b06      	cmp	r3, #6
 8005324:	d010      	beq.n	8005348 <HAL_TIM_IC_Start+0x190>
    {
      __HAL_TIM_ENABLE(htim);
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	681a      	ldr	r2, [r3, #0]
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	681b      	ldr	r3, [r3, #0]
 8005330:	f042 0201 	orr.w	r2, r2, #1
 8005334:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005336:	e007      	b.n	8005348 <HAL_TIM_IC_Start+0x190>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	681a      	ldr	r2, [r3, #0]
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f042 0201 	orr.w	r2, r2, #1
 8005346:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005348:	2300      	movs	r3, #0
}
 800534a:	4618      	mov	r0, r3
 800534c:	3710      	adds	r7, #16
 800534e:	46bd      	mov	sp, r7
 8005350:	bd80      	pop	{r7, pc}
 8005352:	bf00      	nop
 8005354:	40010000 	.word	0x40010000
 8005358:	40000400 	.word	0x40000400
 800535c:	40000800 	.word	0x40000800
 8005360:	40000c00 	.word	0x40000c00
 8005364:	40010400 	.word	0x40010400
 8005368:	40014000 	.word	0x40014000
 800536c:	40001800 	.word	0x40001800

08005370 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005370:	b580      	push	{r7, lr}
 8005372:	b086      	sub	sp, #24
 8005374:	af00      	add	r7, sp, #0
 8005376:	60f8      	str	r0, [r7, #12]
 8005378:	60b9      	str	r1, [r7, #8]
 800537a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800537c:	2300      	movs	r3, #0
 800537e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005380:	68fb      	ldr	r3, [r7, #12]
 8005382:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005386:	2b01      	cmp	r3, #1
 8005388:	d101      	bne.n	800538e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800538a:	2302      	movs	r3, #2
 800538c:	e0ae      	b.n	80054ec <HAL_TIM_PWM_ConfigChannel+0x17c>
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	2201      	movs	r2, #1
 8005392:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8005396:	687b      	ldr	r3, [r7, #4]
 8005398:	2b0c      	cmp	r3, #12
 800539a:	f200 809f 	bhi.w	80054dc <HAL_TIM_PWM_ConfigChannel+0x16c>
 800539e:	a201      	add	r2, pc, #4	; (adr r2, 80053a4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80053a0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80053a4:	080053d9 	.word	0x080053d9
 80053a8:	080054dd 	.word	0x080054dd
 80053ac:	080054dd 	.word	0x080054dd
 80053b0:	080054dd 	.word	0x080054dd
 80053b4:	08005419 	.word	0x08005419
 80053b8:	080054dd 	.word	0x080054dd
 80053bc:	080054dd 	.word	0x080054dd
 80053c0:	080054dd 	.word	0x080054dd
 80053c4:	0800545b 	.word	0x0800545b
 80053c8:	080054dd 	.word	0x080054dd
 80053cc:	080054dd 	.word	0x080054dd
 80053d0:	080054dd 	.word	0x080054dd
 80053d4:	0800549b 	.word	0x0800549b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	68b9      	ldr	r1, [r7, #8]
 80053de:	4618      	mov	r0, r3
 80053e0:	f000 f96a 	bl	80056b8 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80053e4:	68fb      	ldr	r3, [r7, #12]
 80053e6:	681b      	ldr	r3, [r3, #0]
 80053e8:	699a      	ldr	r2, [r3, #24]
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	f042 0208 	orr.w	r2, r2, #8
 80053f2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	699a      	ldr	r2, [r3, #24]
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 0204 	bic.w	r2, r2, #4
 8005402:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	6999      	ldr	r1, [r3, #24]
 800540a:	68bb      	ldr	r3, [r7, #8]
 800540c:	691a      	ldr	r2, [r3, #16]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	430a      	orrs	r2, r1
 8005414:	619a      	str	r2, [r3, #24]
      break;
 8005416:	e064      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68b9      	ldr	r1, [r7, #8]
 800541e:	4618      	mov	r0, r3
 8005420:	f000 f9ba 	bl	8005798 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	699a      	ldr	r2, [r3, #24]
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005432:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	681b      	ldr	r3, [r3, #0]
 8005438:	699a      	ldr	r2, [r3, #24]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005442:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	681b      	ldr	r3, [r3, #0]
 8005448:	6999      	ldr	r1, [r3, #24]
 800544a:	68bb      	ldr	r3, [r7, #8]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	021a      	lsls	r2, r3, #8
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	430a      	orrs	r2, r1
 8005456:	619a      	str	r2, [r3, #24]
      break;
 8005458:	e043      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	68b9      	ldr	r1, [r7, #8]
 8005460:	4618      	mov	r0, r3
 8005462:	f000 fa0f 	bl	8005884 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	681b      	ldr	r3, [r3, #0]
 800546a:	69da      	ldr	r2, [r3, #28]
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	f042 0208 	orr.w	r2, r2, #8
 8005474:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	681b      	ldr	r3, [r3, #0]
 800547a:	69da      	ldr	r2, [r3, #28]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	681b      	ldr	r3, [r3, #0]
 8005480:	f022 0204 	bic.w	r2, r2, #4
 8005484:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	681b      	ldr	r3, [r3, #0]
 800548a:	69d9      	ldr	r1, [r3, #28]
 800548c:	68bb      	ldr	r3, [r7, #8]
 800548e:	691a      	ldr	r2, [r3, #16]
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	430a      	orrs	r2, r1
 8005496:	61da      	str	r2, [r3, #28]
      break;
 8005498:	e023      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	681b      	ldr	r3, [r3, #0]
 800549e:	68b9      	ldr	r1, [r7, #8]
 80054a0:	4618      	mov	r0, r3
 80054a2:	f000 fa63 	bl	800596c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	681b      	ldr	r3, [r3, #0]
 80054aa:	69da      	ldr	r2, [r3, #28]
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80054b4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80054b6:	68fb      	ldr	r3, [r7, #12]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	69da      	ldr	r2, [r3, #28]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80054c4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	69d9      	ldr	r1, [r3, #28]
 80054cc:	68bb      	ldr	r3, [r7, #8]
 80054ce:	691b      	ldr	r3, [r3, #16]
 80054d0:	021a      	lsls	r2, r3, #8
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	430a      	orrs	r2, r1
 80054d8:	61da      	str	r2, [r3, #28]
      break;
 80054da:	e002      	b.n	80054e2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	75fb      	strb	r3, [r7, #23]
      break;
 80054e0:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80054e2:	68fb      	ldr	r3, [r7, #12]
 80054e4:	2200      	movs	r2, #0
 80054e6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80054ea:	7dfb      	ldrb	r3, [r7, #23]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3718      	adds	r7, #24
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}

080054f4 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b082      	sub	sp, #8
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005504:	2b01      	cmp	r3, #1
 8005506:	d101      	bne.n	800550c <HAL_TIM_SlaveConfigSynchro+0x18>
 8005508:	2302      	movs	r3, #2
 800550a:	e031      	b.n	8005570 <HAL_TIM_SlaveConfigSynchro+0x7c>
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	2201      	movs	r2, #1
 8005510:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2202      	movs	r2, #2
 8005518:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 800551c:	6839      	ldr	r1, [r7, #0]
 800551e:	6878      	ldr	r0, [r7, #4]
 8005520:	f000 fa7a 	bl	8005a18 <TIM_SlaveTimer_SetConfig>
 8005524:	4603      	mov	r3, r0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d009      	beq.n	800553e <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	2201      	movs	r2, #1
 800552e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	2200      	movs	r2, #0
 8005536:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 800553a:	2301      	movs	r3, #1
 800553c:	e018      	b.n	8005570 <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	68da      	ldr	r2, [r3, #12]
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800554c:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	68da      	ldr	r2, [r3, #12]
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800555c:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	2201      	movs	r2, #1
 8005562:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2200      	movs	r2, #0
 800556a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800556e:	2300      	movs	r3, #0
}
 8005570:	4618      	mov	r0, r3
 8005572:	3708      	adds	r7, #8
 8005574:	46bd      	mov	sp, r7
 8005576:	bd80      	pop	{r7, pc}

08005578 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005578:	b480      	push	{r7}
 800557a:	b085      	sub	sp, #20
 800557c:	af00      	add	r7, sp, #0
 800557e:	6078      	str	r0, [r7, #4]
 8005580:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005582:	687b      	ldr	r3, [r7, #4]
 8005584:	681b      	ldr	r3, [r3, #0]
 8005586:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	4a40      	ldr	r2, [pc, #256]	; (800568c <TIM_Base_SetConfig+0x114>)
 800558c:	4293      	cmp	r3, r2
 800558e:	d013      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005596:	d00f      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	4a3d      	ldr	r2, [pc, #244]	; (8005690 <TIM_Base_SetConfig+0x118>)
 800559c:	4293      	cmp	r3, r2
 800559e:	d00b      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	4a3c      	ldr	r2, [pc, #240]	; (8005694 <TIM_Base_SetConfig+0x11c>)
 80055a4:	4293      	cmp	r3, r2
 80055a6:	d007      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	4a3b      	ldr	r2, [pc, #236]	; (8005698 <TIM_Base_SetConfig+0x120>)
 80055ac:	4293      	cmp	r3, r2
 80055ae:	d003      	beq.n	80055b8 <TIM_Base_SetConfig+0x40>
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	4a3a      	ldr	r2, [pc, #232]	; (800569c <TIM_Base_SetConfig+0x124>)
 80055b4:	4293      	cmp	r3, r2
 80055b6:	d108      	bne.n	80055ca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80055be:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80055c0:	683b      	ldr	r3, [r7, #0]
 80055c2:	685b      	ldr	r3, [r3, #4]
 80055c4:	68fa      	ldr	r2, [r7, #12]
 80055c6:	4313      	orrs	r3, r2
 80055c8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	4a2f      	ldr	r2, [pc, #188]	; (800568c <TIM_Base_SetConfig+0x114>)
 80055ce:	4293      	cmp	r3, r2
 80055d0:	d02b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80055d8:	d027      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055da:	687b      	ldr	r3, [r7, #4]
 80055dc:	4a2c      	ldr	r2, [pc, #176]	; (8005690 <TIM_Base_SetConfig+0x118>)
 80055de:	4293      	cmp	r3, r2
 80055e0:	d023      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	4a2b      	ldr	r2, [pc, #172]	; (8005694 <TIM_Base_SetConfig+0x11c>)
 80055e6:	4293      	cmp	r3, r2
 80055e8:	d01f      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	4a2a      	ldr	r2, [pc, #168]	; (8005698 <TIM_Base_SetConfig+0x120>)
 80055ee:	4293      	cmp	r3, r2
 80055f0:	d01b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	4a29      	ldr	r2, [pc, #164]	; (800569c <TIM_Base_SetConfig+0x124>)
 80055f6:	4293      	cmp	r3, r2
 80055f8:	d017      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	4a28      	ldr	r2, [pc, #160]	; (80056a0 <TIM_Base_SetConfig+0x128>)
 80055fe:	4293      	cmp	r3, r2
 8005600:	d013      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	4a27      	ldr	r2, [pc, #156]	; (80056a4 <TIM_Base_SetConfig+0x12c>)
 8005606:	4293      	cmp	r3, r2
 8005608:	d00f      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	4a26      	ldr	r2, [pc, #152]	; (80056a8 <TIM_Base_SetConfig+0x130>)
 800560e:	4293      	cmp	r3, r2
 8005610:	d00b      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005612:	687b      	ldr	r3, [r7, #4]
 8005614:	4a25      	ldr	r2, [pc, #148]	; (80056ac <TIM_Base_SetConfig+0x134>)
 8005616:	4293      	cmp	r3, r2
 8005618:	d007      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	4a24      	ldr	r2, [pc, #144]	; (80056b0 <TIM_Base_SetConfig+0x138>)
 800561e:	4293      	cmp	r3, r2
 8005620:	d003      	beq.n	800562a <TIM_Base_SetConfig+0xb2>
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	4a23      	ldr	r2, [pc, #140]	; (80056b4 <TIM_Base_SetConfig+0x13c>)
 8005626:	4293      	cmp	r3, r2
 8005628:	d108      	bne.n	800563c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800562a:	68fb      	ldr	r3, [r7, #12]
 800562c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005630:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005632:	683b      	ldr	r3, [r7, #0]
 8005634:	68db      	ldr	r3, [r3, #12]
 8005636:	68fa      	ldr	r2, [r7, #12]
 8005638:	4313      	orrs	r3, r2
 800563a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	695b      	ldr	r3, [r3, #20]
 8005646:	4313      	orrs	r3, r2
 8005648:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	68fa      	ldr	r2, [r7, #12]
 800564e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005650:	683b      	ldr	r3, [r7, #0]
 8005652:	689a      	ldr	r2, [r3, #8]
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005658:	683b      	ldr	r3, [r7, #0]
 800565a:	681a      	ldr	r2, [r3, #0]
 800565c:	687b      	ldr	r3, [r7, #4]
 800565e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	4a0a      	ldr	r2, [pc, #40]	; (800568c <TIM_Base_SetConfig+0x114>)
 8005664:	4293      	cmp	r3, r2
 8005666:	d003      	beq.n	8005670 <TIM_Base_SetConfig+0xf8>
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a0c      	ldr	r2, [pc, #48]	; (800569c <TIM_Base_SetConfig+0x124>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d103      	bne.n	8005678 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005670:	683b      	ldr	r3, [r7, #0]
 8005672:	691a      	ldr	r2, [r3, #16]
 8005674:	687b      	ldr	r3, [r7, #4]
 8005676:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	2201      	movs	r2, #1
 800567c:	615a      	str	r2, [r3, #20]
}
 800567e:	bf00      	nop
 8005680:	3714      	adds	r7, #20
 8005682:	46bd      	mov	sp, r7
 8005684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005688:	4770      	bx	lr
 800568a:	bf00      	nop
 800568c:	40010000 	.word	0x40010000
 8005690:	40000400 	.word	0x40000400
 8005694:	40000800 	.word	0x40000800
 8005698:	40000c00 	.word	0x40000c00
 800569c:	40010400 	.word	0x40010400
 80056a0:	40014000 	.word	0x40014000
 80056a4:	40014400 	.word	0x40014400
 80056a8:	40014800 	.word	0x40014800
 80056ac:	40001800 	.word	0x40001800
 80056b0:	40001c00 	.word	0x40001c00
 80056b4:	40002000 	.word	0x40002000

080056b8 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056b8:	b480      	push	{r7}
 80056ba:	b087      	sub	sp, #28
 80056bc:	af00      	add	r7, sp, #0
 80056be:	6078      	str	r0, [r7, #4]
 80056c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	6a1b      	ldr	r3, [r3, #32]
 80056c6:	f023 0201 	bic.w	r2, r3, #1
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	6a1b      	ldr	r3, [r3, #32]
 80056d2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	685b      	ldr	r3, [r3, #4]
 80056d8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	699b      	ldr	r3, [r3, #24]
 80056de:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80056e6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	f023 0303 	bic.w	r3, r3, #3
 80056ee:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80056f0:	683b      	ldr	r3, [r7, #0]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	68fa      	ldr	r2, [r7, #12]
 80056f6:	4313      	orrs	r3, r2
 80056f8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80056fa:	697b      	ldr	r3, [r7, #20]
 80056fc:	f023 0302 	bic.w	r3, r3, #2
 8005700:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005702:	683b      	ldr	r3, [r7, #0]
 8005704:	689b      	ldr	r3, [r3, #8]
 8005706:	697a      	ldr	r2, [r7, #20]
 8005708:	4313      	orrs	r3, r2
 800570a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	4a20      	ldr	r2, [pc, #128]	; (8005790 <TIM_OC1_SetConfig+0xd8>)
 8005710:	4293      	cmp	r3, r2
 8005712:	d003      	beq.n	800571c <TIM_OC1_SetConfig+0x64>
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	4a1f      	ldr	r2, [pc, #124]	; (8005794 <TIM_OC1_SetConfig+0xdc>)
 8005718:	4293      	cmp	r3, r2
 800571a:	d10c      	bne.n	8005736 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	f023 0308 	bic.w	r3, r3, #8
 8005722:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005724:	683b      	ldr	r3, [r7, #0]
 8005726:	68db      	ldr	r3, [r3, #12]
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800572e:	697b      	ldr	r3, [r7, #20]
 8005730:	f023 0304 	bic.w	r3, r3, #4
 8005734:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a15      	ldr	r2, [pc, #84]	; (8005790 <TIM_OC1_SetConfig+0xd8>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d003      	beq.n	8005746 <TIM_OC1_SetConfig+0x8e>
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	4a14      	ldr	r2, [pc, #80]	; (8005794 <TIM_OC1_SetConfig+0xdc>)
 8005742:	4293      	cmp	r3, r2
 8005744:	d111      	bne.n	800576a <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005746:	693b      	ldr	r3, [r7, #16]
 8005748:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800574c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005754:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005756:	683b      	ldr	r3, [r7, #0]
 8005758:	695b      	ldr	r3, [r3, #20]
 800575a:	693a      	ldr	r2, [r7, #16]
 800575c:	4313      	orrs	r3, r2
 800575e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005760:	683b      	ldr	r3, [r7, #0]
 8005762:	699b      	ldr	r3, [r3, #24]
 8005764:	693a      	ldr	r2, [r7, #16]
 8005766:	4313      	orrs	r3, r2
 8005768:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800576a:	687b      	ldr	r3, [r7, #4]
 800576c:	693a      	ldr	r2, [r7, #16]
 800576e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	68fa      	ldr	r2, [r7, #12]
 8005774:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	685a      	ldr	r2, [r3, #4]
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	621a      	str	r2, [r3, #32]
}
 8005784:	bf00      	nop
 8005786:	371c      	adds	r7, #28
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr
 8005790:	40010000 	.word	0x40010000
 8005794:	40010400 	.word	0x40010400

08005798 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005798:	b480      	push	{r7}
 800579a:	b087      	sub	sp, #28
 800579c:	af00      	add	r7, sp, #0
 800579e:	6078      	str	r0, [r7, #4]
 80057a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	6a1b      	ldr	r3, [r3, #32]
 80057a6:	f023 0210 	bic.w	r2, r3, #16
 80057aa:	687b      	ldr	r3, [r7, #4]
 80057ac:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6a1b      	ldr	r3, [r3, #32]
 80057b2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	685b      	ldr	r3, [r3, #4]
 80057b8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	699b      	ldr	r3, [r3, #24]
 80057be:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057c6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80057ce:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80057d0:	683b      	ldr	r3, [r7, #0]
 80057d2:	681b      	ldr	r3, [r3, #0]
 80057d4:	021b      	lsls	r3, r3, #8
 80057d6:	68fa      	ldr	r2, [r7, #12]
 80057d8:	4313      	orrs	r3, r2
 80057da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80057dc:	697b      	ldr	r3, [r7, #20]
 80057de:	f023 0320 	bic.w	r3, r3, #32
 80057e2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80057e4:	683b      	ldr	r3, [r7, #0]
 80057e6:	689b      	ldr	r3, [r3, #8]
 80057e8:	011b      	lsls	r3, r3, #4
 80057ea:	697a      	ldr	r2, [r7, #20]
 80057ec:	4313      	orrs	r3, r2
 80057ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	4a22      	ldr	r2, [pc, #136]	; (800587c <TIM_OC2_SetConfig+0xe4>)
 80057f4:	4293      	cmp	r3, r2
 80057f6:	d003      	beq.n	8005800 <TIM_OC2_SetConfig+0x68>
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	4a21      	ldr	r2, [pc, #132]	; (8005880 <TIM_OC2_SetConfig+0xe8>)
 80057fc:	4293      	cmp	r3, r2
 80057fe:	d10d      	bne.n	800581c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005800:	697b      	ldr	r3, [r7, #20]
 8005802:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005806:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005808:	683b      	ldr	r3, [r7, #0]
 800580a:	68db      	ldr	r3, [r3, #12]
 800580c:	011b      	lsls	r3, r3, #4
 800580e:	697a      	ldr	r2, [r7, #20]
 8005810:	4313      	orrs	r3, r2
 8005812:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005814:	697b      	ldr	r3, [r7, #20]
 8005816:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800581a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800581c:	687b      	ldr	r3, [r7, #4]
 800581e:	4a17      	ldr	r2, [pc, #92]	; (800587c <TIM_OC2_SetConfig+0xe4>)
 8005820:	4293      	cmp	r3, r2
 8005822:	d003      	beq.n	800582c <TIM_OC2_SetConfig+0x94>
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a16      	ldr	r2, [pc, #88]	; (8005880 <TIM_OC2_SetConfig+0xe8>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d113      	bne.n	8005854 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800582c:	693b      	ldr	r3, [r7, #16]
 800582e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005832:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005834:	693b      	ldr	r3, [r7, #16]
 8005836:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800583a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	693a      	ldr	r2, [r7, #16]
 8005844:	4313      	orrs	r3, r2
 8005846:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005848:	683b      	ldr	r3, [r7, #0]
 800584a:	699b      	ldr	r3, [r3, #24]
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	693a      	ldr	r2, [r7, #16]
 8005850:	4313      	orrs	r3, r2
 8005852:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	693a      	ldr	r2, [r7, #16]
 8005858:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	68fa      	ldr	r2, [r7, #12]
 800585e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005860:	683b      	ldr	r3, [r7, #0]
 8005862:	685a      	ldr	r2, [r3, #4]
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	697a      	ldr	r2, [r7, #20]
 800586c:	621a      	str	r2, [r3, #32]
}
 800586e:	bf00      	nop
 8005870:	371c      	adds	r7, #28
 8005872:	46bd      	mov	sp, r7
 8005874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005878:	4770      	bx	lr
 800587a:	bf00      	nop
 800587c:	40010000 	.word	0x40010000
 8005880:	40010400 	.word	0x40010400

08005884 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005884:	b480      	push	{r7}
 8005886:	b087      	sub	sp, #28
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	6a1b      	ldr	r3, [r3, #32]
 800589e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	685b      	ldr	r3, [r3, #4]
 80058a4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058a6:	687b      	ldr	r3, [r7, #4]
 80058a8:	69db      	ldr	r3, [r3, #28]
 80058aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80058b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	f023 0303 	bic.w	r3, r3, #3
 80058ba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058bc:	683b      	ldr	r3, [r7, #0]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	68fa      	ldr	r2, [r7, #12]
 80058c2:	4313      	orrs	r3, r2
 80058c4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058c6:	697b      	ldr	r3, [r7, #20]
 80058c8:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80058cc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058ce:	683b      	ldr	r3, [r7, #0]
 80058d0:	689b      	ldr	r3, [r3, #8]
 80058d2:	021b      	lsls	r3, r3, #8
 80058d4:	697a      	ldr	r2, [r7, #20]
 80058d6:	4313      	orrs	r3, r2
 80058d8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	4a21      	ldr	r2, [pc, #132]	; (8005964 <TIM_OC3_SetConfig+0xe0>)
 80058de:	4293      	cmp	r3, r2
 80058e0:	d003      	beq.n	80058ea <TIM_OC3_SetConfig+0x66>
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	4a20      	ldr	r2, [pc, #128]	; (8005968 <TIM_OC3_SetConfig+0xe4>)
 80058e6:	4293      	cmp	r3, r2
 80058e8:	d10d      	bne.n	8005906 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80058ea:	697b      	ldr	r3, [r7, #20]
 80058ec:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80058f0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80058f2:	683b      	ldr	r3, [r7, #0]
 80058f4:	68db      	ldr	r3, [r3, #12]
 80058f6:	021b      	lsls	r3, r3, #8
 80058f8:	697a      	ldr	r2, [r7, #20]
 80058fa:	4313      	orrs	r3, r2
 80058fc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80058fe:	697b      	ldr	r3, [r7, #20]
 8005900:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005904:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	4a16      	ldr	r2, [pc, #88]	; (8005964 <TIM_OC3_SetConfig+0xe0>)
 800590a:	4293      	cmp	r3, r2
 800590c:	d003      	beq.n	8005916 <TIM_OC3_SetConfig+0x92>
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	4a15      	ldr	r2, [pc, #84]	; (8005968 <TIM_OC3_SetConfig+0xe4>)
 8005912:	4293      	cmp	r3, r2
 8005914:	d113      	bne.n	800593e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800591c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800591e:	693b      	ldr	r3, [r7, #16]
 8005920:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005924:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005926:	683b      	ldr	r3, [r7, #0]
 8005928:	695b      	ldr	r3, [r3, #20]
 800592a:	011b      	lsls	r3, r3, #4
 800592c:	693a      	ldr	r2, [r7, #16]
 800592e:	4313      	orrs	r3, r2
 8005930:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	011b      	lsls	r3, r3, #4
 8005938:	693a      	ldr	r2, [r7, #16]
 800593a:	4313      	orrs	r3, r2
 800593c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	693a      	ldr	r2, [r7, #16]
 8005942:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	68fa      	ldr	r2, [r7, #12]
 8005948:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800594a:	683b      	ldr	r3, [r7, #0]
 800594c:	685a      	ldr	r2, [r3, #4]
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	697a      	ldr	r2, [r7, #20]
 8005956:	621a      	str	r2, [r3, #32]
}
 8005958:	bf00      	nop
 800595a:	371c      	adds	r7, #28
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr
 8005964:	40010000 	.word	0x40010000
 8005968:	40010400 	.word	0x40010400

0800596c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800596c:	b480      	push	{r7}
 800596e:	b087      	sub	sp, #28
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
 8005974:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a1b      	ldr	r3, [r3, #32]
 800597a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005982:	687b      	ldr	r3, [r7, #4]
 8005984:	6a1b      	ldr	r3, [r3, #32]
 8005986:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	685b      	ldr	r3, [r3, #4]
 800598c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	69db      	ldr	r3, [r3, #28]
 8005992:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800599a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800599c:	68fb      	ldr	r3, [r7, #12]
 800599e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80059a2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059a4:	683b      	ldr	r3, [r7, #0]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	021b      	lsls	r3, r3, #8
 80059aa:	68fa      	ldr	r2, [r7, #12]
 80059ac:	4313      	orrs	r3, r2
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059b0:	693b      	ldr	r3, [r7, #16]
 80059b2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80059b6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059b8:	683b      	ldr	r3, [r7, #0]
 80059ba:	689b      	ldr	r3, [r3, #8]
 80059bc:	031b      	lsls	r3, r3, #12
 80059be:	693a      	ldr	r2, [r7, #16]
 80059c0:	4313      	orrs	r3, r2
 80059c2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	4a12      	ldr	r2, [pc, #72]	; (8005a10 <TIM_OC4_SetConfig+0xa4>)
 80059c8:	4293      	cmp	r3, r2
 80059ca:	d003      	beq.n	80059d4 <TIM_OC4_SetConfig+0x68>
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	4a11      	ldr	r2, [pc, #68]	; (8005a14 <TIM_OC4_SetConfig+0xa8>)
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d109      	bne.n	80059e8 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80059da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059dc:	683b      	ldr	r3, [r7, #0]
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	019b      	lsls	r3, r3, #6
 80059e2:	697a      	ldr	r2, [r7, #20]
 80059e4:	4313      	orrs	r3, r2
 80059e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	697a      	ldr	r2, [r7, #20]
 80059ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	68fa      	ldr	r2, [r7, #12]
 80059f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80059f4:	683b      	ldr	r3, [r7, #0]
 80059f6:	685a      	ldr	r2, [r3, #4]
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	693a      	ldr	r2, [r7, #16]
 8005a00:	621a      	str	r2, [r3, #32]
}
 8005a02:	bf00      	nop
 8005a04:	371c      	adds	r7, #28
 8005a06:	46bd      	mov	sp, r7
 8005a08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a0c:	4770      	bx	lr
 8005a0e:	bf00      	nop
 8005a10:	40010000 	.word	0x40010000
 8005a14:	40010400 	.word	0x40010400

08005a18 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8005a18:	b580      	push	{r7, lr}
 8005a1a:	b086      	sub	sp, #24
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
 8005a20:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005a22:	2300      	movs	r3, #0
 8005a24:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005a26:	687b      	ldr	r3, [r7, #4]
 8005a28:	681b      	ldr	r3, [r3, #0]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005a2e:	693b      	ldr	r3, [r7, #16]
 8005a30:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005a34:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8005a36:	683b      	ldr	r3, [r7, #0]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	693a      	ldr	r2, [r7, #16]
 8005a3c:	4313      	orrs	r3, r2
 8005a3e:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8005a40:	693b      	ldr	r3, [r7, #16]
 8005a42:	f023 0307 	bic.w	r3, r3, #7
 8005a46:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8005a48:	683b      	ldr	r3, [r7, #0]
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	693a      	ldr	r2, [r7, #16]
 8005a4e:	4313      	orrs	r3, r2
 8005a50:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	693a      	ldr	r2, [r7, #16]
 8005a58:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8005a5a:	683b      	ldr	r3, [r7, #0]
 8005a5c:	685b      	ldr	r3, [r3, #4]
 8005a5e:	2b70      	cmp	r3, #112	; 0x70
 8005a60:	d01a      	beq.n	8005a98 <TIM_SlaveTimer_SetConfig+0x80>
 8005a62:	2b70      	cmp	r3, #112	; 0x70
 8005a64:	d860      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a66:	2b60      	cmp	r3, #96	; 0x60
 8005a68:	d054      	beq.n	8005b14 <TIM_SlaveTimer_SetConfig+0xfc>
 8005a6a:	2b60      	cmp	r3, #96	; 0x60
 8005a6c:	d85c      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a6e:	2b50      	cmp	r3, #80	; 0x50
 8005a70:	d046      	beq.n	8005b00 <TIM_SlaveTimer_SetConfig+0xe8>
 8005a72:	2b50      	cmp	r3, #80	; 0x50
 8005a74:	d858      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a76:	2b40      	cmp	r3, #64	; 0x40
 8005a78:	d019      	beq.n	8005aae <TIM_SlaveTimer_SetConfig+0x96>
 8005a7a:	2b40      	cmp	r3, #64	; 0x40
 8005a7c:	d854      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a7e:	2b30      	cmp	r3, #48	; 0x30
 8005a80:	d055      	beq.n	8005b2e <TIM_SlaveTimer_SetConfig+0x116>
 8005a82:	2b30      	cmp	r3, #48	; 0x30
 8005a84:	d850      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a86:	2b20      	cmp	r3, #32
 8005a88:	d051      	beq.n	8005b2e <TIM_SlaveTimer_SetConfig+0x116>
 8005a8a:	2b20      	cmp	r3, #32
 8005a8c:	d84c      	bhi.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d04d      	beq.n	8005b2e <TIM_SlaveTimer_SetConfig+0x116>
 8005a92:	2b10      	cmp	r3, #16
 8005a94:	d04b      	beq.n	8005b2e <TIM_SlaveTimer_SetConfig+0x116>
 8005a96:	e047      	b.n	8005b28 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6818      	ldr	r0, [r3, #0]
 8005a9c:	683b      	ldr	r3, [r7, #0]
 8005a9e:	68d9      	ldr	r1, [r3, #12]
 8005aa0:	683b      	ldr	r3, [r7, #0]
 8005aa2:	689a      	ldr	r2, [r3, #8]
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	691b      	ldr	r3, [r3, #16]
 8005aa8:	f000 f8a6 	bl	8005bf8 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8005aac:	e040      	b.n	8005b30 <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 8005aae:	683b      	ldr	r3, [r7, #0]
 8005ab0:	681b      	ldr	r3, [r3, #0]
 8005ab2:	2b05      	cmp	r3, #5
 8005ab4:	d101      	bne.n	8005aba <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8005ab6:	2301      	movs	r3, #1
 8005ab8:	e03b      	b.n	8005b32 <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	681b      	ldr	r3, [r3, #0]
 8005abe:	6a1b      	ldr	r3, [r3, #32]
 8005ac0:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	6a1a      	ldr	r2, [r3, #32]
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	681b      	ldr	r3, [r3, #0]
 8005acc:	f022 0201 	bic.w	r2, r2, #1
 8005ad0:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	699b      	ldr	r3, [r3, #24]
 8005ad8:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005ada:	68bb      	ldr	r3, [r7, #8]
 8005adc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005ae0:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 8005ae2:	683b      	ldr	r3, [r7, #0]
 8005ae4:	691b      	ldr	r3, [r3, #16]
 8005ae6:	011b      	lsls	r3, r3, #4
 8005ae8:	68ba      	ldr	r2, [r7, #8]
 8005aea:	4313      	orrs	r3, r2
 8005aec:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	68ba      	ldr	r2, [r7, #8]
 8005af4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	68fa      	ldr	r2, [r7, #12]
 8005afc:	621a      	str	r2, [r3, #32]
      break;
 8005afe:	e017      	b.n	8005b30 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	6818      	ldr	r0, [r3, #0]
 8005b04:	683b      	ldr	r3, [r7, #0]
 8005b06:	6899      	ldr	r1, [r3, #8]
 8005b08:	683b      	ldr	r3, [r7, #0]
 8005b0a:	691b      	ldr	r3, [r3, #16]
 8005b0c:	461a      	mov	r2, r3
 8005b0e:	f000 f814 	bl	8005b3a <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005b12:	e00d      	b.n	8005b30 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	6818      	ldr	r0, [r3, #0]
 8005b18:	683b      	ldr	r3, [r7, #0]
 8005b1a:	6899      	ldr	r1, [r3, #8]
 8005b1c:	683b      	ldr	r3, [r7, #0]
 8005b1e:	691b      	ldr	r3, [r3, #16]
 8005b20:	461a      	mov	r2, r3
 8005b22:	f000 f839 	bl	8005b98 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 8005b26:	e003      	b.n	8005b30 <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	75fb      	strb	r3, [r7, #23]
      break;
 8005b2c:	e000      	b.n	8005b30 <TIM_SlaveTimer_SetConfig+0x118>
      break;
 8005b2e:	bf00      	nop
  }

  return status;
 8005b30:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b32:	4618      	mov	r0, r3
 8005b34:	3718      	adds	r7, #24
 8005b36:	46bd      	mov	sp, r7
 8005b38:	bd80      	pop	{r7, pc}

08005b3a <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b3a:	b480      	push	{r7}
 8005b3c:	b087      	sub	sp, #28
 8005b3e:	af00      	add	r7, sp, #0
 8005b40:	60f8      	str	r0, [r7, #12]
 8005b42:	60b9      	str	r1, [r7, #8]
 8005b44:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	6a1b      	ldr	r3, [r3, #32]
 8005b4a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	6a1b      	ldr	r3, [r3, #32]
 8005b50:	f023 0201 	bic.w	r2, r3, #1
 8005b54:	68fb      	ldr	r3, [r7, #12]
 8005b56:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005b5e:	693b      	ldr	r3, [r7, #16]
 8005b60:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005b64:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	011b      	lsls	r3, r3, #4
 8005b6a:	693a      	ldr	r2, [r7, #16]
 8005b6c:	4313      	orrs	r3, r2
 8005b6e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005b70:	697b      	ldr	r3, [r7, #20]
 8005b72:	f023 030a 	bic.w	r3, r3, #10
 8005b76:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005b78:	697a      	ldr	r2, [r7, #20]
 8005b7a:	68bb      	ldr	r3, [r7, #8]
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	693a      	ldr	r2, [r7, #16]
 8005b84:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	697a      	ldr	r2, [r7, #20]
 8005b8a:	621a      	str	r2, [r3, #32]
}
 8005b8c:	bf00      	nop
 8005b8e:	371c      	adds	r7, #28
 8005b90:	46bd      	mov	sp, r7
 8005b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b96:	4770      	bx	lr

08005b98 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005b98:	b480      	push	{r7}
 8005b9a:	b087      	sub	sp, #28
 8005b9c:	af00      	add	r7, sp, #0
 8005b9e:	60f8      	str	r0, [r7, #12]
 8005ba0:	60b9      	str	r1, [r7, #8]
 8005ba2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	6a1b      	ldr	r3, [r3, #32]
 8005ba8:	f023 0210 	bic.w	r2, r3, #16
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	699b      	ldr	r3, [r3, #24]
 8005bb4:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	6a1b      	ldr	r3, [r3, #32]
 8005bba:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005bbc:	697b      	ldr	r3, [r7, #20]
 8005bbe:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005bc2:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	031b      	lsls	r3, r3, #12
 8005bc8:	697a      	ldr	r2, [r7, #20]
 8005bca:	4313      	orrs	r3, r2
 8005bcc:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005bce:	693b      	ldr	r3, [r7, #16]
 8005bd0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8005bd4:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	011b      	lsls	r3, r3, #4
 8005bda:	693a      	ldr	r2, [r7, #16]
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	697a      	ldr	r2, [r7, #20]
 8005be4:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	693a      	ldr	r2, [r7, #16]
 8005bea:	621a      	str	r2, [r3, #32]
}
 8005bec:	bf00      	nop
 8005bee:	371c      	adds	r7, #28
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bf6:	4770      	bx	lr

08005bf8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005bf8:	b480      	push	{r7}
 8005bfa:	b087      	sub	sp, #28
 8005bfc:	af00      	add	r7, sp, #0
 8005bfe:	60f8      	str	r0, [r7, #12]
 8005c00:	60b9      	str	r1, [r7, #8]
 8005c02:	607a      	str	r2, [r7, #4]
 8005c04:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	689b      	ldr	r3, [r3, #8]
 8005c0a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005c0c:	697b      	ldr	r3, [r7, #20]
 8005c0e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005c12:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005c14:	683b      	ldr	r3, [r7, #0]
 8005c16:	021a      	lsls	r2, r3, #8
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	431a      	orrs	r2, r3
 8005c1c:	68bb      	ldr	r3, [r7, #8]
 8005c1e:	4313      	orrs	r3, r2
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	4313      	orrs	r3, r2
 8005c24:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	697a      	ldr	r2, [r7, #20]
 8005c2a:	609a      	str	r2, [r3, #8]
}
 8005c2c:	bf00      	nop
 8005c2e:	371c      	adds	r7, #28
 8005c30:	46bd      	mov	sp, r7
 8005c32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c36:	4770      	bx	lr

08005c38 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005c38:	b480      	push	{r7}
 8005c3a:	b087      	sub	sp, #28
 8005c3c:	af00      	add	r7, sp, #0
 8005c3e:	60f8      	str	r0, [r7, #12]
 8005c40:	60b9      	str	r1, [r7, #8]
 8005c42:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 031f 	and.w	r3, r3, #31
 8005c4a:	2201      	movs	r2, #1
 8005c4c:	fa02 f303 	lsl.w	r3, r2, r3
 8005c50:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a1a      	ldr	r2, [r3, #32]
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	43db      	mvns	r3, r3
 8005c5a:	401a      	ands	r2, r3
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	6a1a      	ldr	r2, [r3, #32]
 8005c64:	68bb      	ldr	r3, [r7, #8]
 8005c66:	f003 031f 	and.w	r3, r3, #31
 8005c6a:	6879      	ldr	r1, [r7, #4]
 8005c6c:	fa01 f303 	lsl.w	r3, r1, r3
 8005c70:	431a      	orrs	r2, r3
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	621a      	str	r2, [r3, #32]
}
 8005c76:	bf00      	nop
 8005c78:	371c      	adds	r7, #28
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c80:	4770      	bx	lr
	...

08005c84 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005c94:	2b01      	cmp	r3, #1
 8005c96:	d101      	bne.n	8005c9c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005c98:	2302      	movs	r3, #2
 8005c9a:	e05a      	b.n	8005d52 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	2202      	movs	r2, #2
 8005ca8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005cac:	687b      	ldr	r3, [r7, #4]
 8005cae:	681b      	ldr	r3, [r3, #0]
 8005cb0:	685b      	ldr	r3, [r3, #4]
 8005cb2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	689b      	ldr	r3, [r3, #8]
 8005cba:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cc2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005cc4:	683b      	ldr	r3, [r7, #0]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	68fa      	ldr	r2, [r7, #12]
 8005cca:	4313      	orrs	r3, r2
 8005ccc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	681b      	ldr	r3, [r3, #0]
 8005cd2:	68fa      	ldr	r2, [r7, #12]
 8005cd4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005cd6:	687b      	ldr	r3, [r7, #4]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	4a21      	ldr	r2, [pc, #132]	; (8005d60 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8005cdc:	4293      	cmp	r3, r2
 8005cde:	d022      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	681b      	ldr	r3, [r3, #0]
 8005ce4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005ce8:	d01d      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	4a1d      	ldr	r2, [pc, #116]	; (8005d64 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005cf0:	4293      	cmp	r3, r2
 8005cf2:	d018      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cf4:	687b      	ldr	r3, [r7, #4]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	4a1b      	ldr	r2, [pc, #108]	; (8005d68 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8005cfa:	4293      	cmp	r3, r2
 8005cfc:	d013      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a1a      	ldr	r2, [pc, #104]	; (8005d6c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005d04:	4293      	cmp	r3, r2
 8005d06:	d00e      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	681b      	ldr	r3, [r3, #0]
 8005d0c:	4a18      	ldr	r2, [pc, #96]	; (8005d70 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	d009      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	4a17      	ldr	r2, [pc, #92]	; (8005d74 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005d18:	4293      	cmp	r3, r2
 8005d1a:	d004      	beq.n	8005d26 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	681b      	ldr	r3, [r3, #0]
 8005d20:	4a15      	ldr	r2, [pc, #84]	; (8005d78 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005d22:	4293      	cmp	r3, r2
 8005d24:	d10c      	bne.n	8005d40 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005d26:	68bb      	ldr	r3, [r7, #8]
 8005d28:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d2c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005d2e:	683b      	ldr	r3, [r7, #0]
 8005d30:	685b      	ldr	r3, [r3, #4]
 8005d32:	68ba      	ldr	r2, [r7, #8]
 8005d34:	4313      	orrs	r3, r2
 8005d36:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	68ba      	ldr	r2, [r7, #8]
 8005d3e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	2201      	movs	r2, #1
 8005d44:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	2200      	movs	r2, #0
 8005d4c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005d50:	2300      	movs	r3, #0
}
 8005d52:	4618      	mov	r0, r3
 8005d54:	3714      	adds	r7, #20
 8005d56:	46bd      	mov	sp, r7
 8005d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d5c:	4770      	bx	lr
 8005d5e:	bf00      	nop
 8005d60:	40010000 	.word	0x40010000
 8005d64:	40000400 	.word	0x40000400
 8005d68:	40000800 	.word	0x40000800
 8005d6c:	40000c00 	.word	0x40000c00
 8005d70:	40010400 	.word	0x40010400
 8005d74:	40014000 	.word	0x40014000
 8005d78:	40001800 	.word	0x40001800

08005d7c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b082      	sub	sp, #8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d101      	bne.n	8005d8e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d8a:	2301      	movs	r3, #1
 8005d8c:	e03f      	b.n	8005e0e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d8e:	687b      	ldr	r3, [r7, #4]
 8005d90:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005d94:	b2db      	uxtb	r3, r3
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d106      	bne.n	8005da8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	2200      	movs	r2, #0
 8005d9e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005da2:	6878      	ldr	r0, [r7, #4]
 8005da4:	f7fb fd74 	bl	8001890 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2224      	movs	r2, #36	; 0x24
 8005dac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	68da      	ldr	r2, [r3, #12]
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	681b      	ldr	r3, [r3, #0]
 8005dba:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8005dbe:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005dc0:	6878      	ldr	r0, [r7, #4]
 8005dc2:	f000 f929 	bl	8006018 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	691a      	ldr	r2, [r3, #16]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005dd4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	681b      	ldr	r3, [r3, #0]
 8005dda:	695a      	ldr	r2, [r3, #20]
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005de4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005de6:	687b      	ldr	r3, [r7, #4]
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	68da      	ldr	r2, [r3, #12]
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005df4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	2200      	movs	r2, #0
 8005dfa:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	2220      	movs	r2, #32
 8005e00:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005e04:	687b      	ldr	r3, [r7, #4]
 8005e06:	2220      	movs	r2, #32
 8005e08:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8005e0c:	2300      	movs	r3, #0
}
 8005e0e:	4618      	mov	r0, r3
 8005e10:	3708      	adds	r7, #8
 8005e12:	46bd      	mov	sp, r7
 8005e14:	bd80      	pop	{r7, pc}

08005e16 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005e16:	b580      	push	{r7, lr}
 8005e18:	b08a      	sub	sp, #40	; 0x28
 8005e1a:	af02      	add	r7, sp, #8
 8005e1c:	60f8      	str	r0, [r7, #12]
 8005e1e:	60b9      	str	r1, [r7, #8]
 8005e20:	603b      	str	r3, [r7, #0]
 8005e22:	4613      	mov	r3, r2
 8005e24:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e26:	2300      	movs	r3, #0
 8005e28:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005e30:	b2db      	uxtb	r3, r3
 8005e32:	2b20      	cmp	r3, #32
 8005e34:	d17c      	bne.n	8005f30 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e36:	68bb      	ldr	r3, [r7, #8]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d002      	beq.n	8005e42 <HAL_UART_Transmit+0x2c>
 8005e3c:	88fb      	ldrh	r3, [r7, #6]
 8005e3e:	2b00      	cmp	r3, #0
 8005e40:	d101      	bne.n	8005e46 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e42:	2301      	movs	r3, #1
 8005e44:	e075      	b.n	8005f32 <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005e4c:	2b01      	cmp	r3, #1
 8005e4e:	d101      	bne.n	8005e54 <HAL_UART_Transmit+0x3e>
 8005e50:	2302      	movs	r3, #2
 8005e52:	e06e      	b.n	8005f32 <HAL_UART_Transmit+0x11c>
 8005e54:	68fb      	ldr	r3, [r7, #12]
 8005e56:	2201      	movs	r2, #1
 8005e58:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e5c:	68fb      	ldr	r3, [r7, #12]
 8005e5e:	2200      	movs	r2, #0
 8005e60:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e62:	68fb      	ldr	r3, [r7, #12]
 8005e64:	2221      	movs	r2, #33	; 0x21
 8005e66:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e6a:	f7fb fec9 	bl	8001c00 <HAL_GetTick>
 8005e6e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e70:	68fb      	ldr	r3, [r7, #12]
 8005e72:	88fa      	ldrh	r2, [r7, #6]
 8005e74:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	88fa      	ldrh	r2, [r7, #6]
 8005e7a:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005e84:	d108      	bne.n	8005e98 <HAL_UART_Transmit+0x82>
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	691b      	ldr	r3, [r3, #16]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d104      	bne.n	8005e98 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8005e8e:	2300      	movs	r3, #0
 8005e90:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e92:	68bb      	ldr	r3, [r7, #8]
 8005e94:	61bb      	str	r3, [r7, #24]
 8005e96:	e003      	b.n	8005ea0 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8005e98:	68bb      	ldr	r3, [r7, #8]
 8005e9a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e9c:	2300      	movs	r3, #0
 8005e9e:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	2200      	movs	r2, #0
 8005ea4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8005ea8:	e02a      	b.n	8005f00 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005eaa:	683b      	ldr	r3, [r7, #0]
 8005eac:	9300      	str	r3, [sp, #0]
 8005eae:	697b      	ldr	r3, [r7, #20]
 8005eb0:	2200      	movs	r2, #0
 8005eb2:	2180      	movs	r1, #128	; 0x80
 8005eb4:	68f8      	ldr	r0, [r7, #12]
 8005eb6:	f000 f840 	bl	8005f3a <UART_WaitOnFlagUntilTimeout>
 8005eba:	4603      	mov	r3, r0
 8005ebc:	2b00      	cmp	r3, #0
 8005ebe:	d001      	beq.n	8005ec4 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8005ec0:	2303      	movs	r3, #3
 8005ec2:	e036      	b.n	8005f32 <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d10b      	bne.n	8005ee2 <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005eca:	69bb      	ldr	r3, [r7, #24]
 8005ecc:	881b      	ldrh	r3, [r3, #0]
 8005ece:	461a      	mov	r2, r3
 8005ed0:	68fb      	ldr	r3, [r7, #12]
 8005ed2:	681b      	ldr	r3, [r3, #0]
 8005ed4:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005ed8:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005eda:	69bb      	ldr	r3, [r7, #24]
 8005edc:	3302      	adds	r3, #2
 8005ede:	61bb      	str	r3, [r7, #24]
 8005ee0:	e007      	b.n	8005ef2 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ee2:	69fb      	ldr	r3, [r7, #28]
 8005ee4:	781a      	ldrb	r2, [r3, #0]
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005eec:	69fb      	ldr	r3, [r7, #28]
 8005eee:	3301      	adds	r3, #1
 8005ef0:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005ef6:	b29b      	uxth	r3, r3
 8005ef8:	3b01      	subs	r3, #1
 8005efa:	b29a      	uxth	r2, r3
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005f04:	b29b      	uxth	r3, r3
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d1cf      	bne.n	8005eaa <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005f0a:	683b      	ldr	r3, [r7, #0]
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	2200      	movs	r2, #0
 8005f12:	2140      	movs	r1, #64	; 0x40
 8005f14:	68f8      	ldr	r0, [r7, #12]
 8005f16:	f000 f810 	bl	8005f3a <UART_WaitOnFlagUntilTimeout>
 8005f1a:	4603      	mov	r3, r0
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d001      	beq.n	8005f24 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8005f20:	2303      	movs	r3, #3
 8005f22:	e006      	b.n	8005f32 <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005f24:	68fb      	ldr	r3, [r7, #12]
 8005f26:	2220      	movs	r2, #32
 8005f28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8005f2c:	2300      	movs	r3, #0
 8005f2e:	e000      	b.n	8005f32 <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8005f30:	2302      	movs	r3, #2
  }
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3720      	adds	r7, #32
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f3a:	b580      	push	{r7, lr}
 8005f3c:	b090      	sub	sp, #64	; 0x40
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	60f8      	str	r0, [r7, #12]
 8005f42:	60b9      	str	r1, [r7, #8]
 8005f44:	603b      	str	r3, [r7, #0]
 8005f46:	4613      	mov	r3, r2
 8005f48:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f4a:	e050      	b.n	8005fee <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f4e:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8005f52:	d04c      	beq.n	8005fee <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8005f54:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d007      	beq.n	8005f6a <UART_WaitOnFlagUntilTimeout+0x30>
 8005f5a:	f7fb fe51 	bl	8001c00 <HAL_GetTick>
 8005f5e:	4602      	mov	r2, r0
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	1ad3      	subs	r3, r2, r3
 8005f64:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f66:	429a      	cmp	r2, r3
 8005f68:	d241      	bcs.n	8005fee <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	330c      	adds	r3, #12
 8005f70:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005f74:	e853 3f00 	ldrex	r3, [r3]
 8005f78:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005f7a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005f7c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8005f80:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005f82:	68fb      	ldr	r3, [r7, #12]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	330c      	adds	r3, #12
 8005f88:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005f8a:	637a      	str	r2, [r7, #52]	; 0x34
 8005f8c:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f8e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8005f90:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8005f92:	e841 2300 	strex	r3, r2, [r1]
 8005f96:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8005f98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005f9a:	2b00      	cmp	r3, #0
 8005f9c:	d1e5      	bne.n	8005f6a <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005f9e:	68fb      	ldr	r3, [r7, #12]
 8005fa0:	681b      	ldr	r3, [r3, #0]
 8005fa2:	3314      	adds	r3, #20
 8005fa4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fa6:	697b      	ldr	r3, [r7, #20]
 8005fa8:	e853 3f00 	ldrex	r3, [r3]
 8005fac:	613b      	str	r3, [r7, #16]
   return(result);
 8005fae:	693b      	ldr	r3, [r7, #16]
 8005fb0:	f023 0301 	bic.w	r3, r3, #1
 8005fb4:	63bb      	str	r3, [r7, #56]	; 0x38
 8005fb6:	68fb      	ldr	r3, [r7, #12]
 8005fb8:	681b      	ldr	r3, [r3, #0]
 8005fba:	3314      	adds	r3, #20
 8005fbc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005fbe:	623a      	str	r2, [r7, #32]
 8005fc0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fc2:	69f9      	ldr	r1, [r7, #28]
 8005fc4:	6a3a      	ldr	r2, [r7, #32]
 8005fc6:	e841 2300 	strex	r3, r2, [r1]
 8005fca:	61bb      	str	r3, [r7, #24]
   return(result);
 8005fcc:	69bb      	ldr	r3, [r7, #24]
 8005fce:	2b00      	cmp	r3, #0
 8005fd0:	d1e5      	bne.n	8005f9e <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2220      	movs	r2, #32
 8005fd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2220      	movs	r2, #32
 8005fde:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2200      	movs	r2, #0
 8005fe6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8005fea:	2303      	movs	r3, #3
 8005fec:	e00f      	b.n	800600e <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	681a      	ldr	r2, [r3, #0]
 8005ff4:	68bb      	ldr	r3, [r7, #8]
 8005ff6:	4013      	ands	r3, r2
 8005ff8:	68ba      	ldr	r2, [r7, #8]
 8005ffa:	429a      	cmp	r2, r3
 8005ffc:	bf0c      	ite	eq
 8005ffe:	2301      	moveq	r3, #1
 8006000:	2300      	movne	r3, #0
 8006002:	b2db      	uxtb	r3, r3
 8006004:	461a      	mov	r2, r3
 8006006:	79fb      	ldrb	r3, [r7, #7]
 8006008:	429a      	cmp	r2, r3
 800600a:	d09f      	beq.n	8005f4c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800600c:	2300      	movs	r3, #0
}
 800600e:	4618      	mov	r0, r3
 8006010:	3740      	adds	r7, #64	; 0x40
 8006012:	46bd      	mov	sp, r7
 8006014:	bd80      	pop	{r7, pc}
	...

08006018 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006018:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800601c:	b0c0      	sub	sp, #256	; 0x100
 800601e:	af00      	add	r7, sp, #0
 8006020:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006024:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	691b      	ldr	r3, [r3, #16]
 800602c:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006034:	68d9      	ldr	r1, [r3, #12]
 8006036:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800603a:	681a      	ldr	r2, [r3, #0]
 800603c:	ea40 0301 	orr.w	r3, r0, r1
 8006040:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006046:	689a      	ldr	r2, [r3, #8]
 8006048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800604c:	691b      	ldr	r3, [r3, #16]
 800604e:	431a      	orrs	r2, r3
 8006050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006054:	695b      	ldr	r3, [r3, #20]
 8006056:	431a      	orrs	r2, r3
 8006058:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800605c:	69db      	ldr	r3, [r3, #28]
 800605e:	4313      	orrs	r3, r2
 8006060:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8006064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	68db      	ldr	r3, [r3, #12]
 800606c:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006070:	f021 010c 	bic.w	r1, r1, #12
 8006074:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006078:	681a      	ldr	r2, [r3, #0]
 800607a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800607e:	430b      	orrs	r3, r1
 8006080:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006082:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	695b      	ldr	r3, [r3, #20]
 800608a:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800608e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006092:	6999      	ldr	r1, [r3, #24]
 8006094:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006098:	681a      	ldr	r2, [r3, #0]
 800609a:	ea40 0301 	orr.w	r3, r0, r1
 800609e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80060a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060a4:	681a      	ldr	r2, [r3, #0]
 80060a6:	4b8f      	ldr	r3, [pc, #572]	; (80062e4 <UART_SetConfig+0x2cc>)
 80060a8:	429a      	cmp	r2, r3
 80060aa:	d005      	beq.n	80060b8 <UART_SetConfig+0xa0>
 80060ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060b0:	681a      	ldr	r2, [r3, #0]
 80060b2:	4b8d      	ldr	r3, [pc, #564]	; (80062e8 <UART_SetConfig+0x2d0>)
 80060b4:	429a      	cmp	r2, r3
 80060b6:	d104      	bne.n	80060c2 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80060b8:	f7fd f886 	bl	80031c8 <HAL_RCC_GetPCLK2Freq>
 80060bc:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80060c0:	e003      	b.n	80060ca <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80060c2:	f7fd f86d 	bl	80031a0 <HAL_RCC_GetPCLK1Freq>
 80060c6:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80060ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80060ce:	69db      	ldr	r3, [r3, #28]
 80060d0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80060d4:	f040 810c 	bne.w	80062f0 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80060d8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80060dc:	2200      	movs	r2, #0
 80060de:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80060e2:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80060e6:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80060ea:	4622      	mov	r2, r4
 80060ec:	462b      	mov	r3, r5
 80060ee:	1891      	adds	r1, r2, r2
 80060f0:	65b9      	str	r1, [r7, #88]	; 0x58
 80060f2:	415b      	adcs	r3, r3
 80060f4:	65fb      	str	r3, [r7, #92]	; 0x5c
 80060f6:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80060fa:	4621      	mov	r1, r4
 80060fc:	eb12 0801 	adds.w	r8, r2, r1
 8006100:	4629      	mov	r1, r5
 8006102:	eb43 0901 	adc.w	r9, r3, r1
 8006106:	f04f 0200 	mov.w	r2, #0
 800610a:	f04f 0300 	mov.w	r3, #0
 800610e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8006112:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006116:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800611a:	4690      	mov	r8, r2
 800611c:	4699      	mov	r9, r3
 800611e:	4623      	mov	r3, r4
 8006120:	eb18 0303 	adds.w	r3, r8, r3
 8006124:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8006128:	462b      	mov	r3, r5
 800612a:	eb49 0303 	adc.w	r3, r9, r3
 800612e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8006132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006136:	685b      	ldr	r3, [r3, #4]
 8006138:	2200      	movs	r2, #0
 800613a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800613e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8006142:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8006146:	460b      	mov	r3, r1
 8006148:	18db      	adds	r3, r3, r3
 800614a:	653b      	str	r3, [r7, #80]	; 0x50
 800614c:	4613      	mov	r3, r2
 800614e:	eb42 0303 	adc.w	r3, r2, r3
 8006152:	657b      	str	r3, [r7, #84]	; 0x54
 8006154:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8006158:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 800615c:	f7fa f8b0 	bl	80002c0 <__aeabi_uldivmod>
 8006160:	4602      	mov	r2, r0
 8006162:	460b      	mov	r3, r1
 8006164:	4b61      	ldr	r3, [pc, #388]	; (80062ec <UART_SetConfig+0x2d4>)
 8006166:	fba3 2302 	umull	r2, r3, r3, r2
 800616a:	095b      	lsrs	r3, r3, #5
 800616c:	011c      	lsls	r4, r3, #4
 800616e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006172:	2200      	movs	r2, #0
 8006174:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8006178:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 800617c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8006180:	4642      	mov	r2, r8
 8006182:	464b      	mov	r3, r9
 8006184:	1891      	adds	r1, r2, r2
 8006186:	64b9      	str	r1, [r7, #72]	; 0x48
 8006188:	415b      	adcs	r3, r3
 800618a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800618c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8006190:	4641      	mov	r1, r8
 8006192:	eb12 0a01 	adds.w	sl, r2, r1
 8006196:	4649      	mov	r1, r9
 8006198:	eb43 0b01 	adc.w	fp, r3, r1
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	f04f 0300 	mov.w	r3, #0
 80061a4:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80061a8:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80061ac:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80061b0:	4692      	mov	sl, r2
 80061b2:	469b      	mov	fp, r3
 80061b4:	4643      	mov	r3, r8
 80061b6:	eb1a 0303 	adds.w	r3, sl, r3
 80061ba:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80061be:	464b      	mov	r3, r9
 80061c0:	eb4b 0303 	adc.w	r3, fp, r3
 80061c4:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80061c8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2200      	movs	r2, #0
 80061d0:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80061d4:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80061d8:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80061dc:	460b      	mov	r3, r1
 80061de:	18db      	adds	r3, r3, r3
 80061e0:	643b      	str	r3, [r7, #64]	; 0x40
 80061e2:	4613      	mov	r3, r2
 80061e4:	eb42 0303 	adc.w	r3, r2, r3
 80061e8:	647b      	str	r3, [r7, #68]	; 0x44
 80061ea:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80061ee:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80061f2:	f7fa f865 	bl	80002c0 <__aeabi_uldivmod>
 80061f6:	4602      	mov	r2, r0
 80061f8:	460b      	mov	r3, r1
 80061fa:	4611      	mov	r1, r2
 80061fc:	4b3b      	ldr	r3, [pc, #236]	; (80062ec <UART_SetConfig+0x2d4>)
 80061fe:	fba3 2301 	umull	r2, r3, r3, r1
 8006202:	095b      	lsrs	r3, r3, #5
 8006204:	2264      	movs	r2, #100	; 0x64
 8006206:	fb02 f303 	mul.w	r3, r2, r3
 800620a:	1acb      	subs	r3, r1, r3
 800620c:	00db      	lsls	r3, r3, #3
 800620e:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006212:	4b36      	ldr	r3, [pc, #216]	; (80062ec <UART_SetConfig+0x2d4>)
 8006214:	fba3 2302 	umull	r2, r3, r3, r2
 8006218:	095b      	lsrs	r3, r3, #5
 800621a:	005b      	lsls	r3, r3, #1
 800621c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006220:	441c      	add	r4, r3
 8006222:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006226:	2200      	movs	r2, #0
 8006228:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800622c:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8006230:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8006234:	4642      	mov	r2, r8
 8006236:	464b      	mov	r3, r9
 8006238:	1891      	adds	r1, r2, r2
 800623a:	63b9      	str	r1, [r7, #56]	; 0x38
 800623c:	415b      	adcs	r3, r3
 800623e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006240:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006244:	4641      	mov	r1, r8
 8006246:	1851      	adds	r1, r2, r1
 8006248:	6339      	str	r1, [r7, #48]	; 0x30
 800624a:	4649      	mov	r1, r9
 800624c:	414b      	adcs	r3, r1
 800624e:	637b      	str	r3, [r7, #52]	; 0x34
 8006250:	f04f 0200 	mov.w	r2, #0
 8006254:	f04f 0300 	mov.w	r3, #0
 8006258:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 800625c:	4659      	mov	r1, fp
 800625e:	00cb      	lsls	r3, r1, #3
 8006260:	4651      	mov	r1, sl
 8006262:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006266:	4651      	mov	r1, sl
 8006268:	00ca      	lsls	r2, r1, #3
 800626a:	4610      	mov	r0, r2
 800626c:	4619      	mov	r1, r3
 800626e:	4603      	mov	r3, r0
 8006270:	4642      	mov	r2, r8
 8006272:	189b      	adds	r3, r3, r2
 8006274:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8006278:	464b      	mov	r3, r9
 800627a:	460a      	mov	r2, r1
 800627c:	eb42 0303 	adc.w	r3, r2, r3
 8006280:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006284:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006288:	685b      	ldr	r3, [r3, #4]
 800628a:	2200      	movs	r2, #0
 800628c:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006290:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8006294:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8006298:	460b      	mov	r3, r1
 800629a:	18db      	adds	r3, r3, r3
 800629c:	62bb      	str	r3, [r7, #40]	; 0x28
 800629e:	4613      	mov	r3, r2
 80062a0:	eb42 0303 	adc.w	r3, r2, r3
 80062a4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80062a6:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80062aa:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80062ae:	f7fa f807 	bl	80002c0 <__aeabi_uldivmod>
 80062b2:	4602      	mov	r2, r0
 80062b4:	460b      	mov	r3, r1
 80062b6:	4b0d      	ldr	r3, [pc, #52]	; (80062ec <UART_SetConfig+0x2d4>)
 80062b8:	fba3 1302 	umull	r1, r3, r3, r2
 80062bc:	095b      	lsrs	r3, r3, #5
 80062be:	2164      	movs	r1, #100	; 0x64
 80062c0:	fb01 f303 	mul.w	r3, r1, r3
 80062c4:	1ad3      	subs	r3, r2, r3
 80062c6:	00db      	lsls	r3, r3, #3
 80062c8:	3332      	adds	r3, #50	; 0x32
 80062ca:	4a08      	ldr	r2, [pc, #32]	; (80062ec <UART_SetConfig+0x2d4>)
 80062cc:	fba2 2303 	umull	r2, r3, r2, r3
 80062d0:	095b      	lsrs	r3, r3, #5
 80062d2:	f003 0207 	and.w	r2, r3, #7
 80062d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	4422      	add	r2, r4
 80062de:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80062e0:	e106      	b.n	80064f0 <UART_SetConfig+0x4d8>
 80062e2:	bf00      	nop
 80062e4:	40011000 	.word	0x40011000
 80062e8:	40011400 	.word	0x40011400
 80062ec:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80062f0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80062f4:	2200      	movs	r2, #0
 80062f6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80062fa:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 80062fe:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8006302:	4642      	mov	r2, r8
 8006304:	464b      	mov	r3, r9
 8006306:	1891      	adds	r1, r2, r2
 8006308:	6239      	str	r1, [r7, #32]
 800630a:	415b      	adcs	r3, r3
 800630c:	627b      	str	r3, [r7, #36]	; 0x24
 800630e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006312:	4641      	mov	r1, r8
 8006314:	1854      	adds	r4, r2, r1
 8006316:	4649      	mov	r1, r9
 8006318:	eb43 0501 	adc.w	r5, r3, r1
 800631c:	f04f 0200 	mov.w	r2, #0
 8006320:	f04f 0300 	mov.w	r3, #0
 8006324:	00eb      	lsls	r3, r5, #3
 8006326:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800632a:	00e2      	lsls	r2, r4, #3
 800632c:	4614      	mov	r4, r2
 800632e:	461d      	mov	r5, r3
 8006330:	4643      	mov	r3, r8
 8006332:	18e3      	adds	r3, r4, r3
 8006334:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8006338:	464b      	mov	r3, r9
 800633a:	eb45 0303 	adc.w	r3, r5, r3
 800633e:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006342:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006346:	685b      	ldr	r3, [r3, #4]
 8006348:	2200      	movs	r2, #0
 800634a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800634e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8006352:	f04f 0200 	mov.w	r2, #0
 8006356:	f04f 0300 	mov.w	r3, #0
 800635a:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800635e:	4629      	mov	r1, r5
 8006360:	008b      	lsls	r3, r1, #2
 8006362:	4621      	mov	r1, r4
 8006364:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006368:	4621      	mov	r1, r4
 800636a:	008a      	lsls	r2, r1, #2
 800636c:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8006370:	f7f9 ffa6 	bl	80002c0 <__aeabi_uldivmod>
 8006374:	4602      	mov	r2, r0
 8006376:	460b      	mov	r3, r1
 8006378:	4b60      	ldr	r3, [pc, #384]	; (80064fc <UART_SetConfig+0x4e4>)
 800637a:	fba3 2302 	umull	r2, r3, r3, r2
 800637e:	095b      	lsrs	r3, r3, #5
 8006380:	011c      	lsls	r4, r3, #4
 8006382:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8006386:	2200      	movs	r2, #0
 8006388:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800638c:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8006390:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8006394:	4642      	mov	r2, r8
 8006396:	464b      	mov	r3, r9
 8006398:	1891      	adds	r1, r2, r2
 800639a:	61b9      	str	r1, [r7, #24]
 800639c:	415b      	adcs	r3, r3
 800639e:	61fb      	str	r3, [r7, #28]
 80063a0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063a4:	4641      	mov	r1, r8
 80063a6:	1851      	adds	r1, r2, r1
 80063a8:	6139      	str	r1, [r7, #16]
 80063aa:	4649      	mov	r1, r9
 80063ac:	414b      	adcs	r3, r1
 80063ae:	617b      	str	r3, [r7, #20]
 80063b0:	f04f 0200 	mov.w	r2, #0
 80063b4:	f04f 0300 	mov.w	r3, #0
 80063b8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80063bc:	4659      	mov	r1, fp
 80063be:	00cb      	lsls	r3, r1, #3
 80063c0:	4651      	mov	r1, sl
 80063c2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80063c6:	4651      	mov	r1, sl
 80063c8:	00ca      	lsls	r2, r1, #3
 80063ca:	4610      	mov	r0, r2
 80063cc:	4619      	mov	r1, r3
 80063ce:	4603      	mov	r3, r0
 80063d0:	4642      	mov	r2, r8
 80063d2:	189b      	adds	r3, r3, r2
 80063d4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80063d8:	464b      	mov	r3, r9
 80063da:	460a      	mov	r2, r1
 80063dc:	eb42 0303 	adc.w	r3, r2, r3
 80063e0:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80063e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80063e8:	685b      	ldr	r3, [r3, #4]
 80063ea:	2200      	movs	r2, #0
 80063ec:	67bb      	str	r3, [r7, #120]	; 0x78
 80063ee:	67fa      	str	r2, [r7, #124]	; 0x7c
 80063f0:	f04f 0200 	mov.w	r2, #0
 80063f4:	f04f 0300 	mov.w	r3, #0
 80063f8:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 80063fc:	4649      	mov	r1, r9
 80063fe:	008b      	lsls	r3, r1, #2
 8006400:	4641      	mov	r1, r8
 8006402:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006406:	4641      	mov	r1, r8
 8006408:	008a      	lsls	r2, r1, #2
 800640a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800640e:	f7f9 ff57 	bl	80002c0 <__aeabi_uldivmod>
 8006412:	4602      	mov	r2, r0
 8006414:	460b      	mov	r3, r1
 8006416:	4611      	mov	r1, r2
 8006418:	4b38      	ldr	r3, [pc, #224]	; (80064fc <UART_SetConfig+0x4e4>)
 800641a:	fba3 2301 	umull	r2, r3, r3, r1
 800641e:	095b      	lsrs	r3, r3, #5
 8006420:	2264      	movs	r2, #100	; 0x64
 8006422:	fb02 f303 	mul.w	r3, r2, r3
 8006426:	1acb      	subs	r3, r1, r3
 8006428:	011b      	lsls	r3, r3, #4
 800642a:	3332      	adds	r3, #50	; 0x32
 800642c:	4a33      	ldr	r2, [pc, #204]	; (80064fc <UART_SetConfig+0x4e4>)
 800642e:	fba2 2303 	umull	r2, r3, r2, r3
 8006432:	095b      	lsrs	r3, r3, #5
 8006434:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006438:	441c      	add	r4, r3
 800643a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800643e:	2200      	movs	r2, #0
 8006440:	673b      	str	r3, [r7, #112]	; 0x70
 8006442:	677a      	str	r2, [r7, #116]	; 0x74
 8006444:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8006448:	4642      	mov	r2, r8
 800644a:	464b      	mov	r3, r9
 800644c:	1891      	adds	r1, r2, r2
 800644e:	60b9      	str	r1, [r7, #8]
 8006450:	415b      	adcs	r3, r3
 8006452:	60fb      	str	r3, [r7, #12]
 8006454:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006458:	4641      	mov	r1, r8
 800645a:	1851      	adds	r1, r2, r1
 800645c:	6039      	str	r1, [r7, #0]
 800645e:	4649      	mov	r1, r9
 8006460:	414b      	adcs	r3, r1
 8006462:	607b      	str	r3, [r7, #4]
 8006464:	f04f 0200 	mov.w	r2, #0
 8006468:	f04f 0300 	mov.w	r3, #0
 800646c:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006470:	4659      	mov	r1, fp
 8006472:	00cb      	lsls	r3, r1, #3
 8006474:	4651      	mov	r1, sl
 8006476:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800647a:	4651      	mov	r1, sl
 800647c:	00ca      	lsls	r2, r1, #3
 800647e:	4610      	mov	r0, r2
 8006480:	4619      	mov	r1, r3
 8006482:	4603      	mov	r3, r0
 8006484:	4642      	mov	r2, r8
 8006486:	189b      	adds	r3, r3, r2
 8006488:	66bb      	str	r3, [r7, #104]	; 0x68
 800648a:	464b      	mov	r3, r9
 800648c:	460a      	mov	r2, r1
 800648e:	eb42 0303 	adc.w	r3, r2, r3
 8006492:	66fb      	str	r3, [r7, #108]	; 0x6c
 8006494:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8006498:	685b      	ldr	r3, [r3, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	663b      	str	r3, [r7, #96]	; 0x60
 800649e:	667a      	str	r2, [r7, #100]	; 0x64
 80064a0:	f04f 0200 	mov.w	r2, #0
 80064a4:	f04f 0300 	mov.w	r3, #0
 80064a8:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80064ac:	4649      	mov	r1, r9
 80064ae:	008b      	lsls	r3, r1, #2
 80064b0:	4641      	mov	r1, r8
 80064b2:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80064b6:	4641      	mov	r1, r8
 80064b8:	008a      	lsls	r2, r1, #2
 80064ba:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80064be:	f7f9 feff 	bl	80002c0 <__aeabi_uldivmod>
 80064c2:	4602      	mov	r2, r0
 80064c4:	460b      	mov	r3, r1
 80064c6:	4b0d      	ldr	r3, [pc, #52]	; (80064fc <UART_SetConfig+0x4e4>)
 80064c8:	fba3 1302 	umull	r1, r3, r3, r2
 80064cc:	095b      	lsrs	r3, r3, #5
 80064ce:	2164      	movs	r1, #100	; 0x64
 80064d0:	fb01 f303 	mul.w	r3, r1, r3
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	011b      	lsls	r3, r3, #4
 80064d8:	3332      	adds	r3, #50	; 0x32
 80064da:	4a08      	ldr	r2, [pc, #32]	; (80064fc <UART_SetConfig+0x4e4>)
 80064dc:	fba2 2303 	umull	r2, r3, r2, r3
 80064e0:	095b      	lsrs	r3, r3, #5
 80064e2:	f003 020f 	and.w	r2, r3, #15
 80064e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80064ea:	681b      	ldr	r3, [r3, #0]
 80064ec:	4422      	add	r2, r4
 80064ee:	609a      	str	r2, [r3, #8]
}
 80064f0:	bf00      	nop
 80064f2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80064f6:	46bd      	mov	sp, r7
 80064f8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80064fc:	51eb851f 	.word	0x51eb851f

08006500 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 8006500:	b580      	push	{r7, lr}
 8006502:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 8006504:	4904      	ldr	r1, [pc, #16]	; (8006518 <MX_FATFS_Init+0x18>)
 8006506:	4805      	ldr	r0, [pc, #20]	; (800651c <MX_FATFS_Init+0x1c>)
 8006508:	f003 f8f6 	bl	80096f8 <FATFS_LinkDriver>
 800650c:	4603      	mov	r3, r0
 800650e:	461a      	mov	r2, r3
 8006510:	4b03      	ldr	r3, [pc, #12]	; (8006520 <MX_FATFS_Init+0x20>)
 8006512:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 8006514:	bf00      	nop
 8006516:	bd80      	pop	{r7, pc}
 8006518:	200031cc 	.word	0x200031cc
 800651c:	2000049c 	.word	0x2000049c
 8006520:	200031c8 	.word	0x200031c8

08006524 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 8006524:	b480      	push	{r7}
 8006526:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 8006528:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800652a:	4618      	mov	r0, r3
 800652c:	46bd      	mov	sp, r7
 800652e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006532:	4770      	bx	lr

08006534 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 8006534:	b580      	push	{r7, lr}
 8006536:	b082      	sub	sp, #8
 8006538:	af00      	add	r7, sp, #0
 800653a:	4603      	mov	r3, r0
 800653c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_initialize(pdrv);
 800653e:	79fb      	ldrb	r3, [r7, #7]
 8006540:	4618      	mov	r0, r3
 8006542:	f000 f9d3 	bl	80068ec <USER_SPI_initialize>
 8006546:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 8006548:	4618      	mov	r0, r3
 800654a:	3708      	adds	r7, #8
 800654c:	46bd      	mov	sp, r7
 800654e:	bd80      	pop	{r7, pc}

08006550 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006550:	b580      	push	{r7, lr}
 8006552:	b082      	sub	sp, #8
 8006554:	af00      	add	r7, sp, #0
 8006556:	4603      	mov	r3, r0
 8006558:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
//    Stat = STA_NOINIT;
//    return Stat;
	return USER_SPI_status(pdrv);
 800655a:	79fb      	ldrb	r3, [r7, #7]
 800655c:	4618      	mov	r0, r3
 800655e:	f000 fab1 	bl	8006ac4 <USER_SPI_status>
 8006562:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 8006564:	4618      	mov	r0, r3
 8006566:	3708      	adds	r7, #8
 8006568:	46bd      	mov	sp, r7
 800656a:	bd80      	pop	{r7, pc}

0800656c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800656c:	b580      	push	{r7, lr}
 800656e:	b084      	sub	sp, #16
 8006570:	af00      	add	r7, sp, #0
 8006572:	60b9      	str	r1, [r7, #8]
 8006574:	607a      	str	r2, [r7, #4]
 8006576:	603b      	str	r3, [r7, #0]
 8006578:	4603      	mov	r3, r0
 800657a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    //return RES_OK;
	return USER_SPI_read(pdrv, buff, sector, count);
 800657c:	7bf8      	ldrb	r0, [r7, #15]
 800657e:	683b      	ldr	r3, [r7, #0]
 8006580:	687a      	ldr	r2, [r7, #4]
 8006582:	68b9      	ldr	r1, [r7, #8]
 8006584:	f000 fab4 	bl	8006af0 <USER_SPI_read>
 8006588:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800658a:	4618      	mov	r0, r3
 800658c:	3710      	adds	r7, #16
 800658e:	46bd      	mov	sp, r7
 8006590:	bd80      	pop	{r7, pc}

08006592 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006592:	b580      	push	{r7, lr}
 8006594:	b084      	sub	sp, #16
 8006596:	af00      	add	r7, sp, #0
 8006598:	60b9      	str	r1, [r7, #8]
 800659a:	607a      	str	r2, [r7, #4]
 800659c:	603b      	str	r3, [r7, #0]
 800659e:	4603      	mov	r3, r0
 80065a0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
//    return RES_OK;
	return USER_SPI_write(pdrv, buff, sector, count);
 80065a2:	7bf8      	ldrb	r0, [r7, #15]
 80065a4:	683b      	ldr	r3, [r7, #0]
 80065a6:	687a      	ldr	r2, [r7, #4]
 80065a8:	68b9      	ldr	r1, [r7, #8]
 80065aa:	f000 fb07 	bl	8006bbc <USER_SPI_write>
 80065ae:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 80065b0:	4618      	mov	r0, r3
 80065b2:	3710      	adds	r7, #16
 80065b4:	46bd      	mov	sp, r7
 80065b6:	bd80      	pop	{r7, pc}

080065b8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 80065b8:	b580      	push	{r7, lr}
 80065ba:	b082      	sub	sp, #8
 80065bc:	af00      	add	r7, sp, #0
 80065be:	4603      	mov	r3, r0
 80065c0:	603a      	str	r2, [r7, #0]
 80065c2:	71fb      	strb	r3, [r7, #7]
 80065c4:	460b      	mov	r3, r1
 80065c6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
//    DRESULT res = RES_ERROR;
//    return res;
	return USER_SPI_ioctl(pdrv, cmd, buff);
 80065c8:	79b9      	ldrb	r1, [r7, #6]
 80065ca:	79fb      	ldrb	r3, [r7, #7]
 80065cc:	683a      	ldr	r2, [r7, #0]
 80065ce:	4618      	mov	r0, r3
 80065d0:	f000 fb70 	bl	8006cb4 <USER_SPI_ioctl>
 80065d4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 80065d6:	4618      	mov	r0, r3
 80065d8:	3708      	adds	r7, #8
 80065da:	46bd      	mov	sp, r7
 80065dc:	bd80      	pop	{r7, pc}
	...

080065e0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 80065e0:	b580      	push	{r7, lr}
 80065e2:	b082      	sub	sp, #8
 80065e4:	af00      	add	r7, sp, #0
 80065e6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 80065e8:	f7fb fb0a 	bl	8001c00 <HAL_GetTick>
 80065ec:	4603      	mov	r3, r0
 80065ee:	4a04      	ldr	r2, [pc, #16]	; (8006600 <SPI_Timer_On+0x20>)
 80065f0:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 80065f2:	4a04      	ldr	r2, [pc, #16]	; (8006604 <SPI_Timer_On+0x24>)
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	6013      	str	r3, [r2, #0]
}
 80065f8:	bf00      	nop
 80065fa:	3708      	adds	r7, #8
 80065fc:	46bd      	mov	sp, r7
 80065fe:	bd80      	pop	{r7, pc}
 8006600:	200031d4 	.word	0x200031d4
 8006604:	200031d8 	.word	0x200031d8

08006608 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 8006608:	b580      	push	{r7, lr}
 800660a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800660c:	f7fb faf8 	bl	8001c00 <HAL_GetTick>
 8006610:	4602      	mov	r2, r0
 8006612:	4b06      	ldr	r3, [pc, #24]	; (800662c <SPI_Timer_Status+0x24>)
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	1ad2      	subs	r2, r2, r3
 8006618:	4b05      	ldr	r3, [pc, #20]	; (8006630 <SPI_Timer_Status+0x28>)
 800661a:	681b      	ldr	r3, [r3, #0]
 800661c:	429a      	cmp	r2, r3
 800661e:	bf34      	ite	cc
 8006620:	2301      	movcc	r3, #1
 8006622:	2300      	movcs	r3, #0
 8006624:	b2db      	uxtb	r3, r3
}
 8006626:	4618      	mov	r0, r3
 8006628:	bd80      	pop	{r7, pc}
 800662a:	bf00      	nop
 800662c:	200031d4 	.word	0x200031d4
 8006630:	200031d8 	.word	0x200031d8

08006634 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 8006634:	b580      	push	{r7, lr}
 8006636:	b086      	sub	sp, #24
 8006638:	af02      	add	r7, sp, #8
 800663a:	4603      	mov	r3, r0
 800663c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800663e:	f107 020f 	add.w	r2, r7, #15
 8006642:	1df9      	adds	r1, r7, #7
 8006644:	2332      	movs	r3, #50	; 0x32
 8006646:	9300      	str	r3, [sp, #0]
 8006648:	2301      	movs	r3, #1
 800664a:	4804      	ldr	r0, [pc, #16]	; (800665c <xchg_spi+0x28>)
 800664c:	f7fe f9d5 	bl	80049fa <HAL_SPI_TransmitReceive>
    return rxDat;
 8006650:	7bfb      	ldrb	r3, [r7, #15]
}
 8006652:	4618      	mov	r0, r3
 8006654:	3710      	adds	r7, #16
 8006656:	46bd      	mov	sp, r7
 8006658:	bd80      	pop	{r7, pc}
 800665a:	bf00      	nop
 800665c:	20002fd8 	.word	0x20002fd8

08006660 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 8006660:	b590      	push	{r4, r7, lr}
 8006662:	b085      	sub	sp, #20
 8006664:	af00      	add	r7, sp, #0
 8006666:	6078      	str	r0, [r7, #4]
 8006668:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800666a:	2300      	movs	r3, #0
 800666c:	60fb      	str	r3, [r7, #12]
 800666e:	e00a      	b.n	8006686 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	68fb      	ldr	r3, [r7, #12]
 8006674:	18d4      	adds	r4, r2, r3
 8006676:	20ff      	movs	r0, #255	; 0xff
 8006678:	f7ff ffdc 	bl	8006634 <xchg_spi>
 800667c:	4603      	mov	r3, r0
 800667e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 8006680:	68fb      	ldr	r3, [r7, #12]
 8006682:	3301      	adds	r3, #1
 8006684:	60fb      	str	r3, [r7, #12]
 8006686:	68fa      	ldr	r2, [r7, #12]
 8006688:	683b      	ldr	r3, [r7, #0]
 800668a:	429a      	cmp	r2, r3
 800668c:	d3f0      	bcc.n	8006670 <rcvr_spi_multi+0x10>
	}
}
 800668e:	bf00      	nop
 8006690:	bf00      	nop
 8006692:	3714      	adds	r7, #20
 8006694:	46bd      	mov	sp, r7
 8006696:	bd90      	pop	{r4, r7, pc}

08006698 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 8006698:	b580      	push	{r7, lr}
 800669a:	b082      	sub	sp, #8
 800669c:	af00      	add	r7, sp, #0
 800669e:	6078      	str	r0, [r7, #4]
 80066a0:	6039      	str	r1, [r7, #0]
	HAL_SPI_Transmit(&SD_SPI_HANDLE, buff, btx, HAL_MAX_DELAY);
 80066a2:	683b      	ldr	r3, [r7, #0]
 80066a4:	b29a      	uxth	r2, r3
 80066a6:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80066aa:	6879      	ldr	r1, [r7, #4]
 80066ac:	4803      	ldr	r0, [pc, #12]	; (80066bc <xmit_spi_multi+0x24>)
 80066ae:	f7fe f868 	bl	8004782 <HAL_SPI_Transmit>
}
 80066b2:	bf00      	nop
 80066b4:	3708      	adds	r7, #8
 80066b6:	46bd      	mov	sp, r7
 80066b8:	bd80      	pop	{r7, pc}
 80066ba:	bf00      	nop
 80066bc:	20002fd8 	.word	0x20002fd8

080066c0 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 80066c0:	b580      	push	{r7, lr}
 80066c2:	b086      	sub	sp, #24
 80066c4:	af00      	add	r7, sp, #0
 80066c6:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 80066c8:	f7fb fa9a 	bl	8001c00 <HAL_GetTick>
 80066cc:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 80066d2:	20ff      	movs	r0, #255	; 0xff
 80066d4:	f7ff ffae 	bl	8006634 <xchg_spi>
 80066d8:	4603      	mov	r3, r0
 80066da:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 80066dc:	7bfb      	ldrb	r3, [r7, #15]
 80066de:	2bff      	cmp	r3, #255	; 0xff
 80066e0:	d007      	beq.n	80066f2 <wait_ready+0x32>
 80066e2:	f7fb fa8d 	bl	8001c00 <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	693a      	ldr	r2, [r7, #16]
 80066ee:	429a      	cmp	r2, r3
 80066f0:	d8ef      	bhi.n	80066d2 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 80066f2:	7bfb      	ldrb	r3, [r7, #15]
 80066f4:	2bff      	cmp	r3, #255	; 0xff
 80066f6:	bf0c      	ite	eq
 80066f8:	2301      	moveq	r3, #1
 80066fa:	2300      	movne	r3, #0
 80066fc:	b2db      	uxtb	r3, r3
}
 80066fe:	4618      	mov	r0, r3
 8006700:	3718      	adds	r7, #24
 8006702:	46bd      	mov	sp, r7
 8006704:	bd80      	pop	{r7, pc}
	...

08006708 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 8006708:	b580      	push	{r7, lr}
 800670a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800670c:	2201      	movs	r2, #1
 800670e:	2102      	movs	r1, #2
 8006710:	4803      	ldr	r0, [pc, #12]	; (8006720 <despiselect+0x18>)
 8006712:	f7fc f903 	bl	800291c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 8006716:	20ff      	movs	r0, #255	; 0xff
 8006718:	f7ff ff8c 	bl	8006634 <xchg_spi>

}
 800671c:	bf00      	nop
 800671e:	bd80      	pop	{r7, pc}
 8006720:	40020400 	.word	0x40020400

08006724 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 8006724:	b580      	push	{r7, lr}
 8006726:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 8006728:	2200      	movs	r2, #0
 800672a:	2102      	movs	r1, #2
 800672c:	4809      	ldr	r0, [pc, #36]	; (8006754 <spiselect+0x30>)
 800672e:	f7fc f8f5 	bl	800291c <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 8006732:	20ff      	movs	r0, #255	; 0xff
 8006734:	f7ff ff7e 	bl	8006634 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 8006738:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800673c:	f7ff ffc0 	bl	80066c0 <wait_ready>
 8006740:	4603      	mov	r3, r0
 8006742:	2b00      	cmp	r3, #0
 8006744:	d001      	beq.n	800674a <spiselect+0x26>
 8006746:	2301      	movs	r3, #1
 8006748:	e002      	b.n	8006750 <spiselect+0x2c>

	despiselect();
 800674a:	f7ff ffdd 	bl	8006708 <despiselect>
	return 0;	/* Timeout */
 800674e:	2300      	movs	r3, #0
}
 8006750:	4618      	mov	r0, r3
 8006752:	bd80      	pop	{r7, pc}
 8006754:	40020400 	.word	0x40020400

08006758 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b084      	sub	sp, #16
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]
 8006760:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 8006762:	20c8      	movs	r0, #200	; 0xc8
 8006764:	f7ff ff3c 	bl	80065e0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 8006768:	20ff      	movs	r0, #255	; 0xff
 800676a:	f7ff ff63 	bl	8006634 <xchg_spi>
 800676e:	4603      	mov	r3, r0
 8006770:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	2bff      	cmp	r3, #255	; 0xff
 8006776:	d104      	bne.n	8006782 <rcvr_datablock+0x2a>
 8006778:	f7ff ff46 	bl	8006608 <SPI_Timer_Status>
 800677c:	4603      	mov	r3, r0
 800677e:	2b00      	cmp	r3, #0
 8006780:	d1f2      	bne.n	8006768 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 8006782:	7bfb      	ldrb	r3, [r7, #15]
 8006784:	2bfe      	cmp	r3, #254	; 0xfe
 8006786:	d001      	beq.n	800678c <rcvr_datablock+0x34>
 8006788:	2300      	movs	r3, #0
 800678a:	e00a      	b.n	80067a2 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800678c:	6839      	ldr	r1, [r7, #0]
 800678e:	6878      	ldr	r0, [r7, #4]
 8006790:	f7ff ff66 	bl	8006660 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 8006794:	20ff      	movs	r0, #255	; 0xff
 8006796:	f7ff ff4d 	bl	8006634 <xchg_spi>
 800679a:	20ff      	movs	r0, #255	; 0xff
 800679c:	f7ff ff4a 	bl	8006634 <xchg_spi>

	return 1;						/* Function succeeded */
 80067a0:	2301      	movs	r3, #1
}
 80067a2:	4618      	mov	r0, r3
 80067a4:	3710      	adds	r7, #16
 80067a6:	46bd      	mov	sp, r7
 80067a8:	bd80      	pop	{r7, pc}

080067aa <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 80067aa:	b580      	push	{r7, lr}
 80067ac:	b084      	sub	sp, #16
 80067ae:	af00      	add	r7, sp, #0
 80067b0:	6078      	str	r0, [r7, #4]
 80067b2:	460b      	mov	r3, r1
 80067b4:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 80067b6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80067ba:	f7ff ff81 	bl	80066c0 <wait_ready>
 80067be:	4603      	mov	r3, r0
 80067c0:	2b00      	cmp	r3, #0
 80067c2:	d101      	bne.n	80067c8 <xmit_datablock+0x1e>
 80067c4:	2300      	movs	r3, #0
 80067c6:	e01e      	b.n	8006806 <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 80067c8:	78fb      	ldrb	r3, [r7, #3]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff ff32 	bl	8006634 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 80067d0:	78fb      	ldrb	r3, [r7, #3]
 80067d2:	2bfd      	cmp	r3, #253	; 0xfd
 80067d4:	d016      	beq.n	8006804 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 80067d6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80067da:	6878      	ldr	r0, [r7, #4]
 80067dc:	f7ff ff5c 	bl	8006698 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 80067e0:	20ff      	movs	r0, #255	; 0xff
 80067e2:	f7ff ff27 	bl	8006634 <xchg_spi>
 80067e6:	20ff      	movs	r0, #255	; 0xff
 80067e8:	f7ff ff24 	bl	8006634 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 80067ec:	20ff      	movs	r0, #255	; 0xff
 80067ee:	f7ff ff21 	bl	8006634 <xchg_spi>
 80067f2:	4603      	mov	r3, r0
 80067f4:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 80067f6:	7bfb      	ldrb	r3, [r7, #15]
 80067f8:	f003 031f 	and.w	r3, r3, #31
 80067fc:	2b05      	cmp	r3, #5
 80067fe:	d001      	beq.n	8006804 <xmit_datablock+0x5a>
 8006800:	2300      	movs	r3, #0
 8006802:	e000      	b.n	8006806 <xmit_datablock+0x5c>
	}
	return 1;
 8006804:	2301      	movs	r3, #1
}
 8006806:	4618      	mov	r0, r3
 8006808:	3710      	adds	r7, #16
 800680a:	46bd      	mov	sp, r7
 800680c:	bd80      	pop	{r7, pc}

0800680e <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800680e:	b580      	push	{r7, lr}
 8006810:	b084      	sub	sp, #16
 8006812:	af00      	add	r7, sp, #0
 8006814:	4603      	mov	r3, r0
 8006816:	6039      	str	r1, [r7, #0]
 8006818:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800681a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800681e:	2b00      	cmp	r3, #0
 8006820:	da0e      	bge.n	8006840 <send_cmd+0x32>
		cmd &= 0x7F;
 8006822:	79fb      	ldrb	r3, [r7, #7]
 8006824:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006828:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800682a:	2100      	movs	r1, #0
 800682c:	2037      	movs	r0, #55	; 0x37
 800682e:	f7ff ffee 	bl	800680e <send_cmd>
 8006832:	4603      	mov	r3, r0
 8006834:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 8006836:	7bbb      	ldrb	r3, [r7, #14]
 8006838:	2b01      	cmp	r3, #1
 800683a:	d901      	bls.n	8006840 <send_cmd+0x32>
 800683c:	7bbb      	ldrb	r3, [r7, #14]
 800683e:	e051      	b.n	80068e4 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 8006840:	79fb      	ldrb	r3, [r7, #7]
 8006842:	2b0c      	cmp	r3, #12
 8006844:	d008      	beq.n	8006858 <send_cmd+0x4a>
		despiselect();
 8006846:	f7ff ff5f 	bl	8006708 <despiselect>
		if (!spiselect()) return 0xFF;
 800684a:	f7ff ff6b 	bl	8006724 <spiselect>
 800684e:	4603      	mov	r3, r0
 8006850:	2b00      	cmp	r3, #0
 8006852:	d101      	bne.n	8006858 <send_cmd+0x4a>
 8006854:	23ff      	movs	r3, #255	; 0xff
 8006856:	e045      	b.n	80068e4 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 8006858:	79fb      	ldrb	r3, [r7, #7]
 800685a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800685e:	b2db      	uxtb	r3, r3
 8006860:	4618      	mov	r0, r3
 8006862:	f7ff fee7 	bl	8006634 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 8006866:	683b      	ldr	r3, [r7, #0]
 8006868:	0e1b      	lsrs	r3, r3, #24
 800686a:	b2db      	uxtb	r3, r3
 800686c:	4618      	mov	r0, r3
 800686e:	f7ff fee1 	bl	8006634 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 8006872:	683b      	ldr	r3, [r7, #0]
 8006874:	0c1b      	lsrs	r3, r3, #16
 8006876:	b2db      	uxtb	r3, r3
 8006878:	4618      	mov	r0, r3
 800687a:	f7ff fedb 	bl	8006634 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800687e:	683b      	ldr	r3, [r7, #0]
 8006880:	0a1b      	lsrs	r3, r3, #8
 8006882:	b2db      	uxtb	r3, r3
 8006884:	4618      	mov	r0, r3
 8006886:	f7ff fed5 	bl	8006634 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	b2db      	uxtb	r3, r3
 800688e:	4618      	mov	r0, r3
 8006890:	f7ff fed0 	bl	8006634 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 8006894:	2301      	movs	r3, #1
 8006896:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 8006898:	79fb      	ldrb	r3, [r7, #7]
 800689a:	2b00      	cmp	r3, #0
 800689c:	d101      	bne.n	80068a2 <send_cmd+0x94>
 800689e:	2395      	movs	r3, #149	; 0x95
 80068a0:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 80068a2:	79fb      	ldrb	r3, [r7, #7]
 80068a4:	2b08      	cmp	r3, #8
 80068a6:	d101      	bne.n	80068ac <send_cmd+0x9e>
 80068a8:	2387      	movs	r3, #135	; 0x87
 80068aa:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 80068ac:	7bfb      	ldrb	r3, [r7, #15]
 80068ae:	4618      	mov	r0, r3
 80068b0:	f7ff fec0 	bl	8006634 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 80068b4:	79fb      	ldrb	r3, [r7, #7]
 80068b6:	2b0c      	cmp	r3, #12
 80068b8:	d102      	bne.n	80068c0 <send_cmd+0xb2>
 80068ba:	20ff      	movs	r0, #255	; 0xff
 80068bc:	f7ff feba 	bl	8006634 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 80068c0:	230a      	movs	r3, #10
 80068c2:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 80068c4:	20ff      	movs	r0, #255	; 0xff
 80068c6:	f7ff feb5 	bl	8006634 <xchg_spi>
 80068ca:	4603      	mov	r3, r0
 80068cc:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 80068ce:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	da05      	bge.n	80068e2 <send_cmd+0xd4>
 80068d6:	7bfb      	ldrb	r3, [r7, #15]
 80068d8:	3b01      	subs	r3, #1
 80068da:	73fb      	strb	r3, [r7, #15]
 80068dc:	7bfb      	ldrb	r3, [r7, #15]
 80068de:	2b00      	cmp	r3, #0
 80068e0:	d1f0      	bne.n	80068c4 <send_cmd+0xb6>

	return res;							/* Return received response */
 80068e2:	7bbb      	ldrb	r3, [r7, #14]
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3710      	adds	r7, #16
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 80068ec:	b590      	push	{r4, r7, lr}
 80068ee:	b085      	sub	sp, #20
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	4603      	mov	r3, r0
 80068f4:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 80068f6:	79fb      	ldrb	r3, [r7, #7]
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d001      	beq.n	8006900 <USER_SPI_initialize+0x14>
 80068fc:	2301      	movs	r3, #1
 80068fe:	e0d6      	b.n	8006aae <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 8006900:	4b6d      	ldr	r3, [pc, #436]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	b2db      	uxtb	r3, r3
 8006906:	f003 0302 	and.w	r3, r3, #2
 800690a:	2b00      	cmp	r3, #0
 800690c:	d003      	beq.n	8006916 <USER_SPI_initialize+0x2a>
 800690e:	4b6a      	ldr	r3, [pc, #424]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006910:	781b      	ldrb	r3, [r3, #0]
 8006912:	b2db      	uxtb	r3, r3
 8006914:	e0cb      	b.n	8006aae <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 8006916:	4b69      	ldr	r3, [pc, #420]	; (8006abc <USER_SPI_initialize+0x1d0>)
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006920:	4b66      	ldr	r3, [pc, #408]	; (8006abc <USER_SPI_initialize+0x1d0>)
 8006922:	681b      	ldr	r3, [r3, #0]
 8006924:	f042 0230 	orr.w	r2, r2, #48	; 0x30
 8006928:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800692a:	230a      	movs	r3, #10
 800692c:	73fb      	strb	r3, [r7, #15]
 800692e:	e005      	b.n	800693c <USER_SPI_initialize+0x50>
 8006930:	20ff      	movs	r0, #255	; 0xff
 8006932:	f7ff fe7f 	bl	8006634 <xchg_spi>
 8006936:	7bfb      	ldrb	r3, [r7, #15]
 8006938:	3b01      	subs	r3, #1
 800693a:	73fb      	strb	r3, [r7, #15]
 800693c:	7bfb      	ldrb	r3, [r7, #15]
 800693e:	2b00      	cmp	r3, #0
 8006940:	d1f6      	bne.n	8006930 <USER_SPI_initialize+0x44>

	ty = 0;
 8006942:	2300      	movs	r3, #0
 8006944:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 8006946:	2100      	movs	r1, #0
 8006948:	2000      	movs	r0, #0
 800694a:	f7ff ff60 	bl	800680e <send_cmd>
 800694e:	4603      	mov	r3, r0
 8006950:	2b01      	cmp	r3, #1
 8006952:	f040 808b 	bne.w	8006a6c <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 8006956:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800695a:	f7ff fe41 	bl	80065e0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800695e:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006962:	2008      	movs	r0, #8
 8006964:	f7ff ff53 	bl	800680e <send_cmd>
 8006968:	4603      	mov	r3, r0
 800696a:	2b01      	cmp	r3, #1
 800696c:	d151      	bne.n	8006a12 <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800696e:	2300      	movs	r3, #0
 8006970:	73fb      	strb	r3, [r7, #15]
 8006972:	e00d      	b.n	8006990 <USER_SPI_initialize+0xa4>
 8006974:	7bfc      	ldrb	r4, [r7, #15]
 8006976:	20ff      	movs	r0, #255	; 0xff
 8006978:	f7ff fe5c 	bl	8006634 <xchg_spi>
 800697c:	4603      	mov	r3, r0
 800697e:	461a      	mov	r2, r3
 8006980:	f104 0310 	add.w	r3, r4, #16
 8006984:	443b      	add	r3, r7
 8006986:	f803 2c08 	strb.w	r2, [r3, #-8]
 800698a:	7bfb      	ldrb	r3, [r7, #15]
 800698c:	3301      	adds	r3, #1
 800698e:	73fb      	strb	r3, [r7, #15]
 8006990:	7bfb      	ldrb	r3, [r7, #15]
 8006992:	2b03      	cmp	r3, #3
 8006994:	d9ee      	bls.n	8006974 <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 8006996:	7abb      	ldrb	r3, [r7, #10]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d167      	bne.n	8006a6c <USER_SPI_initialize+0x180>
 800699c:	7afb      	ldrb	r3, [r7, #11]
 800699e:	2baa      	cmp	r3, #170	; 0xaa
 80069a0:	d164      	bne.n	8006a6c <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 80069a2:	bf00      	nop
 80069a4:	f7ff fe30 	bl	8006608 <SPI_Timer_Status>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d007      	beq.n	80069be <USER_SPI_initialize+0xd2>
 80069ae:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 80069b2:	20a9      	movs	r0, #169	; 0xa9
 80069b4:	f7ff ff2b 	bl	800680e <send_cmd>
 80069b8:	4603      	mov	r3, r0
 80069ba:	2b00      	cmp	r3, #0
 80069bc:	d1f2      	bne.n	80069a4 <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 80069be:	f7ff fe23 	bl	8006608 <SPI_Timer_Status>
 80069c2:	4603      	mov	r3, r0
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d051      	beq.n	8006a6c <USER_SPI_initialize+0x180>
 80069c8:	2100      	movs	r1, #0
 80069ca:	203a      	movs	r0, #58	; 0x3a
 80069cc:	f7ff ff1f 	bl	800680e <send_cmd>
 80069d0:	4603      	mov	r3, r0
 80069d2:	2b00      	cmp	r3, #0
 80069d4:	d14a      	bne.n	8006a6c <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 80069d6:	2300      	movs	r3, #0
 80069d8:	73fb      	strb	r3, [r7, #15]
 80069da:	e00d      	b.n	80069f8 <USER_SPI_initialize+0x10c>
 80069dc:	7bfc      	ldrb	r4, [r7, #15]
 80069de:	20ff      	movs	r0, #255	; 0xff
 80069e0:	f7ff fe28 	bl	8006634 <xchg_spi>
 80069e4:	4603      	mov	r3, r0
 80069e6:	461a      	mov	r2, r3
 80069e8:	f104 0310 	add.w	r3, r4, #16
 80069ec:	443b      	add	r3, r7
 80069ee:	f803 2c08 	strb.w	r2, [r3, #-8]
 80069f2:	7bfb      	ldrb	r3, [r7, #15]
 80069f4:	3301      	adds	r3, #1
 80069f6:	73fb      	strb	r3, [r7, #15]
 80069f8:	7bfb      	ldrb	r3, [r7, #15]
 80069fa:	2b03      	cmp	r3, #3
 80069fc:	d9ee      	bls.n	80069dc <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 80069fe:	7a3b      	ldrb	r3, [r7, #8]
 8006a00:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a04:	2b00      	cmp	r3, #0
 8006a06:	d001      	beq.n	8006a0c <USER_SPI_initialize+0x120>
 8006a08:	230c      	movs	r3, #12
 8006a0a:	e000      	b.n	8006a0e <USER_SPI_initialize+0x122>
 8006a0c:	2304      	movs	r3, #4
 8006a0e:	737b      	strb	r3, [r7, #13]
 8006a10:	e02c      	b.n	8006a6c <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 8006a12:	2100      	movs	r1, #0
 8006a14:	20a9      	movs	r0, #169	; 0xa9
 8006a16:	f7ff fefa 	bl	800680e <send_cmd>
 8006a1a:	4603      	mov	r3, r0
 8006a1c:	2b01      	cmp	r3, #1
 8006a1e:	d804      	bhi.n	8006a2a <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 8006a20:	2302      	movs	r3, #2
 8006a22:	737b      	strb	r3, [r7, #13]
 8006a24:	23a9      	movs	r3, #169	; 0xa9
 8006a26:	73bb      	strb	r3, [r7, #14]
 8006a28:	e003      	b.n	8006a32 <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 8006a2a:	2301      	movs	r3, #1
 8006a2c:	737b      	strb	r3, [r7, #13]
 8006a2e:	2301      	movs	r3, #1
 8006a30:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 8006a32:	bf00      	nop
 8006a34:	f7ff fde8 	bl	8006608 <SPI_Timer_Status>
 8006a38:	4603      	mov	r3, r0
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d007      	beq.n	8006a4e <USER_SPI_initialize+0x162>
 8006a3e:	7bbb      	ldrb	r3, [r7, #14]
 8006a40:	2100      	movs	r1, #0
 8006a42:	4618      	mov	r0, r3
 8006a44:	f7ff fee3 	bl	800680e <send_cmd>
 8006a48:	4603      	mov	r3, r0
 8006a4a:	2b00      	cmp	r3, #0
 8006a4c:	d1f2      	bne.n	8006a34 <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 8006a4e:	f7ff fddb 	bl	8006608 <SPI_Timer_Status>
 8006a52:	4603      	mov	r3, r0
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d007      	beq.n	8006a68 <USER_SPI_initialize+0x17c>
 8006a58:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006a5c:	2010      	movs	r0, #16
 8006a5e:	f7ff fed6 	bl	800680e <send_cmd>
 8006a62:	4603      	mov	r3, r0
 8006a64:	2b00      	cmp	r3, #0
 8006a66:	d001      	beq.n	8006a6c <USER_SPI_initialize+0x180>
				ty = 0;
 8006a68:	2300      	movs	r3, #0
 8006a6a:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 8006a6c:	4a14      	ldr	r2, [pc, #80]	; (8006ac0 <USER_SPI_initialize+0x1d4>)
 8006a6e:	7b7b      	ldrb	r3, [r7, #13]
 8006a70:	7013      	strb	r3, [r2, #0]
	despiselect();
 8006a72:	f7ff fe49 	bl	8006708 <despiselect>

	if (ty) {			/* OK */
 8006a76:	7b7b      	ldrb	r3, [r7, #13]
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d012      	beq.n	8006aa2 <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 8006a7c:	4b0f      	ldr	r3, [pc, #60]	; (8006abc <USER_SPI_initialize+0x1d0>)
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	681b      	ldr	r3, [r3, #0]
 8006a82:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 8006a86:	4b0d      	ldr	r3, [pc, #52]	; (8006abc <USER_SPI_initialize+0x1d0>)
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f042 0210 	orr.w	r2, r2, #16
 8006a8e:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 8006a90:	4b09      	ldr	r3, [pc, #36]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006a92:	781b      	ldrb	r3, [r3, #0]
 8006a94:	b2db      	uxtb	r3, r3
 8006a96:	f023 0301 	bic.w	r3, r3, #1
 8006a9a:	b2da      	uxtb	r2, r3
 8006a9c:	4b06      	ldr	r3, [pc, #24]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006a9e:	701a      	strb	r2, [r3, #0]
 8006aa0:	e002      	b.n	8006aa8 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 8006aa2:	4b05      	ldr	r3, [pc, #20]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006aa4:	2201      	movs	r2, #1
 8006aa6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 8006aa8:	4b03      	ldr	r3, [pc, #12]	; (8006ab8 <USER_SPI_initialize+0x1cc>)
 8006aaa:	781b      	ldrb	r3, [r3, #0]
 8006aac:	b2db      	uxtb	r3, r3
}
 8006aae:	4618      	mov	r0, r3
 8006ab0:	3714      	adds	r7, #20
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd90      	pop	{r4, r7, pc}
 8006ab6:	bf00      	nop
 8006ab8:	200004b0 	.word	0x200004b0
 8006abc:	20002fd8 	.word	0x20002fd8
 8006ac0:	200031d0 	.word	0x200031d0

08006ac4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 8006ac4:	b480      	push	{r7}
 8006ac6:	b083      	sub	sp, #12
 8006ac8:	af00      	add	r7, sp, #0
 8006aca:	4603      	mov	r3, r0
 8006acc:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 8006ace:	79fb      	ldrb	r3, [r7, #7]
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d001      	beq.n	8006ad8 <USER_SPI_status+0x14>
 8006ad4:	2301      	movs	r3, #1
 8006ad6:	e002      	b.n	8006ade <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 8006ad8:	4b04      	ldr	r3, [pc, #16]	; (8006aec <USER_SPI_status+0x28>)
 8006ada:	781b      	ldrb	r3, [r3, #0]
 8006adc:	b2db      	uxtb	r3, r3
}
 8006ade:	4618      	mov	r0, r3
 8006ae0:	370c      	adds	r7, #12
 8006ae2:	46bd      	mov	sp, r7
 8006ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae8:	4770      	bx	lr
 8006aea:	bf00      	nop
 8006aec:	200004b0 	.word	0x200004b0

08006af0 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 8006af0:	b580      	push	{r7, lr}
 8006af2:	b084      	sub	sp, #16
 8006af4:	af00      	add	r7, sp, #0
 8006af6:	60b9      	str	r1, [r7, #8]
 8006af8:	607a      	str	r2, [r7, #4]
 8006afa:	603b      	str	r3, [r7, #0]
 8006afc:	4603      	mov	r3, r0
 8006afe:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006b00:	7bfb      	ldrb	r3, [r7, #15]
 8006b02:	2b00      	cmp	r3, #0
 8006b04:	d102      	bne.n	8006b0c <USER_SPI_read+0x1c>
 8006b06:	683b      	ldr	r3, [r7, #0]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	d101      	bne.n	8006b10 <USER_SPI_read+0x20>
 8006b0c:	2304      	movs	r3, #4
 8006b0e:	e04d      	b.n	8006bac <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006b10:	4b28      	ldr	r3, [pc, #160]	; (8006bb4 <USER_SPI_read+0xc4>)
 8006b12:	781b      	ldrb	r3, [r3, #0]
 8006b14:	b2db      	uxtb	r3, r3
 8006b16:	f003 0301 	and.w	r3, r3, #1
 8006b1a:	2b00      	cmp	r3, #0
 8006b1c:	d001      	beq.n	8006b22 <USER_SPI_read+0x32>
 8006b1e:	2303      	movs	r3, #3
 8006b20:	e044      	b.n	8006bac <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 8006b22:	4b25      	ldr	r3, [pc, #148]	; (8006bb8 <USER_SPI_read+0xc8>)
 8006b24:	781b      	ldrb	r3, [r3, #0]
 8006b26:	f003 0308 	and.w	r3, r3, #8
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d102      	bne.n	8006b34 <USER_SPI_read+0x44>
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	025b      	lsls	r3, r3, #9
 8006b32:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 8006b34:	683b      	ldr	r3, [r7, #0]
 8006b36:	2b01      	cmp	r3, #1
 8006b38:	d111      	bne.n	8006b5e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 8006b3a:	6879      	ldr	r1, [r7, #4]
 8006b3c:	2011      	movs	r0, #17
 8006b3e:	f7ff fe66 	bl	800680e <send_cmd>
 8006b42:	4603      	mov	r3, r0
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d129      	bne.n	8006b9c <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 8006b48:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b4c:	68b8      	ldr	r0, [r7, #8]
 8006b4e:	f7ff fe03 	bl	8006758 <rcvr_datablock>
 8006b52:	4603      	mov	r3, r0
 8006b54:	2b00      	cmp	r3, #0
 8006b56:	d021      	beq.n	8006b9c <USER_SPI_read+0xac>
			count = 0;
 8006b58:	2300      	movs	r3, #0
 8006b5a:	603b      	str	r3, [r7, #0]
 8006b5c:	e01e      	b.n	8006b9c <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 8006b5e:	6879      	ldr	r1, [r7, #4]
 8006b60:	2012      	movs	r0, #18
 8006b62:	f7ff fe54 	bl	800680e <send_cmd>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d117      	bne.n	8006b9c <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 8006b6c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8006b70:	68b8      	ldr	r0, [r7, #8]
 8006b72:	f7ff fdf1 	bl	8006758 <rcvr_datablock>
 8006b76:	4603      	mov	r3, r0
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d00a      	beq.n	8006b92 <USER_SPI_read+0xa2>
				buff += 512;
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006b82:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006b84:	683b      	ldr	r3, [r7, #0]
 8006b86:	3b01      	subs	r3, #1
 8006b88:	603b      	str	r3, [r7, #0]
 8006b8a:	683b      	ldr	r3, [r7, #0]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1ed      	bne.n	8006b6c <USER_SPI_read+0x7c>
 8006b90:	e000      	b.n	8006b94 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 8006b92:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 8006b94:	2100      	movs	r1, #0
 8006b96:	200c      	movs	r0, #12
 8006b98:	f7ff fe39 	bl	800680e <send_cmd>
		}
	}
	despiselect();
 8006b9c:	f7ff fdb4 	bl	8006708 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	2b00      	cmp	r3, #0
 8006ba4:	bf14      	ite	ne
 8006ba6:	2301      	movne	r3, #1
 8006ba8:	2300      	moveq	r3, #0
 8006baa:	b2db      	uxtb	r3, r3
}
 8006bac:	4618      	mov	r0, r3
 8006bae:	3710      	adds	r7, #16
 8006bb0:	46bd      	mov	sp, r7
 8006bb2:	bd80      	pop	{r7, pc}
 8006bb4:	200004b0 	.word	0x200004b0
 8006bb8:	200031d0 	.word	0x200031d0

08006bbc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 8006bbc:	b580      	push	{r7, lr}
 8006bbe:	b084      	sub	sp, #16
 8006bc0:	af00      	add	r7, sp, #0
 8006bc2:	60b9      	str	r1, [r7, #8]
 8006bc4:	607a      	str	r2, [r7, #4]
 8006bc6:	603b      	str	r3, [r7, #0]
 8006bc8:	4603      	mov	r3, r0
 8006bca:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 8006bcc:	7bfb      	ldrb	r3, [r7, #15]
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d102      	bne.n	8006bd8 <USER_SPI_write+0x1c>
 8006bd2:	683b      	ldr	r3, [r7, #0]
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d101      	bne.n	8006bdc <USER_SPI_write+0x20>
 8006bd8:	2304      	movs	r3, #4
 8006bda:	e063      	b.n	8006ca4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 8006bdc:	4b33      	ldr	r3, [pc, #204]	; (8006cac <USER_SPI_write+0xf0>)
 8006bde:	781b      	ldrb	r3, [r3, #0]
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	f003 0301 	and.w	r3, r3, #1
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d001      	beq.n	8006bee <USER_SPI_write+0x32>
 8006bea:	2303      	movs	r3, #3
 8006bec:	e05a      	b.n	8006ca4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 8006bee:	4b2f      	ldr	r3, [pc, #188]	; (8006cac <USER_SPI_write+0xf0>)
 8006bf0:	781b      	ldrb	r3, [r3, #0]
 8006bf2:	b2db      	uxtb	r3, r3
 8006bf4:	f003 0304 	and.w	r3, r3, #4
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d001      	beq.n	8006c00 <USER_SPI_write+0x44>
 8006bfc:	2302      	movs	r3, #2
 8006bfe:	e051      	b.n	8006ca4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 8006c00:	4b2b      	ldr	r3, [pc, #172]	; (8006cb0 <USER_SPI_write+0xf4>)
 8006c02:	781b      	ldrb	r3, [r3, #0]
 8006c04:	f003 0308 	and.w	r3, r3, #8
 8006c08:	2b00      	cmp	r3, #0
 8006c0a:	d102      	bne.n	8006c12 <USER_SPI_write+0x56>
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	025b      	lsls	r3, r3, #9
 8006c10:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 8006c12:	683b      	ldr	r3, [r7, #0]
 8006c14:	2b01      	cmp	r3, #1
 8006c16:	d110      	bne.n	8006c3a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 8006c18:	6879      	ldr	r1, [r7, #4]
 8006c1a:	2018      	movs	r0, #24
 8006c1c:	f7ff fdf7 	bl	800680e <send_cmd>
 8006c20:	4603      	mov	r3, r0
 8006c22:	2b00      	cmp	r3, #0
 8006c24:	d136      	bne.n	8006c94 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 8006c26:	21fe      	movs	r1, #254	; 0xfe
 8006c28:	68b8      	ldr	r0, [r7, #8]
 8006c2a:	f7ff fdbe 	bl	80067aa <xmit_datablock>
 8006c2e:	4603      	mov	r3, r0
 8006c30:	2b00      	cmp	r3, #0
 8006c32:	d02f      	beq.n	8006c94 <USER_SPI_write+0xd8>
			count = 0;
 8006c34:	2300      	movs	r3, #0
 8006c36:	603b      	str	r3, [r7, #0]
 8006c38:	e02c      	b.n	8006c94 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 8006c3a:	4b1d      	ldr	r3, [pc, #116]	; (8006cb0 <USER_SPI_write+0xf4>)
 8006c3c:	781b      	ldrb	r3, [r3, #0]
 8006c3e:	f003 0306 	and.w	r3, r3, #6
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d003      	beq.n	8006c4e <USER_SPI_write+0x92>
 8006c46:	6839      	ldr	r1, [r7, #0]
 8006c48:	2097      	movs	r0, #151	; 0x97
 8006c4a:	f7ff fde0 	bl	800680e <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 8006c4e:	6879      	ldr	r1, [r7, #4]
 8006c50:	2019      	movs	r0, #25
 8006c52:	f7ff fddc 	bl	800680e <send_cmd>
 8006c56:	4603      	mov	r3, r0
 8006c58:	2b00      	cmp	r3, #0
 8006c5a:	d11b      	bne.n	8006c94 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 8006c5c:	21fc      	movs	r1, #252	; 0xfc
 8006c5e:	68b8      	ldr	r0, [r7, #8]
 8006c60:	f7ff fda3 	bl	80067aa <xmit_datablock>
 8006c64:	4603      	mov	r3, r0
 8006c66:	2b00      	cmp	r3, #0
 8006c68:	d00a      	beq.n	8006c80 <USER_SPI_write+0xc4>
				buff += 512;
 8006c6a:	68bb      	ldr	r3, [r7, #8]
 8006c6c:	f503 7300 	add.w	r3, r3, #512	; 0x200
 8006c70:	60bb      	str	r3, [r7, #8]
			} while (--count);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	3b01      	subs	r3, #1
 8006c76:	603b      	str	r3, [r7, #0]
 8006c78:	683b      	ldr	r3, [r7, #0]
 8006c7a:	2b00      	cmp	r3, #0
 8006c7c:	d1ee      	bne.n	8006c5c <USER_SPI_write+0xa0>
 8006c7e:	e000      	b.n	8006c82 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 8006c80:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 8006c82:	21fd      	movs	r1, #253	; 0xfd
 8006c84:	2000      	movs	r0, #0
 8006c86:	f7ff fd90 	bl	80067aa <xmit_datablock>
 8006c8a:	4603      	mov	r3, r0
 8006c8c:	2b00      	cmp	r3, #0
 8006c8e:	d101      	bne.n	8006c94 <USER_SPI_write+0xd8>
 8006c90:	2301      	movs	r3, #1
 8006c92:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 8006c94:	f7ff fd38 	bl	8006708 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 8006c98:	683b      	ldr	r3, [r7, #0]
 8006c9a:	2b00      	cmp	r3, #0
 8006c9c:	bf14      	ite	ne
 8006c9e:	2301      	movne	r3, #1
 8006ca0:	2300      	moveq	r3, #0
 8006ca2:	b2db      	uxtb	r3, r3
}
 8006ca4:	4618      	mov	r0, r3
 8006ca6:	3710      	adds	r7, #16
 8006ca8:	46bd      	mov	sp, r7
 8006caa:	bd80      	pop	{r7, pc}
 8006cac:	200004b0 	.word	0x200004b0
 8006cb0:	200031d0 	.word	0x200031d0

08006cb4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b08c      	sub	sp, #48	; 0x30
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	4603      	mov	r3, r0
 8006cbc:	603a      	str	r2, [r7, #0]
 8006cbe:	71fb      	strb	r3, [r7, #7]
 8006cc0:	460b      	mov	r3, r1
 8006cc2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 8006cc4:	79fb      	ldrb	r3, [r7, #7]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d001      	beq.n	8006cce <USER_SPI_ioctl+0x1a>
 8006cca:	2304      	movs	r3, #4
 8006ccc:	e15a      	b.n	8006f84 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 8006cce:	4baf      	ldr	r3, [pc, #700]	; (8006f8c <USER_SPI_ioctl+0x2d8>)
 8006cd0:	781b      	ldrb	r3, [r3, #0]
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	f003 0301 	and.w	r3, r3, #1
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d001      	beq.n	8006ce0 <USER_SPI_ioctl+0x2c>
 8006cdc:	2303      	movs	r3, #3
 8006cde:	e151      	b.n	8006f84 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 8006ce0:	2301      	movs	r3, #1
 8006ce2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 8006ce6:	79bb      	ldrb	r3, [r7, #6]
 8006ce8:	2b04      	cmp	r3, #4
 8006cea:	f200 8136 	bhi.w	8006f5a <USER_SPI_ioctl+0x2a6>
 8006cee:	a201      	add	r2, pc, #4	; (adr r2, 8006cf4 <USER_SPI_ioctl+0x40>)
 8006cf0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006cf4:	08006d09 	.word	0x08006d09
 8006cf8:	08006d1d 	.word	0x08006d1d
 8006cfc:	08006f5b 	.word	0x08006f5b
 8006d00:	08006dc9 	.word	0x08006dc9
 8006d04:	08006ebf 	.word	0x08006ebf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 8006d08:	f7ff fd0c 	bl	8006724 <spiselect>
 8006d0c:	4603      	mov	r3, r0
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	f000 8127 	beq.w	8006f62 <USER_SPI_ioctl+0x2ae>
 8006d14:	2300      	movs	r3, #0
 8006d16:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006d1a:	e122      	b.n	8006f62 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 8006d1c:	2100      	movs	r1, #0
 8006d1e:	2009      	movs	r0, #9
 8006d20:	f7ff fd75 	bl	800680e <send_cmd>
 8006d24:	4603      	mov	r3, r0
 8006d26:	2b00      	cmp	r3, #0
 8006d28:	f040 811d 	bne.w	8006f66 <USER_SPI_ioctl+0x2b2>
 8006d2c:	f107 030c 	add.w	r3, r7, #12
 8006d30:	2110      	movs	r1, #16
 8006d32:	4618      	mov	r0, r3
 8006d34:	f7ff fd10 	bl	8006758 <rcvr_datablock>
 8006d38:	4603      	mov	r3, r0
 8006d3a:	2b00      	cmp	r3, #0
 8006d3c:	f000 8113 	beq.w	8006f66 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 8006d40:	7b3b      	ldrb	r3, [r7, #12]
 8006d42:	099b      	lsrs	r3, r3, #6
 8006d44:	b2db      	uxtb	r3, r3
 8006d46:	2b01      	cmp	r3, #1
 8006d48:	d111      	bne.n	8006d6e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 8006d4a:	7d7b      	ldrb	r3, [r7, #21]
 8006d4c:	461a      	mov	r2, r3
 8006d4e:	7d3b      	ldrb	r3, [r7, #20]
 8006d50:	021b      	lsls	r3, r3, #8
 8006d52:	4413      	add	r3, r2
 8006d54:	461a      	mov	r2, r3
 8006d56:	7cfb      	ldrb	r3, [r7, #19]
 8006d58:	041b      	lsls	r3, r3, #16
 8006d5a:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 8006d5e:	4413      	add	r3, r2
 8006d60:	3301      	adds	r3, #1
 8006d62:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 8006d64:	69fb      	ldr	r3, [r7, #28]
 8006d66:	029a      	lsls	r2, r3, #10
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	601a      	str	r2, [r3, #0]
 8006d6c:	e028      	b.n	8006dc0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 8006d6e:	7c7b      	ldrb	r3, [r7, #17]
 8006d70:	f003 030f 	and.w	r3, r3, #15
 8006d74:	b2da      	uxtb	r2, r3
 8006d76:	7dbb      	ldrb	r3, [r7, #22]
 8006d78:	09db      	lsrs	r3, r3, #7
 8006d7a:	b2db      	uxtb	r3, r3
 8006d7c:	4413      	add	r3, r2
 8006d7e:	b2da      	uxtb	r2, r3
 8006d80:	7d7b      	ldrb	r3, [r7, #21]
 8006d82:	005b      	lsls	r3, r3, #1
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	f003 0306 	and.w	r3, r3, #6
 8006d8a:	b2db      	uxtb	r3, r3
 8006d8c:	4413      	add	r3, r2
 8006d8e:	b2db      	uxtb	r3, r3
 8006d90:	3302      	adds	r3, #2
 8006d92:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 8006d96:	7d3b      	ldrb	r3, [r7, #20]
 8006d98:	099b      	lsrs	r3, r3, #6
 8006d9a:	b2db      	uxtb	r3, r3
 8006d9c:	461a      	mov	r2, r3
 8006d9e:	7cfb      	ldrb	r3, [r7, #19]
 8006da0:	009b      	lsls	r3, r3, #2
 8006da2:	441a      	add	r2, r3
 8006da4:	7cbb      	ldrb	r3, [r7, #18]
 8006da6:	029b      	lsls	r3, r3, #10
 8006da8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8006dac:	4413      	add	r3, r2
 8006dae:	3301      	adds	r3, #1
 8006db0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 8006db2:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006db6:	3b09      	subs	r3, #9
 8006db8:	69fa      	ldr	r2, [r7, #28]
 8006dba:	409a      	lsls	r2, r3
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006dc6:	e0ce      	b.n	8006f66 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 8006dc8:	4b71      	ldr	r3, [pc, #452]	; (8006f90 <USER_SPI_ioctl+0x2dc>)
 8006dca:	781b      	ldrb	r3, [r3, #0]
 8006dcc:	f003 0304 	and.w	r3, r3, #4
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d031      	beq.n	8006e38 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 8006dd4:	2100      	movs	r1, #0
 8006dd6:	208d      	movs	r0, #141	; 0x8d
 8006dd8:	f7ff fd19 	bl	800680e <send_cmd>
 8006ddc:	4603      	mov	r3, r0
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	f040 80c3 	bne.w	8006f6a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 8006de4:	20ff      	movs	r0, #255	; 0xff
 8006de6:	f7ff fc25 	bl	8006634 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 8006dea:	f107 030c 	add.w	r3, r7, #12
 8006dee:	2110      	movs	r1, #16
 8006df0:	4618      	mov	r0, r3
 8006df2:	f7ff fcb1 	bl	8006758 <rcvr_datablock>
 8006df6:	4603      	mov	r3, r0
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	f000 80b6 	beq.w	8006f6a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 8006dfe:	2330      	movs	r3, #48	; 0x30
 8006e00:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006e04:	e007      	b.n	8006e16 <USER_SPI_ioctl+0x162>
 8006e06:	20ff      	movs	r0, #255	; 0xff
 8006e08:	f7ff fc14 	bl	8006634 <xchg_spi>
 8006e0c:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006e10:	3b01      	subs	r3, #1
 8006e12:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 8006e16:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8006e1a:	2b00      	cmp	r3, #0
 8006e1c:	d1f3      	bne.n	8006e06 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 8006e1e:	7dbb      	ldrb	r3, [r7, #22]
 8006e20:	091b      	lsrs	r3, r3, #4
 8006e22:	b2db      	uxtb	r3, r3
 8006e24:	461a      	mov	r2, r3
 8006e26:	2310      	movs	r3, #16
 8006e28:	fa03 f202 	lsl.w	r2, r3, r2
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 8006e30:	2300      	movs	r3, #0
 8006e32:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 8006e36:	e098      	b.n	8006f6a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 8006e38:	2100      	movs	r1, #0
 8006e3a:	2009      	movs	r0, #9
 8006e3c:	f7ff fce7 	bl	800680e <send_cmd>
 8006e40:	4603      	mov	r3, r0
 8006e42:	2b00      	cmp	r3, #0
 8006e44:	f040 8091 	bne.w	8006f6a <USER_SPI_ioctl+0x2b6>
 8006e48:	f107 030c 	add.w	r3, r7, #12
 8006e4c:	2110      	movs	r1, #16
 8006e4e:	4618      	mov	r0, r3
 8006e50:	f7ff fc82 	bl	8006758 <rcvr_datablock>
 8006e54:	4603      	mov	r3, r0
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	f000 8087 	beq.w	8006f6a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 8006e5c:	4b4c      	ldr	r3, [pc, #304]	; (8006f90 <USER_SPI_ioctl+0x2dc>)
 8006e5e:	781b      	ldrb	r3, [r3, #0]
 8006e60:	f003 0302 	and.w	r3, r3, #2
 8006e64:	2b00      	cmp	r3, #0
 8006e66:	d012      	beq.n	8006e8e <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 8006e68:	7dbb      	ldrb	r3, [r7, #22]
 8006e6a:	005b      	lsls	r3, r3, #1
 8006e6c:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 8006e70:	7dfa      	ldrb	r2, [r7, #23]
 8006e72:	09d2      	lsrs	r2, r2, #7
 8006e74:	b2d2      	uxtb	r2, r2
 8006e76:	4413      	add	r3, r2
 8006e78:	1c5a      	adds	r2, r3, #1
 8006e7a:	7e7b      	ldrb	r3, [r7, #25]
 8006e7c:	099b      	lsrs	r3, r3, #6
 8006e7e:	b2db      	uxtb	r3, r3
 8006e80:	3b01      	subs	r3, #1
 8006e82:	fa02 f303 	lsl.w	r3, r2, r3
 8006e86:	461a      	mov	r2, r3
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	601a      	str	r2, [r3, #0]
 8006e8c:	e013      	b.n	8006eb6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 8006e8e:	7dbb      	ldrb	r3, [r7, #22]
 8006e90:	109b      	asrs	r3, r3, #2
 8006e92:	b29b      	uxth	r3, r3
 8006e94:	f003 031f 	and.w	r3, r3, #31
 8006e98:	3301      	adds	r3, #1
 8006e9a:	7dfa      	ldrb	r2, [r7, #23]
 8006e9c:	00d2      	lsls	r2, r2, #3
 8006e9e:	f002 0218 	and.w	r2, r2, #24
 8006ea2:	7df9      	ldrb	r1, [r7, #23]
 8006ea4:	0949      	lsrs	r1, r1, #5
 8006ea6:	b2c9      	uxtb	r1, r1
 8006ea8:	440a      	add	r2, r1
 8006eaa:	3201      	adds	r2, #1
 8006eac:	fb02 f303 	mul.w	r3, r2, r3
 8006eb0:	461a      	mov	r2, r3
 8006eb2:	683b      	ldr	r3, [r7, #0]
 8006eb4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 8006eb6:	2300      	movs	r3, #0
 8006eb8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 8006ebc:	e055      	b.n	8006f6a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006ebe:	4b34      	ldr	r3, [pc, #208]	; (8006f90 <USER_SPI_ioctl+0x2dc>)
 8006ec0:	781b      	ldrb	r3, [r3, #0]
 8006ec2:	f003 0306 	and.w	r3, r3, #6
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d051      	beq.n	8006f6e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006eca:	f107 020c 	add.w	r2, r7, #12
 8006ece:	79fb      	ldrb	r3, [r7, #7]
 8006ed0:	210b      	movs	r1, #11
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7ff feee 	bl	8006cb4 <USER_SPI_ioctl>
 8006ed8:	4603      	mov	r3, r0
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d149      	bne.n	8006f72 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006ede:	7b3b      	ldrb	r3, [r7, #12]
 8006ee0:	099b      	lsrs	r3, r3, #6
 8006ee2:	b2db      	uxtb	r3, r3
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d104      	bne.n	8006ef2 <USER_SPI_ioctl+0x23e>
 8006ee8:	7dbb      	ldrb	r3, [r7, #22]
 8006eea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d041      	beq.n	8006f76 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 8006ef2:	683b      	ldr	r3, [r7, #0]
 8006ef4:	623b      	str	r3, [r7, #32]
 8006ef6:	6a3b      	ldr	r3, [r7, #32]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	62bb      	str	r3, [r7, #40]	; 0x28
 8006efc:	6a3b      	ldr	r3, [r7, #32]
 8006efe:	685b      	ldr	r3, [r3, #4]
 8006f00:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 8006f02:	4b23      	ldr	r3, [pc, #140]	; (8006f90 <USER_SPI_ioctl+0x2dc>)
 8006f04:	781b      	ldrb	r3, [r3, #0]
 8006f06:	f003 0308 	and.w	r3, r3, #8
 8006f0a:	2b00      	cmp	r3, #0
 8006f0c:	d105      	bne.n	8006f1a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 8006f0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006f10:	025b      	lsls	r3, r3, #9
 8006f12:	62bb      	str	r3, [r7, #40]	; 0x28
 8006f14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006f16:	025b      	lsls	r3, r3, #9
 8006f18:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 8006f1a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006f1c:	2020      	movs	r0, #32
 8006f1e:	f7ff fc76 	bl	800680e <send_cmd>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d128      	bne.n	8006f7a <USER_SPI_ioctl+0x2c6>
 8006f28:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8006f2a:	2021      	movs	r0, #33	; 0x21
 8006f2c:	f7ff fc6f 	bl	800680e <send_cmd>
 8006f30:	4603      	mov	r3, r0
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d121      	bne.n	8006f7a <USER_SPI_ioctl+0x2c6>
 8006f36:	2100      	movs	r1, #0
 8006f38:	2026      	movs	r0, #38	; 0x26
 8006f3a:	f7ff fc68 	bl	800680e <send_cmd>
 8006f3e:	4603      	mov	r3, r0
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d11a      	bne.n	8006f7a <USER_SPI_ioctl+0x2c6>
 8006f44:	f247 5030 	movw	r0, #30000	; 0x7530
 8006f48:	f7ff fbba 	bl	80066c0 <wait_ready>
 8006f4c:	4603      	mov	r3, r0
 8006f4e:	2b00      	cmp	r3, #0
 8006f50:	d013      	beq.n	8006f7a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 8006f52:	2300      	movs	r3, #0
 8006f54:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 8006f58:	e00f      	b.n	8006f7a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 8006f5a:	2304      	movs	r3, #4
 8006f5c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8006f60:	e00c      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		break;
 8006f62:	bf00      	nop
 8006f64:	e00a      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		break;
 8006f66:	bf00      	nop
 8006f68:	e008      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		break;
 8006f6a:	bf00      	nop
 8006f6c:	e006      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 8006f6e:	bf00      	nop
 8006f70:	e004      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 8006f72:	bf00      	nop
 8006f74:	e002      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 8006f76:	bf00      	nop
 8006f78:	e000      	b.n	8006f7c <USER_SPI_ioctl+0x2c8>
		break;
 8006f7a:	bf00      	nop
	}

	despiselect();
 8006f7c:	f7ff fbc4 	bl	8006708 <despiselect>

	return res;
 8006f80:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8006f84:	4618      	mov	r0, r3
 8006f86:	3730      	adds	r7, #48	; 0x30
 8006f88:	46bd      	mov	sp, r7
 8006f8a:	bd80      	pop	{r7, pc}
 8006f8c:	200004b0 	.word	0x200004b0
 8006f90:	200031d0 	.word	0x200031d0

08006f94 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 8006f94:	b580      	push	{r7, lr}
 8006f96:	b084      	sub	sp, #16
 8006f98:	af00      	add	r7, sp, #0
 8006f9a:	4603      	mov	r3, r0
 8006f9c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 8006f9e:	79fb      	ldrb	r3, [r7, #7]
 8006fa0:	4a08      	ldr	r2, [pc, #32]	; (8006fc4 <disk_status+0x30>)
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	4413      	add	r3, r2
 8006fa6:	685b      	ldr	r3, [r3, #4]
 8006fa8:	685b      	ldr	r3, [r3, #4]
 8006faa:	79fa      	ldrb	r2, [r7, #7]
 8006fac:	4905      	ldr	r1, [pc, #20]	; (8006fc4 <disk_status+0x30>)
 8006fae:	440a      	add	r2, r1
 8006fb0:	7a12      	ldrb	r2, [r2, #8]
 8006fb2:	4610      	mov	r0, r2
 8006fb4:	4798      	blx	r3
 8006fb6:	4603      	mov	r3, r0
 8006fb8:	73fb      	strb	r3, [r7, #15]
  return stat;
 8006fba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fbc:	4618      	mov	r0, r3
 8006fbe:	3710      	adds	r7, #16
 8006fc0:	46bd      	mov	sp, r7
 8006fc2:	bd80      	pop	{r7, pc}
 8006fc4:	20003204 	.word	0x20003204

08006fc8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 8006fc8:	b580      	push	{r7, lr}
 8006fca:	b084      	sub	sp, #16
 8006fcc:	af00      	add	r7, sp, #0
 8006fce:	4603      	mov	r3, r0
 8006fd0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 8006fd2:	2300      	movs	r3, #0
 8006fd4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 8006fd6:	79fb      	ldrb	r3, [r7, #7]
 8006fd8:	4a0d      	ldr	r2, [pc, #52]	; (8007010 <disk_initialize+0x48>)
 8006fda:	5cd3      	ldrb	r3, [r2, r3]
 8006fdc:	2b00      	cmp	r3, #0
 8006fde:	d111      	bne.n	8007004 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 8006fe0:	79fb      	ldrb	r3, [r7, #7]
 8006fe2:	4a0b      	ldr	r2, [pc, #44]	; (8007010 <disk_initialize+0x48>)
 8006fe4:	2101      	movs	r1, #1
 8006fe6:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 8006fe8:	79fb      	ldrb	r3, [r7, #7]
 8006fea:	4a09      	ldr	r2, [pc, #36]	; (8007010 <disk_initialize+0x48>)
 8006fec:	009b      	lsls	r3, r3, #2
 8006fee:	4413      	add	r3, r2
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	681b      	ldr	r3, [r3, #0]
 8006ff4:	79fa      	ldrb	r2, [r7, #7]
 8006ff6:	4906      	ldr	r1, [pc, #24]	; (8007010 <disk_initialize+0x48>)
 8006ff8:	440a      	add	r2, r1
 8006ffa:	7a12      	ldrb	r2, [r2, #8]
 8006ffc:	4610      	mov	r0, r2
 8006ffe:	4798      	blx	r3
 8007000:	4603      	mov	r3, r0
 8007002:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 8007004:	7bfb      	ldrb	r3, [r7, #15]
}
 8007006:	4618      	mov	r0, r3
 8007008:	3710      	adds	r7, #16
 800700a:	46bd      	mov	sp, r7
 800700c:	bd80      	pop	{r7, pc}
 800700e:	bf00      	nop
 8007010:	20003204 	.word	0x20003204

08007014 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 8007014:	b590      	push	{r4, r7, lr}
 8007016:	b087      	sub	sp, #28
 8007018:	af00      	add	r7, sp, #0
 800701a:	60b9      	str	r1, [r7, #8]
 800701c:	607a      	str	r2, [r7, #4]
 800701e:	603b      	str	r3, [r7, #0]
 8007020:	4603      	mov	r3, r0
 8007022:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 8007024:	7bfb      	ldrb	r3, [r7, #15]
 8007026:	4a0a      	ldr	r2, [pc, #40]	; (8007050 <disk_read+0x3c>)
 8007028:	009b      	lsls	r3, r3, #2
 800702a:	4413      	add	r3, r2
 800702c:	685b      	ldr	r3, [r3, #4]
 800702e:	689c      	ldr	r4, [r3, #8]
 8007030:	7bfb      	ldrb	r3, [r7, #15]
 8007032:	4a07      	ldr	r2, [pc, #28]	; (8007050 <disk_read+0x3c>)
 8007034:	4413      	add	r3, r2
 8007036:	7a18      	ldrb	r0, [r3, #8]
 8007038:	683b      	ldr	r3, [r7, #0]
 800703a:	687a      	ldr	r2, [r7, #4]
 800703c:	68b9      	ldr	r1, [r7, #8]
 800703e:	47a0      	blx	r4
 8007040:	4603      	mov	r3, r0
 8007042:	75fb      	strb	r3, [r7, #23]
  return res;
 8007044:	7dfb      	ldrb	r3, [r7, #23]
}
 8007046:	4618      	mov	r0, r3
 8007048:	371c      	adds	r7, #28
 800704a:	46bd      	mov	sp, r7
 800704c:	bd90      	pop	{r4, r7, pc}
 800704e:	bf00      	nop
 8007050:	20003204 	.word	0x20003204

08007054 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 8007054:	b590      	push	{r4, r7, lr}
 8007056:	b087      	sub	sp, #28
 8007058:	af00      	add	r7, sp, #0
 800705a:	60b9      	str	r1, [r7, #8]
 800705c:	607a      	str	r2, [r7, #4]
 800705e:	603b      	str	r3, [r7, #0]
 8007060:	4603      	mov	r3, r0
 8007062:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 8007064:	7bfb      	ldrb	r3, [r7, #15]
 8007066:	4a0a      	ldr	r2, [pc, #40]	; (8007090 <disk_write+0x3c>)
 8007068:	009b      	lsls	r3, r3, #2
 800706a:	4413      	add	r3, r2
 800706c:	685b      	ldr	r3, [r3, #4]
 800706e:	68dc      	ldr	r4, [r3, #12]
 8007070:	7bfb      	ldrb	r3, [r7, #15]
 8007072:	4a07      	ldr	r2, [pc, #28]	; (8007090 <disk_write+0x3c>)
 8007074:	4413      	add	r3, r2
 8007076:	7a18      	ldrb	r0, [r3, #8]
 8007078:	683b      	ldr	r3, [r7, #0]
 800707a:	687a      	ldr	r2, [r7, #4]
 800707c:	68b9      	ldr	r1, [r7, #8]
 800707e:	47a0      	blx	r4
 8007080:	4603      	mov	r3, r0
 8007082:	75fb      	strb	r3, [r7, #23]
  return res;
 8007084:	7dfb      	ldrb	r3, [r7, #23]
}
 8007086:	4618      	mov	r0, r3
 8007088:	371c      	adds	r7, #28
 800708a:	46bd      	mov	sp, r7
 800708c:	bd90      	pop	{r4, r7, pc}
 800708e:	bf00      	nop
 8007090:	20003204 	.word	0x20003204

08007094 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 8007094:	b580      	push	{r7, lr}
 8007096:	b084      	sub	sp, #16
 8007098:	af00      	add	r7, sp, #0
 800709a:	4603      	mov	r3, r0
 800709c:	603a      	str	r2, [r7, #0]
 800709e:	71fb      	strb	r3, [r7, #7]
 80070a0:	460b      	mov	r3, r1
 80070a2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 80070a4:	79fb      	ldrb	r3, [r7, #7]
 80070a6:	4a09      	ldr	r2, [pc, #36]	; (80070cc <disk_ioctl+0x38>)
 80070a8:	009b      	lsls	r3, r3, #2
 80070aa:	4413      	add	r3, r2
 80070ac:	685b      	ldr	r3, [r3, #4]
 80070ae:	691b      	ldr	r3, [r3, #16]
 80070b0:	79fa      	ldrb	r2, [r7, #7]
 80070b2:	4906      	ldr	r1, [pc, #24]	; (80070cc <disk_ioctl+0x38>)
 80070b4:	440a      	add	r2, r1
 80070b6:	7a10      	ldrb	r0, [r2, #8]
 80070b8:	79b9      	ldrb	r1, [r7, #6]
 80070ba:	683a      	ldr	r2, [r7, #0]
 80070bc:	4798      	blx	r3
 80070be:	4603      	mov	r3, r0
 80070c0:	73fb      	strb	r3, [r7, #15]
  return res;
 80070c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80070c4:	4618      	mov	r0, r3
 80070c6:	3710      	adds	r7, #16
 80070c8:	46bd      	mov	sp, r7
 80070ca:	bd80      	pop	{r7, pc}
 80070cc:	20003204 	.word	0x20003204

080070d0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 80070d0:	b480      	push	{r7}
 80070d2:	b085      	sub	sp, #20
 80070d4:	af00      	add	r7, sp, #0
 80070d6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	3301      	adds	r3, #1
 80070dc:	781b      	ldrb	r3, [r3, #0]
 80070de:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 80070e0:	89fb      	ldrh	r3, [r7, #14]
 80070e2:	021b      	lsls	r3, r3, #8
 80070e4:	b21a      	sxth	r2, r3
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	781b      	ldrb	r3, [r3, #0]
 80070ea:	b21b      	sxth	r3, r3
 80070ec:	4313      	orrs	r3, r2
 80070ee:	b21b      	sxth	r3, r3
 80070f0:	81fb      	strh	r3, [r7, #14]
	return rv;
 80070f2:	89fb      	ldrh	r3, [r7, #14]
}
 80070f4:	4618      	mov	r0, r3
 80070f6:	3714      	adds	r7, #20
 80070f8:	46bd      	mov	sp, r7
 80070fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070fe:	4770      	bx	lr

08007100 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 8007100:	b480      	push	{r7}
 8007102:	b085      	sub	sp, #20
 8007104:	af00      	add	r7, sp, #0
 8007106:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	3303      	adds	r3, #3
 800710c:	781b      	ldrb	r3, [r3, #0]
 800710e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	021b      	lsls	r3, r3, #8
 8007114:	687a      	ldr	r2, [r7, #4]
 8007116:	3202      	adds	r2, #2
 8007118:	7812      	ldrb	r2, [r2, #0]
 800711a:	4313      	orrs	r3, r2
 800711c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	021b      	lsls	r3, r3, #8
 8007122:	687a      	ldr	r2, [r7, #4]
 8007124:	3201      	adds	r2, #1
 8007126:	7812      	ldrb	r2, [r2, #0]
 8007128:	4313      	orrs	r3, r2
 800712a:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	021b      	lsls	r3, r3, #8
 8007130:	687a      	ldr	r2, [r7, #4]
 8007132:	7812      	ldrb	r2, [r2, #0]
 8007134:	4313      	orrs	r3, r2
 8007136:	60fb      	str	r3, [r7, #12]
	return rv;
 8007138:	68fb      	ldr	r3, [r7, #12]
}
 800713a:	4618      	mov	r0, r3
 800713c:	3714      	adds	r7, #20
 800713e:	46bd      	mov	sp, r7
 8007140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007144:	4770      	bx	lr

08007146 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 8007146:	b480      	push	{r7}
 8007148:	b083      	sub	sp, #12
 800714a:	af00      	add	r7, sp, #0
 800714c:	6078      	str	r0, [r7, #4]
 800714e:	460b      	mov	r3, r1
 8007150:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	1c5a      	adds	r2, r3, #1
 8007156:	607a      	str	r2, [r7, #4]
 8007158:	887a      	ldrh	r2, [r7, #2]
 800715a:	b2d2      	uxtb	r2, r2
 800715c:	701a      	strb	r2, [r3, #0]
 800715e:	887b      	ldrh	r3, [r7, #2]
 8007160:	0a1b      	lsrs	r3, r3, #8
 8007162:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	1c5a      	adds	r2, r3, #1
 8007168:	607a      	str	r2, [r7, #4]
 800716a:	887a      	ldrh	r2, [r7, #2]
 800716c:	b2d2      	uxtb	r2, r2
 800716e:	701a      	strb	r2, [r3, #0]
}
 8007170:	bf00      	nop
 8007172:	370c      	adds	r7, #12
 8007174:	46bd      	mov	sp, r7
 8007176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800717a:	4770      	bx	lr

0800717c <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800717c:	b480      	push	{r7}
 800717e:	b083      	sub	sp, #12
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	1c5a      	adds	r2, r3, #1
 800718a:	607a      	str	r2, [r7, #4]
 800718c:	683a      	ldr	r2, [r7, #0]
 800718e:	b2d2      	uxtb	r2, r2
 8007190:	701a      	strb	r2, [r3, #0]
 8007192:	683b      	ldr	r3, [r7, #0]
 8007194:	0a1b      	lsrs	r3, r3, #8
 8007196:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 8007198:	687b      	ldr	r3, [r7, #4]
 800719a:	1c5a      	adds	r2, r3, #1
 800719c:	607a      	str	r2, [r7, #4]
 800719e:	683a      	ldr	r2, [r7, #0]
 80071a0:	b2d2      	uxtb	r2, r2
 80071a2:	701a      	strb	r2, [r3, #0]
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	0a1b      	lsrs	r3, r3, #8
 80071a8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	1c5a      	adds	r2, r3, #1
 80071ae:	607a      	str	r2, [r7, #4]
 80071b0:	683a      	ldr	r2, [r7, #0]
 80071b2:	b2d2      	uxtb	r2, r2
 80071b4:	701a      	strb	r2, [r3, #0]
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	0a1b      	lsrs	r3, r3, #8
 80071ba:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	1c5a      	adds	r2, r3, #1
 80071c0:	607a      	str	r2, [r7, #4]
 80071c2:	683a      	ldr	r2, [r7, #0]
 80071c4:	b2d2      	uxtb	r2, r2
 80071c6:	701a      	strb	r2, [r3, #0]
}
 80071c8:	bf00      	nop
 80071ca:	370c      	adds	r7, #12
 80071cc:	46bd      	mov	sp, r7
 80071ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071d2:	4770      	bx	lr

080071d4 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 80071d4:	b480      	push	{r7}
 80071d6:	b087      	sub	sp, #28
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 80071e4:	68bb      	ldr	r3, [r7, #8]
 80071e6:	613b      	str	r3, [r7, #16]

	if (cnt) {
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d00d      	beq.n	800720a <mem_cpy+0x36>
		do {
			*d++ = *s++;
 80071ee:	693a      	ldr	r2, [r7, #16]
 80071f0:	1c53      	adds	r3, r2, #1
 80071f2:	613b      	str	r3, [r7, #16]
 80071f4:	697b      	ldr	r3, [r7, #20]
 80071f6:	1c59      	adds	r1, r3, #1
 80071f8:	6179      	str	r1, [r7, #20]
 80071fa:	7812      	ldrb	r2, [r2, #0]
 80071fc:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	3b01      	subs	r3, #1
 8007202:	607b      	str	r3, [r7, #4]
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	2b00      	cmp	r3, #0
 8007208:	d1f1      	bne.n	80071ee <mem_cpy+0x1a>
	}
}
 800720a:	bf00      	nop
 800720c:	371c      	adds	r7, #28
 800720e:	46bd      	mov	sp, r7
 8007210:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007214:	4770      	bx	lr

08007216 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 8007216:	b480      	push	{r7}
 8007218:	b087      	sub	sp, #28
 800721a:	af00      	add	r7, sp, #0
 800721c:	60f8      	str	r0, [r7, #12]
 800721e:	60b9      	str	r1, [r7, #8]
 8007220:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 8007222:	68fb      	ldr	r3, [r7, #12]
 8007224:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 8007226:	697b      	ldr	r3, [r7, #20]
 8007228:	1c5a      	adds	r2, r3, #1
 800722a:	617a      	str	r2, [r7, #20]
 800722c:	68ba      	ldr	r2, [r7, #8]
 800722e:	b2d2      	uxtb	r2, r2
 8007230:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	3b01      	subs	r3, #1
 8007236:	607b      	str	r3, [r7, #4]
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	2b00      	cmp	r3, #0
 800723c:	d1f3      	bne.n	8007226 <mem_set+0x10>
}
 800723e:	bf00      	nop
 8007240:	bf00      	nop
 8007242:	371c      	adds	r7, #28
 8007244:	46bd      	mov	sp, r7
 8007246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800724a:	4770      	bx	lr

0800724c <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800724c:	b480      	push	{r7}
 800724e:	b089      	sub	sp, #36	; 0x24
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	61fb      	str	r3, [r7, #28]
 800725c:	68bb      	ldr	r3, [r7, #8]
 800725e:	61bb      	str	r3, [r7, #24]
	int r = 0;
 8007260:	2300      	movs	r3, #0
 8007262:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 8007264:	69fb      	ldr	r3, [r7, #28]
 8007266:	1c5a      	adds	r2, r3, #1
 8007268:	61fa      	str	r2, [r7, #28]
 800726a:	781b      	ldrb	r3, [r3, #0]
 800726c:	4619      	mov	r1, r3
 800726e:	69bb      	ldr	r3, [r7, #24]
 8007270:	1c5a      	adds	r2, r3, #1
 8007272:	61ba      	str	r2, [r7, #24]
 8007274:	781b      	ldrb	r3, [r3, #0]
 8007276:	1acb      	subs	r3, r1, r3
 8007278:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	3b01      	subs	r3, #1
 800727e:	607b      	str	r3, [r7, #4]
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2b00      	cmp	r3, #0
 8007284:	d002      	beq.n	800728c <mem_cmp+0x40>
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	2b00      	cmp	r3, #0
 800728a:	d0eb      	beq.n	8007264 <mem_cmp+0x18>

	return r;
 800728c:	697b      	ldr	r3, [r7, #20]
}
 800728e:	4618      	mov	r0, r3
 8007290:	3724      	adds	r7, #36	; 0x24
 8007292:	46bd      	mov	sp, r7
 8007294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007298:	4770      	bx	lr

0800729a <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800729a:	b480      	push	{r7}
 800729c:	b083      	sub	sp, #12
 800729e:	af00      	add	r7, sp, #0
 80072a0:	6078      	str	r0, [r7, #4]
 80072a2:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 80072a4:	e002      	b.n	80072ac <chk_chr+0x12>
 80072a6:	687b      	ldr	r3, [r7, #4]
 80072a8:	3301      	adds	r3, #1
 80072aa:	607b      	str	r3, [r7, #4]
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	781b      	ldrb	r3, [r3, #0]
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d005      	beq.n	80072c0 <chk_chr+0x26>
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	781b      	ldrb	r3, [r3, #0]
 80072b8:	461a      	mov	r2, r3
 80072ba:	683b      	ldr	r3, [r7, #0]
 80072bc:	4293      	cmp	r3, r2
 80072be:	d1f2      	bne.n	80072a6 <chk_chr+0xc>
	return *str;
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	781b      	ldrb	r3, [r3, #0]
}
 80072c4:	4618      	mov	r0, r3
 80072c6:	370c      	adds	r7, #12
 80072c8:	46bd      	mov	sp, r7
 80072ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072ce:	4770      	bx	lr

080072d0 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80072d0:	b480      	push	{r7}
 80072d2:	b085      	sub	sp, #20
 80072d4:	af00      	add	r7, sp, #0
 80072d6:	6078      	str	r0, [r7, #4]
 80072d8:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 80072da:	2300      	movs	r3, #0
 80072dc:	60bb      	str	r3, [r7, #8]
 80072de:	68bb      	ldr	r3, [r7, #8]
 80072e0:	60fb      	str	r3, [r7, #12]
 80072e2:	e029      	b.n	8007338 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 80072e4:	4a27      	ldr	r2, [pc, #156]	; (8007384 <chk_lock+0xb4>)
 80072e6:	68fb      	ldr	r3, [r7, #12]
 80072e8:	011b      	lsls	r3, r3, #4
 80072ea:	4413      	add	r3, r2
 80072ec:	681b      	ldr	r3, [r3, #0]
 80072ee:	2b00      	cmp	r3, #0
 80072f0:	d01d      	beq.n	800732e <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 80072f2:	4a24      	ldr	r2, [pc, #144]	; (8007384 <chk_lock+0xb4>)
 80072f4:	68fb      	ldr	r3, [r7, #12]
 80072f6:	011b      	lsls	r3, r3, #4
 80072f8:	4413      	add	r3, r2
 80072fa:	681a      	ldr	r2, [r3, #0]
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	429a      	cmp	r2, r3
 8007302:	d116      	bne.n	8007332 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 8007304:	4a1f      	ldr	r2, [pc, #124]	; (8007384 <chk_lock+0xb4>)
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	011b      	lsls	r3, r3, #4
 800730a:	4413      	add	r3, r2
 800730c:	3304      	adds	r3, #4
 800730e:	681a      	ldr	r2, [r3, #0]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 8007314:	429a      	cmp	r2, r3
 8007316:	d10c      	bne.n	8007332 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 8007318:	4a1a      	ldr	r2, [pc, #104]	; (8007384 <chk_lock+0xb4>)
 800731a:	68fb      	ldr	r3, [r7, #12]
 800731c:	011b      	lsls	r3, r3, #4
 800731e:	4413      	add	r3, r2
 8007320:	3308      	adds	r3, #8
 8007322:	681a      	ldr	r2, [r3, #0]
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 8007328:	429a      	cmp	r2, r3
 800732a:	d102      	bne.n	8007332 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800732c:	e007      	b.n	800733e <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800732e:	2301      	movs	r3, #1
 8007330:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 8007332:	68fb      	ldr	r3, [r7, #12]
 8007334:	3301      	adds	r3, #1
 8007336:	60fb      	str	r3, [r7, #12]
 8007338:	68fb      	ldr	r3, [r7, #12]
 800733a:	2b01      	cmp	r3, #1
 800733c:	d9d2      	bls.n	80072e4 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800733e:	68fb      	ldr	r3, [r7, #12]
 8007340:	2b02      	cmp	r3, #2
 8007342:	d109      	bne.n	8007358 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 8007344:	68bb      	ldr	r3, [r7, #8]
 8007346:	2b00      	cmp	r3, #0
 8007348:	d102      	bne.n	8007350 <chk_lock+0x80>
 800734a:	683b      	ldr	r3, [r7, #0]
 800734c:	2b02      	cmp	r3, #2
 800734e:	d101      	bne.n	8007354 <chk_lock+0x84>
 8007350:	2300      	movs	r3, #0
 8007352:	e010      	b.n	8007376 <chk_lock+0xa6>
 8007354:	2312      	movs	r3, #18
 8007356:	e00e      	b.n	8007376 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	2b00      	cmp	r3, #0
 800735c:	d108      	bne.n	8007370 <chk_lock+0xa0>
 800735e:	4a09      	ldr	r2, [pc, #36]	; (8007384 <chk_lock+0xb4>)
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	011b      	lsls	r3, r3, #4
 8007364:	4413      	add	r3, r2
 8007366:	330c      	adds	r3, #12
 8007368:	881b      	ldrh	r3, [r3, #0]
 800736a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800736e:	d101      	bne.n	8007374 <chk_lock+0xa4>
 8007370:	2310      	movs	r3, #16
 8007372:	e000      	b.n	8007376 <chk_lock+0xa6>
 8007374:	2300      	movs	r3, #0
}
 8007376:	4618      	mov	r0, r3
 8007378:	3714      	adds	r7, #20
 800737a:	46bd      	mov	sp, r7
 800737c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007380:	4770      	bx	lr
 8007382:	bf00      	nop
 8007384:	200031e4 	.word	0x200031e4

08007388 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 8007388:	b480      	push	{r7}
 800738a:	b083      	sub	sp, #12
 800738c:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800738e:	2300      	movs	r3, #0
 8007390:	607b      	str	r3, [r7, #4]
 8007392:	e002      	b.n	800739a <enq_lock+0x12>
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	3301      	adds	r3, #1
 8007398:	607b      	str	r3, [r7, #4]
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	2b01      	cmp	r3, #1
 800739e:	d806      	bhi.n	80073ae <enq_lock+0x26>
 80073a0:	4a09      	ldr	r2, [pc, #36]	; (80073c8 <enq_lock+0x40>)
 80073a2:	687b      	ldr	r3, [r7, #4]
 80073a4:	011b      	lsls	r3, r3, #4
 80073a6:	4413      	add	r3, r2
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d1f2      	bne.n	8007394 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	2b02      	cmp	r3, #2
 80073b2:	bf14      	ite	ne
 80073b4:	2301      	movne	r3, #1
 80073b6:	2300      	moveq	r3, #0
 80073b8:	b2db      	uxtb	r3, r3
}
 80073ba:	4618      	mov	r0, r3
 80073bc:	370c      	adds	r7, #12
 80073be:	46bd      	mov	sp, r7
 80073c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073c4:	4770      	bx	lr
 80073c6:	bf00      	nop
 80073c8:	200031e4 	.word	0x200031e4

080073cc <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 80073cc:	b480      	push	{r7}
 80073ce:	b085      	sub	sp, #20
 80073d0:	af00      	add	r7, sp, #0
 80073d2:	6078      	str	r0, [r7, #4]
 80073d4:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 80073d6:	2300      	movs	r3, #0
 80073d8:	60fb      	str	r3, [r7, #12]
 80073da:	e01f      	b.n	800741c <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 80073dc:	4a41      	ldr	r2, [pc, #260]	; (80074e4 <inc_lock+0x118>)
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	011b      	lsls	r3, r3, #4
 80073e2:	4413      	add	r3, r2
 80073e4:	681a      	ldr	r2, [r3, #0]
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	429a      	cmp	r2, r3
 80073ec:	d113      	bne.n	8007416 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 80073ee:	4a3d      	ldr	r2, [pc, #244]	; (80074e4 <inc_lock+0x118>)
 80073f0:	68fb      	ldr	r3, [r7, #12]
 80073f2:	011b      	lsls	r3, r3, #4
 80073f4:	4413      	add	r3, r2
 80073f6:	3304      	adds	r3, #4
 80073f8:	681a      	ldr	r2, [r3, #0]
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 80073fe:	429a      	cmp	r2, r3
 8007400:	d109      	bne.n	8007416 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 8007402:	4a38      	ldr	r2, [pc, #224]	; (80074e4 <inc_lock+0x118>)
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	011b      	lsls	r3, r3, #4
 8007408:	4413      	add	r3, r2
 800740a:	3308      	adds	r3, #8
 800740c:	681a      	ldr	r2, [r3, #0]
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 8007412:	429a      	cmp	r2, r3
 8007414:	d006      	beq.n	8007424 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 8007416:	68fb      	ldr	r3, [r7, #12]
 8007418:	3301      	adds	r3, #1
 800741a:	60fb      	str	r3, [r7, #12]
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	2b01      	cmp	r3, #1
 8007420:	d9dc      	bls.n	80073dc <inc_lock+0x10>
 8007422:	e000      	b.n	8007426 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 8007424:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 8007426:	68fb      	ldr	r3, [r7, #12]
 8007428:	2b02      	cmp	r3, #2
 800742a:	d132      	bne.n	8007492 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800742c:	2300      	movs	r3, #0
 800742e:	60fb      	str	r3, [r7, #12]
 8007430:	e002      	b.n	8007438 <inc_lock+0x6c>
 8007432:	68fb      	ldr	r3, [r7, #12]
 8007434:	3301      	adds	r3, #1
 8007436:	60fb      	str	r3, [r7, #12]
 8007438:	68fb      	ldr	r3, [r7, #12]
 800743a:	2b01      	cmp	r3, #1
 800743c:	d806      	bhi.n	800744c <inc_lock+0x80>
 800743e:	4a29      	ldr	r2, [pc, #164]	; (80074e4 <inc_lock+0x118>)
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	011b      	lsls	r3, r3, #4
 8007444:	4413      	add	r3, r2
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	2b00      	cmp	r3, #0
 800744a:	d1f2      	bne.n	8007432 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800744c:	68fb      	ldr	r3, [r7, #12]
 800744e:	2b02      	cmp	r3, #2
 8007450:	d101      	bne.n	8007456 <inc_lock+0x8a>
 8007452:	2300      	movs	r3, #0
 8007454:	e040      	b.n	80074d8 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	681a      	ldr	r2, [r3, #0]
 800745a:	4922      	ldr	r1, [pc, #136]	; (80074e4 <inc_lock+0x118>)
 800745c:	68fb      	ldr	r3, [r7, #12]
 800745e:	011b      	lsls	r3, r3, #4
 8007460:	440b      	add	r3, r1
 8007462:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	689a      	ldr	r2, [r3, #8]
 8007468:	491e      	ldr	r1, [pc, #120]	; (80074e4 <inc_lock+0x118>)
 800746a:	68fb      	ldr	r3, [r7, #12]
 800746c:	011b      	lsls	r3, r3, #4
 800746e:	440b      	add	r3, r1
 8007470:	3304      	adds	r3, #4
 8007472:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 8007474:	687b      	ldr	r3, [r7, #4]
 8007476:	695a      	ldr	r2, [r3, #20]
 8007478:	491a      	ldr	r1, [pc, #104]	; (80074e4 <inc_lock+0x118>)
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	011b      	lsls	r3, r3, #4
 800747e:	440b      	add	r3, r1
 8007480:	3308      	adds	r3, #8
 8007482:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 8007484:	4a17      	ldr	r2, [pc, #92]	; (80074e4 <inc_lock+0x118>)
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	011b      	lsls	r3, r3, #4
 800748a:	4413      	add	r3, r2
 800748c:	330c      	adds	r3, #12
 800748e:	2200      	movs	r2, #0
 8007490:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	2b00      	cmp	r3, #0
 8007496:	d009      	beq.n	80074ac <inc_lock+0xe0>
 8007498:	4a12      	ldr	r2, [pc, #72]	; (80074e4 <inc_lock+0x118>)
 800749a:	68fb      	ldr	r3, [r7, #12]
 800749c:	011b      	lsls	r3, r3, #4
 800749e:	4413      	add	r3, r2
 80074a0:	330c      	adds	r3, #12
 80074a2:	881b      	ldrh	r3, [r3, #0]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d001      	beq.n	80074ac <inc_lock+0xe0>
 80074a8:	2300      	movs	r3, #0
 80074aa:	e015      	b.n	80074d8 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 80074ac:	683b      	ldr	r3, [r7, #0]
 80074ae:	2b00      	cmp	r3, #0
 80074b0:	d108      	bne.n	80074c4 <inc_lock+0xf8>
 80074b2:	4a0c      	ldr	r2, [pc, #48]	; (80074e4 <inc_lock+0x118>)
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	011b      	lsls	r3, r3, #4
 80074b8:	4413      	add	r3, r2
 80074ba:	330c      	adds	r3, #12
 80074bc:	881b      	ldrh	r3, [r3, #0]
 80074be:	3301      	adds	r3, #1
 80074c0:	b29a      	uxth	r2, r3
 80074c2:	e001      	b.n	80074c8 <inc_lock+0xfc>
 80074c4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80074c8:	4906      	ldr	r1, [pc, #24]	; (80074e4 <inc_lock+0x118>)
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	011b      	lsls	r3, r3, #4
 80074ce:	440b      	add	r3, r1
 80074d0:	330c      	adds	r3, #12
 80074d2:	801a      	strh	r2, [r3, #0]

	return i + 1;
 80074d4:	68fb      	ldr	r3, [r7, #12]
 80074d6:	3301      	adds	r3, #1
}
 80074d8:	4618      	mov	r0, r3
 80074da:	3714      	adds	r7, #20
 80074dc:	46bd      	mov	sp, r7
 80074de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074e2:	4770      	bx	lr
 80074e4:	200031e4 	.word	0x200031e4

080074e8 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 80074e8:	b480      	push	{r7}
 80074ea:	b085      	sub	sp, #20
 80074ec:	af00      	add	r7, sp, #0
 80074ee:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	3b01      	subs	r3, #1
 80074f4:	607b      	str	r3, [r7, #4]
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	2b01      	cmp	r3, #1
 80074fa:	d825      	bhi.n	8007548 <dec_lock+0x60>
		n = Files[i].ctr;
 80074fc:	4a17      	ldr	r2, [pc, #92]	; (800755c <dec_lock+0x74>)
 80074fe:	687b      	ldr	r3, [r7, #4]
 8007500:	011b      	lsls	r3, r3, #4
 8007502:	4413      	add	r3, r2
 8007504:	330c      	adds	r3, #12
 8007506:	881b      	ldrh	r3, [r3, #0]
 8007508:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800750a:	89fb      	ldrh	r3, [r7, #14]
 800750c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007510:	d101      	bne.n	8007516 <dec_lock+0x2e>
 8007512:	2300      	movs	r3, #0
 8007514:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 8007516:	89fb      	ldrh	r3, [r7, #14]
 8007518:	2b00      	cmp	r3, #0
 800751a:	d002      	beq.n	8007522 <dec_lock+0x3a>
 800751c:	89fb      	ldrh	r3, [r7, #14]
 800751e:	3b01      	subs	r3, #1
 8007520:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 8007522:	4a0e      	ldr	r2, [pc, #56]	; (800755c <dec_lock+0x74>)
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	011b      	lsls	r3, r3, #4
 8007528:	4413      	add	r3, r2
 800752a:	330c      	adds	r3, #12
 800752c:	89fa      	ldrh	r2, [r7, #14]
 800752e:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 8007530:	89fb      	ldrh	r3, [r7, #14]
 8007532:	2b00      	cmp	r3, #0
 8007534:	d105      	bne.n	8007542 <dec_lock+0x5a>
 8007536:	4a09      	ldr	r2, [pc, #36]	; (800755c <dec_lock+0x74>)
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	011b      	lsls	r3, r3, #4
 800753c:	4413      	add	r3, r2
 800753e:	2200      	movs	r2, #0
 8007540:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 8007542:	2300      	movs	r3, #0
 8007544:	737b      	strb	r3, [r7, #13]
 8007546:	e001      	b.n	800754c <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 8007548:	2302      	movs	r3, #2
 800754a:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800754c:	7b7b      	ldrb	r3, [r7, #13]
}
 800754e:	4618      	mov	r0, r3
 8007550:	3714      	adds	r7, #20
 8007552:	46bd      	mov	sp, r7
 8007554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007558:	4770      	bx	lr
 800755a:	bf00      	nop
 800755c:	200031e4 	.word	0x200031e4

08007560 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 8007560:	b480      	push	{r7}
 8007562:	b085      	sub	sp, #20
 8007564:	af00      	add	r7, sp, #0
 8007566:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 8007568:	2300      	movs	r3, #0
 800756a:	60fb      	str	r3, [r7, #12]
 800756c:	e010      	b.n	8007590 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800756e:	4a0d      	ldr	r2, [pc, #52]	; (80075a4 <clear_lock+0x44>)
 8007570:	68fb      	ldr	r3, [r7, #12]
 8007572:	011b      	lsls	r3, r3, #4
 8007574:	4413      	add	r3, r2
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	687a      	ldr	r2, [r7, #4]
 800757a:	429a      	cmp	r2, r3
 800757c:	d105      	bne.n	800758a <clear_lock+0x2a>
 800757e:	4a09      	ldr	r2, [pc, #36]	; (80075a4 <clear_lock+0x44>)
 8007580:	68fb      	ldr	r3, [r7, #12]
 8007582:	011b      	lsls	r3, r3, #4
 8007584:	4413      	add	r3, r2
 8007586:	2200      	movs	r2, #0
 8007588:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	3301      	adds	r3, #1
 800758e:	60fb      	str	r3, [r7, #12]
 8007590:	68fb      	ldr	r3, [r7, #12]
 8007592:	2b01      	cmp	r3, #1
 8007594:	d9eb      	bls.n	800756e <clear_lock+0xe>
	}
}
 8007596:	bf00      	nop
 8007598:	bf00      	nop
 800759a:	3714      	adds	r7, #20
 800759c:	46bd      	mov	sp, r7
 800759e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075a2:	4770      	bx	lr
 80075a4:	200031e4 	.word	0x200031e4

080075a8 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 80075a8:	b580      	push	{r7, lr}
 80075aa:	b086      	sub	sp, #24
 80075ac:	af00      	add	r7, sp, #0
 80075ae:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 80075b0:	2300      	movs	r3, #0
 80075b2:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	78db      	ldrb	r3, [r3, #3]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d034      	beq.n	8007626 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80075c0:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	7858      	ldrb	r0, [r3, #1]
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80075cc:	2301      	movs	r3, #1
 80075ce:	697a      	ldr	r2, [r7, #20]
 80075d0:	f7ff fd40 	bl	8007054 <disk_write>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d002      	beq.n	80075e0 <sync_window+0x38>
			res = FR_DISK_ERR;
 80075da:	2301      	movs	r3, #1
 80075dc:	73fb      	strb	r3, [r7, #15]
 80075de:	e022      	b.n	8007626 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	2200      	movs	r2, #0
 80075e4:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	6a1b      	ldr	r3, [r3, #32]
 80075ea:	697a      	ldr	r2, [r7, #20]
 80075ec:	1ad2      	subs	r2, r2, r3
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	699b      	ldr	r3, [r3, #24]
 80075f2:	429a      	cmp	r2, r3
 80075f4:	d217      	bcs.n	8007626 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	789b      	ldrb	r3, [r3, #2]
 80075fa:	613b      	str	r3, [r7, #16]
 80075fc:	e010      	b.n	8007620 <sync_window+0x78>
					wsect += fs->fsize;
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	699b      	ldr	r3, [r3, #24]
 8007602:	697a      	ldr	r2, [r7, #20]
 8007604:	4413      	add	r3, r2
 8007606:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	7858      	ldrb	r0, [r3, #1]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007612:	2301      	movs	r3, #1
 8007614:	697a      	ldr	r2, [r7, #20]
 8007616:	f7ff fd1d 	bl	8007054 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800761a:	693b      	ldr	r3, [r7, #16]
 800761c:	3b01      	subs	r3, #1
 800761e:	613b      	str	r3, [r7, #16]
 8007620:	693b      	ldr	r3, [r7, #16]
 8007622:	2b01      	cmp	r3, #1
 8007624:	d8eb      	bhi.n	80075fe <sync_window+0x56>
				}
			}
		}
	}
	return res;
 8007626:	7bfb      	ldrb	r3, [r7, #15]
}
 8007628:	4618      	mov	r0, r3
 800762a:	3718      	adds	r7, #24
 800762c:	46bd      	mov	sp, r7
 800762e:	bd80      	pop	{r7, pc}

08007630 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b084      	sub	sp, #16
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800763a:	2300      	movs	r3, #0
 800763c:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007642:	683a      	ldr	r2, [r7, #0]
 8007644:	429a      	cmp	r2, r3
 8007646:	d01b      	beq.n	8007680 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 8007648:	6878      	ldr	r0, [r7, #4]
 800764a:	f7ff ffad 	bl	80075a8 <sync_window>
 800764e:	4603      	mov	r3, r0
 8007650:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 8007652:	7bfb      	ldrb	r3, [r7, #15]
 8007654:	2b00      	cmp	r3, #0
 8007656:	d113      	bne.n	8007680 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	7858      	ldrb	r0, [r3, #1]
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8007662:	2301      	movs	r3, #1
 8007664:	683a      	ldr	r2, [r7, #0]
 8007666:	f7ff fcd5 	bl	8007014 <disk_read>
 800766a:	4603      	mov	r3, r0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d004      	beq.n	800767a <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 8007670:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007674:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 8007676:	2301      	movs	r3, #1
 8007678:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	683a      	ldr	r2, [r7, #0]
 800767e:	62da      	str	r2, [r3, #44]	; 0x2c
		}
	}
	return res;
 8007680:	7bfb      	ldrb	r3, [r7, #15]
}
 8007682:	4618      	mov	r0, r3
 8007684:	3710      	adds	r7, #16
 8007686:	46bd      	mov	sp, r7
 8007688:	bd80      	pop	{r7, pc}
	...

0800768c <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800768c:	b580      	push	{r7, lr}
 800768e:	b084      	sub	sp, #16
 8007690:	af00      	add	r7, sp, #0
 8007692:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 8007694:	6878      	ldr	r0, [r7, #4]
 8007696:	f7ff ff87 	bl	80075a8 <sync_window>
 800769a:	4603      	mov	r3, r0
 800769c:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800769e:	7bfb      	ldrb	r3, [r7, #15]
 80076a0:	2b00      	cmp	r3, #0
 80076a2:	d158      	bne.n	8007756 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 80076a4:	687b      	ldr	r3, [r7, #4]
 80076a6:	781b      	ldrb	r3, [r3, #0]
 80076a8:	2b03      	cmp	r3, #3
 80076aa:	d148      	bne.n	800773e <sync_fs+0xb2>
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	791b      	ldrb	r3, [r3, #4]
 80076b0:	2b01      	cmp	r3, #1
 80076b2:	d144      	bne.n	800773e <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 80076b4:	687b      	ldr	r3, [r7, #4]
 80076b6:	3330      	adds	r3, #48	; 0x30
 80076b8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80076bc:	2100      	movs	r1, #0
 80076be:	4618      	mov	r0, r3
 80076c0:	f7ff fda9 	bl	8007216 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	3330      	adds	r3, #48	; 0x30
 80076c8:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 80076cc:	f64a 2155 	movw	r1, #43605	; 0xaa55
 80076d0:	4618      	mov	r0, r3
 80076d2:	f7ff fd38 	bl	8007146 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	3330      	adds	r3, #48	; 0x30
 80076da:	4921      	ldr	r1, [pc, #132]	; (8007760 <sync_fs+0xd4>)
 80076dc:	4618      	mov	r0, r3
 80076de:	f7ff fd4d 	bl	800717c <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	3330      	adds	r3, #48	; 0x30
 80076e6:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 80076ea:	491e      	ldr	r1, [pc, #120]	; (8007764 <sync_fs+0xd8>)
 80076ec:	4618      	mov	r0, r3
 80076ee:	f7ff fd45 	bl	800717c <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	3330      	adds	r3, #48	; 0x30
 80076f6:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	4619      	mov	r1, r3
 8007700:	4610      	mov	r0, r2
 8007702:	f7ff fd3b 	bl	800717c <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	3330      	adds	r3, #48	; 0x30
 800770a:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	68db      	ldr	r3, [r3, #12]
 8007712:	4619      	mov	r1, r3
 8007714:	4610      	mov	r0, r2
 8007716:	f7ff fd31 	bl	800717c <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	1c5a      	adds	r2, r3, #1
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	62da      	str	r2, [r3, #44]	; 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	7858      	ldrb	r0, [r3, #1]
 8007728:	687b      	ldr	r3, [r7, #4]
 800772a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800772e:	687b      	ldr	r3, [r7, #4]
 8007730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007732:	2301      	movs	r3, #1
 8007734:	f7ff fc8e 	bl	8007054 <disk_write>
			fs->fsi_flag = 0;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	785b      	ldrb	r3, [r3, #1]
 8007742:	2200      	movs	r2, #0
 8007744:	2100      	movs	r1, #0
 8007746:	4618      	mov	r0, r3
 8007748:	f7ff fca4 	bl	8007094 <disk_ioctl>
 800774c:	4603      	mov	r3, r0
 800774e:	2b00      	cmp	r3, #0
 8007750:	d001      	beq.n	8007756 <sync_fs+0xca>
 8007752:	2301      	movs	r3, #1
 8007754:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 8007756:	7bfb      	ldrb	r3, [r7, #15]
}
 8007758:	4618      	mov	r0, r3
 800775a:	3710      	adds	r7, #16
 800775c:	46bd      	mov	sp, r7
 800775e:	bd80      	pop	{r7, pc}
 8007760:	41615252 	.word	0x41615252
 8007764:	61417272 	.word	0x61417272

08007768 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 8007768:	b480      	push	{r7}
 800776a:	b083      	sub	sp, #12
 800776c:	af00      	add	r7, sp, #0
 800776e:	6078      	str	r0, [r7, #4]
 8007770:	6039      	str	r1, [r7, #0]
	clst -= 2;
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	3b02      	subs	r3, #2
 8007776:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	695b      	ldr	r3, [r3, #20]
 800777c:	3b02      	subs	r3, #2
 800777e:	683a      	ldr	r2, [r7, #0]
 8007780:	429a      	cmp	r2, r3
 8007782:	d301      	bcc.n	8007788 <clust2sect+0x20>
 8007784:	2300      	movs	r3, #0
 8007786:	e008      	b.n	800779a <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	895b      	ldrh	r3, [r3, #10]
 800778c:	461a      	mov	r2, r3
 800778e:	683b      	ldr	r3, [r7, #0]
 8007790:	fb03 f202 	mul.w	r2, r3, r2
 8007794:	687b      	ldr	r3, [r7, #4]
 8007796:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007798:	4413      	add	r3, r2
}
 800779a:	4618      	mov	r0, r3
 800779c:	370c      	adds	r7, #12
 800779e:	46bd      	mov	sp, r7
 80077a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077a4:	4770      	bx	lr

080077a6 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 80077a6:	b580      	push	{r7, lr}
 80077a8:	b086      	sub	sp, #24
 80077aa:	af00      	add	r7, sp, #0
 80077ac:	6078      	str	r0, [r7, #4]
 80077ae:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 80077b0:	687b      	ldr	r3, [r7, #4]
 80077b2:	681b      	ldr	r3, [r3, #0]
 80077b4:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 80077b6:	683b      	ldr	r3, [r7, #0]
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d904      	bls.n	80077c6 <get_fat+0x20>
 80077bc:	693b      	ldr	r3, [r7, #16]
 80077be:	695b      	ldr	r3, [r3, #20]
 80077c0:	683a      	ldr	r2, [r7, #0]
 80077c2:	429a      	cmp	r2, r3
 80077c4:	d302      	bcc.n	80077cc <get_fat+0x26>
		val = 1;	/* Internal error */
 80077c6:	2301      	movs	r3, #1
 80077c8:	617b      	str	r3, [r7, #20]
 80077ca:	e08f      	b.n	80078ec <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 80077cc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80077d0:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 80077d2:	693b      	ldr	r3, [r7, #16]
 80077d4:	781b      	ldrb	r3, [r3, #0]
 80077d6:	2b03      	cmp	r3, #3
 80077d8:	d062      	beq.n	80078a0 <get_fat+0xfa>
 80077da:	2b03      	cmp	r3, #3
 80077dc:	dc7c      	bgt.n	80078d8 <get_fat+0x132>
 80077de:	2b01      	cmp	r3, #1
 80077e0:	d002      	beq.n	80077e8 <get_fat+0x42>
 80077e2:	2b02      	cmp	r3, #2
 80077e4:	d042      	beq.n	800786c <get_fat+0xc6>
 80077e6:	e077      	b.n	80078d8 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 80077e8:	683b      	ldr	r3, [r7, #0]
 80077ea:	60fb      	str	r3, [r7, #12]
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	085b      	lsrs	r3, r3, #1
 80077f0:	68fa      	ldr	r2, [r7, #12]
 80077f2:	4413      	add	r3, r2
 80077f4:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80077f6:	693b      	ldr	r3, [r7, #16]
 80077f8:	6a1a      	ldr	r2, [r3, #32]
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	0a5b      	lsrs	r3, r3, #9
 80077fe:	4413      	add	r3, r2
 8007800:	4619      	mov	r1, r3
 8007802:	6938      	ldr	r0, [r7, #16]
 8007804:	f7ff ff14 	bl	8007630 <move_window>
 8007808:	4603      	mov	r3, r0
 800780a:	2b00      	cmp	r3, #0
 800780c:	d167      	bne.n	80078de <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	1c5a      	adds	r2, r3, #1
 8007812:	60fa      	str	r2, [r7, #12]
 8007814:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007818:	693a      	ldr	r2, [r7, #16]
 800781a:	4413      	add	r3, r2
 800781c:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007820:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 8007822:	693b      	ldr	r3, [r7, #16]
 8007824:	6a1a      	ldr	r2, [r3, #32]
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	0a5b      	lsrs	r3, r3, #9
 800782a:	4413      	add	r3, r2
 800782c:	4619      	mov	r1, r3
 800782e:	6938      	ldr	r0, [r7, #16]
 8007830:	f7ff fefe 	bl	8007630 <move_window>
 8007834:	4603      	mov	r3, r0
 8007836:	2b00      	cmp	r3, #0
 8007838:	d153      	bne.n	80078e2 <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800783a:	68fb      	ldr	r3, [r7, #12]
 800783c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007840:	693a      	ldr	r2, [r7, #16]
 8007842:	4413      	add	r3, r2
 8007844:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007848:	021b      	lsls	r3, r3, #8
 800784a:	461a      	mov	r2, r3
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	4313      	orrs	r3, r2
 8007850:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 8007852:	683b      	ldr	r3, [r7, #0]
 8007854:	f003 0301 	and.w	r3, r3, #1
 8007858:	2b00      	cmp	r3, #0
 800785a:	d002      	beq.n	8007862 <get_fat+0xbc>
 800785c:	68bb      	ldr	r3, [r7, #8]
 800785e:	091b      	lsrs	r3, r3, #4
 8007860:	e002      	b.n	8007868 <get_fat+0xc2>
 8007862:	68bb      	ldr	r3, [r7, #8]
 8007864:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8007868:	617b      	str	r3, [r7, #20]
			break;
 800786a:	e03f      	b.n	80078ec <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800786c:	693b      	ldr	r3, [r7, #16]
 800786e:	6a1a      	ldr	r2, [r3, #32]
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	0a1b      	lsrs	r3, r3, #8
 8007874:	4413      	add	r3, r2
 8007876:	4619      	mov	r1, r3
 8007878:	6938      	ldr	r0, [r7, #16]
 800787a:	f7ff fed9 	bl	8007630 <move_window>
 800787e:	4603      	mov	r3, r0
 8007880:	2b00      	cmp	r3, #0
 8007882:	d130      	bne.n	80078e6 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 8007884:	693b      	ldr	r3, [r7, #16]
 8007886:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800788a:	683b      	ldr	r3, [r7, #0]
 800788c:	005b      	lsls	r3, r3, #1
 800788e:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007892:	4413      	add	r3, r2
 8007894:	4618      	mov	r0, r3
 8007896:	f7ff fc1b 	bl	80070d0 <ld_word>
 800789a:	4603      	mov	r3, r0
 800789c:	617b      	str	r3, [r7, #20]
			break;
 800789e:	e025      	b.n	80078ec <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80078a0:	693b      	ldr	r3, [r7, #16]
 80078a2:	6a1a      	ldr	r2, [r3, #32]
 80078a4:	683b      	ldr	r3, [r7, #0]
 80078a6:	09db      	lsrs	r3, r3, #7
 80078a8:	4413      	add	r3, r2
 80078aa:	4619      	mov	r1, r3
 80078ac:	6938      	ldr	r0, [r7, #16]
 80078ae:	f7ff febf 	bl	8007630 <move_window>
 80078b2:	4603      	mov	r3, r0
 80078b4:	2b00      	cmp	r3, #0
 80078b6:	d118      	bne.n	80078ea <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 80078b8:	693b      	ldr	r3, [r7, #16]
 80078ba:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80078be:	683b      	ldr	r3, [r7, #0]
 80078c0:	009b      	lsls	r3, r3, #2
 80078c2:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 80078c6:	4413      	add	r3, r2
 80078c8:	4618      	mov	r0, r3
 80078ca:	f7ff fc19 	bl	8007100 <ld_dword>
 80078ce:	4603      	mov	r3, r0
 80078d0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 80078d4:	617b      	str	r3, [r7, #20]
			break;
 80078d6:	e009      	b.n	80078ec <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 80078d8:	2301      	movs	r3, #1
 80078da:	617b      	str	r3, [r7, #20]
 80078dc:	e006      	b.n	80078ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078de:	bf00      	nop
 80078e0:	e004      	b.n	80078ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 80078e2:	bf00      	nop
 80078e4:	e002      	b.n	80078ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 80078e6:	bf00      	nop
 80078e8:	e000      	b.n	80078ec <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 80078ea:	bf00      	nop
		}
	}

	return val;
 80078ec:	697b      	ldr	r3, [r7, #20]
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3718      	adds	r7, #24
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}

080078f6 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 80078f6:	b590      	push	{r4, r7, lr}
 80078f8:	b089      	sub	sp, #36	; 0x24
 80078fa:	af00      	add	r7, sp, #0
 80078fc:	60f8      	str	r0, [r7, #12]
 80078fe:	60b9      	str	r1, [r7, #8]
 8007900:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 8007902:	2302      	movs	r3, #2
 8007904:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 8007906:	68bb      	ldr	r3, [r7, #8]
 8007908:	2b01      	cmp	r3, #1
 800790a:	f240 80d9 	bls.w	8007ac0 <put_fat+0x1ca>
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	695b      	ldr	r3, [r3, #20]
 8007912:	68ba      	ldr	r2, [r7, #8]
 8007914:	429a      	cmp	r2, r3
 8007916:	f080 80d3 	bcs.w	8007ac0 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	781b      	ldrb	r3, [r3, #0]
 800791e:	2b03      	cmp	r3, #3
 8007920:	f000 8096 	beq.w	8007a50 <put_fat+0x15a>
 8007924:	2b03      	cmp	r3, #3
 8007926:	f300 80cb 	bgt.w	8007ac0 <put_fat+0x1ca>
 800792a:	2b01      	cmp	r3, #1
 800792c:	d002      	beq.n	8007934 <put_fat+0x3e>
 800792e:	2b02      	cmp	r3, #2
 8007930:	d06e      	beq.n	8007a10 <put_fat+0x11a>
 8007932:	e0c5      	b.n	8007ac0 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	61bb      	str	r3, [r7, #24]
 8007938:	69bb      	ldr	r3, [r7, #24]
 800793a:	085b      	lsrs	r3, r3, #1
 800793c:	69ba      	ldr	r2, [r7, #24]
 800793e:	4413      	add	r3, r2
 8007940:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	6a1a      	ldr	r2, [r3, #32]
 8007946:	69bb      	ldr	r3, [r7, #24]
 8007948:	0a5b      	lsrs	r3, r3, #9
 800794a:	4413      	add	r3, r2
 800794c:	4619      	mov	r1, r3
 800794e:	68f8      	ldr	r0, [r7, #12]
 8007950:	f7ff fe6e 	bl	8007630 <move_window>
 8007954:	4603      	mov	r3, r0
 8007956:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007958:	7ffb      	ldrb	r3, [r7, #31]
 800795a:	2b00      	cmp	r3, #0
 800795c:	f040 80a9 	bne.w	8007ab2 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 8007960:	68fb      	ldr	r3, [r7, #12]
 8007962:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007966:	69bb      	ldr	r3, [r7, #24]
 8007968:	1c59      	adds	r1, r3, #1
 800796a:	61b9      	str	r1, [r7, #24]
 800796c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007970:	4413      	add	r3, r2
 8007972:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 8007974:	68bb      	ldr	r3, [r7, #8]
 8007976:	f003 0301 	and.w	r3, r3, #1
 800797a:	2b00      	cmp	r3, #0
 800797c:	d00d      	beq.n	800799a <put_fat+0xa4>
 800797e:	697b      	ldr	r3, [r7, #20]
 8007980:	781b      	ldrb	r3, [r3, #0]
 8007982:	b25b      	sxtb	r3, r3
 8007984:	f003 030f 	and.w	r3, r3, #15
 8007988:	b25a      	sxtb	r2, r3
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	b2db      	uxtb	r3, r3
 800798e:	011b      	lsls	r3, r3, #4
 8007990:	b25b      	sxtb	r3, r3
 8007992:	4313      	orrs	r3, r2
 8007994:	b25b      	sxtb	r3, r3
 8007996:	b2db      	uxtb	r3, r3
 8007998:	e001      	b.n	800799e <put_fat+0xa8>
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	b2db      	uxtb	r3, r3
 800799e:	697a      	ldr	r2, [r7, #20]
 80079a0:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	2201      	movs	r2, #1
 80079a6:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 80079a8:	68fb      	ldr	r3, [r7, #12]
 80079aa:	6a1a      	ldr	r2, [r3, #32]
 80079ac:	69bb      	ldr	r3, [r7, #24]
 80079ae:	0a5b      	lsrs	r3, r3, #9
 80079b0:	4413      	add	r3, r2
 80079b2:	4619      	mov	r1, r3
 80079b4:	68f8      	ldr	r0, [r7, #12]
 80079b6:	f7ff fe3b 	bl	8007630 <move_window>
 80079ba:	4603      	mov	r3, r0
 80079bc:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 80079be:	7ffb      	ldrb	r3, [r7, #31]
 80079c0:	2b00      	cmp	r3, #0
 80079c2:	d178      	bne.n	8007ab6 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80079ca:	69bb      	ldr	r3, [r7, #24]
 80079cc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80079d0:	4413      	add	r3, r2
 80079d2:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	f003 0301 	and.w	r3, r3, #1
 80079da:	2b00      	cmp	r3, #0
 80079dc:	d003      	beq.n	80079e6 <put_fat+0xf0>
 80079de:	687b      	ldr	r3, [r7, #4]
 80079e0:	091b      	lsrs	r3, r3, #4
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	e00e      	b.n	8007a04 <put_fat+0x10e>
 80079e6:	697b      	ldr	r3, [r7, #20]
 80079e8:	781b      	ldrb	r3, [r3, #0]
 80079ea:	b25b      	sxtb	r3, r3
 80079ec:	f023 030f 	bic.w	r3, r3, #15
 80079f0:	b25a      	sxtb	r2, r3
 80079f2:	687b      	ldr	r3, [r7, #4]
 80079f4:	0a1b      	lsrs	r3, r3, #8
 80079f6:	b25b      	sxtb	r3, r3
 80079f8:	f003 030f 	and.w	r3, r3, #15
 80079fc:	b25b      	sxtb	r3, r3
 80079fe:	4313      	orrs	r3, r2
 8007a00:	b25b      	sxtb	r3, r3
 8007a02:	b2db      	uxtb	r3, r3
 8007a04:	697a      	ldr	r2, [r7, #20]
 8007a06:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 8007a08:	68fb      	ldr	r3, [r7, #12]
 8007a0a:	2201      	movs	r2, #1
 8007a0c:	70da      	strb	r2, [r3, #3]
			break;
 8007a0e:	e057      	b.n	8007ac0 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 8007a10:	68fb      	ldr	r3, [r7, #12]
 8007a12:	6a1a      	ldr	r2, [r3, #32]
 8007a14:	68bb      	ldr	r3, [r7, #8]
 8007a16:	0a1b      	lsrs	r3, r3, #8
 8007a18:	4413      	add	r3, r2
 8007a1a:	4619      	mov	r1, r3
 8007a1c:	68f8      	ldr	r0, [r7, #12]
 8007a1e:	f7ff fe07 	bl	8007630 <move_window>
 8007a22:	4603      	mov	r3, r0
 8007a24:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a26:	7ffb      	ldrb	r3, [r7, #31]
 8007a28:	2b00      	cmp	r3, #0
 8007a2a:	d146      	bne.n	8007aba <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 8007a2c:	68fb      	ldr	r3, [r7, #12]
 8007a2e:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a32:	68bb      	ldr	r3, [r7, #8]
 8007a34:	005b      	lsls	r3, r3, #1
 8007a36:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 8007a3a:	4413      	add	r3, r2
 8007a3c:	687a      	ldr	r2, [r7, #4]
 8007a3e:	b292      	uxth	r2, r2
 8007a40:	4611      	mov	r1, r2
 8007a42:	4618      	mov	r0, r3
 8007a44:	f7ff fb7f 	bl	8007146 <st_word>
			fs->wflag = 1;
 8007a48:	68fb      	ldr	r3, [r7, #12]
 8007a4a:	2201      	movs	r2, #1
 8007a4c:	70da      	strb	r2, [r3, #3]
			break;
 8007a4e:	e037      	b.n	8007ac0 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	6a1a      	ldr	r2, [r3, #32]
 8007a54:	68bb      	ldr	r3, [r7, #8]
 8007a56:	09db      	lsrs	r3, r3, #7
 8007a58:	4413      	add	r3, r2
 8007a5a:	4619      	mov	r1, r3
 8007a5c:	68f8      	ldr	r0, [r7, #12]
 8007a5e:	f7ff fde7 	bl	8007630 <move_window>
 8007a62:	4603      	mov	r3, r0
 8007a64:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 8007a66:	7ffb      	ldrb	r3, [r7, #31]
 8007a68:	2b00      	cmp	r3, #0
 8007a6a:	d128      	bne.n	8007abe <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 8007a72:	68fb      	ldr	r3, [r7, #12]
 8007a74:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a78:	68bb      	ldr	r3, [r7, #8]
 8007a7a:	009b      	lsls	r3, r3, #2
 8007a7c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007a80:	4413      	add	r3, r2
 8007a82:	4618      	mov	r0, r3
 8007a84:	f7ff fb3c 	bl	8007100 <ld_dword>
 8007a88:	4603      	mov	r3, r0
 8007a8a:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 8007a8e:	4323      	orrs	r3, r4
 8007a90:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 8007a92:	68fb      	ldr	r3, [r7, #12]
 8007a94:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007a98:	68bb      	ldr	r3, [r7, #8]
 8007a9a:	009b      	lsls	r3, r3, #2
 8007a9c:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 8007aa0:	4413      	add	r3, r2
 8007aa2:	6879      	ldr	r1, [r7, #4]
 8007aa4:	4618      	mov	r0, r3
 8007aa6:	f7ff fb69 	bl	800717c <st_dword>
			fs->wflag = 1;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2201      	movs	r2, #1
 8007aae:	70da      	strb	r2, [r3, #3]
			break;
 8007ab0:	e006      	b.n	8007ac0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ab2:	bf00      	nop
 8007ab4:	e004      	b.n	8007ac0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007ab6:	bf00      	nop
 8007ab8:	e002      	b.n	8007ac0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007aba:	bf00      	nop
 8007abc:	e000      	b.n	8007ac0 <put_fat+0x1ca>
			if (res != FR_OK) break;
 8007abe:	bf00      	nop
		}
	}
	return res;
 8007ac0:	7ffb      	ldrb	r3, [r7, #31]
}
 8007ac2:	4618      	mov	r0, r3
 8007ac4:	3724      	adds	r7, #36	; 0x24
 8007ac6:	46bd      	mov	sp, r7
 8007ac8:	bd90      	pop	{r4, r7, pc}

08007aca <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 8007aca:	b580      	push	{r7, lr}
 8007acc:	b088      	sub	sp, #32
 8007ace:	af00      	add	r7, sp, #0
 8007ad0:	60f8      	str	r0, [r7, #12]
 8007ad2:	60b9      	str	r1, [r7, #8]
 8007ad4:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 8007ad6:	2300      	movs	r3, #0
 8007ad8:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 8007ada:	68fb      	ldr	r3, [r7, #12]
 8007adc:	681b      	ldr	r3, [r3, #0]
 8007ade:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 8007ae0:	68bb      	ldr	r3, [r7, #8]
 8007ae2:	2b01      	cmp	r3, #1
 8007ae4:	d904      	bls.n	8007af0 <remove_chain+0x26>
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	695b      	ldr	r3, [r3, #20]
 8007aea:	68ba      	ldr	r2, [r7, #8]
 8007aec:	429a      	cmp	r2, r3
 8007aee:	d301      	bcc.n	8007af4 <remove_chain+0x2a>
 8007af0:	2302      	movs	r3, #2
 8007af2:	e04b      	b.n	8007b8c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d00c      	beq.n	8007b14 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 8007afa:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007afe:	6879      	ldr	r1, [r7, #4]
 8007b00:	69b8      	ldr	r0, [r7, #24]
 8007b02:	f7ff fef8 	bl	80078f6 <put_fat>
 8007b06:	4603      	mov	r3, r0
 8007b08:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 8007b0a:	7ffb      	ldrb	r3, [r7, #31]
 8007b0c:	2b00      	cmp	r3, #0
 8007b0e:	d001      	beq.n	8007b14 <remove_chain+0x4a>
 8007b10:	7ffb      	ldrb	r3, [r7, #31]
 8007b12:	e03b      	b.n	8007b8c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 8007b14:	68b9      	ldr	r1, [r7, #8]
 8007b16:	68f8      	ldr	r0, [r7, #12]
 8007b18:	f7ff fe45 	bl	80077a6 <get_fat>
 8007b1c:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 8007b1e:	697b      	ldr	r3, [r7, #20]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d031      	beq.n	8007b88 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	2b01      	cmp	r3, #1
 8007b28:	d101      	bne.n	8007b2e <remove_chain+0x64>
 8007b2a:	2302      	movs	r3, #2
 8007b2c:	e02e      	b.n	8007b8c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 8007b2e:	697b      	ldr	r3, [r7, #20]
 8007b30:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007b34:	d101      	bne.n	8007b3a <remove_chain+0x70>
 8007b36:	2301      	movs	r3, #1
 8007b38:	e028      	b.n	8007b8c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 8007b3a:	2200      	movs	r2, #0
 8007b3c:	68b9      	ldr	r1, [r7, #8]
 8007b3e:	69b8      	ldr	r0, [r7, #24]
 8007b40:	f7ff fed9 	bl	80078f6 <put_fat>
 8007b44:	4603      	mov	r3, r0
 8007b46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 8007b48:	7ffb      	ldrb	r3, [r7, #31]
 8007b4a:	2b00      	cmp	r3, #0
 8007b4c:	d001      	beq.n	8007b52 <remove_chain+0x88>
 8007b4e:	7ffb      	ldrb	r3, [r7, #31]
 8007b50:	e01c      	b.n	8007b8c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 8007b52:	69bb      	ldr	r3, [r7, #24]
 8007b54:	691a      	ldr	r2, [r3, #16]
 8007b56:	69bb      	ldr	r3, [r7, #24]
 8007b58:	695b      	ldr	r3, [r3, #20]
 8007b5a:	3b02      	subs	r3, #2
 8007b5c:	429a      	cmp	r2, r3
 8007b5e:	d20b      	bcs.n	8007b78 <remove_chain+0xae>
			fs->free_clst++;
 8007b60:	69bb      	ldr	r3, [r7, #24]
 8007b62:	691b      	ldr	r3, [r3, #16]
 8007b64:	1c5a      	adds	r2, r3, #1
 8007b66:	69bb      	ldr	r3, [r7, #24]
 8007b68:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 8007b6a:	69bb      	ldr	r3, [r7, #24]
 8007b6c:	791b      	ldrb	r3, [r3, #4]
 8007b6e:	f043 0301 	orr.w	r3, r3, #1
 8007b72:	b2da      	uxtb	r2, r3
 8007b74:	69bb      	ldr	r3, [r7, #24]
 8007b76:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 8007b78:	697b      	ldr	r3, [r7, #20]
 8007b7a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 8007b7c:	69bb      	ldr	r3, [r7, #24]
 8007b7e:	695b      	ldr	r3, [r3, #20]
 8007b80:	68ba      	ldr	r2, [r7, #8]
 8007b82:	429a      	cmp	r2, r3
 8007b84:	d3c6      	bcc.n	8007b14 <remove_chain+0x4a>
 8007b86:	e000      	b.n	8007b8a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 8007b88:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 8007b8a:	2300      	movs	r3, #0
}
 8007b8c:	4618      	mov	r0, r3
 8007b8e:	3720      	adds	r7, #32
 8007b90:	46bd      	mov	sp, r7
 8007b92:	bd80      	pop	{r7, pc}

08007b94 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 8007b94:	b580      	push	{r7, lr}
 8007b96:	b088      	sub	sp, #32
 8007b98:	af00      	add	r7, sp, #0
 8007b9a:	6078      	str	r0, [r7, #4]
 8007b9c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 8007b9e:	687b      	ldr	r3, [r7, #4]
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 8007ba4:	683b      	ldr	r3, [r7, #0]
 8007ba6:	2b00      	cmp	r3, #0
 8007ba8:	d10d      	bne.n	8007bc6 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	68db      	ldr	r3, [r3, #12]
 8007bae:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 8007bb0:	69bb      	ldr	r3, [r7, #24]
 8007bb2:	2b00      	cmp	r3, #0
 8007bb4:	d004      	beq.n	8007bc0 <create_chain+0x2c>
 8007bb6:	693b      	ldr	r3, [r7, #16]
 8007bb8:	695b      	ldr	r3, [r3, #20]
 8007bba:	69ba      	ldr	r2, [r7, #24]
 8007bbc:	429a      	cmp	r2, r3
 8007bbe:	d31b      	bcc.n	8007bf8 <create_chain+0x64>
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	61bb      	str	r3, [r7, #24]
 8007bc4:	e018      	b.n	8007bf8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 8007bc6:	6839      	ldr	r1, [r7, #0]
 8007bc8:	6878      	ldr	r0, [r7, #4]
 8007bca:	f7ff fdec 	bl	80077a6 <get_fat>
 8007bce:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	2b01      	cmp	r3, #1
 8007bd4:	d801      	bhi.n	8007bda <create_chain+0x46>
 8007bd6:	2301      	movs	r3, #1
 8007bd8:	e070      	b.n	8007cbc <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007be0:	d101      	bne.n	8007be6 <create_chain+0x52>
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	e06a      	b.n	8007cbc <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	695b      	ldr	r3, [r3, #20]
 8007bea:	68fa      	ldr	r2, [r7, #12]
 8007bec:	429a      	cmp	r2, r3
 8007bee:	d201      	bcs.n	8007bf4 <create_chain+0x60>
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	e063      	b.n	8007cbc <create_chain+0x128>
		scl = clst;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 8007bf8:	69bb      	ldr	r3, [r7, #24]
 8007bfa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 8007bfc:	69fb      	ldr	r3, [r7, #28]
 8007bfe:	3301      	adds	r3, #1
 8007c00:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 8007c02:	693b      	ldr	r3, [r7, #16]
 8007c04:	695b      	ldr	r3, [r3, #20]
 8007c06:	69fa      	ldr	r2, [r7, #28]
 8007c08:	429a      	cmp	r2, r3
 8007c0a:	d307      	bcc.n	8007c1c <create_chain+0x88>
				ncl = 2;
 8007c0c:	2302      	movs	r3, #2
 8007c0e:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 8007c10:	69fa      	ldr	r2, [r7, #28]
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	429a      	cmp	r2, r3
 8007c16:	d901      	bls.n	8007c1c <create_chain+0x88>
 8007c18:	2300      	movs	r3, #0
 8007c1a:	e04f      	b.n	8007cbc <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 8007c1c:	69f9      	ldr	r1, [r7, #28]
 8007c1e:	6878      	ldr	r0, [r7, #4]
 8007c20:	f7ff fdc1 	bl	80077a6 <get_fat>
 8007c24:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d00e      	beq.n	8007c4a <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 8007c2c:	68fb      	ldr	r3, [r7, #12]
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d003      	beq.n	8007c3a <create_chain+0xa6>
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007c38:	d101      	bne.n	8007c3e <create_chain+0xaa>
 8007c3a:	68fb      	ldr	r3, [r7, #12]
 8007c3c:	e03e      	b.n	8007cbc <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 8007c3e:	69fa      	ldr	r2, [r7, #28]
 8007c40:	69bb      	ldr	r3, [r7, #24]
 8007c42:	429a      	cmp	r2, r3
 8007c44:	d1da      	bne.n	8007bfc <create_chain+0x68>
 8007c46:	2300      	movs	r3, #0
 8007c48:	e038      	b.n	8007cbc <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 8007c4a:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 8007c4c:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8007c50:	69f9      	ldr	r1, [r7, #28]
 8007c52:	6938      	ldr	r0, [r7, #16]
 8007c54:	f7ff fe4f 	bl	80078f6 <put_fat>
 8007c58:	4603      	mov	r3, r0
 8007c5a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 8007c5c:	7dfb      	ldrb	r3, [r7, #23]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d109      	bne.n	8007c76 <create_chain+0xe2>
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	2b00      	cmp	r3, #0
 8007c66:	d006      	beq.n	8007c76 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 8007c68:	69fa      	ldr	r2, [r7, #28]
 8007c6a:	6839      	ldr	r1, [r7, #0]
 8007c6c:	6938      	ldr	r0, [r7, #16]
 8007c6e:	f7ff fe42 	bl	80078f6 <put_fat>
 8007c72:	4603      	mov	r3, r0
 8007c74:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 8007c76:	7dfb      	ldrb	r3, [r7, #23]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d116      	bne.n	8007caa <create_chain+0x116>
		fs->last_clst = ncl;
 8007c7c:	693b      	ldr	r3, [r7, #16]
 8007c7e:	69fa      	ldr	r2, [r7, #28]
 8007c80:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 8007c82:	693b      	ldr	r3, [r7, #16]
 8007c84:	691a      	ldr	r2, [r3, #16]
 8007c86:	693b      	ldr	r3, [r7, #16]
 8007c88:	695b      	ldr	r3, [r3, #20]
 8007c8a:	3b02      	subs	r3, #2
 8007c8c:	429a      	cmp	r2, r3
 8007c8e:	d804      	bhi.n	8007c9a <create_chain+0x106>
 8007c90:	693b      	ldr	r3, [r7, #16]
 8007c92:	691b      	ldr	r3, [r3, #16]
 8007c94:	1e5a      	subs	r2, r3, #1
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 8007c9a:	693b      	ldr	r3, [r7, #16]
 8007c9c:	791b      	ldrb	r3, [r3, #4]
 8007c9e:	f043 0301 	orr.w	r3, r3, #1
 8007ca2:	b2da      	uxtb	r2, r3
 8007ca4:	693b      	ldr	r3, [r7, #16]
 8007ca6:	711a      	strb	r2, [r3, #4]
 8007ca8:	e007      	b.n	8007cba <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 8007caa:	7dfb      	ldrb	r3, [r7, #23]
 8007cac:	2b01      	cmp	r3, #1
 8007cae:	d102      	bne.n	8007cb6 <create_chain+0x122>
 8007cb0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8007cb4:	e000      	b.n	8007cb8 <create_chain+0x124>
 8007cb6:	2301      	movs	r3, #1
 8007cb8:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 8007cba:	69fb      	ldr	r3, [r7, #28]
}
 8007cbc:	4618      	mov	r0, r3
 8007cbe:	3720      	adds	r7, #32
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	6078      	str	r0, [r7, #4]
 8007ccc:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	681b      	ldr	r3, [r3, #0]
 8007cd2:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007cd8:	3304      	adds	r3, #4
 8007cda:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 8007cdc:	683b      	ldr	r3, [r7, #0]
 8007cde:	0a5b      	lsrs	r3, r3, #9
 8007ce0:	68fa      	ldr	r2, [r7, #12]
 8007ce2:	8952      	ldrh	r2, [r2, #10]
 8007ce4:	fbb3 f3f2 	udiv	r3, r3, r2
 8007ce8:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007cea:	693b      	ldr	r3, [r7, #16]
 8007cec:	1d1a      	adds	r2, r3, #4
 8007cee:	613a      	str	r2, [r7, #16]
 8007cf0:	681b      	ldr	r3, [r3, #0]
 8007cf2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 8007cf4:	68bb      	ldr	r3, [r7, #8]
 8007cf6:	2b00      	cmp	r3, #0
 8007cf8:	d101      	bne.n	8007cfe <clmt_clust+0x3a>
 8007cfa:	2300      	movs	r3, #0
 8007cfc:	e010      	b.n	8007d20 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 8007cfe:	697a      	ldr	r2, [r7, #20]
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d307      	bcc.n	8007d16 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 8007d06:	697a      	ldr	r2, [r7, #20]
 8007d08:	68bb      	ldr	r3, [r7, #8]
 8007d0a:	1ad3      	subs	r3, r2, r3
 8007d0c:	617b      	str	r3, [r7, #20]
 8007d0e:	693b      	ldr	r3, [r7, #16]
 8007d10:	3304      	adds	r3, #4
 8007d12:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 8007d14:	e7e9      	b.n	8007cea <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 8007d16:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 8007d18:	693b      	ldr	r3, [r7, #16]
 8007d1a:	681a      	ldr	r2, [r3, #0]
 8007d1c:	697b      	ldr	r3, [r7, #20]
 8007d1e:	4413      	add	r3, r2
}
 8007d20:	4618      	mov	r0, r3
 8007d22:	371c      	adds	r7, #28
 8007d24:	46bd      	mov	sp, r7
 8007d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d2a:	4770      	bx	lr

08007d2c <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 8007d2c:	b580      	push	{r7, lr}
 8007d2e:	b086      	sub	sp, #24
 8007d30:	af00      	add	r7, sp, #0
 8007d32:	6078      	str	r0, [r7, #4]
 8007d34:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007d42:	d204      	bcs.n	8007d4e <dir_sdi+0x22>
 8007d44:	683b      	ldr	r3, [r7, #0]
 8007d46:	f003 031f 	and.w	r3, r3, #31
 8007d4a:	2b00      	cmp	r3, #0
 8007d4c:	d001      	beq.n	8007d52 <dir_sdi+0x26>
		return FR_INT_ERR;
 8007d4e:	2302      	movs	r3, #2
 8007d50:	e063      	b.n	8007e1a <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	683a      	ldr	r2, [r7, #0]
 8007d56:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	689b      	ldr	r3, [r3, #8]
 8007d5c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	d106      	bne.n	8007d72 <dir_sdi+0x46>
 8007d64:	693b      	ldr	r3, [r7, #16]
 8007d66:	781b      	ldrb	r3, [r3, #0]
 8007d68:	2b02      	cmp	r3, #2
 8007d6a:	d902      	bls.n	8007d72 <dir_sdi+0x46>
		clst = fs->dirbase;
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d70:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 8007d72:	697b      	ldr	r3, [r7, #20]
 8007d74:	2b00      	cmp	r3, #0
 8007d76:	d10c      	bne.n	8007d92 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 8007d78:	683b      	ldr	r3, [r7, #0]
 8007d7a:	095b      	lsrs	r3, r3, #5
 8007d7c:	693a      	ldr	r2, [r7, #16]
 8007d7e:	8912      	ldrh	r2, [r2, #8]
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d301      	bcc.n	8007d88 <dir_sdi+0x5c>
 8007d84:	2302      	movs	r3, #2
 8007d86:	e048      	b.n	8007e1a <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 8007d88:	693b      	ldr	r3, [r7, #16]
 8007d8a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	61da      	str	r2, [r3, #28]
 8007d90:	e029      	b.n	8007de6 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 8007d92:	693b      	ldr	r3, [r7, #16]
 8007d94:	895b      	ldrh	r3, [r3, #10]
 8007d96:	025b      	lsls	r3, r3, #9
 8007d98:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007d9a:	e019      	b.n	8007dd0 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	6979      	ldr	r1, [r7, #20]
 8007da0:	4618      	mov	r0, r3
 8007da2:	f7ff fd00 	bl	80077a6 <get_fat>
 8007da6:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007dae:	d101      	bne.n	8007db4 <dir_sdi+0x88>
 8007db0:	2301      	movs	r3, #1
 8007db2:	e032      	b.n	8007e1a <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	2b01      	cmp	r3, #1
 8007db8:	d904      	bls.n	8007dc4 <dir_sdi+0x98>
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	695b      	ldr	r3, [r3, #20]
 8007dbe:	697a      	ldr	r2, [r7, #20]
 8007dc0:	429a      	cmp	r2, r3
 8007dc2:	d301      	bcc.n	8007dc8 <dir_sdi+0x9c>
 8007dc4:	2302      	movs	r3, #2
 8007dc6:	e028      	b.n	8007e1a <dir_sdi+0xee>
			ofs -= csz;
 8007dc8:	683a      	ldr	r2, [r7, #0]
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	1ad3      	subs	r3, r2, r3
 8007dce:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 8007dd0:	683a      	ldr	r2, [r7, #0]
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	429a      	cmp	r2, r3
 8007dd6:	d2e1      	bcs.n	8007d9c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 8007dd8:	6979      	ldr	r1, [r7, #20]
 8007dda:	6938      	ldr	r0, [r7, #16]
 8007ddc:	f7ff fcc4 	bl	8007768 <clust2sect>
 8007de0:	4602      	mov	r2, r0
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 8007de6:	687b      	ldr	r3, [r7, #4]
 8007de8:	697a      	ldr	r2, [r7, #20]
 8007dea:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	69db      	ldr	r3, [r3, #28]
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d101      	bne.n	8007df8 <dir_sdi+0xcc>
 8007df4:	2302      	movs	r3, #2
 8007df6:	e010      	b.n	8007e1a <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 8007df8:	687b      	ldr	r3, [r7, #4]
 8007dfa:	69da      	ldr	r2, [r3, #28]
 8007dfc:	683b      	ldr	r3, [r7, #0]
 8007dfe:	0a5b      	lsrs	r3, r3, #9
 8007e00:	441a      	add	r2, r3
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 8007e06:	693b      	ldr	r3, [r7, #16]
 8007e08:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e12:	441a      	add	r2, r3
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007e18:	2300      	movs	r3, #0
}
 8007e1a:	4618      	mov	r0, r3
 8007e1c:	3718      	adds	r7, #24
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	bd80      	pop	{r7, pc}

08007e22 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 8007e22:	b580      	push	{r7, lr}
 8007e24:	b086      	sub	sp, #24
 8007e26:	af00      	add	r7, sp, #0
 8007e28:	6078      	str	r0, [r7, #4]
 8007e2a:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	695b      	ldr	r3, [r3, #20]
 8007e36:	3320      	adds	r3, #32
 8007e38:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	69db      	ldr	r3, [r3, #28]
 8007e3e:	2b00      	cmp	r3, #0
 8007e40:	d003      	beq.n	8007e4a <dir_next+0x28>
 8007e42:	68bb      	ldr	r3, [r7, #8]
 8007e44:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8007e48:	d301      	bcc.n	8007e4e <dir_next+0x2c>
 8007e4a:	2304      	movs	r3, #4
 8007e4c:	e0aa      	b.n	8007fa4 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 8007e4e:	68bb      	ldr	r3, [r7, #8]
 8007e50:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007e54:	2b00      	cmp	r3, #0
 8007e56:	f040 8098 	bne.w	8007f8a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 8007e5a:	687b      	ldr	r3, [r7, #4]
 8007e5c:	69db      	ldr	r3, [r3, #28]
 8007e5e:	1c5a      	adds	r2, r3, #1
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	699b      	ldr	r3, [r3, #24]
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d10b      	bne.n	8007e84 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 8007e6c:	68bb      	ldr	r3, [r7, #8]
 8007e6e:	095b      	lsrs	r3, r3, #5
 8007e70:	68fa      	ldr	r2, [r7, #12]
 8007e72:	8912      	ldrh	r2, [r2, #8]
 8007e74:	4293      	cmp	r3, r2
 8007e76:	f0c0 8088 	bcc.w	8007f8a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	2200      	movs	r2, #0
 8007e7e:	61da      	str	r2, [r3, #28]
 8007e80:	2304      	movs	r3, #4
 8007e82:	e08f      	b.n	8007fa4 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 8007e84:	68bb      	ldr	r3, [r7, #8]
 8007e86:	0a5b      	lsrs	r3, r3, #9
 8007e88:	68fa      	ldr	r2, [r7, #12]
 8007e8a:	8952      	ldrh	r2, [r2, #10]
 8007e8c:	3a01      	subs	r2, #1
 8007e8e:	4013      	ands	r3, r2
 8007e90:	2b00      	cmp	r3, #0
 8007e92:	d17a      	bne.n	8007f8a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 8007e94:	687a      	ldr	r2, [r7, #4]
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	699b      	ldr	r3, [r3, #24]
 8007e9a:	4619      	mov	r1, r3
 8007e9c:	4610      	mov	r0, r2
 8007e9e:	f7ff fc82 	bl	80077a6 <get_fat>
 8007ea2:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	2b01      	cmp	r3, #1
 8007ea8:	d801      	bhi.n	8007eae <dir_next+0x8c>
 8007eaa:	2302      	movs	r3, #2
 8007eac:	e07a      	b.n	8007fa4 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 8007eae:	697b      	ldr	r3, [r7, #20]
 8007eb0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007eb4:	d101      	bne.n	8007eba <dir_next+0x98>
 8007eb6:	2301      	movs	r3, #1
 8007eb8:	e074      	b.n	8007fa4 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	695b      	ldr	r3, [r3, #20]
 8007ebe:	697a      	ldr	r2, [r7, #20]
 8007ec0:	429a      	cmp	r2, r3
 8007ec2:	d358      	bcc.n	8007f76 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	2b00      	cmp	r3, #0
 8007ec8:	d104      	bne.n	8007ed4 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 8007eca:	687b      	ldr	r3, [r7, #4]
 8007ecc:	2200      	movs	r2, #0
 8007ece:	61da      	str	r2, [r3, #28]
 8007ed0:	2304      	movs	r3, #4
 8007ed2:	e067      	b.n	8007fa4 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 8007ed4:	687a      	ldr	r2, [r7, #4]
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	699b      	ldr	r3, [r3, #24]
 8007eda:	4619      	mov	r1, r3
 8007edc:	4610      	mov	r0, r2
 8007ede:	f7ff fe59 	bl	8007b94 <create_chain>
 8007ee2:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 8007ee4:	697b      	ldr	r3, [r7, #20]
 8007ee6:	2b00      	cmp	r3, #0
 8007ee8:	d101      	bne.n	8007eee <dir_next+0xcc>
 8007eea:	2307      	movs	r3, #7
 8007eec:	e05a      	b.n	8007fa4 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 8007eee:	697b      	ldr	r3, [r7, #20]
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <dir_next+0xd6>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e055      	b.n	8007fa4 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 8007ef8:	697b      	ldr	r3, [r7, #20]
 8007efa:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8007efe:	d101      	bne.n	8007f04 <dir_next+0xe2>
 8007f00:	2301      	movs	r3, #1
 8007f02:	e04f      	b.n	8007fa4 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f7ff fb4f 	bl	80075a8 <sync_window>
 8007f0a:	4603      	mov	r3, r0
 8007f0c:	2b00      	cmp	r3, #0
 8007f0e:	d001      	beq.n	8007f14 <dir_next+0xf2>
 8007f10:	2301      	movs	r3, #1
 8007f12:	e047      	b.n	8007fa4 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 8007f14:	68fb      	ldr	r3, [r7, #12]
 8007f16:	3330      	adds	r3, #48	; 0x30
 8007f18:	f44f 7200 	mov.w	r2, #512	; 0x200
 8007f1c:	2100      	movs	r1, #0
 8007f1e:	4618      	mov	r0, r3
 8007f20:	f7ff f979 	bl	8007216 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007f24:	2300      	movs	r3, #0
 8007f26:	613b      	str	r3, [r7, #16]
 8007f28:	6979      	ldr	r1, [r7, #20]
 8007f2a:	68f8      	ldr	r0, [r7, #12]
 8007f2c:	f7ff fc1c 	bl	8007768 <clust2sect>
 8007f30:	4602      	mov	r2, r0
 8007f32:	68fb      	ldr	r3, [r7, #12]
 8007f34:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f36:	e012      	b.n	8007f5e <dir_next+0x13c>
						fs->wflag = 1;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	2201      	movs	r2, #1
 8007f3c:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 8007f3e:	68f8      	ldr	r0, [r7, #12]
 8007f40:	f7ff fb32 	bl	80075a8 <sync_window>
 8007f44:	4603      	mov	r3, r0
 8007f46:	2b00      	cmp	r3, #0
 8007f48:	d001      	beq.n	8007f4e <dir_next+0x12c>
 8007f4a:	2301      	movs	r3, #1
 8007f4c:	e02a      	b.n	8007fa4 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 8007f4e:	693b      	ldr	r3, [r7, #16]
 8007f50:	3301      	adds	r3, #1
 8007f52:	613b      	str	r3, [r7, #16]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007f58:	1c5a      	adds	r2, r3, #1
 8007f5a:	68fb      	ldr	r3, [r7, #12]
 8007f5c:	62da      	str	r2, [r3, #44]	; 0x2c
 8007f5e:	68fb      	ldr	r3, [r7, #12]
 8007f60:	895b      	ldrh	r3, [r3, #10]
 8007f62:	461a      	mov	r2, r3
 8007f64:	693b      	ldr	r3, [r7, #16]
 8007f66:	4293      	cmp	r3, r2
 8007f68:	d3e6      	bcc.n	8007f38 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 8007f6a:	68fb      	ldr	r3, [r7, #12]
 8007f6c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f6e:	693b      	ldr	r3, [r7, #16]
 8007f70:	1ad2      	subs	r2, r2, r3
 8007f72:	68fb      	ldr	r3, [r7, #12]
 8007f74:	62da      	str	r2, [r3, #44]	; 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 8007f76:	687b      	ldr	r3, [r7, #4]
 8007f78:	697a      	ldr	r2, [r7, #20]
 8007f7a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 8007f7c:	6979      	ldr	r1, [r7, #20]
 8007f7e:	68f8      	ldr	r0, [r7, #12]
 8007f80:	f7ff fbf2 	bl	8007768 <clust2sect>
 8007f84:	4602      	mov	r2, r0
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	68ba      	ldr	r2, [r7, #8]
 8007f8e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 8007f90:	68fb      	ldr	r3, [r7, #12]
 8007f92:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007f96:	68bb      	ldr	r3, [r7, #8]
 8007f98:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f9c:	441a      	add	r2, r3
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	621a      	str	r2, [r3, #32]

	return FR_OK;
 8007fa2:	2300      	movs	r3, #0
}
 8007fa4:	4618      	mov	r0, r3
 8007fa6:	3718      	adds	r7, #24
 8007fa8:	46bd      	mov	sp, r7
 8007faa:	bd80      	pop	{r7, pc}

08007fac <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 8007fac:	b580      	push	{r7, lr}
 8007fae:	b086      	sub	sp, #24
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 8007fbc:	2100      	movs	r1, #0
 8007fbe:	6878      	ldr	r0, [r7, #4]
 8007fc0:	f7ff feb4 	bl	8007d2c <dir_sdi>
 8007fc4:	4603      	mov	r3, r0
 8007fc6:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8007fc8:	7dfb      	ldrb	r3, [r7, #23]
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d12b      	bne.n	8008026 <dir_alloc+0x7a>
		n = 0;
 8007fce:	2300      	movs	r3, #0
 8007fd0:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	69db      	ldr	r3, [r3, #28]
 8007fd6:	4619      	mov	r1, r3
 8007fd8:	68f8      	ldr	r0, [r7, #12]
 8007fda:	f7ff fb29 	bl	8007630 <move_window>
 8007fde:	4603      	mov	r3, r0
 8007fe0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 8007fe2:	7dfb      	ldrb	r3, [r7, #23]
 8007fe4:	2b00      	cmp	r3, #0
 8007fe6:	d11d      	bne.n	8008024 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 8007fe8:	687b      	ldr	r3, [r7, #4]
 8007fea:	6a1b      	ldr	r3, [r3, #32]
 8007fec:	781b      	ldrb	r3, [r3, #0]
 8007fee:	2be5      	cmp	r3, #229	; 0xe5
 8007ff0:	d004      	beq.n	8007ffc <dir_alloc+0x50>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	6a1b      	ldr	r3, [r3, #32]
 8007ff6:	781b      	ldrb	r3, [r3, #0]
 8007ff8:	2b00      	cmp	r3, #0
 8007ffa:	d107      	bne.n	800800c <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 8007ffc:	693b      	ldr	r3, [r7, #16]
 8007ffe:	3301      	adds	r3, #1
 8008000:	613b      	str	r3, [r7, #16]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	683b      	ldr	r3, [r7, #0]
 8008006:	429a      	cmp	r2, r3
 8008008:	d102      	bne.n	8008010 <dir_alloc+0x64>
 800800a:	e00c      	b.n	8008026 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800800c:	2300      	movs	r3, #0
 800800e:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 8008010:	2101      	movs	r1, #1
 8008012:	6878      	ldr	r0, [r7, #4]
 8008014:	f7ff ff05 	bl	8007e22 <dir_next>
 8008018:	4603      	mov	r3, r0
 800801a:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800801c:	7dfb      	ldrb	r3, [r7, #23]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d0d7      	beq.n	8007fd2 <dir_alloc+0x26>
 8008022:	e000      	b.n	8008026 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 8008024:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 8008026:	7dfb      	ldrb	r3, [r7, #23]
 8008028:	2b04      	cmp	r3, #4
 800802a:	d101      	bne.n	8008030 <dir_alloc+0x84>
 800802c:	2307      	movs	r3, #7
 800802e:	75fb      	strb	r3, [r7, #23]
	return res;
 8008030:	7dfb      	ldrb	r3, [r7, #23]
}
 8008032:	4618      	mov	r0, r3
 8008034:	3718      	adds	r7, #24
 8008036:	46bd      	mov	sp, r7
 8008038:	bd80      	pop	{r7, pc}

0800803a <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800803a:	b580      	push	{r7, lr}
 800803c:	b084      	sub	sp, #16
 800803e:	af00      	add	r7, sp, #0
 8008040:	6078      	str	r0, [r7, #4]
 8008042:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 8008044:	683b      	ldr	r3, [r7, #0]
 8008046:	331a      	adds	r3, #26
 8008048:	4618      	mov	r0, r3
 800804a:	f7ff f841 	bl	80070d0 <ld_word>
 800804e:	4603      	mov	r3, r0
 8008050:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	781b      	ldrb	r3, [r3, #0]
 8008056:	2b03      	cmp	r3, #3
 8008058:	d109      	bne.n	800806e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	3314      	adds	r3, #20
 800805e:	4618      	mov	r0, r3
 8008060:	f7ff f836 	bl	80070d0 <ld_word>
 8008064:	4603      	mov	r3, r0
 8008066:	041b      	lsls	r3, r3, #16
 8008068:	68fa      	ldr	r2, [r7, #12]
 800806a:	4313      	orrs	r3, r2
 800806c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800806e:	68fb      	ldr	r3, [r7, #12]
}
 8008070:	4618      	mov	r0, r3
 8008072:	3710      	adds	r7, #16
 8008074:	46bd      	mov	sp, r7
 8008076:	bd80      	pop	{r7, pc}

08008078 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 8008078:	b580      	push	{r7, lr}
 800807a:	b084      	sub	sp, #16
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	60b9      	str	r1, [r7, #8]
 8008082:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 8008084:	68bb      	ldr	r3, [r7, #8]
 8008086:	331a      	adds	r3, #26
 8008088:	687a      	ldr	r2, [r7, #4]
 800808a:	b292      	uxth	r2, r2
 800808c:	4611      	mov	r1, r2
 800808e:	4618      	mov	r0, r3
 8008090:	f7ff f859 	bl	8007146 <st_word>
	if (fs->fs_type == FS_FAT32) {
 8008094:	68fb      	ldr	r3, [r7, #12]
 8008096:	781b      	ldrb	r3, [r3, #0]
 8008098:	2b03      	cmp	r3, #3
 800809a:	d109      	bne.n	80080b0 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800809c:	68bb      	ldr	r3, [r7, #8]
 800809e:	f103 0214 	add.w	r2, r3, #20
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	0c1b      	lsrs	r3, r3, #16
 80080a6:	b29b      	uxth	r3, r3
 80080a8:	4619      	mov	r1, r3
 80080aa:	4610      	mov	r0, r2
 80080ac:	f7ff f84b 	bl	8007146 <st_word>
	}
}
 80080b0:	bf00      	nop
 80080b2:	3710      	adds	r7, #16
 80080b4:	46bd      	mov	sp, r7
 80080b6:	bd80      	pop	{r7, pc}

080080b8 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 80080b8:	b580      	push	{r7, lr}
 80080ba:	b086      	sub	sp, #24
 80080bc:	af00      	add	r7, sp, #0
 80080be:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 80080c0:	687b      	ldr	r3, [r7, #4]
 80080c2:	681b      	ldr	r3, [r3, #0]
 80080c4:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 80080c6:	2100      	movs	r1, #0
 80080c8:	6878      	ldr	r0, [r7, #4]
 80080ca:	f7ff fe2f 	bl	8007d2c <dir_sdi>
 80080ce:	4603      	mov	r3, r0
 80080d0:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 80080d2:	7dfb      	ldrb	r3, [r7, #23]
 80080d4:	2b00      	cmp	r3, #0
 80080d6:	d001      	beq.n	80080dc <dir_find+0x24>
 80080d8:	7dfb      	ldrb	r3, [r7, #23]
 80080da:	e03e      	b.n	800815a <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 80080dc:	687b      	ldr	r3, [r7, #4]
 80080de:	69db      	ldr	r3, [r3, #28]
 80080e0:	4619      	mov	r1, r3
 80080e2:	6938      	ldr	r0, [r7, #16]
 80080e4:	f7ff faa4 	bl	8007630 <move_window>
 80080e8:	4603      	mov	r3, r0
 80080ea:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 80080ec:	7dfb      	ldrb	r3, [r7, #23]
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d12f      	bne.n	8008152 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	6a1b      	ldr	r3, [r3, #32]
 80080f6:	781b      	ldrb	r3, [r3, #0]
 80080f8:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 80080fa:	7bfb      	ldrb	r3, [r7, #15]
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d102      	bne.n	8008106 <dir_find+0x4e>
 8008100:	2304      	movs	r3, #4
 8008102:	75fb      	strb	r3, [r7, #23]
 8008104:	e028      	b.n	8008158 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	6a1b      	ldr	r3, [r3, #32]
 800810a:	330b      	adds	r3, #11
 800810c:	781b      	ldrb	r3, [r3, #0]
 800810e:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008112:	b2da      	uxtb	r2, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	6a1b      	ldr	r3, [r3, #32]
 800811c:	330b      	adds	r3, #11
 800811e:	781b      	ldrb	r3, [r3, #0]
 8008120:	f003 0308 	and.w	r3, r3, #8
 8008124:	2b00      	cmp	r3, #0
 8008126:	d10a      	bne.n	800813e <dir_find+0x86>
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	6a18      	ldr	r0, [r3, #32]
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	3324      	adds	r3, #36	; 0x24
 8008130:	220b      	movs	r2, #11
 8008132:	4619      	mov	r1, r3
 8008134:	f7ff f88a 	bl	800724c <mem_cmp>
 8008138:	4603      	mov	r3, r0
 800813a:	2b00      	cmp	r3, #0
 800813c:	d00b      	beq.n	8008156 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800813e:	2100      	movs	r1, #0
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f7ff fe6e 	bl	8007e22 <dir_next>
 8008146:	4603      	mov	r3, r0
 8008148:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800814a:	7dfb      	ldrb	r3, [r7, #23]
 800814c:	2b00      	cmp	r3, #0
 800814e:	d0c5      	beq.n	80080dc <dir_find+0x24>
 8008150:	e002      	b.n	8008158 <dir_find+0xa0>
		if (res != FR_OK) break;
 8008152:	bf00      	nop
 8008154:	e000      	b.n	8008158 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 8008156:	bf00      	nop

	return res;
 8008158:	7dfb      	ldrb	r3, [r7, #23]
}
 800815a:	4618      	mov	r0, r3
 800815c:	3718      	adds	r7, #24
 800815e:	46bd      	mov	sp, r7
 8008160:	bd80      	pop	{r7, pc}

08008162 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 8008162:	b580      	push	{r7, lr}
 8008164:	b084      	sub	sp, #16
 8008166:	af00      	add	r7, sp, #0
 8008168:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 8008170:	2101      	movs	r1, #1
 8008172:	6878      	ldr	r0, [r7, #4]
 8008174:	f7ff ff1a 	bl	8007fac <dir_alloc>
 8008178:	4603      	mov	r3, r0
 800817a:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800817c:	7bfb      	ldrb	r3, [r7, #15]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d11c      	bne.n	80081bc <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	69db      	ldr	r3, [r3, #28]
 8008186:	4619      	mov	r1, r3
 8008188:	68b8      	ldr	r0, [r7, #8]
 800818a:	f7ff fa51 	bl	8007630 <move_window>
 800818e:	4603      	mov	r3, r0
 8008190:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8008192:	7bfb      	ldrb	r3, [r7, #15]
 8008194:	2b00      	cmp	r3, #0
 8008196:	d111      	bne.n	80081bc <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 8008198:	687b      	ldr	r3, [r7, #4]
 800819a:	6a1b      	ldr	r3, [r3, #32]
 800819c:	2220      	movs	r2, #32
 800819e:	2100      	movs	r1, #0
 80081a0:	4618      	mov	r0, r3
 80081a2:	f7ff f838 	bl	8007216 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	6a18      	ldr	r0, [r3, #32]
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	3324      	adds	r3, #36	; 0x24
 80081ae:	220b      	movs	r2, #11
 80081b0:	4619      	mov	r1, r3
 80081b2:	f7ff f80f 	bl	80071d4 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 80081b6:	68bb      	ldr	r3, [r7, #8]
 80081b8:	2201      	movs	r2, #1
 80081ba:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 80081bc:	7bfb      	ldrb	r3, [r7, #15]
}
 80081be:	4618      	mov	r0, r3
 80081c0:	3710      	adds	r7, #16
 80081c2:	46bd      	mov	sp, r7
 80081c4:	bd80      	pop	{r7, pc}
	...

080081c8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 80081c8:	b580      	push	{r7, lr}
 80081ca:	b088      	sub	sp, #32
 80081cc:	af00      	add	r7, sp, #0
 80081ce:	6078      	str	r0, [r7, #4]
 80081d0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 80081d2:	683b      	ldr	r3, [r7, #0]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	60fb      	str	r3, [r7, #12]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	3324      	adds	r3, #36	; 0x24
 80081dc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 80081de:	220b      	movs	r2, #11
 80081e0:	2120      	movs	r1, #32
 80081e2:	68b8      	ldr	r0, [r7, #8]
 80081e4:	f7ff f817 	bl	8007216 <mem_set>
	si = i = 0; ni = 8;
 80081e8:	2300      	movs	r3, #0
 80081ea:	613b      	str	r3, [r7, #16]
 80081ec:	693b      	ldr	r3, [r7, #16]
 80081ee:	61fb      	str	r3, [r7, #28]
 80081f0:	2308      	movs	r3, #8
 80081f2:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 80081f4:	69fb      	ldr	r3, [r7, #28]
 80081f6:	1c5a      	adds	r2, r3, #1
 80081f8:	61fa      	str	r2, [r7, #28]
 80081fa:	68fa      	ldr	r2, [r7, #12]
 80081fc:	4413      	add	r3, r2
 80081fe:	781b      	ldrb	r3, [r3, #0]
 8008200:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 8008202:	7efb      	ldrb	r3, [r7, #27]
 8008204:	2b20      	cmp	r3, #32
 8008206:	d94e      	bls.n	80082a6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 8008208:	7efb      	ldrb	r3, [r7, #27]
 800820a:	2b2f      	cmp	r3, #47	; 0x2f
 800820c:	d006      	beq.n	800821c <create_name+0x54>
 800820e:	7efb      	ldrb	r3, [r7, #27]
 8008210:	2b5c      	cmp	r3, #92	; 0x5c
 8008212:	d110      	bne.n	8008236 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 8008214:	e002      	b.n	800821c <create_name+0x54>
 8008216:	69fb      	ldr	r3, [r7, #28]
 8008218:	3301      	adds	r3, #1
 800821a:	61fb      	str	r3, [r7, #28]
 800821c:	68fa      	ldr	r2, [r7, #12]
 800821e:	69fb      	ldr	r3, [r7, #28]
 8008220:	4413      	add	r3, r2
 8008222:	781b      	ldrb	r3, [r3, #0]
 8008224:	2b2f      	cmp	r3, #47	; 0x2f
 8008226:	d0f6      	beq.n	8008216 <create_name+0x4e>
 8008228:	68fa      	ldr	r2, [r7, #12]
 800822a:	69fb      	ldr	r3, [r7, #28]
 800822c:	4413      	add	r3, r2
 800822e:	781b      	ldrb	r3, [r3, #0]
 8008230:	2b5c      	cmp	r3, #92	; 0x5c
 8008232:	d0f0      	beq.n	8008216 <create_name+0x4e>
			break;
 8008234:	e038      	b.n	80082a8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 8008236:	7efb      	ldrb	r3, [r7, #27]
 8008238:	2b2e      	cmp	r3, #46	; 0x2e
 800823a:	d003      	beq.n	8008244 <create_name+0x7c>
 800823c:	693a      	ldr	r2, [r7, #16]
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	429a      	cmp	r2, r3
 8008242:	d30c      	bcc.n	800825e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	2b0b      	cmp	r3, #11
 8008248:	d002      	beq.n	8008250 <create_name+0x88>
 800824a:	7efb      	ldrb	r3, [r7, #27]
 800824c:	2b2e      	cmp	r3, #46	; 0x2e
 800824e:	d001      	beq.n	8008254 <create_name+0x8c>
 8008250:	2306      	movs	r3, #6
 8008252:	e044      	b.n	80082de <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 8008254:	2308      	movs	r3, #8
 8008256:	613b      	str	r3, [r7, #16]
 8008258:	230b      	movs	r3, #11
 800825a:	617b      	str	r3, [r7, #20]
			continue;
 800825c:	e022      	b.n	80082a4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800825e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8008262:	2b00      	cmp	r3, #0
 8008264:	da04      	bge.n	8008270 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 8008266:	7efb      	ldrb	r3, [r7, #27]
 8008268:	3b80      	subs	r3, #128	; 0x80
 800826a:	4a1f      	ldr	r2, [pc, #124]	; (80082e8 <create_name+0x120>)
 800826c:	5cd3      	ldrb	r3, [r2, r3]
 800826e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 8008270:	7efb      	ldrb	r3, [r7, #27]
 8008272:	4619      	mov	r1, r3
 8008274:	481d      	ldr	r0, [pc, #116]	; (80082ec <create_name+0x124>)
 8008276:	f7ff f810 	bl	800729a <chk_chr>
 800827a:	4603      	mov	r3, r0
 800827c:	2b00      	cmp	r3, #0
 800827e:	d001      	beq.n	8008284 <create_name+0xbc>
 8008280:	2306      	movs	r3, #6
 8008282:	e02c      	b.n	80082de <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 8008284:	7efb      	ldrb	r3, [r7, #27]
 8008286:	2b60      	cmp	r3, #96	; 0x60
 8008288:	d905      	bls.n	8008296 <create_name+0xce>
 800828a:	7efb      	ldrb	r3, [r7, #27]
 800828c:	2b7a      	cmp	r3, #122	; 0x7a
 800828e:	d802      	bhi.n	8008296 <create_name+0xce>
 8008290:	7efb      	ldrb	r3, [r7, #27]
 8008292:	3b20      	subs	r3, #32
 8008294:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 8008296:	693b      	ldr	r3, [r7, #16]
 8008298:	1c5a      	adds	r2, r3, #1
 800829a:	613a      	str	r2, [r7, #16]
 800829c:	68ba      	ldr	r2, [r7, #8]
 800829e:	4413      	add	r3, r2
 80082a0:	7efa      	ldrb	r2, [r7, #27]
 80082a2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 80082a4:	e7a6      	b.n	80081f4 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 80082a6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 80082a8:	68fa      	ldr	r2, [r7, #12]
 80082aa:	69fb      	ldr	r3, [r7, #28]
 80082ac:	441a      	add	r2, r3
 80082ae:	683b      	ldr	r3, [r7, #0]
 80082b0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 80082b2:	693b      	ldr	r3, [r7, #16]
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d101      	bne.n	80082bc <create_name+0xf4>
 80082b8:	2306      	movs	r3, #6
 80082ba:	e010      	b.n	80082de <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 80082bc:	68bb      	ldr	r3, [r7, #8]
 80082be:	781b      	ldrb	r3, [r3, #0]
 80082c0:	2be5      	cmp	r3, #229	; 0xe5
 80082c2:	d102      	bne.n	80082ca <create_name+0x102>
 80082c4:	68bb      	ldr	r3, [r7, #8]
 80082c6:	2205      	movs	r2, #5
 80082c8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 80082ca:	7efb      	ldrb	r3, [r7, #27]
 80082cc:	2b20      	cmp	r3, #32
 80082ce:	d801      	bhi.n	80082d4 <create_name+0x10c>
 80082d0:	2204      	movs	r2, #4
 80082d2:	e000      	b.n	80082d6 <create_name+0x10e>
 80082d4:	2200      	movs	r2, #0
 80082d6:	68bb      	ldr	r3, [r7, #8]
 80082d8:	330b      	adds	r3, #11
 80082da:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 80082dc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 80082de:	4618      	mov	r0, r3
 80082e0:	3720      	adds	r7, #32
 80082e2:	46bd      	mov	sp, r7
 80082e4:	bd80      	pop	{r7, pc}
 80082e6:	bf00      	nop
 80082e8:	0800d208 	.word	0x0800d208
 80082ec:	0800d16c 	.word	0x0800d16c

080082f0 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b086      	sub	sp, #24
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 80082fe:	693b      	ldr	r3, [r7, #16]
 8008300:	681b      	ldr	r3, [r3, #0]
 8008302:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 8008304:	e002      	b.n	800830c <follow_path+0x1c>
 8008306:	683b      	ldr	r3, [r7, #0]
 8008308:	3301      	adds	r3, #1
 800830a:	603b      	str	r3, [r7, #0]
 800830c:	683b      	ldr	r3, [r7, #0]
 800830e:	781b      	ldrb	r3, [r3, #0]
 8008310:	2b2f      	cmp	r3, #47	; 0x2f
 8008312:	d0f8      	beq.n	8008306 <follow_path+0x16>
 8008314:	683b      	ldr	r3, [r7, #0]
 8008316:	781b      	ldrb	r3, [r3, #0]
 8008318:	2b5c      	cmp	r3, #92	; 0x5c
 800831a:	d0f4      	beq.n	8008306 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800831c:	693b      	ldr	r3, [r7, #16]
 800831e:	2200      	movs	r2, #0
 8008320:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 8008322:	683b      	ldr	r3, [r7, #0]
 8008324:	781b      	ldrb	r3, [r3, #0]
 8008326:	2b1f      	cmp	r3, #31
 8008328:	d80a      	bhi.n	8008340 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2280      	movs	r2, #128	; 0x80
 800832e:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 8008332:	2100      	movs	r1, #0
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f7ff fcf9 	bl	8007d2c <dir_sdi>
 800833a:	4603      	mov	r3, r0
 800833c:	75fb      	strb	r3, [r7, #23]
 800833e:	e043      	b.n	80083c8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 8008340:	463b      	mov	r3, r7
 8008342:	4619      	mov	r1, r3
 8008344:	6878      	ldr	r0, [r7, #4]
 8008346:	f7ff ff3f 	bl	80081c8 <create_name>
 800834a:	4603      	mov	r3, r0
 800834c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800834e:	7dfb      	ldrb	r3, [r7, #23]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d134      	bne.n	80083be <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 8008354:	6878      	ldr	r0, [r7, #4]
 8008356:	f7ff feaf 	bl	80080b8 <dir_find>
 800835a:	4603      	mov	r3, r0
 800835c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8008364:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 8008366:	7dfb      	ldrb	r3, [r7, #23]
 8008368:	2b00      	cmp	r3, #0
 800836a:	d00a      	beq.n	8008382 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800836c:	7dfb      	ldrb	r3, [r7, #23]
 800836e:	2b04      	cmp	r3, #4
 8008370:	d127      	bne.n	80083c2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 8008372:	7afb      	ldrb	r3, [r7, #11]
 8008374:	f003 0304 	and.w	r3, r3, #4
 8008378:	2b00      	cmp	r3, #0
 800837a:	d122      	bne.n	80083c2 <follow_path+0xd2>
 800837c:	2305      	movs	r3, #5
 800837e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 8008380:	e01f      	b.n	80083c2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 8008382:	7afb      	ldrb	r3, [r7, #11]
 8008384:	f003 0304 	and.w	r3, r3, #4
 8008388:	2b00      	cmp	r3, #0
 800838a:	d11c      	bne.n	80083c6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800838c:	693b      	ldr	r3, [r7, #16]
 800838e:	799b      	ldrb	r3, [r3, #6]
 8008390:	f003 0310 	and.w	r3, r3, #16
 8008394:	2b00      	cmp	r3, #0
 8008396:	d102      	bne.n	800839e <follow_path+0xae>
				res = FR_NO_PATH; break;
 8008398:	2305      	movs	r3, #5
 800839a:	75fb      	strb	r3, [r7, #23]
 800839c:	e014      	b.n	80083c8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	695b      	ldr	r3, [r3, #20]
 80083a8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80083ac:	4413      	add	r3, r2
 80083ae:	4619      	mov	r1, r3
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff fe42 	bl	800803a <ld_clust>
 80083b6:	4602      	mov	r2, r0
 80083b8:	693b      	ldr	r3, [r7, #16]
 80083ba:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 80083bc:	e7c0      	b.n	8008340 <follow_path+0x50>
			if (res != FR_OK) break;
 80083be:	bf00      	nop
 80083c0:	e002      	b.n	80083c8 <follow_path+0xd8>
				break;
 80083c2:	bf00      	nop
 80083c4:	e000      	b.n	80083c8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 80083c6:	bf00      	nop
			}
		}
	}

	return res;
 80083c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80083ca:	4618      	mov	r0, r3
 80083cc:	3718      	adds	r7, #24
 80083ce:	46bd      	mov	sp, r7
 80083d0:	bd80      	pop	{r7, pc}

080083d2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 80083d2:	b480      	push	{r7}
 80083d4:	b087      	sub	sp, #28
 80083d6:	af00      	add	r7, sp, #0
 80083d8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 80083da:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80083de:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d031      	beq.n	800844c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 80083e8:	687b      	ldr	r3, [r7, #4]
 80083ea:	681b      	ldr	r3, [r3, #0]
 80083ec:	617b      	str	r3, [r7, #20]
 80083ee:	e002      	b.n	80083f6 <get_ldnumber+0x24>
 80083f0:	697b      	ldr	r3, [r7, #20]
 80083f2:	3301      	adds	r3, #1
 80083f4:	617b      	str	r3, [r7, #20]
 80083f6:	697b      	ldr	r3, [r7, #20]
 80083f8:	781b      	ldrb	r3, [r3, #0]
 80083fa:	2b20      	cmp	r3, #32
 80083fc:	d903      	bls.n	8008406 <get_ldnumber+0x34>
 80083fe:	697b      	ldr	r3, [r7, #20]
 8008400:	781b      	ldrb	r3, [r3, #0]
 8008402:	2b3a      	cmp	r3, #58	; 0x3a
 8008404:	d1f4      	bne.n	80083f0 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	781b      	ldrb	r3, [r3, #0]
 800840a:	2b3a      	cmp	r3, #58	; 0x3a
 800840c:	d11c      	bne.n	8008448 <get_ldnumber+0x76>
			tp = *path;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	681b      	ldr	r3, [r3, #0]
 8008412:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	1c5a      	adds	r2, r3, #1
 8008418:	60fa      	str	r2, [r7, #12]
 800841a:	781b      	ldrb	r3, [r3, #0]
 800841c:	3b30      	subs	r3, #48	; 0x30
 800841e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 8008420:	68bb      	ldr	r3, [r7, #8]
 8008422:	2b09      	cmp	r3, #9
 8008424:	d80e      	bhi.n	8008444 <get_ldnumber+0x72>
 8008426:	68fa      	ldr	r2, [r7, #12]
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	429a      	cmp	r2, r3
 800842c:	d10a      	bne.n	8008444 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	2b00      	cmp	r3, #0
 8008432:	d107      	bne.n	8008444 <get_ldnumber+0x72>
					vol = (int)i;
 8008434:	68bb      	ldr	r3, [r7, #8]
 8008436:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 8008438:	697b      	ldr	r3, [r7, #20]
 800843a:	3301      	adds	r3, #1
 800843c:	617b      	str	r3, [r7, #20]
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	697a      	ldr	r2, [r7, #20]
 8008442:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 8008444:	693b      	ldr	r3, [r7, #16]
 8008446:	e002      	b.n	800844e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 8008448:	2300      	movs	r3, #0
 800844a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800844c:	693b      	ldr	r3, [r7, #16]
}
 800844e:	4618      	mov	r0, r3
 8008450:	371c      	adds	r7, #28
 8008452:	46bd      	mov	sp, r7
 8008454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008458:	4770      	bx	lr
	...

0800845c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800845c:	b580      	push	{r7, lr}
 800845e:	b082      	sub	sp, #8
 8008460:	af00      	add	r7, sp, #0
 8008462:	6078      	str	r0, [r7, #4]
 8008464:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	2200      	movs	r2, #0
 800846a:	70da      	strb	r2, [r3, #3]
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8008472:	62da      	str	r2, [r3, #44]	; 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 8008474:	6839      	ldr	r1, [r7, #0]
 8008476:	6878      	ldr	r0, [r7, #4]
 8008478:	f7ff f8da 	bl	8007630 <move_window>
 800847c:	4603      	mov	r3, r0
 800847e:	2b00      	cmp	r3, #0
 8008480:	d001      	beq.n	8008486 <check_fs+0x2a>
 8008482:	2304      	movs	r3, #4
 8008484:	e038      	b.n	80084f8 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	3330      	adds	r3, #48	; 0x30
 800848a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800848e:	4618      	mov	r0, r3
 8008490:	f7fe fe1e 	bl	80070d0 <ld_word>
 8008494:	4603      	mov	r3, r0
 8008496:	461a      	mov	r2, r3
 8008498:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800849c:	429a      	cmp	r2, r3
 800849e:	d001      	beq.n	80084a4 <check_fs+0x48>
 80084a0:	2303      	movs	r3, #3
 80084a2:	e029      	b.n	80084f8 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 80084a4:	687b      	ldr	r3, [r7, #4]
 80084a6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80084aa:	2be9      	cmp	r3, #233	; 0xe9
 80084ac:	d009      	beq.n	80084c2 <check_fs+0x66>
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80084b4:	2beb      	cmp	r3, #235	; 0xeb
 80084b6:	d11e      	bne.n	80084f6 <check_fs+0x9a>
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80084be:	2b90      	cmp	r3, #144	; 0x90
 80084c0:	d119      	bne.n	80084f6 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 80084c2:	687b      	ldr	r3, [r7, #4]
 80084c4:	3330      	adds	r3, #48	; 0x30
 80084c6:	3336      	adds	r3, #54	; 0x36
 80084c8:	4618      	mov	r0, r3
 80084ca:	f7fe fe19 	bl	8007100 <ld_dword>
 80084ce:	4603      	mov	r3, r0
 80084d0:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 80084d4:	4a0a      	ldr	r2, [pc, #40]	; (8008500 <check_fs+0xa4>)
 80084d6:	4293      	cmp	r3, r2
 80084d8:	d101      	bne.n	80084de <check_fs+0x82>
 80084da:	2300      	movs	r3, #0
 80084dc:	e00c      	b.n	80084f8 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 80084de:	687b      	ldr	r3, [r7, #4]
 80084e0:	3330      	adds	r3, #48	; 0x30
 80084e2:	3352      	adds	r3, #82	; 0x52
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7fe fe0b 	bl	8007100 <ld_dword>
 80084ea:	4603      	mov	r3, r0
 80084ec:	4a05      	ldr	r2, [pc, #20]	; (8008504 <check_fs+0xa8>)
 80084ee:	4293      	cmp	r3, r2
 80084f0:	d101      	bne.n	80084f6 <check_fs+0x9a>
 80084f2:	2300      	movs	r3, #0
 80084f4:	e000      	b.n	80084f8 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 80084f6:	2302      	movs	r3, #2
}
 80084f8:	4618      	mov	r0, r3
 80084fa:	3708      	adds	r7, #8
 80084fc:	46bd      	mov	sp, r7
 80084fe:	bd80      	pop	{r7, pc}
 8008500:	00544146 	.word	0x00544146
 8008504:	33544146 	.word	0x33544146

08008508 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 8008508:	b580      	push	{r7, lr}
 800850a:	b096      	sub	sp, #88	; 0x58
 800850c:	af00      	add	r7, sp, #0
 800850e:	60f8      	str	r0, [r7, #12]
 8008510:	60b9      	str	r1, [r7, #8]
 8008512:	4613      	mov	r3, r2
 8008514:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 8008516:	68bb      	ldr	r3, [r7, #8]
 8008518:	2200      	movs	r2, #0
 800851a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800851c:	68f8      	ldr	r0, [r7, #12]
 800851e:	f7ff ff58 	bl	80083d2 <get_ldnumber>
 8008522:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 8008524:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008526:	2b00      	cmp	r3, #0
 8008528:	da01      	bge.n	800852e <find_volume+0x26>
 800852a:	230b      	movs	r3, #11
 800852c:	e22d      	b.n	800898a <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800852e:	4aa1      	ldr	r2, [pc, #644]	; (80087b4 <find_volume+0x2ac>)
 8008530:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008532:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008536:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 8008538:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800853a:	2b00      	cmp	r3, #0
 800853c:	d101      	bne.n	8008542 <find_volume+0x3a>
 800853e:	230c      	movs	r3, #12
 8008540:	e223      	b.n	800898a <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 8008542:	68bb      	ldr	r3, [r7, #8]
 8008544:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8008546:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 8008548:	79fb      	ldrb	r3, [r7, #7]
 800854a:	f023 0301 	bic.w	r3, r3, #1
 800854e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 8008550:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008552:	781b      	ldrb	r3, [r3, #0]
 8008554:	2b00      	cmp	r3, #0
 8008556:	d01a      	beq.n	800858e <find_volume+0x86>
		stat = disk_status(fs->drv);
 8008558:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800855a:	785b      	ldrb	r3, [r3, #1]
 800855c:	4618      	mov	r0, r3
 800855e:	f7fe fd19 	bl	8006f94 <disk_status>
 8008562:	4603      	mov	r3, r0
 8008564:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 8008568:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800856c:	f003 0301 	and.w	r3, r3, #1
 8008570:	2b00      	cmp	r3, #0
 8008572:	d10c      	bne.n	800858e <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 8008574:	79fb      	ldrb	r3, [r7, #7]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d007      	beq.n	800858a <find_volume+0x82>
 800857a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800857e:	f003 0304 	and.w	r3, r3, #4
 8008582:	2b00      	cmp	r3, #0
 8008584:	d001      	beq.n	800858a <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 8008586:	230a      	movs	r3, #10
 8008588:	e1ff      	b.n	800898a <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800858a:	2300      	movs	r3, #0
 800858c:	e1fd      	b.n	800898a <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800858e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008590:	2200      	movs	r2, #0
 8008592:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 8008594:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008596:	b2da      	uxtb	r2, r3
 8008598:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800859a:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800859c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800859e:	785b      	ldrb	r3, [r3, #1]
 80085a0:	4618      	mov	r0, r3
 80085a2:	f7fe fd11 	bl	8006fc8 <disk_initialize>
 80085a6:	4603      	mov	r3, r0
 80085a8:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 80085ac:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80085b0:	f003 0301 	and.w	r3, r3, #1
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	d001      	beq.n	80085bc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 80085b8:	2303      	movs	r3, #3
 80085ba:	e1e6      	b.n	800898a <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 80085bc:	79fb      	ldrb	r3, [r7, #7]
 80085be:	2b00      	cmp	r3, #0
 80085c0:	d007      	beq.n	80085d2 <find_volume+0xca>
 80085c2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 80085c6:	f003 0304 	and.w	r3, r3, #4
 80085ca:	2b00      	cmp	r3, #0
 80085cc:	d001      	beq.n	80085d2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 80085ce:	230a      	movs	r3, #10
 80085d0:	e1db      	b.n	800898a <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 80085d2:	2300      	movs	r3, #0
 80085d4:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 80085d6:	6d39      	ldr	r1, [r7, #80]	; 0x50
 80085d8:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80085da:	f7ff ff3f 	bl	800845c <check_fs>
 80085de:	4603      	mov	r3, r0
 80085e0:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 80085e4:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80085e8:	2b02      	cmp	r3, #2
 80085ea:	d149      	bne.n	8008680 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 80085ec:	2300      	movs	r3, #0
 80085ee:	643b      	str	r3, [r7, #64]	; 0x40
 80085f0:	e01e      	b.n	8008630 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 80085f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80085f4:	f103 0230 	add.w	r2, r3, #48	; 0x30
 80085f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80085fa:	011b      	lsls	r3, r3, #4
 80085fc:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 8008600:	4413      	add	r3, r2
 8008602:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 8008604:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008606:	3304      	adds	r3, #4
 8008608:	781b      	ldrb	r3, [r3, #0]
 800860a:	2b00      	cmp	r3, #0
 800860c:	d006      	beq.n	800861c <find_volume+0x114>
 800860e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008610:	3308      	adds	r3, #8
 8008612:	4618      	mov	r0, r3
 8008614:	f7fe fd74 	bl	8007100 <ld_dword>
 8008618:	4602      	mov	r2, r0
 800861a:	e000      	b.n	800861e <find_volume+0x116>
 800861c:	2200      	movs	r2, #0
 800861e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008620:	009b      	lsls	r3, r3, #2
 8008622:	3358      	adds	r3, #88	; 0x58
 8008624:	443b      	add	r3, r7
 8008626:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800862a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800862c:	3301      	adds	r3, #1
 800862e:	643b      	str	r3, [r7, #64]	; 0x40
 8008630:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008632:	2b03      	cmp	r3, #3
 8008634:	d9dd      	bls.n	80085f2 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 8008636:	2300      	movs	r3, #0
 8008638:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800863a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800863c:	2b00      	cmp	r3, #0
 800863e:	d002      	beq.n	8008646 <find_volume+0x13e>
 8008640:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008642:	3b01      	subs	r3, #1
 8008644:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 8008646:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008648:	009b      	lsls	r3, r3, #2
 800864a:	3358      	adds	r3, #88	; 0x58
 800864c:	443b      	add	r3, r7
 800864e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 8008652:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 8008654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8008656:	2b00      	cmp	r3, #0
 8008658:	d005      	beq.n	8008666 <find_volume+0x15e>
 800865a:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800865c:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800865e:	f7ff fefd 	bl	800845c <check_fs>
 8008662:	4603      	mov	r3, r0
 8008664:	e000      	b.n	8008668 <find_volume+0x160>
 8008666:	2303      	movs	r3, #3
 8008668:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800866c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008670:	2b01      	cmp	r3, #1
 8008672:	d905      	bls.n	8008680 <find_volume+0x178>
 8008674:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8008676:	3301      	adds	r3, #1
 8008678:	643b      	str	r3, [r7, #64]	; 0x40
 800867a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800867c:	2b03      	cmp	r3, #3
 800867e:	d9e2      	bls.n	8008646 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 8008680:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008684:	2b04      	cmp	r3, #4
 8008686:	d101      	bne.n	800868c <find_volume+0x184>
 8008688:	2301      	movs	r3, #1
 800868a:	e17e      	b.n	800898a <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800868c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8008690:	2b01      	cmp	r3, #1
 8008692:	d901      	bls.n	8008698 <find_volume+0x190>
 8008694:	230d      	movs	r3, #13
 8008696:	e178      	b.n	800898a <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 8008698:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800869a:	3330      	adds	r3, #48	; 0x30
 800869c:	330b      	adds	r3, #11
 800869e:	4618      	mov	r0, r3
 80086a0:	f7fe fd16 	bl	80070d0 <ld_word>
 80086a4:	4603      	mov	r3, r0
 80086a6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80086aa:	d001      	beq.n	80086b0 <find_volume+0x1a8>
 80086ac:	230d      	movs	r3, #13
 80086ae:	e16c      	b.n	800898a <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 80086b0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086b2:	3330      	adds	r3, #48	; 0x30
 80086b4:	3316      	adds	r3, #22
 80086b6:	4618      	mov	r0, r3
 80086b8:	f7fe fd0a 	bl	80070d0 <ld_word>
 80086bc:	4603      	mov	r3, r0
 80086be:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 80086c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80086c2:	2b00      	cmp	r3, #0
 80086c4:	d106      	bne.n	80086d4 <find_volume+0x1cc>
 80086c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086c8:	3330      	adds	r3, #48	; 0x30
 80086ca:	3324      	adds	r3, #36	; 0x24
 80086cc:	4618      	mov	r0, r3
 80086ce:	f7fe fd17 	bl	8007100 <ld_dword>
 80086d2:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 80086d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086d6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80086d8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 80086da:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086dc:	f893 2040 	ldrb.w	r2, [r3, #64]	; 0x40
 80086e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e2:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 80086e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086e6:	789b      	ldrb	r3, [r3, #2]
 80086e8:	2b01      	cmp	r3, #1
 80086ea:	d005      	beq.n	80086f8 <find_volume+0x1f0>
 80086ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086ee:	789b      	ldrb	r3, [r3, #2]
 80086f0:	2b02      	cmp	r3, #2
 80086f2:	d001      	beq.n	80086f8 <find_volume+0x1f0>
 80086f4:	230d      	movs	r3, #13
 80086f6:	e148      	b.n	800898a <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 80086f8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80086fa:	789b      	ldrb	r3, [r3, #2]
 80086fc:	461a      	mov	r2, r3
 80086fe:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008700:	fb02 f303 	mul.w	r3, r2, r3
 8008704:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 8008706:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008708:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800870c:	b29a      	uxth	r2, r3
 800870e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008710:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 8008712:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008714:	895b      	ldrh	r3, [r3, #10]
 8008716:	2b00      	cmp	r3, #0
 8008718:	d008      	beq.n	800872c <find_volume+0x224>
 800871a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800871c:	895b      	ldrh	r3, [r3, #10]
 800871e:	461a      	mov	r2, r3
 8008720:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008722:	895b      	ldrh	r3, [r3, #10]
 8008724:	3b01      	subs	r3, #1
 8008726:	4013      	ands	r3, r2
 8008728:	2b00      	cmp	r3, #0
 800872a:	d001      	beq.n	8008730 <find_volume+0x228>
 800872c:	230d      	movs	r3, #13
 800872e:	e12c      	b.n	800898a <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 8008730:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008732:	3330      	adds	r3, #48	; 0x30
 8008734:	3311      	adds	r3, #17
 8008736:	4618      	mov	r0, r3
 8008738:	f7fe fcca 	bl	80070d0 <ld_word>
 800873c:	4603      	mov	r3, r0
 800873e:	461a      	mov	r2, r3
 8008740:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008742:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 8008744:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008746:	891b      	ldrh	r3, [r3, #8]
 8008748:	f003 030f 	and.w	r3, r3, #15
 800874c:	b29b      	uxth	r3, r3
 800874e:	2b00      	cmp	r3, #0
 8008750:	d001      	beq.n	8008756 <find_volume+0x24e>
 8008752:	230d      	movs	r3, #13
 8008754:	e119      	b.n	800898a <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 8008756:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008758:	3330      	adds	r3, #48	; 0x30
 800875a:	3313      	adds	r3, #19
 800875c:	4618      	mov	r0, r3
 800875e:	f7fe fcb7 	bl	80070d0 <ld_word>
 8008762:	4603      	mov	r3, r0
 8008764:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 8008766:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008768:	2b00      	cmp	r3, #0
 800876a:	d106      	bne.n	800877a <find_volume+0x272>
 800876c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800876e:	3330      	adds	r3, #48	; 0x30
 8008770:	3320      	adds	r3, #32
 8008772:	4618      	mov	r0, r3
 8008774:	f7fe fcc4 	bl	8007100 <ld_dword>
 8008778:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800877a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800877c:	3330      	adds	r3, #48	; 0x30
 800877e:	330e      	adds	r3, #14
 8008780:	4618      	mov	r0, r3
 8008782:	f7fe fca5 	bl	80070d0 <ld_word>
 8008786:	4603      	mov	r3, r0
 8008788:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800878a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800878c:	2b00      	cmp	r3, #0
 800878e:	d101      	bne.n	8008794 <find_volume+0x28c>
 8008790:	230d      	movs	r3, #13
 8008792:	e0fa      	b.n	800898a <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 8008794:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008798:	4413      	add	r3, r2
 800879a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800879c:	8912      	ldrh	r2, [r2, #8]
 800879e:	0912      	lsrs	r2, r2, #4
 80087a0:	b292      	uxth	r2, r2
 80087a2:	4413      	add	r3, r2
 80087a4:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 80087a6:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087aa:	429a      	cmp	r2, r3
 80087ac:	d204      	bcs.n	80087b8 <find_volume+0x2b0>
 80087ae:	230d      	movs	r3, #13
 80087b0:	e0eb      	b.n	800898a <find_volume+0x482>
 80087b2:	bf00      	nop
 80087b4:	200031dc 	.word	0x200031dc
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 80087b8:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80087ba:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80087bc:	1ad3      	subs	r3, r2, r3
 80087be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80087c0:	8952      	ldrh	r2, [r2, #10]
 80087c2:	fbb3 f3f2 	udiv	r3, r3, r2
 80087c6:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 80087c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	d101      	bne.n	80087d2 <find_volume+0x2ca>
 80087ce:	230d      	movs	r3, #13
 80087d0:	e0db      	b.n	800898a <find_volume+0x482>
		fmt = FS_FAT32;
 80087d2:	2303      	movs	r3, #3
 80087d4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 80087d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087da:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 80087de:	4293      	cmp	r3, r2
 80087e0:	d802      	bhi.n	80087e8 <find_volume+0x2e0>
 80087e2:	2302      	movs	r3, #2
 80087e4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 80087e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087ea:	f640 72f5 	movw	r2, #4085	; 0xff5
 80087ee:	4293      	cmp	r3, r2
 80087f0:	d802      	bhi.n	80087f8 <find_volume+0x2f0>
 80087f2:	2301      	movs	r3, #1
 80087f4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 80087f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80087fa:	1c9a      	adds	r2, r3, #2
 80087fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80087fe:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 8008800:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008802:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008804:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 8008806:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 8008808:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800880a:	441a      	add	r2, r3
 800880c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800880e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 8008810:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8008812:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008814:	441a      	add	r2, r3
 8008816:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008818:	629a      	str	r2, [r3, #40]	; 0x28
		if (fmt == FS_FAT32) {
 800881a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800881e:	2b03      	cmp	r3, #3
 8008820:	d11e      	bne.n	8008860 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 8008822:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008824:	3330      	adds	r3, #48	; 0x30
 8008826:	332a      	adds	r3, #42	; 0x2a
 8008828:	4618      	mov	r0, r3
 800882a:	f7fe fc51 	bl	80070d0 <ld_word>
 800882e:	4603      	mov	r3, r0
 8008830:	2b00      	cmp	r3, #0
 8008832:	d001      	beq.n	8008838 <find_volume+0x330>
 8008834:	230d      	movs	r3, #13
 8008836:	e0a8      	b.n	800898a <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 8008838:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800883a:	891b      	ldrh	r3, [r3, #8]
 800883c:	2b00      	cmp	r3, #0
 800883e:	d001      	beq.n	8008844 <find_volume+0x33c>
 8008840:	230d      	movs	r3, #13
 8008842:	e0a2      	b.n	800898a <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 8008844:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008846:	3330      	adds	r3, #48	; 0x30
 8008848:	332c      	adds	r3, #44	; 0x2c
 800884a:	4618      	mov	r0, r3
 800884c:	f7fe fc58 	bl	8007100 <ld_dword>
 8008850:	4602      	mov	r2, r0
 8008852:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008854:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 8008856:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008858:	695b      	ldr	r3, [r3, #20]
 800885a:	009b      	lsls	r3, r3, #2
 800885c:	647b      	str	r3, [r7, #68]	; 0x44
 800885e:	e01f      	b.n	80088a0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 8008860:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008862:	891b      	ldrh	r3, [r3, #8]
 8008864:	2b00      	cmp	r3, #0
 8008866:	d101      	bne.n	800886c <find_volume+0x364>
 8008868:	230d      	movs	r3, #13
 800886a:	e08e      	b.n	800898a <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800886c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800886e:	6a1a      	ldr	r2, [r3, #32]
 8008870:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008872:	441a      	add	r2, r3
 8008874:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008876:	625a      	str	r2, [r3, #36]	; 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 8008878:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800887c:	2b02      	cmp	r3, #2
 800887e:	d103      	bne.n	8008888 <find_volume+0x380>
 8008880:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008882:	695b      	ldr	r3, [r3, #20]
 8008884:	005b      	lsls	r3, r3, #1
 8008886:	e00a      	b.n	800889e <find_volume+0x396>
 8008888:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800888a:	695a      	ldr	r2, [r3, #20]
 800888c:	4613      	mov	r3, r2
 800888e:	005b      	lsls	r3, r3, #1
 8008890:	4413      	add	r3, r2
 8008892:	085a      	lsrs	r2, r3, #1
 8008894:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008896:	695b      	ldr	r3, [r3, #20]
 8008898:	f003 0301 	and.w	r3, r3, #1
 800889c:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800889e:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 80088a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088a2:	699a      	ldr	r2, [r3, #24]
 80088a4:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80088a6:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 80088aa:	0a5b      	lsrs	r3, r3, #9
 80088ac:	429a      	cmp	r2, r3
 80088ae:	d201      	bcs.n	80088b4 <find_volume+0x3ac>
 80088b0:	230d      	movs	r3, #13
 80088b2:	e06a      	b.n	800898a <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 80088b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80088ba:	611a      	str	r2, [r3, #16]
 80088bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088be:	691a      	ldr	r2, [r3, #16]
 80088c0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 80088c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088c6:	2280      	movs	r2, #128	; 0x80
 80088c8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 80088ca:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80088ce:	2b03      	cmp	r3, #3
 80088d0:	d149      	bne.n	8008966 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 80088d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088d4:	3330      	adds	r3, #48	; 0x30
 80088d6:	3330      	adds	r3, #48	; 0x30
 80088d8:	4618      	mov	r0, r3
 80088da:	f7fe fbf9 	bl	80070d0 <ld_word>
 80088de:	4603      	mov	r3, r0
 80088e0:	2b01      	cmp	r3, #1
 80088e2:	d140      	bne.n	8008966 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 80088e4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80088e6:	3301      	adds	r3, #1
 80088e8:	4619      	mov	r1, r3
 80088ea:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 80088ec:	f7fe fea0 	bl	8007630 <move_window>
 80088f0:	4603      	mov	r3, r0
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d137      	bne.n	8008966 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 80088f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088f8:	2200      	movs	r2, #0
 80088fa:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 80088fc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80088fe:	3330      	adds	r3, #48	; 0x30
 8008900:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 8008904:	4618      	mov	r0, r3
 8008906:	f7fe fbe3 	bl	80070d0 <ld_word>
 800890a:	4603      	mov	r3, r0
 800890c:	461a      	mov	r2, r3
 800890e:	f64a 2355 	movw	r3, #43605	; 0xaa55
 8008912:	429a      	cmp	r2, r3
 8008914:	d127      	bne.n	8008966 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 8008916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008918:	3330      	adds	r3, #48	; 0x30
 800891a:	4618      	mov	r0, r3
 800891c:	f7fe fbf0 	bl	8007100 <ld_dword>
 8008920:	4603      	mov	r3, r0
 8008922:	4a1c      	ldr	r2, [pc, #112]	; (8008994 <find_volume+0x48c>)
 8008924:	4293      	cmp	r3, r2
 8008926:	d11e      	bne.n	8008966 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 8008928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800892a:	3330      	adds	r3, #48	; 0x30
 800892c:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 8008930:	4618      	mov	r0, r3
 8008932:	f7fe fbe5 	bl	8007100 <ld_dword>
 8008936:	4603      	mov	r3, r0
 8008938:	4a17      	ldr	r2, [pc, #92]	; (8008998 <find_volume+0x490>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d113      	bne.n	8008966 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800893e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008940:	3330      	adds	r3, #48	; 0x30
 8008942:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 8008946:	4618      	mov	r0, r3
 8008948:	f7fe fbda 	bl	8007100 <ld_dword>
 800894c:	4602      	mov	r2, r0
 800894e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008950:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 8008952:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008954:	3330      	adds	r3, #48	; 0x30
 8008956:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800895a:	4618      	mov	r0, r3
 800895c:	f7fe fbd0 	bl	8007100 <ld_dword>
 8008960:	4602      	mov	r2, r0
 8008962:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008964:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 8008966:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008968:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800896c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800896e:	4b0b      	ldr	r3, [pc, #44]	; (800899c <find_volume+0x494>)
 8008970:	881b      	ldrh	r3, [r3, #0]
 8008972:	3301      	adds	r3, #1
 8008974:	b29a      	uxth	r2, r3
 8008976:	4b09      	ldr	r3, [pc, #36]	; (800899c <find_volume+0x494>)
 8008978:	801a      	strh	r2, [r3, #0]
 800897a:	4b08      	ldr	r3, [pc, #32]	; (800899c <find_volume+0x494>)
 800897c:	881a      	ldrh	r2, [r3, #0]
 800897e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008980:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 8008982:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8008984:	f7fe fdec 	bl	8007560 <clear_lock>
#endif
	return FR_OK;
 8008988:	2300      	movs	r3, #0
}
 800898a:	4618      	mov	r0, r3
 800898c:	3758      	adds	r7, #88	; 0x58
 800898e:	46bd      	mov	sp, r7
 8008990:	bd80      	pop	{r7, pc}
 8008992:	bf00      	nop
 8008994:	41615252 	.word	0x41615252
 8008998:	61417272 	.word	0x61417272
 800899c:	200031e0 	.word	0x200031e0

080089a0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 80089a0:	b580      	push	{r7, lr}
 80089a2:	b084      	sub	sp, #16
 80089a4:	af00      	add	r7, sp, #0
 80089a6:	6078      	str	r0, [r7, #4]
 80089a8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 80089aa:	2309      	movs	r3, #9
 80089ac:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d01c      	beq.n	80089ee <validate+0x4e>
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	681b      	ldr	r3, [r3, #0]
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	d018      	beq.n	80089ee <validate+0x4e>
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	681b      	ldr	r3, [r3, #0]
 80089c0:	781b      	ldrb	r3, [r3, #0]
 80089c2:	2b00      	cmp	r3, #0
 80089c4:	d013      	beq.n	80089ee <validate+0x4e>
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	889a      	ldrh	r2, [r3, #4]
 80089ca:	687b      	ldr	r3, [r7, #4]
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	88db      	ldrh	r3, [r3, #6]
 80089d0:	429a      	cmp	r2, r3
 80089d2:	d10c      	bne.n	80089ee <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 80089d4:	687b      	ldr	r3, [r7, #4]
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	785b      	ldrb	r3, [r3, #1]
 80089da:	4618      	mov	r0, r3
 80089dc:	f7fe fada 	bl	8006f94 <disk_status>
 80089e0:	4603      	mov	r3, r0
 80089e2:	f003 0301 	and.w	r3, r3, #1
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d101      	bne.n	80089ee <validate+0x4e>
			res = FR_OK;
 80089ea:	2300      	movs	r3, #0
 80089ec:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 80089ee:	7bfb      	ldrb	r3, [r7, #15]
 80089f0:	2b00      	cmp	r3, #0
 80089f2:	d102      	bne.n	80089fa <validate+0x5a>
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	681b      	ldr	r3, [r3, #0]
 80089f8:	e000      	b.n	80089fc <validate+0x5c>
 80089fa:	2300      	movs	r3, #0
 80089fc:	683a      	ldr	r2, [r7, #0]
 80089fe:	6013      	str	r3, [r2, #0]
	return res;
 8008a00:	7bfb      	ldrb	r3, [r7, #15]
}
 8008a02:	4618      	mov	r0, r3
 8008a04:	3710      	adds	r7, #16
 8008a06:	46bd      	mov	sp, r7
 8008a08:	bd80      	pop	{r7, pc}
	...

08008a0c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 8008a0c:	b580      	push	{r7, lr}
 8008a0e:	b088      	sub	sp, #32
 8008a10:	af00      	add	r7, sp, #0
 8008a12:	60f8      	str	r0, [r7, #12]
 8008a14:	60b9      	str	r1, [r7, #8]
 8008a16:	4613      	mov	r3, r2
 8008a18:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 8008a1a:	68bb      	ldr	r3, [r7, #8]
 8008a1c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 8008a1e:	f107 0310 	add.w	r3, r7, #16
 8008a22:	4618      	mov	r0, r3
 8008a24:	f7ff fcd5 	bl	80083d2 <get_ldnumber>
 8008a28:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 8008a2a:	69fb      	ldr	r3, [r7, #28]
 8008a2c:	2b00      	cmp	r3, #0
 8008a2e:	da01      	bge.n	8008a34 <f_mount+0x28>
 8008a30:	230b      	movs	r3, #11
 8008a32:	e02b      	b.n	8008a8c <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 8008a34:	4a17      	ldr	r2, [pc, #92]	; (8008a94 <f_mount+0x88>)
 8008a36:	69fb      	ldr	r3, [r7, #28]
 8008a38:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008a3c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 8008a3e:	69bb      	ldr	r3, [r7, #24]
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d005      	beq.n	8008a50 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 8008a44:	69b8      	ldr	r0, [r7, #24]
 8008a46:	f7fe fd8b 	bl	8007560 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 8008a4a:	69bb      	ldr	r3, [r7, #24]
 8008a4c:	2200      	movs	r2, #0
 8008a4e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	2b00      	cmp	r3, #0
 8008a54:	d002      	beq.n	8008a5c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	2200      	movs	r2, #0
 8008a5a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 8008a5c:	68fa      	ldr	r2, [r7, #12]
 8008a5e:	490d      	ldr	r1, [pc, #52]	; (8008a94 <f_mount+0x88>)
 8008a60:	69fb      	ldr	r3, [r7, #28]
 8008a62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	2b00      	cmp	r3, #0
 8008a6a:	d002      	beq.n	8008a72 <f_mount+0x66>
 8008a6c:	79fb      	ldrb	r3, [r7, #7]
 8008a6e:	2b01      	cmp	r3, #1
 8008a70:	d001      	beq.n	8008a76 <f_mount+0x6a>
 8008a72:	2300      	movs	r3, #0
 8008a74:	e00a      	b.n	8008a8c <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 8008a76:	f107 010c 	add.w	r1, r7, #12
 8008a7a:	f107 0308 	add.w	r3, r7, #8
 8008a7e:	2200      	movs	r2, #0
 8008a80:	4618      	mov	r0, r3
 8008a82:	f7ff fd41 	bl	8008508 <find_volume>
 8008a86:	4603      	mov	r3, r0
 8008a88:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 8008a8a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008a8c:	4618      	mov	r0, r3
 8008a8e:	3720      	adds	r7, #32
 8008a90:	46bd      	mov	sp, r7
 8008a92:	bd80      	pop	{r7, pc}
 8008a94:	200031dc 	.word	0x200031dc

08008a98 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 8008a98:	b580      	push	{r7, lr}
 8008a9a:	b098      	sub	sp, #96	; 0x60
 8008a9c:	af00      	add	r7, sp, #0
 8008a9e:	60f8      	str	r0, [r7, #12]
 8008aa0:	60b9      	str	r1, [r7, #8]
 8008aa2:	4613      	mov	r3, r2
 8008aa4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	2b00      	cmp	r3, #0
 8008aaa:	d101      	bne.n	8008ab0 <f_open+0x18>
 8008aac:	2309      	movs	r3, #9
 8008aae:	e1ad      	b.n	8008e0c <f_open+0x374>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 8008ab0:	79fb      	ldrb	r3, [r7, #7]
 8008ab2:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008ab6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 8008ab8:	79fa      	ldrb	r2, [r7, #7]
 8008aba:	f107 0110 	add.w	r1, r7, #16
 8008abe:	f107 0308 	add.w	r3, r7, #8
 8008ac2:	4618      	mov	r0, r3
 8008ac4:	f7ff fd20 	bl	8008508 <find_volume>
 8008ac8:	4603      	mov	r3, r0
 8008aca:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 8008ace:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	f040 8191 	bne.w	8008dfa <f_open+0x362>
		dj.obj.fs = fs;
 8008ad8:	693b      	ldr	r3, [r7, #16]
 8008ada:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 8008adc:	68ba      	ldr	r2, [r7, #8]
 8008ade:	f107 0314 	add.w	r3, r7, #20
 8008ae2:	4611      	mov	r1, r2
 8008ae4:	4618      	mov	r0, r3
 8008ae6:	f7ff fc03 	bl	80082f0 <follow_path>
 8008aea:	4603      	mov	r3, r0
 8008aec:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 8008af0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	d11a      	bne.n	8008b2e <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 8008af8:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8008afc:	b25b      	sxtb	r3, r3
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	da03      	bge.n	8008b0a <f_open+0x72>
				res = FR_INVALID_NAME;
 8008b02:	2306      	movs	r3, #6
 8008b04:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b08:	e011      	b.n	8008b2e <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008b0a:	79fb      	ldrb	r3, [r7, #7]
 8008b0c:	f023 0301 	bic.w	r3, r3, #1
 8008b10:	2b00      	cmp	r3, #0
 8008b12:	bf14      	ite	ne
 8008b14:	2301      	movne	r3, #1
 8008b16:	2300      	moveq	r3, #0
 8008b18:	b2db      	uxtb	r3, r3
 8008b1a:	461a      	mov	r2, r3
 8008b1c:	f107 0314 	add.w	r3, r7, #20
 8008b20:	4611      	mov	r1, r2
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7fe fbd4 	bl	80072d0 <chk_lock>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 8008b2e:	79fb      	ldrb	r3, [r7, #7]
 8008b30:	f003 031c 	and.w	r3, r3, #28
 8008b34:	2b00      	cmp	r3, #0
 8008b36:	d07f      	beq.n	8008c38 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 8008b38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b3c:	2b00      	cmp	r3, #0
 8008b3e:	d017      	beq.n	8008b70 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 8008b40:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b44:	2b04      	cmp	r3, #4
 8008b46:	d10e      	bne.n	8008b66 <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 8008b48:	f7fe fc1e 	bl	8007388 <enq_lock>
 8008b4c:	4603      	mov	r3, r0
 8008b4e:	2b00      	cmp	r3, #0
 8008b50:	d006      	beq.n	8008b60 <f_open+0xc8>
 8008b52:	f107 0314 	add.w	r3, r7, #20
 8008b56:	4618      	mov	r0, r3
 8008b58:	f7ff fb03 	bl	8008162 <dir_register>
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	e000      	b.n	8008b62 <f_open+0xca>
 8008b60:	2312      	movs	r3, #18
 8008b62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 8008b66:	79fb      	ldrb	r3, [r7, #7]
 8008b68:	f043 0308 	orr.w	r3, r3, #8
 8008b6c:	71fb      	strb	r3, [r7, #7]
 8008b6e:	e010      	b.n	8008b92 <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 8008b70:	7ebb      	ldrb	r3, [r7, #26]
 8008b72:	f003 0311 	and.w	r3, r3, #17
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d003      	beq.n	8008b82 <f_open+0xea>
					res = FR_DENIED;
 8008b7a:	2307      	movs	r3, #7
 8008b7c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008b80:	e007      	b.n	8008b92 <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 8008b82:	79fb      	ldrb	r3, [r7, #7]
 8008b84:	f003 0304 	and.w	r3, r3, #4
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	d002      	beq.n	8008b92 <f_open+0xfa>
 8008b8c:	2308      	movs	r3, #8
 8008b8e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 8008b92:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008b96:	2b00      	cmp	r3, #0
 8008b98:	d168      	bne.n	8008c6c <f_open+0x1d4>
 8008b9a:	79fb      	ldrb	r3, [r7, #7]
 8008b9c:	f003 0308 	and.w	r3, r3, #8
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d063      	beq.n	8008c6c <f_open+0x1d4>
				dw = GET_FATTIME();
 8008ba4:	f7fd fcbe 	bl	8006524 <get_fattime>
 8008ba8:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 8008baa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bac:	330e      	adds	r3, #14
 8008bae:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008bb0:	4618      	mov	r0, r3
 8008bb2:	f7fe fae3 	bl	800717c <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 8008bb6:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bb8:	3316      	adds	r3, #22
 8008bba:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	f7fe fadd 	bl	800717c <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 8008bc2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008bc4:	330b      	adds	r3, #11
 8008bc6:	2220      	movs	r2, #32
 8008bc8:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 8008bca:	693b      	ldr	r3, [r7, #16]
 8008bcc:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008bce:	4611      	mov	r1, r2
 8008bd0:	4618      	mov	r0, r3
 8008bd2:	f7ff fa32 	bl	800803a <ld_clust>
 8008bd6:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 8008bd8:	693b      	ldr	r3, [r7, #16]
 8008bda:	6b79      	ldr	r1, [r7, #52]	; 0x34
 8008bdc:	2200      	movs	r2, #0
 8008bde:	4618      	mov	r0, r3
 8008be0:	f7ff fa4a 	bl	8008078 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 8008be4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008be6:	331c      	adds	r3, #28
 8008be8:	2100      	movs	r1, #0
 8008bea:	4618      	mov	r0, r3
 8008bec:	f7fe fac6 	bl	800717c <st_dword>
					fs->wflag = 1;
 8008bf0:	693b      	ldr	r3, [r7, #16]
 8008bf2:	2201      	movs	r2, #1
 8008bf4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 8008bf6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d037      	beq.n	8008c6c <f_open+0x1d4>
						dw = fs->winsect;
 8008bfc:	693b      	ldr	r3, [r7, #16]
 8008bfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008c00:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 8008c02:	f107 0314 	add.w	r3, r7, #20
 8008c06:	2200      	movs	r2, #0
 8008c08:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 8008c0a:	4618      	mov	r0, r3
 8008c0c:	f7fe ff5d 	bl	8007aca <remove_chain>
 8008c10:	4603      	mov	r3, r0
 8008c12:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 8008c16:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c1a:	2b00      	cmp	r3, #0
 8008c1c:	d126      	bne.n	8008c6c <f_open+0x1d4>
							res = move_window(fs, dw);
 8008c1e:	693b      	ldr	r3, [r7, #16]
 8008c20:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7fe fd04 	bl	8007630 <move_window>
 8008c28:	4603      	mov	r3, r0
 8008c2a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 8008c2e:	693b      	ldr	r3, [r7, #16]
 8008c30:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8008c32:	3a01      	subs	r2, #1
 8008c34:	60da      	str	r2, [r3, #12]
 8008c36:	e019      	b.n	8008c6c <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 8008c38:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c3c:	2b00      	cmp	r3, #0
 8008c3e:	d115      	bne.n	8008c6c <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 8008c40:	7ebb      	ldrb	r3, [r7, #26]
 8008c42:	f003 0310 	and.w	r3, r3, #16
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d003      	beq.n	8008c52 <f_open+0x1ba>
					res = FR_NO_FILE;
 8008c4a:	2304      	movs	r3, #4
 8008c4c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008c50:	e00c      	b.n	8008c6c <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 8008c52:	79fb      	ldrb	r3, [r7, #7]
 8008c54:	f003 0302 	and.w	r3, r3, #2
 8008c58:	2b00      	cmp	r3, #0
 8008c5a:	d007      	beq.n	8008c6c <f_open+0x1d4>
 8008c5c:	7ebb      	ldrb	r3, [r7, #26]
 8008c5e:	f003 0301 	and.w	r3, r3, #1
 8008c62:	2b00      	cmp	r3, #0
 8008c64:	d002      	beq.n	8008c6c <f_open+0x1d4>
						res = FR_DENIED;
 8008c66:	2307      	movs	r3, #7
 8008c68:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 8008c6c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008c70:	2b00      	cmp	r3, #0
 8008c72:	d128      	bne.n	8008cc6 <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 8008c74:	79fb      	ldrb	r3, [r7, #7]
 8008c76:	f003 0308 	and.w	r3, r3, #8
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d003      	beq.n	8008c86 <f_open+0x1ee>
				mode |= FA_MODIFIED;
 8008c7e:	79fb      	ldrb	r3, [r7, #7]
 8008c80:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c84:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 8008c86:	693b      	ldr	r3, [r7, #16]
 8008c88:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 8008c8e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 8008c94:	79fb      	ldrb	r3, [r7, #7]
 8008c96:	f023 0301 	bic.w	r3, r3, #1
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	bf14      	ite	ne
 8008c9e:	2301      	movne	r3, #1
 8008ca0:	2300      	moveq	r3, #0
 8008ca2:	b2db      	uxtb	r3, r3
 8008ca4:	461a      	mov	r2, r3
 8008ca6:	f107 0314 	add.w	r3, r7, #20
 8008caa:	4611      	mov	r1, r2
 8008cac:	4618      	mov	r0, r3
 8008cae:	f7fe fb8d 	bl	80073cc <inc_lock>
 8008cb2:	4602      	mov	r2, r0
 8008cb4:	68fb      	ldr	r3, [r7, #12]
 8008cb6:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 8008cb8:	68fb      	ldr	r3, [r7, #12]
 8008cba:	691b      	ldr	r3, [r3, #16]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d102      	bne.n	8008cc6 <f_open+0x22e>
 8008cc0:	2302      	movs	r3, #2
 8008cc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 8008cc6:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008cca:	2b00      	cmp	r3, #0
 8008ccc:	f040 8095 	bne.w	8008dfa <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 8008cd0:	693b      	ldr	r3, [r7, #16]
 8008cd2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8008cd4:	4611      	mov	r1, r2
 8008cd6:	4618      	mov	r0, r3
 8008cd8:	f7ff f9af 	bl	800803a <ld_clust>
 8008cdc:	4602      	mov	r2, r0
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 8008ce2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008ce4:	331c      	adds	r3, #28
 8008ce6:	4618      	mov	r0, r3
 8008ce8:	f7fe fa0a 	bl	8007100 <ld_dword>
 8008cec:	4602      	mov	r2, r0
 8008cee:	68fb      	ldr	r3, [r7, #12]
 8008cf0:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 8008cf2:	68fb      	ldr	r3, [r7, #12]
 8008cf4:	2200      	movs	r2, #0
 8008cf6:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 8008cf8:	693a      	ldr	r2, [r7, #16]
 8008cfa:	68fb      	ldr	r3, [r7, #12]
 8008cfc:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 8008cfe:	693b      	ldr	r3, [r7, #16]
 8008d00:	88da      	ldrh	r2, [r3, #6]
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 8008d06:	68fb      	ldr	r3, [r7, #12]
 8008d08:	79fa      	ldrb	r2, [r7, #7]
 8008d0a:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 8008d0c:	68fb      	ldr	r3, [r7, #12]
 8008d0e:	2200      	movs	r2, #0
 8008d10:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 8008d12:	68fb      	ldr	r3, [r7, #12]
 8008d14:	2200      	movs	r2, #0
 8008d16:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 8008d18:	68fb      	ldr	r3, [r7, #12]
 8008d1a:	2200      	movs	r2, #0
 8008d1c:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	3330      	adds	r3, #48	; 0x30
 8008d22:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008d26:	2100      	movs	r1, #0
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f7fe fa74 	bl	8007216 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 8008d2e:	79fb      	ldrb	r3, [r7, #7]
 8008d30:	f003 0320 	and.w	r3, r3, #32
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d060      	beq.n	8008dfa <f_open+0x362>
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	68db      	ldr	r3, [r3, #12]
 8008d3c:	2b00      	cmp	r3, #0
 8008d3e:	d05c      	beq.n	8008dfa <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	68da      	ldr	r2, [r3, #12]
 8008d44:	68fb      	ldr	r3, [r7, #12]
 8008d46:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 8008d48:	693b      	ldr	r3, [r7, #16]
 8008d4a:	895b      	ldrh	r3, [r3, #10]
 8008d4c:	025b      	lsls	r3, r3, #9
 8008d4e:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	689b      	ldr	r3, [r3, #8]
 8008d54:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d5c:	e016      	b.n	8008d8c <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 8008d5e:	68fb      	ldr	r3, [r7, #12]
 8008d60:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008d62:	4618      	mov	r0, r3
 8008d64:	f7fe fd1f 	bl	80077a6 <get_fat>
 8008d68:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8008d6a:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d6c:	2b01      	cmp	r3, #1
 8008d6e:	d802      	bhi.n	8008d76 <f_open+0x2de>
 8008d70:	2302      	movs	r3, #2
 8008d72:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 8008d76:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8008d78:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008d7c:	d102      	bne.n	8008d84 <f_open+0x2ec>
 8008d7e:	2301      	movs	r3, #1
 8008d80:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 8008d84:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d86:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d88:	1ad3      	subs	r3, r2, r3
 8008d8a:	657b      	str	r3, [r7, #84]	; 0x54
 8008d8c:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008d90:	2b00      	cmp	r3, #0
 8008d92:	d103      	bne.n	8008d9c <f_open+0x304>
 8008d94:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8008d96:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8008d98:	429a      	cmp	r2, r3
 8008d9a:	d8e0      	bhi.n	8008d5e <f_open+0x2c6>
				}
				fp->clust = clst;
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8008da0:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 8008da2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008da6:	2b00      	cmp	r3, #0
 8008da8:	d127      	bne.n	8008dfa <f_open+0x362>
 8008daa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	d022      	beq.n	8008dfa <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 8008db4:	693b      	ldr	r3, [r7, #16]
 8008db6:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8008db8:	4618      	mov	r0, r3
 8008dba:	f7fe fcd5 	bl	8007768 <clust2sect>
 8008dbe:	6478      	str	r0, [r7, #68]	; 0x44
 8008dc0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dc2:	2b00      	cmp	r3, #0
 8008dc4:	d103      	bne.n	8008dce <f_open+0x336>
						res = FR_INT_ERR;
 8008dc6:	2302      	movs	r3, #2
 8008dc8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8008dcc:	e015      	b.n	8008dfa <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8008dce:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8008dd0:	0a5a      	lsrs	r2, r3, #9
 8008dd2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8008dd4:	441a      	add	r2, r3
 8008dd6:	68fb      	ldr	r3, [r7, #12]
 8008dd8:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8008dda:	693b      	ldr	r3, [r7, #16]
 8008ddc:	7858      	ldrb	r0, [r3, #1]
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	6a1a      	ldr	r2, [r3, #32]
 8008de8:	2301      	movs	r3, #1
 8008dea:	f7fe f913 	bl	8007014 <disk_read>
 8008dee:	4603      	mov	r3, r0
 8008df0:	2b00      	cmp	r3, #0
 8008df2:	d002      	beq.n	8008dfa <f_open+0x362>
 8008df4:	2301      	movs	r3, #1
 8008df6:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8008dfa:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	d002      	beq.n	8008e08 <f_open+0x370>
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	2200      	movs	r2, #0
 8008e06:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8008e08:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 8008e0c:	4618      	mov	r0, r3
 8008e0e:	3760      	adds	r7, #96	; 0x60
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bd80      	pop	{r7, pc}

08008e14 <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 8008e14:	b580      	push	{r7, lr}
 8008e16:	b08c      	sub	sp, #48	; 0x30
 8008e18:	af00      	add	r7, sp, #0
 8008e1a:	60f8      	str	r0, [r7, #12]
 8008e1c:	60b9      	str	r1, [r7, #8]
 8008e1e:	607a      	str	r2, [r7, #4]
 8008e20:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 8008e26:	683b      	ldr	r3, [r7, #0]
 8008e28:	2200      	movs	r2, #0
 8008e2a:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	f107 0210 	add.w	r2, r7, #16
 8008e32:	4611      	mov	r1, r2
 8008e34:	4618      	mov	r0, r3
 8008e36:	f7ff fdb3 	bl	80089a0 <validate>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 8008e40:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e44:	2b00      	cmp	r3, #0
 8008e46:	d107      	bne.n	8008e58 <f_write+0x44>
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	7d5b      	ldrb	r3, [r3, #21]
 8008e4c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 8008e50:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e54:	2b00      	cmp	r3, #0
 8008e56:	d002      	beq.n	8008e5e <f_write+0x4a>
 8008e58:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8008e5c:	e14b      	b.n	80090f6 <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	7d1b      	ldrb	r3, [r3, #20]
 8008e62:	f003 0302 	and.w	r3, r3, #2
 8008e66:	2b00      	cmp	r3, #0
 8008e68:	d101      	bne.n	8008e6e <f_write+0x5a>
 8008e6a:	2307      	movs	r3, #7
 8008e6c:	e143      	b.n	80090f6 <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	699a      	ldr	r2, [r3, #24]
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	441a      	add	r2, r3
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	699b      	ldr	r3, [r3, #24]
 8008e7a:	429a      	cmp	r2, r3
 8008e7c:	f080 812d 	bcs.w	80090da <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8008e80:	68fb      	ldr	r3, [r7, #12]
 8008e82:	699b      	ldr	r3, [r3, #24]
 8008e84:	43db      	mvns	r3, r3
 8008e86:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8008e88:	e127      	b.n	80090da <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	699b      	ldr	r3, [r3, #24]
 8008e8e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8008e92:	2b00      	cmp	r3, #0
 8008e94:	f040 80e3 	bne.w	800905e <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	699b      	ldr	r3, [r3, #24]
 8008e9c:	0a5b      	lsrs	r3, r3, #9
 8008e9e:	693a      	ldr	r2, [r7, #16]
 8008ea0:	8952      	ldrh	r2, [r2, #10]
 8008ea2:	3a01      	subs	r2, #1
 8008ea4:	4013      	ands	r3, r2
 8008ea6:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8008ea8:	69bb      	ldr	r3, [r7, #24]
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d143      	bne.n	8008f36 <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8008eae:	68fb      	ldr	r3, [r7, #12]
 8008eb0:	699b      	ldr	r3, [r3, #24]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d10c      	bne.n	8008ed0 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8008eb6:	68fb      	ldr	r3, [r7, #12]
 8008eb8:	689b      	ldr	r3, [r3, #8]
 8008eba:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8008ebc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008ebe:	2b00      	cmp	r3, #0
 8008ec0:	d11a      	bne.n	8008ef8 <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2100      	movs	r1, #0
 8008ec6:	4618      	mov	r0, r3
 8008ec8:	f7fe fe64 	bl	8007b94 <create_chain>
 8008ecc:	62b8      	str	r0, [r7, #40]	; 0x28
 8008ece:	e013      	b.n	8008ef8 <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d007      	beq.n	8008ee8 <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	699b      	ldr	r3, [r3, #24]
 8008edc:	4619      	mov	r1, r3
 8008ede:	68f8      	ldr	r0, [r7, #12]
 8008ee0:	f7fe fef0 	bl	8007cc4 <clmt_clust>
 8008ee4:	62b8      	str	r0, [r7, #40]	; 0x28
 8008ee6:	e007      	b.n	8008ef8 <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 8008ee8:	68fa      	ldr	r2, [r7, #12]
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	69db      	ldr	r3, [r3, #28]
 8008eee:	4619      	mov	r1, r3
 8008ef0:	4610      	mov	r0, r2
 8008ef2:	f7fe fe4f 	bl	8007b94 <create_chain>
 8008ef6:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 8008ef8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	f000 80f2 	beq.w	80090e4 <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8008f00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d104      	bne.n	8008f10 <f_write+0xfc>
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	2202      	movs	r2, #2
 8008f0a:	755a      	strb	r2, [r3, #21]
 8008f0c:	2302      	movs	r3, #2
 8008f0e:	e0f2      	b.n	80090f6 <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8008f10:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008f12:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8008f16:	d104      	bne.n	8008f22 <f_write+0x10e>
 8008f18:	68fb      	ldr	r3, [r7, #12]
 8008f1a:	2201      	movs	r2, #1
 8008f1c:	755a      	strb	r2, [r3, #21]
 8008f1e:	2301      	movs	r3, #1
 8008f20:	e0e9      	b.n	80090f6 <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f26:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	689b      	ldr	r3, [r3, #8]
 8008f2c:	2b00      	cmp	r3, #0
 8008f2e:	d102      	bne.n	8008f36 <f_write+0x122>
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008f34:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	7d1b      	ldrb	r3, [r3, #20]
 8008f3a:	b25b      	sxtb	r3, r3
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	da18      	bge.n	8008f72 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008f40:	693b      	ldr	r3, [r7, #16]
 8008f42:	7858      	ldrb	r0, [r3, #1]
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8008f4a:	68fb      	ldr	r3, [r7, #12]
 8008f4c:	6a1a      	ldr	r2, [r3, #32]
 8008f4e:	2301      	movs	r3, #1
 8008f50:	f7fe f880 	bl	8007054 <disk_write>
 8008f54:	4603      	mov	r3, r0
 8008f56:	2b00      	cmp	r3, #0
 8008f58:	d004      	beq.n	8008f64 <f_write+0x150>
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2201      	movs	r2, #1
 8008f5e:	755a      	strb	r2, [r3, #21]
 8008f60:	2301      	movs	r3, #1
 8008f62:	e0c8      	b.n	80090f6 <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	7d1b      	ldrb	r3, [r3, #20]
 8008f68:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8008f6c:	b2da      	uxtb	r2, r3
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8008f72:	693a      	ldr	r2, [r7, #16]
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	69db      	ldr	r3, [r3, #28]
 8008f78:	4619      	mov	r1, r3
 8008f7a:	4610      	mov	r0, r2
 8008f7c:	f7fe fbf4 	bl	8007768 <clust2sect>
 8008f80:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8008f82:	697b      	ldr	r3, [r7, #20]
 8008f84:	2b00      	cmp	r3, #0
 8008f86:	d104      	bne.n	8008f92 <f_write+0x17e>
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	2202      	movs	r2, #2
 8008f8c:	755a      	strb	r2, [r3, #21]
 8008f8e:	2302      	movs	r3, #2
 8008f90:	e0b1      	b.n	80090f6 <f_write+0x2e2>
			sect += csect;
 8008f92:	697a      	ldr	r2, [r7, #20]
 8008f94:	69bb      	ldr	r3, [r7, #24]
 8008f96:	4413      	add	r3, r2
 8008f98:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8008f9a:	687b      	ldr	r3, [r7, #4]
 8008f9c:	0a5b      	lsrs	r3, r3, #9
 8008f9e:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8008fa0:	6a3b      	ldr	r3, [r7, #32]
 8008fa2:	2b00      	cmp	r3, #0
 8008fa4:	d03c      	beq.n	8009020 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 8008fa6:	69ba      	ldr	r2, [r7, #24]
 8008fa8:	6a3b      	ldr	r3, [r7, #32]
 8008faa:	4413      	add	r3, r2
 8008fac:	693a      	ldr	r2, [r7, #16]
 8008fae:	8952      	ldrh	r2, [r2, #10]
 8008fb0:	4293      	cmp	r3, r2
 8008fb2:	d905      	bls.n	8008fc0 <f_write+0x1ac>
					cc = fs->csize - csect;
 8008fb4:	693b      	ldr	r3, [r7, #16]
 8008fb6:	895b      	ldrh	r3, [r3, #10]
 8008fb8:	461a      	mov	r2, r3
 8008fba:	69bb      	ldr	r3, [r7, #24]
 8008fbc:	1ad3      	subs	r3, r2, r3
 8008fbe:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8008fc0:	693b      	ldr	r3, [r7, #16]
 8008fc2:	7858      	ldrb	r0, [r3, #1]
 8008fc4:	6a3b      	ldr	r3, [r7, #32]
 8008fc6:	697a      	ldr	r2, [r7, #20]
 8008fc8:	69f9      	ldr	r1, [r7, #28]
 8008fca:	f7fe f843 	bl	8007054 <disk_write>
 8008fce:	4603      	mov	r3, r0
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d004      	beq.n	8008fde <f_write+0x1ca>
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	2201      	movs	r2, #1
 8008fd8:	755a      	strb	r2, [r3, #21]
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e08b      	b.n	80090f6 <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	6a1a      	ldr	r2, [r3, #32]
 8008fe2:	697b      	ldr	r3, [r7, #20]
 8008fe4:	1ad3      	subs	r3, r2, r3
 8008fe6:	6a3a      	ldr	r2, [r7, #32]
 8008fe8:	429a      	cmp	r2, r3
 8008fea:	d915      	bls.n	8009018 <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6a1a      	ldr	r2, [r3, #32]
 8008ff6:	697b      	ldr	r3, [r7, #20]
 8008ff8:	1ad3      	subs	r3, r2, r3
 8008ffa:	025b      	lsls	r3, r3, #9
 8008ffc:	69fa      	ldr	r2, [r7, #28]
 8008ffe:	4413      	add	r3, r2
 8009000:	f44f 7200 	mov.w	r2, #512	; 0x200
 8009004:	4619      	mov	r1, r3
 8009006:	f7fe f8e5 	bl	80071d4 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	7d1b      	ldrb	r3, [r3, #20]
 800900e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009012:	b2da      	uxtb	r2, r3
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8009018:	6a3b      	ldr	r3, [r7, #32]
 800901a:	025b      	lsls	r3, r3, #9
 800901c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 800901e:	e03f      	b.n	80090a0 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	6a1b      	ldr	r3, [r3, #32]
 8009024:	697a      	ldr	r2, [r7, #20]
 8009026:	429a      	cmp	r2, r3
 8009028:	d016      	beq.n	8009058 <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	699a      	ldr	r2, [r3, #24]
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8009032:	429a      	cmp	r2, r3
 8009034:	d210      	bcs.n	8009058 <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8009036:	693b      	ldr	r3, [r7, #16]
 8009038:	7858      	ldrb	r0, [r3, #1]
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009040:	2301      	movs	r3, #1
 8009042:	697a      	ldr	r2, [r7, #20]
 8009044:	f7fd ffe6 	bl	8007014 <disk_read>
 8009048:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 800904a:	2b00      	cmp	r3, #0
 800904c:	d004      	beq.n	8009058 <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 800904e:	68fb      	ldr	r3, [r7, #12]
 8009050:	2201      	movs	r2, #1
 8009052:	755a      	strb	r2, [r3, #21]
 8009054:	2301      	movs	r3, #1
 8009056:	e04e      	b.n	80090f6 <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	697a      	ldr	r2, [r7, #20]
 800905c:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	699b      	ldr	r3, [r3, #24]
 8009062:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009066:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 800906a:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 800906c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	429a      	cmp	r2, r3
 8009072:	d901      	bls.n	8009078 <f_write+0x264>
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	f103 0230 	add.w	r2, r3, #48	; 0x30
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	699b      	ldr	r3, [r3, #24]
 8009082:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8009086:	4413      	add	r3, r2
 8009088:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800908a:	69f9      	ldr	r1, [r7, #28]
 800908c:	4618      	mov	r0, r3
 800908e:	f7fe f8a1 	bl	80071d4 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	7d1b      	ldrb	r3, [r3, #20]
 8009096:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800909a:	b2da      	uxtb	r2, r3
 800909c:	68fb      	ldr	r3, [r7, #12]
 800909e:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 80090a0:	69fa      	ldr	r2, [r7, #28]
 80090a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090a4:	4413      	add	r3, r2
 80090a6:	61fb      	str	r3, [r7, #28]
 80090a8:	68fb      	ldr	r3, [r7, #12]
 80090aa:	699a      	ldr	r2, [r3, #24]
 80090ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090ae:	441a      	add	r2, r3
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	619a      	str	r2, [r3, #24]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	68da      	ldr	r2, [r3, #12]
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	699b      	ldr	r3, [r3, #24]
 80090bc:	429a      	cmp	r2, r3
 80090be:	bf38      	it	cc
 80090c0:	461a      	movcc	r2, r3
 80090c2:	68fb      	ldr	r3, [r7, #12]
 80090c4:	60da      	str	r2, [r3, #12]
 80090c6:	683b      	ldr	r3, [r7, #0]
 80090c8:	681a      	ldr	r2, [r3, #0]
 80090ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090cc:	441a      	add	r2, r3
 80090ce:	683b      	ldr	r3, [r7, #0]
 80090d0:	601a      	str	r2, [r3, #0]
 80090d2:	687a      	ldr	r2, [r7, #4]
 80090d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090d6:	1ad3      	subs	r3, r2, r3
 80090d8:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80090da:	687b      	ldr	r3, [r7, #4]
 80090dc:	2b00      	cmp	r3, #0
 80090de:	f47f aed4 	bne.w	8008e8a <f_write+0x76>
 80090e2:	e000      	b.n	80090e6 <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80090e4:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	7d1b      	ldrb	r3, [r3, #20]
 80090ea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80090ee:	b2da      	uxtb	r2, r3
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80090f4:	2300      	movs	r3, #0
}
 80090f6:	4618      	mov	r0, r3
 80090f8:	3730      	adds	r7, #48	; 0x30
 80090fa:	46bd      	mov	sp, r7
 80090fc:	bd80      	pop	{r7, pc}

080090fe <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 80090fe:	b580      	push	{r7, lr}
 8009100:	b086      	sub	sp, #24
 8009102:	af00      	add	r7, sp, #0
 8009104:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 8009106:	687b      	ldr	r3, [r7, #4]
 8009108:	f107 0208 	add.w	r2, r7, #8
 800910c:	4611      	mov	r1, r2
 800910e:	4618      	mov	r0, r3
 8009110:	f7ff fc46 	bl	80089a0 <validate>
 8009114:	4603      	mov	r3, r0
 8009116:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8009118:	7dfb      	ldrb	r3, [r7, #23]
 800911a:	2b00      	cmp	r3, #0
 800911c:	d168      	bne.n	80091f0 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	7d1b      	ldrb	r3, [r3, #20]
 8009122:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009126:	2b00      	cmp	r3, #0
 8009128:	d062      	beq.n	80091f0 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	7d1b      	ldrb	r3, [r3, #20]
 800912e:	b25b      	sxtb	r3, r3
 8009130:	2b00      	cmp	r3, #0
 8009132:	da15      	bge.n	8009160 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8009134:	68bb      	ldr	r3, [r7, #8]
 8009136:	7858      	ldrb	r0, [r3, #1]
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	f103 0130 	add.w	r1, r3, #48	; 0x30
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6a1a      	ldr	r2, [r3, #32]
 8009142:	2301      	movs	r3, #1
 8009144:	f7fd ff86 	bl	8007054 <disk_write>
 8009148:	4603      	mov	r3, r0
 800914a:	2b00      	cmp	r3, #0
 800914c:	d001      	beq.n	8009152 <f_sync+0x54>
 800914e:	2301      	movs	r3, #1
 8009150:	e04f      	b.n	80091f2 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	7d1b      	ldrb	r3, [r3, #20]
 8009156:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800915a:	b2da      	uxtb	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 8009160:	f7fd f9e0 	bl	8006524 <get_fattime>
 8009164:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8009166:	68ba      	ldr	r2, [r7, #8]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800916c:	4619      	mov	r1, r3
 800916e:	4610      	mov	r0, r2
 8009170:	f7fe fa5e 	bl	8007630 <move_window>
 8009174:	4603      	mov	r3, r0
 8009176:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8009178:	7dfb      	ldrb	r3, [r7, #23]
 800917a:	2b00      	cmp	r3, #0
 800917c:	d138      	bne.n	80091f0 <f_sync+0xf2>
					dir = fp->dir_ptr;
 800917e:	687b      	ldr	r3, [r7, #4]
 8009180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009182:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8009184:	68fb      	ldr	r3, [r7, #12]
 8009186:	330b      	adds	r3, #11
 8009188:	781a      	ldrb	r2, [r3, #0]
 800918a:	68fb      	ldr	r3, [r7, #12]
 800918c:	330b      	adds	r3, #11
 800918e:	f042 0220 	orr.w	r2, r2, #32
 8009192:	b2d2      	uxtb	r2, r2
 8009194:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6818      	ldr	r0, [r3, #0]
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	689b      	ldr	r3, [r3, #8]
 800919e:	461a      	mov	r2, r3
 80091a0:	68f9      	ldr	r1, [r7, #12]
 80091a2:	f7fe ff69 	bl	8008078 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	f103 021c 	add.w	r2, r3, #28
 80091ac:	687b      	ldr	r3, [r7, #4]
 80091ae:	68db      	ldr	r3, [r3, #12]
 80091b0:	4619      	mov	r1, r3
 80091b2:	4610      	mov	r0, r2
 80091b4:	f7fd ffe2 	bl	800717c <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	3316      	adds	r3, #22
 80091bc:	6939      	ldr	r1, [r7, #16]
 80091be:	4618      	mov	r0, r3
 80091c0:	f7fd ffdc 	bl	800717c <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80091c4:	68fb      	ldr	r3, [r7, #12]
 80091c6:	3312      	adds	r3, #18
 80091c8:	2100      	movs	r1, #0
 80091ca:	4618      	mov	r0, r3
 80091cc:	f7fd ffbb 	bl	8007146 <st_word>
					fs->wflag = 1;
 80091d0:	68bb      	ldr	r3, [r7, #8]
 80091d2:	2201      	movs	r2, #1
 80091d4:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	4618      	mov	r0, r3
 80091da:	f7fe fa57 	bl	800768c <sync_fs>
 80091de:	4603      	mov	r3, r0
 80091e0:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80091e2:	687b      	ldr	r3, [r7, #4]
 80091e4:	7d1b      	ldrb	r3, [r3, #20]
 80091e6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80091f0:	7dfb      	ldrb	r3, [r7, #23]
}
 80091f2:	4618      	mov	r0, r3
 80091f4:	3718      	adds	r7, #24
 80091f6:	46bd      	mov	sp, r7
 80091f8:	bd80      	pop	{r7, pc}

080091fa <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 80091fa:	b580      	push	{r7, lr}
 80091fc:	b084      	sub	sp, #16
 80091fe:	af00      	add	r7, sp, #0
 8009200:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8009202:	6878      	ldr	r0, [r7, #4]
 8009204:	f7ff ff7b 	bl	80090fe <f_sync>
 8009208:	4603      	mov	r3, r0
 800920a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800920c:	7bfb      	ldrb	r3, [r7, #15]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d118      	bne.n	8009244 <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 8009212:	687b      	ldr	r3, [r7, #4]
 8009214:	f107 0208 	add.w	r2, r7, #8
 8009218:	4611      	mov	r1, r2
 800921a:	4618      	mov	r0, r3
 800921c:	f7ff fbc0 	bl	80089a0 <validate>
 8009220:	4603      	mov	r3, r0
 8009222:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 8009224:	7bfb      	ldrb	r3, [r7, #15]
 8009226:	2b00      	cmp	r3, #0
 8009228:	d10c      	bne.n	8009244 <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800922a:	687b      	ldr	r3, [r7, #4]
 800922c:	691b      	ldr	r3, [r3, #16]
 800922e:	4618      	mov	r0, r3
 8009230:	f7fe f95a 	bl	80074e8 <dec_lock>
 8009234:	4603      	mov	r3, r0
 8009236:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8009238:	7bfb      	ldrb	r3, [r7, #15]
 800923a:	2b00      	cmp	r3, #0
 800923c:	d102      	bne.n	8009244 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2200      	movs	r2, #0
 8009242:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 8009244:	7bfb      	ldrb	r3, [r7, #15]
}
 8009246:	4618      	mov	r0, r3
 8009248:	3710      	adds	r7, #16
 800924a:	46bd      	mov	sp, r7
 800924c:	bd80      	pop	{r7, pc}

0800924e <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800924e:	b580      	push	{r7, lr}
 8009250:	b090      	sub	sp, #64	; 0x40
 8009252:	af00      	add	r7, sp, #0
 8009254:	6078      	str	r0, [r7, #4]
 8009256:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 8009258:	687b      	ldr	r3, [r7, #4]
 800925a:	f107 0208 	add.w	r2, r7, #8
 800925e:	4611      	mov	r1, r2
 8009260:	4618      	mov	r0, r3
 8009262:	f7ff fb9d 	bl	80089a0 <validate>
 8009266:	4603      	mov	r3, r0
 8009268:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800926c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009270:	2b00      	cmp	r3, #0
 8009272:	d103      	bne.n	800927c <f_lseek+0x2e>
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	7d5b      	ldrb	r3, [r3, #21]
 8009278:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800927c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009280:	2b00      	cmp	r3, #0
 8009282:	d002      	beq.n	800928a <f_lseek+0x3c>
 8009284:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8009288:	e1e6      	b.n	8009658 <f_lseek+0x40a>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800928a:	687b      	ldr	r3, [r7, #4]
 800928c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800928e:	2b00      	cmp	r3, #0
 8009290:	f000 80d1 	beq.w	8009436 <f_lseek+0x1e8>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 8009294:	683b      	ldr	r3, [r7, #0]
 8009296:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 800929a:	d15a      	bne.n	8009352 <f_lseek+0x104>
			tbl = fp->cltbl;
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80092a0:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80092a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80092a4:	1d1a      	adds	r2, r3, #4
 80092a6:	627a      	str	r2, [r7, #36]	; 0x24
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	617b      	str	r3, [r7, #20]
 80092ac:	2302      	movs	r3, #2
 80092ae:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	689b      	ldr	r3, [r3, #8]
 80092b4:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80092b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d03a      	beq.n	8009332 <f_lseek+0xe4>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80092bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092be:	613b      	str	r3, [r7, #16]
 80092c0:	2300      	movs	r3, #0
 80092c2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80092c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092c6:	3302      	adds	r3, #2
 80092c8:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80092ca:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092cc:	60fb      	str	r3, [r7, #12]
 80092ce:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80092d0:	3301      	adds	r3, #1
 80092d2:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80092d8:	4618      	mov	r0, r3
 80092da:	f7fe fa64 	bl	80077a6 <get_fat>
 80092de:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 80092e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092e2:	2b01      	cmp	r3, #1
 80092e4:	d804      	bhi.n	80092f0 <f_lseek+0xa2>
 80092e6:	687b      	ldr	r3, [r7, #4]
 80092e8:	2202      	movs	r2, #2
 80092ea:	755a      	strb	r2, [r3, #21]
 80092ec:	2302      	movs	r3, #2
 80092ee:	e1b3      	b.n	8009658 <f_lseek+0x40a>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80092f0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80092f2:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80092f6:	d104      	bne.n	8009302 <f_lseek+0xb4>
 80092f8:	687b      	ldr	r3, [r7, #4]
 80092fa:	2201      	movs	r2, #1
 80092fc:	755a      	strb	r2, [r3, #21]
 80092fe:	2301      	movs	r3, #1
 8009300:	e1aa      	b.n	8009658 <f_lseek+0x40a>
					} while (cl == pcl + 1);
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	3301      	adds	r3, #1
 8009306:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8009308:	429a      	cmp	r2, r3
 800930a:	d0de      	beq.n	80092ca <f_lseek+0x7c>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800930c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800930e:	697b      	ldr	r3, [r7, #20]
 8009310:	429a      	cmp	r2, r3
 8009312:	d809      	bhi.n	8009328 <f_lseek+0xda>
						*tbl++ = ncl; *tbl++ = tcl;
 8009314:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009316:	1d1a      	adds	r2, r3, #4
 8009318:	627a      	str	r2, [r7, #36]	; 0x24
 800931a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800931c:	601a      	str	r2, [r3, #0]
 800931e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009320:	1d1a      	adds	r2, r3, #4
 8009322:	627a      	str	r2, [r7, #36]	; 0x24
 8009324:	693a      	ldr	r2, [r7, #16]
 8009326:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 8009328:	68bb      	ldr	r3, [r7, #8]
 800932a:	695b      	ldr	r3, [r3, #20]
 800932c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800932e:	429a      	cmp	r2, r3
 8009330:	d3c4      	bcc.n	80092bc <f_lseek+0x6e>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009336:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009338:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800933a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800933c:	697b      	ldr	r3, [r7, #20]
 800933e:	429a      	cmp	r2, r3
 8009340:	d803      	bhi.n	800934a <f_lseek+0xfc>
				*tbl = 0;		/* Terminate table */
 8009342:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009344:	2200      	movs	r2, #0
 8009346:	601a      	str	r2, [r3, #0]
 8009348:	e184      	b.n	8009654 <f_lseek+0x406>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800934a:	2311      	movs	r3, #17
 800934c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8009350:	e180      	b.n	8009654 <f_lseek+0x406>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8009352:	687b      	ldr	r3, [r7, #4]
 8009354:	68db      	ldr	r3, [r3, #12]
 8009356:	683a      	ldr	r2, [r7, #0]
 8009358:	429a      	cmp	r2, r3
 800935a:	d902      	bls.n	8009362 <f_lseek+0x114>
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	68db      	ldr	r3, [r3, #12]
 8009360:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	683a      	ldr	r2, [r7, #0]
 8009366:	619a      	str	r2, [r3, #24]
			if (ofs) {
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	2b00      	cmp	r3, #0
 800936c:	f000 8172 	beq.w	8009654 <f_lseek+0x406>
				fp->clust = clmt_clust(fp, ofs - 1);
 8009370:	683b      	ldr	r3, [r7, #0]
 8009372:	3b01      	subs	r3, #1
 8009374:	4619      	mov	r1, r3
 8009376:	6878      	ldr	r0, [r7, #4]
 8009378:	f7fe fca4 	bl	8007cc4 <clmt_clust>
 800937c:	4602      	mov	r2, r0
 800937e:	687b      	ldr	r3, [r7, #4]
 8009380:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 8009382:	68ba      	ldr	r2, [r7, #8]
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	69db      	ldr	r3, [r3, #28]
 8009388:	4619      	mov	r1, r3
 800938a:	4610      	mov	r0, r2
 800938c:	f7fe f9ec 	bl	8007768 <clust2sect>
 8009390:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d104      	bne.n	80093a2 <f_lseek+0x154>
 8009398:	687b      	ldr	r3, [r7, #4]
 800939a:	2202      	movs	r2, #2
 800939c:	755a      	strb	r2, [r3, #21]
 800939e:	2302      	movs	r3, #2
 80093a0:	e15a      	b.n	8009658 <f_lseek+0x40a>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80093a2:	683b      	ldr	r3, [r7, #0]
 80093a4:	3b01      	subs	r3, #1
 80093a6:	0a5b      	lsrs	r3, r3, #9
 80093a8:	68ba      	ldr	r2, [r7, #8]
 80093aa:	8952      	ldrh	r2, [r2, #10]
 80093ac:	3a01      	subs	r2, #1
 80093ae:	4013      	ands	r3, r2
 80093b0:	69ba      	ldr	r2, [r7, #24]
 80093b2:	4413      	add	r3, r2
 80093b4:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 80093b6:	687b      	ldr	r3, [r7, #4]
 80093b8:	699b      	ldr	r3, [r3, #24]
 80093ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80093be:	2b00      	cmp	r3, #0
 80093c0:	f000 8148 	beq.w	8009654 <f_lseek+0x406>
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6a1b      	ldr	r3, [r3, #32]
 80093c8:	69ba      	ldr	r2, [r7, #24]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	f000 8142 	beq.w	8009654 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 80093d0:	687b      	ldr	r3, [r7, #4]
 80093d2:	7d1b      	ldrb	r3, [r3, #20]
 80093d4:	b25b      	sxtb	r3, r3
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	da18      	bge.n	800940c <f_lseek+0x1be>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80093da:	68bb      	ldr	r3, [r7, #8]
 80093dc:	7858      	ldrb	r0, [r3, #1]
 80093de:	687b      	ldr	r3, [r7, #4]
 80093e0:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80093e4:	687b      	ldr	r3, [r7, #4]
 80093e6:	6a1a      	ldr	r2, [r3, #32]
 80093e8:	2301      	movs	r3, #1
 80093ea:	f7fd fe33 	bl	8007054 <disk_write>
 80093ee:	4603      	mov	r3, r0
 80093f0:	2b00      	cmp	r3, #0
 80093f2:	d004      	beq.n	80093fe <f_lseek+0x1b0>
 80093f4:	687b      	ldr	r3, [r7, #4]
 80093f6:	2201      	movs	r2, #1
 80093f8:	755a      	strb	r2, [r3, #21]
 80093fa:	2301      	movs	r3, #1
 80093fc:	e12c      	b.n	8009658 <f_lseek+0x40a>
						fp->flag &= (BYTE)~FA_DIRTY;
 80093fe:	687b      	ldr	r3, [r7, #4]
 8009400:	7d1b      	ldrb	r3, [r3, #20]
 8009402:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009406:	b2da      	uxtb	r2, r3
 8009408:	687b      	ldr	r3, [r7, #4]
 800940a:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800940c:	68bb      	ldr	r3, [r7, #8]
 800940e:	7858      	ldrb	r0, [r3, #1]
 8009410:	687b      	ldr	r3, [r7, #4]
 8009412:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009416:	2301      	movs	r3, #1
 8009418:	69ba      	ldr	r2, [r7, #24]
 800941a:	f7fd fdfb 	bl	8007014 <disk_read>
 800941e:	4603      	mov	r3, r0
 8009420:	2b00      	cmp	r3, #0
 8009422:	d004      	beq.n	800942e <f_lseek+0x1e0>
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2201      	movs	r2, #1
 8009428:	755a      	strb	r2, [r3, #21]
 800942a:	2301      	movs	r3, #1
 800942c:	e114      	b.n	8009658 <f_lseek+0x40a>
#endif
					fp->sect = dsc;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	69ba      	ldr	r2, [r7, #24]
 8009432:	621a      	str	r2, [r3, #32]
 8009434:	e10e      	b.n	8009654 <f_lseek+0x406>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 8009436:	687b      	ldr	r3, [r7, #4]
 8009438:	68db      	ldr	r3, [r3, #12]
 800943a:	683a      	ldr	r2, [r7, #0]
 800943c:	429a      	cmp	r2, r3
 800943e:	d908      	bls.n	8009452 <f_lseek+0x204>
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	7d1b      	ldrb	r3, [r3, #20]
 8009444:	f003 0302 	and.w	r3, r3, #2
 8009448:	2b00      	cmp	r3, #0
 800944a:	d102      	bne.n	8009452 <f_lseek+0x204>
			ofs = fp->obj.objsize;
 800944c:	687b      	ldr	r3, [r7, #4]
 800944e:	68db      	ldr	r3, [r3, #12]
 8009450:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 8009452:	687b      	ldr	r3, [r7, #4]
 8009454:	699b      	ldr	r3, [r3, #24]
 8009456:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 8009458:	2300      	movs	r3, #0
 800945a:	637b      	str	r3, [r7, #52]	; 0x34
 800945c:	687b      	ldr	r3, [r7, #4]
 800945e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009460:	619a      	str	r2, [r3, #24]
		if (ofs) {
 8009462:	683b      	ldr	r3, [r7, #0]
 8009464:	2b00      	cmp	r3, #0
 8009466:	f000 80a7 	beq.w	80095b8 <f_lseek+0x36a>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800946a:	68bb      	ldr	r3, [r7, #8]
 800946c:	895b      	ldrh	r3, [r3, #10]
 800946e:	025b      	lsls	r3, r3, #9
 8009470:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 8009472:	6a3b      	ldr	r3, [r7, #32]
 8009474:	2b00      	cmp	r3, #0
 8009476:	d01b      	beq.n	80094b0 <f_lseek+0x262>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	1e5a      	subs	r2, r3, #1
 800947c:	69fb      	ldr	r3, [r7, #28]
 800947e:	fbb2 f2f3 	udiv	r2, r2, r3
 8009482:	6a3b      	ldr	r3, [r7, #32]
 8009484:	1e59      	subs	r1, r3, #1
 8009486:	69fb      	ldr	r3, [r7, #28]
 8009488:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800948c:	429a      	cmp	r2, r3
 800948e:	d30f      	bcc.n	80094b0 <f_lseek+0x262>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 8009490:	6a3b      	ldr	r3, [r7, #32]
 8009492:	1e5a      	subs	r2, r3, #1
 8009494:	69fb      	ldr	r3, [r7, #28]
 8009496:	425b      	negs	r3, r3
 8009498:	401a      	ands	r2, r3
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	699b      	ldr	r3, [r3, #24]
 80094a2:	683a      	ldr	r2, [r7, #0]
 80094a4:	1ad3      	subs	r3, r2, r3
 80094a6:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	69db      	ldr	r3, [r3, #28]
 80094ac:	63bb      	str	r3, [r7, #56]	; 0x38
 80094ae:	e022      	b.n	80094f6 <f_lseek+0x2a8>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	689b      	ldr	r3, [r3, #8]
 80094b4:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 80094b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094b8:	2b00      	cmp	r3, #0
 80094ba:	d119      	bne.n	80094f0 <f_lseek+0x2a2>
					clst = create_chain(&fp->obj, 0);
 80094bc:	687b      	ldr	r3, [r7, #4]
 80094be:	2100      	movs	r1, #0
 80094c0:	4618      	mov	r0, r3
 80094c2:	f7fe fb67 	bl	8007b94 <create_chain>
 80094c6:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 80094c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ca:	2b01      	cmp	r3, #1
 80094cc:	d104      	bne.n	80094d8 <f_lseek+0x28a>
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	2202      	movs	r2, #2
 80094d2:	755a      	strb	r2, [r3, #21]
 80094d4:	2302      	movs	r3, #2
 80094d6:	e0bf      	b.n	8009658 <f_lseek+0x40a>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80094d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094da:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 80094de:	d104      	bne.n	80094ea <f_lseek+0x29c>
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	2201      	movs	r2, #1
 80094e4:	755a      	strb	r2, [r3, #21]
 80094e6:	2301      	movs	r3, #1
 80094e8:	e0b6      	b.n	8009658 <f_lseek+0x40a>
					fp->obj.sclust = clst;
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094ee:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 80094f0:	687b      	ldr	r3, [r7, #4]
 80094f2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094f4:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 80094f6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d05d      	beq.n	80095b8 <f_lseek+0x36a>
				while (ofs > bcs) {						/* Cluster following loop */
 80094fc:	e03a      	b.n	8009574 <f_lseek+0x326>
					ofs -= bcs; fp->fptr += bcs;
 80094fe:	683a      	ldr	r2, [r7, #0]
 8009500:	69fb      	ldr	r3, [r7, #28]
 8009502:	1ad3      	subs	r3, r2, r3
 8009504:	603b      	str	r3, [r7, #0]
 8009506:	687b      	ldr	r3, [r7, #4]
 8009508:	699a      	ldr	r2, [r3, #24]
 800950a:	69fb      	ldr	r3, [r7, #28]
 800950c:	441a      	add	r2, r3
 800950e:	687b      	ldr	r3, [r7, #4]
 8009510:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	7d1b      	ldrb	r3, [r3, #20]
 8009516:	f003 0302 	and.w	r3, r3, #2
 800951a:	2b00      	cmp	r3, #0
 800951c:	d00b      	beq.n	8009536 <f_lseek+0x2e8>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800951e:	687b      	ldr	r3, [r7, #4]
 8009520:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009522:	4618      	mov	r0, r3
 8009524:	f7fe fb36 	bl	8007b94 <create_chain>
 8009528:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800952a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800952c:	2b00      	cmp	r3, #0
 800952e:	d108      	bne.n	8009542 <f_lseek+0x2f4>
							ofs = 0; break;
 8009530:	2300      	movs	r3, #0
 8009532:	603b      	str	r3, [r7, #0]
 8009534:	e022      	b.n	800957c <f_lseek+0x32e>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 8009536:	687b      	ldr	r3, [r7, #4]
 8009538:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800953a:	4618      	mov	r0, r3
 800953c:	f7fe f933 	bl	80077a6 <get_fat>
 8009540:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8009542:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009544:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8009548:	d104      	bne.n	8009554 <f_lseek+0x306>
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	2201      	movs	r2, #1
 800954e:	755a      	strb	r2, [r3, #21]
 8009550:	2301      	movs	r3, #1
 8009552:	e081      	b.n	8009658 <f_lseek+0x40a>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 8009554:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009556:	2b01      	cmp	r3, #1
 8009558:	d904      	bls.n	8009564 <f_lseek+0x316>
 800955a:	68bb      	ldr	r3, [r7, #8]
 800955c:	695b      	ldr	r3, [r3, #20]
 800955e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009560:	429a      	cmp	r2, r3
 8009562:	d304      	bcc.n	800956e <f_lseek+0x320>
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	2202      	movs	r2, #2
 8009568:	755a      	strb	r2, [r3, #21]
 800956a:	2302      	movs	r3, #2
 800956c:	e074      	b.n	8009658 <f_lseek+0x40a>
					fp->clust = clst;
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009572:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8009574:	683a      	ldr	r2, [r7, #0]
 8009576:	69fb      	ldr	r3, [r7, #28]
 8009578:	429a      	cmp	r2, r3
 800957a:	d8c0      	bhi.n	80094fe <f_lseek+0x2b0>
				}
				fp->fptr += ofs;
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	699a      	ldr	r2, [r3, #24]
 8009580:	683b      	ldr	r3, [r7, #0]
 8009582:	441a      	add	r2, r3
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8009588:	683b      	ldr	r3, [r7, #0]
 800958a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800958e:	2b00      	cmp	r3, #0
 8009590:	d012      	beq.n	80095b8 <f_lseek+0x36a>
					nsect = clust2sect(fs, clst);	/* Current sector */
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009596:	4618      	mov	r0, r3
 8009598:	f7fe f8e6 	bl	8007768 <clust2sect>
 800959c:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800959e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d104      	bne.n	80095ae <f_lseek+0x360>
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	2202      	movs	r2, #2
 80095a8:	755a      	strb	r2, [r3, #21]
 80095aa:	2302      	movs	r3, #2
 80095ac:	e054      	b.n	8009658 <f_lseek+0x40a>
					nsect += (DWORD)(ofs / SS(fs));
 80095ae:	683b      	ldr	r3, [r7, #0]
 80095b0:	0a5b      	lsrs	r3, r3, #9
 80095b2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80095b4:	4413      	add	r3, r2
 80095b6:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	699a      	ldr	r2, [r3, #24]
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	68db      	ldr	r3, [r3, #12]
 80095c0:	429a      	cmp	r2, r3
 80095c2:	d90a      	bls.n	80095da <f_lseek+0x38c>
			fp->obj.objsize = fp->fptr;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	699a      	ldr	r2, [r3, #24]
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	7d1b      	ldrb	r3, [r3, #20]
 80095d0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80095d4:	b2da      	uxtb	r2, r3
 80095d6:	687b      	ldr	r3, [r7, #4]
 80095d8:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	699b      	ldr	r3, [r3, #24]
 80095de:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80095e2:	2b00      	cmp	r3, #0
 80095e4:	d036      	beq.n	8009654 <f_lseek+0x406>
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	6a1b      	ldr	r3, [r3, #32]
 80095ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80095ec:	429a      	cmp	r2, r3
 80095ee:	d031      	beq.n	8009654 <f_lseek+0x406>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	7d1b      	ldrb	r3, [r3, #20]
 80095f4:	b25b      	sxtb	r3, r3
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	da18      	bge.n	800962c <f_lseek+0x3de>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	7858      	ldrb	r0, [r3, #1]
 80095fe:	687b      	ldr	r3, [r7, #4]
 8009600:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	6a1a      	ldr	r2, [r3, #32]
 8009608:	2301      	movs	r3, #1
 800960a:	f7fd fd23 	bl	8007054 <disk_write>
 800960e:	4603      	mov	r3, r0
 8009610:	2b00      	cmp	r3, #0
 8009612:	d004      	beq.n	800961e <f_lseek+0x3d0>
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2201      	movs	r2, #1
 8009618:	755a      	strb	r2, [r3, #21]
 800961a:	2301      	movs	r3, #1
 800961c:	e01c      	b.n	8009658 <f_lseek+0x40a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	7d1b      	ldrb	r3, [r3, #20]
 8009622:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009626:	b2da      	uxtb	r2, r3
 8009628:	687b      	ldr	r3, [r7, #4]
 800962a:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800962c:	68bb      	ldr	r3, [r7, #8]
 800962e:	7858      	ldrb	r0, [r3, #1]
 8009630:	687b      	ldr	r3, [r7, #4]
 8009632:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8009636:	2301      	movs	r3, #1
 8009638:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800963a:	f7fd fceb 	bl	8007014 <disk_read>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d004      	beq.n	800964e <f_lseek+0x400>
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	2201      	movs	r2, #1
 8009648:	755a      	strb	r2, [r3, #21]
 800964a:	2301      	movs	r3, #1
 800964c:	e004      	b.n	8009658 <f_lseek+0x40a>
#endif
			fp->sect = nsect;
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8009652:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 8009654:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8009658:	4618      	mov	r0, r3
 800965a:	3740      	adds	r7, #64	; 0x40
 800965c:	46bd      	mov	sp, r7
 800965e:	bd80      	pop	{r7, pc}

08009660 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8009660:	b480      	push	{r7}
 8009662:	b087      	sub	sp, #28
 8009664:	af00      	add	r7, sp, #0
 8009666:	60f8      	str	r0, [r7, #12]
 8009668:	60b9      	str	r1, [r7, #8]
 800966a:	4613      	mov	r3, r2
 800966c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800966e:	2301      	movs	r3, #1
 8009670:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8009672:	2300      	movs	r3, #0
 8009674:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8009676:	4b1f      	ldr	r3, [pc, #124]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 8009678:	7a5b      	ldrb	r3, [r3, #9]
 800967a:	b2db      	uxtb	r3, r3
 800967c:	2b00      	cmp	r3, #0
 800967e:	d131      	bne.n	80096e4 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8009680:	4b1c      	ldr	r3, [pc, #112]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 8009682:	7a5b      	ldrb	r3, [r3, #9]
 8009684:	b2db      	uxtb	r3, r3
 8009686:	461a      	mov	r2, r3
 8009688:	4b1a      	ldr	r3, [pc, #104]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 800968a:	2100      	movs	r1, #0
 800968c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800968e:	4b19      	ldr	r3, [pc, #100]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 8009690:	7a5b      	ldrb	r3, [r3, #9]
 8009692:	b2db      	uxtb	r3, r3
 8009694:	4a17      	ldr	r2, [pc, #92]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 8009696:	009b      	lsls	r3, r3, #2
 8009698:	4413      	add	r3, r2
 800969a:	68fa      	ldr	r2, [r7, #12]
 800969c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800969e:	4b15      	ldr	r3, [pc, #84]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 80096a0:	7a5b      	ldrb	r3, [r3, #9]
 80096a2:	b2db      	uxtb	r3, r3
 80096a4:	461a      	mov	r2, r3
 80096a6:	4b13      	ldr	r3, [pc, #76]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 80096a8:	4413      	add	r3, r2
 80096aa:	79fa      	ldrb	r2, [r7, #7]
 80096ac:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80096ae:	4b11      	ldr	r3, [pc, #68]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 80096b0:	7a5b      	ldrb	r3, [r3, #9]
 80096b2:	b2db      	uxtb	r3, r3
 80096b4:	1c5a      	adds	r2, r3, #1
 80096b6:	b2d1      	uxtb	r1, r2
 80096b8:	4a0e      	ldr	r2, [pc, #56]	; (80096f4 <FATFS_LinkDriverEx+0x94>)
 80096ba:	7251      	strb	r1, [r2, #9]
 80096bc:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80096be:	7dbb      	ldrb	r3, [r7, #22]
 80096c0:	3330      	adds	r3, #48	; 0x30
 80096c2:	b2da      	uxtb	r2, r3
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 80096c8:	68bb      	ldr	r3, [r7, #8]
 80096ca:	3301      	adds	r3, #1
 80096cc:	223a      	movs	r2, #58	; 0x3a
 80096ce:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 80096d0:	68bb      	ldr	r3, [r7, #8]
 80096d2:	3302      	adds	r3, #2
 80096d4:	222f      	movs	r2, #47	; 0x2f
 80096d6:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 80096d8:	68bb      	ldr	r3, [r7, #8]
 80096da:	3303      	adds	r3, #3
 80096dc:	2200      	movs	r2, #0
 80096de:	701a      	strb	r2, [r3, #0]
    ret = 0;
 80096e0:	2300      	movs	r3, #0
 80096e2:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 80096e4:	7dfb      	ldrb	r3, [r7, #23]
}
 80096e6:	4618      	mov	r0, r3
 80096e8:	371c      	adds	r7, #28
 80096ea:	46bd      	mov	sp, r7
 80096ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f0:	4770      	bx	lr
 80096f2:	bf00      	nop
 80096f4:	20003204 	.word	0x20003204

080096f8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b082      	sub	sp, #8
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
 8009700:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8009702:	2200      	movs	r2, #0
 8009704:	6839      	ldr	r1, [r7, #0]
 8009706:	6878      	ldr	r0, [r7, #4]
 8009708:	f7ff ffaa 	bl	8009660 <FATFS_LinkDriverEx>
 800970c:	4603      	mov	r3, r0
}
 800970e:	4618      	mov	r0, r3
 8009710:	3708      	adds	r7, #8
 8009712:	46bd      	mov	sp, r7
 8009714:	bd80      	pop	{r7, pc}
	...

08009718 <MX_PDM2PCM_Init>:
/* USER CODE BEGIN 1 */
/* USER CODE END 1 */

/* PDM2PCM init function */
void MX_PDM2PCM_Init(void)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 2 */
  /* USER CODE END 2 */

   /**
  */
  PDM1_filter_handler.bit_order = PDM_FILTER_BIT_ORDER_LSB;
 800971c:	4b10      	ldr	r3, [pc, #64]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 800971e:	2200      	movs	r2, #0
 8009720:	801a      	strh	r2, [r3, #0]
  PDM1_filter_handler.endianness = PDM_FILTER_ENDIANNESS_BE;
 8009722:	4b0f      	ldr	r3, [pc, #60]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 8009724:	2201      	movs	r2, #1
 8009726:	805a      	strh	r2, [r3, #2]
  PDM1_filter_handler.high_pass_tap = 2104533974;
 8009728:	4b0d      	ldr	r3, [pc, #52]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 800972a:	4a0e      	ldr	r2, [pc, #56]	; (8009764 <MX_PDM2PCM_Init+0x4c>)
 800972c:	605a      	str	r2, [r3, #4]
  PDM1_filter_handler.in_ptr_channels = 2;
 800972e:	4b0c      	ldr	r3, [pc, #48]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 8009730:	2202      	movs	r2, #2
 8009732:	811a      	strh	r2, [r3, #8]
  PDM1_filter_handler.out_ptr_channels = 2;
 8009734:	4b0a      	ldr	r3, [pc, #40]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 8009736:	2202      	movs	r2, #2
 8009738:	815a      	strh	r2, [r3, #10]
  PDM_Filter_Init(&PDM1_filter_handler);
 800973a:	4809      	ldr	r0, [pc, #36]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 800973c:	f001 fd66 	bl	800b20c <PDM_Filter_Init>

  PDM1_filter_config.decimation_factor = PDM_FILTER_DEC_FACTOR_64;
 8009740:	4b09      	ldr	r3, [pc, #36]	; (8009768 <MX_PDM2PCM_Init+0x50>)
 8009742:	2202      	movs	r2, #2
 8009744:	801a      	strh	r2, [r3, #0]
  PDM1_filter_config.output_samples_number = 16;
 8009746:	4b08      	ldr	r3, [pc, #32]	; (8009768 <MX_PDM2PCM_Init+0x50>)
 8009748:	2210      	movs	r2, #16
 800974a:	805a      	strh	r2, [r3, #2]
  PDM1_filter_config.mic_gain = 0;
 800974c:	4b06      	ldr	r3, [pc, #24]	; (8009768 <MX_PDM2PCM_Init+0x50>)
 800974e:	2200      	movs	r2, #0
 8009750:	809a      	strh	r2, [r3, #4]
  PDM_Filter_setConfig(&PDM1_filter_handler, &PDM1_filter_config);
 8009752:	4905      	ldr	r1, [pc, #20]	; (8009768 <MX_PDM2PCM_Init+0x50>)
 8009754:	4802      	ldr	r0, [pc, #8]	; (8009760 <MX_PDM2PCM_Init+0x48>)
 8009756:	f001 fde3 	bl	800b320 <PDM_Filter_setConfig>

  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */

}
 800975a:	bf00      	nop
 800975c:	bd80      	pop	{r7, pc}
 800975e:	bf00      	nop
 8009760:	20003210 	.word	0x20003210
 8009764:	7d70a3d6 	.word	0x7d70a3d6
 8009768:	2000325c 	.word	0x2000325c

0800976c <D16_GENERIC>:
 800976c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009770:	b089      	sub	sp, #36	; 0x24
 8009772:	68d4      	ldr	r4, [r2, #12]
 8009774:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009776:	6993      	ldr	r3, [r2, #24]
 8009778:	9407      	str	r4, [sp, #28]
 800977a:	6b14      	ldr	r4, [r2, #48]	; 0x30
 800977c:	9306      	str	r3, [sp, #24]
 800977e:	9402      	str	r4, [sp, #8]
 8009780:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009784:	f8d2 b014 	ldr.w	fp, [r2, #20]
 8009788:	69d3      	ldr	r3, [r2, #28]
 800978a:	6896      	ldr	r6, [r2, #8]
 800978c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 800978e:	9103      	str	r1, [sp, #12]
 8009790:	2d00      	cmp	r5, #0
 8009792:	d066      	beq.n	8009862 <D16_GENERIC+0xf6>
 8009794:	f004 0510 	and.w	r5, r4, #16
 8009798:	f004 0420 	and.w	r4, r4, #32
 800979c:	9504      	str	r5, [sp, #16]
 800979e:	4938      	ldr	r1, [pc, #224]	; (8009880 <D16_GENERIC+0x114>)
 80097a0:	9405      	str	r4, [sp, #20]
 80097a2:	f04f 0e00 	mov.w	lr, #0
 80097a6:	4635      	mov	r5, r6
 80097a8:	e04f      	b.n	800984a <D16_GENERIC+0xde>
 80097aa:	5d87      	ldrb	r7, [r0, r6]
 80097ac:	7804      	ldrb	r4, [r0, #0]
 80097ae:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80097b2:	eb04 2407 	add.w	r4, r4, r7, lsl #8
 80097b6:	b2e6      	uxtb	r6, r4
 80097b8:	f3c4 2407 	ubfx	r4, r4, #8, #8
 80097bc:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80097c0:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 80097c4:	4433      	add	r3, r6
 80097c6:	eb04 2493 	add.w	r4, r4, r3, lsr #10
 80097ca:	f3c4 0609 	ubfx	r6, r4, #0, #10
 80097ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80097d2:	ea46 4603 	orr.w	r6, r6, r3, lsl #16
 80097d6:	0aa3      	lsrs	r3, r4, #10
 80097d8:	4c2a      	ldr	r4, [pc, #168]	; (8009884 <D16_GENERIC+0x118>)
 80097da:	fb26 5404 	smlad	r4, r6, r4, r5
 80097de:	4d2a      	ldr	r5, [pc, #168]	; (8009888 <D16_GENERIC+0x11c>)
 80097e0:	fb26 f505 	smuad	r5, r6, r5
 80097e4:	f5a4 6400 	sub.w	r4, r4, #2048	; 0x800
 80097e8:	eb04 080a 	add.w	r8, r4, sl
 80097ec:	eba8 080b 	sub.w	r8, r8, fp
 80097f0:	4646      	mov	r6, r8
 80097f2:	17f7      	asrs	r7, r6, #31
 80097f4:	e9cd 6700 	strd	r6, r7, [sp]
 80097f8:	9e04      	ldr	r6, [sp, #16]
 80097fa:	f10e 0c01 	add.w	ip, lr, #1
 80097fe:	b16e      	cbz	r6, 800981c <D16_GENERIC+0xb0>
 8009800:	6a16      	ldr	r6, [r2, #32]
 8009802:	9f01      	ldr	r7, [sp, #4]
 8009804:	fba8 8906 	umull	r8, r9, r8, r6
 8009808:	fb06 9907 	mla	r9, r6, r7, r9
 800980c:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8009810:	f149 0900 	adc.w	r9, r9, #0
 8009814:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8009818:	46a3      	mov	fp, r4
 800981a:	4654      	mov	r4, sl
 800981c:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 800981e:	9f02      	ldr	r7, [sp, #8]
 8009820:	0424      	lsls	r4, r4, #16
 8009822:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009826:	f04f 0900 	mov.w	r9, #0
 800982a:	fb0e fe06 	mul.w	lr, lr, r6
 800982e:	fbc7 8904 	smlal	r8, r9, r7, r4
 8009832:	9e03      	ldr	r6, [sp, #12]
 8009834:	464f      	mov	r7, r9
 8009836:	10bc      	asrs	r4, r7, #2
 8009838:	f304 040f 	ssat	r4, #16, r4
 800983c:	f826 401e 	strh.w	r4, [r6, lr, lsl #1]
 8009840:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009842:	fa1f fe8c 	uxth.w	lr, ip
 8009846:	4574      	cmp	r4, lr
 8009848:	d90a      	bls.n	8009860 <D16_GENERIC+0xf4>
 800984a:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 800984c:	2c01      	cmp	r4, #1
 800984e:	b2e6      	uxtb	r6, r4
 8009850:	d1ab      	bne.n	80097aa <D16_GENERIC+0x3e>
 8009852:	9e05      	ldr	r6, [sp, #20]
 8009854:	f850 4b02 	ldr.w	r4, [r0], #2
 8009858:	2e00      	cmp	r6, #0
 800985a:	d0ac      	beq.n	80097b6 <D16_GENERIC+0x4a>
 800985c:	ba64      	rev16	r4, r4
 800985e:	e7aa      	b.n	80097b6 <D16_GENERIC+0x4a>
 8009860:	462e      	mov	r6, r5
 8009862:	9907      	ldr	r1, [sp, #28]
 8009864:	61d3      	str	r3, [r2, #28]
 8009866:	9b06      	ldr	r3, [sp, #24]
 8009868:	6096      	str	r6, [r2, #8]
 800986a:	2000      	movs	r0, #0
 800986c:	60d1      	str	r1, [r2, #12]
 800986e:	f8c2 a010 	str.w	sl, [r2, #16]
 8009872:	f8c2 b014 	str.w	fp, [r2, #20]
 8009876:	6193      	str	r3, [r2, #24]
 8009878:	b009      	add	sp, #36	; 0x24
 800987a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800987e:	bf00      	nop
 8009880:	20000000 	.word	0x20000000
 8009884:	00030001 	.word	0x00030001
 8009888:	00010003 	.word	0x00010003

0800988c <D24_GENERIC>:
 800988c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009890:	8cd6      	ldrh	r6, [r2, #38]	; 0x26
 8009892:	6993      	ldr	r3, [r2, #24]
 8009894:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009896:	f8d2 a010 	ldr.w	sl, [r2, #16]
 800989a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 800989e:	6894      	ldr	r4, [r2, #8]
 80098a0:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 80098a4:	b089      	sub	sp, #36	; 0x24
 80098a6:	9307      	str	r3, [sp, #28]
 80098a8:	9503      	str	r5, [sp, #12]
 80098aa:	69d3      	ldr	r3, [r2, #28]
 80098ac:	6b55      	ldr	r5, [r2, #52]	; 0x34
 80098ae:	9104      	str	r1, [sp, #16]
 80098b0:	2e00      	cmp	r6, #0
 80098b2:	f000 8096 	beq.w	80099e2 <D24_GENERIC+0x156>
 80098b6:	f005 0610 	and.w	r6, r5, #16
 80098ba:	f005 0520 	and.w	r5, r5, #32
 80098be:	4954      	ldr	r1, [pc, #336]	; (8009a10 <D24_GENERIC+0x184>)
 80098c0:	9605      	str	r6, [sp, #20]
 80098c2:	9506      	str	r5, [sp, #24]
 80098c4:	f04f 0e00 	mov.w	lr, #0
 80098c8:	f8cd 9008 	str.w	r9, [sp, #8]
 80098cc:	e06a      	b.n	80099a4 <D24_GENERIC+0x118>
 80098ce:	f810 5016 	ldrb.w	r5, [r0, r6, lsl #1]
 80098d2:	f810 8007 	ldrb.w	r8, [r0, r7]
 80098d6:	f890 c000 	ldrb.w	ip, [r0]
 80098da:	042d      	lsls	r5, r5, #16
 80098dc:	eb00 0046 	add.w	r0, r0, r6, lsl #1
 80098e0:	eb05 2508 	add.w	r5, r5, r8, lsl #8
 80098e4:	44ac      	add	ip, r5
 80098e6:	4438      	add	r0, r7
 80098e8:	fa5f f68c 	uxtb.w	r6, ip
 80098ec:	f3cc 2507 	ubfx	r5, ip, #8, #8
 80098f0:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 80098f4:	f851 7025 	ldr.w	r7, [r1, r5, lsl #2]
 80098f8:	ea4f 4c1c 	mov.w	ip, ip, lsr #16
 80098fc:	eb06 2693 	add.w	r6, r6, r3, lsr #10
 8009900:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 8009904:	f851 302c 	ldr.w	r3, [r1, ip, lsl #2]
 8009908:	f3c7 0509 	ubfx	r5, r7, #0, #10
 800990c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009910:	ea45 4606 	orr.w	r6, r5, r6, lsl #16
 8009914:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 8009918:	4d3e      	ldr	r5, [pc, #248]	; (8009a14 <D24_GENERIC+0x188>)
 800991a:	fb26 b705 	smlad	r7, r6, r5, fp
 800991e:	4d3e      	ldr	r5, [pc, #248]	; (8009a18 <D24_GENERIC+0x18c>)
 8009920:	fb26 4b05 	smlad	fp, r6, r5, r4
 8009924:	f3c3 0409 	ubfx	r4, r3, #0, #10
 8009928:	eb04 0844 	add.w	r8, r4, r4, lsl #1
 800992c:	eb0b 0b48 	add.w	fp, fp, r8, lsl #1
 8009930:	2401      	movs	r4, #1
 8009932:	fb26 f604 	smuad	r6, r6, r4
 8009936:	f5a7 55d8 	sub.w	r5, r7, #6912	; 0x1b00
 800993a:	9f02      	ldr	r7, [sp, #8]
 800993c:	eb0e 0c04 	add.w	ip, lr, r4
 8009940:	eb08 0406 	add.w	r4, r8, r6
 8009944:	eb05 060a 	add.w	r6, r5, sl
 8009948:	1bf6      	subs	r6, r6, r7
 800994a:	4637      	mov	r7, r6
 800994c:	ea4f 78e6 	mov.w	r8, r6, asr #31
 8009950:	e9cd 7800 	strd	r7, r8, [sp]
 8009954:	9f05      	ldr	r7, [sp, #20]
 8009956:	b177      	cbz	r7, 8009976 <D24_GENERIC+0xea>
 8009958:	f8d2 8020 	ldr.w	r8, [r2, #32]
 800995c:	9502      	str	r5, [sp, #8]
 800995e:	fba6 9a08 	umull	r9, sl, r6, r8
 8009962:	9e01      	ldr	r6, [sp, #4]
 8009964:	fb08 aa06 	mla	sl, r8, r6, sl
 8009968:	f119 4600 	adds.w	r6, r9, #2147483648	; 0x80000000
 800996c:	f14a 0700 	adc.w	r7, sl, #0
 8009970:	ea4f 0a47 	mov.w	sl, r7, lsl #1
 8009974:	4655      	mov	r5, sl
 8009976:	8d16      	ldrh	r6, [r2, #40]	; 0x28
 8009978:	9f03      	ldr	r7, [sp, #12]
 800997a:	03ad      	lsls	r5, r5, #14
 800997c:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009980:	f04f 0900 	mov.w	r9, #0
 8009984:	fb0e fe06 	mul.w	lr, lr, r6
 8009988:	fbc7 8905 	smlal	r8, r9, r7, r5
 800998c:	9e04      	ldr	r6, [sp, #16]
 800998e:	464f      	mov	r7, r9
 8009990:	10bd      	asrs	r5, r7, #2
 8009992:	f305 050f 	ssat	r5, #16, r5
 8009996:	f826 501e 	strh.w	r5, [r6, lr, lsl #1]
 800999a:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 800999c:	fa1f fe8c 	uxth.w	lr, ip
 80099a0:	4575      	cmp	r5, lr
 80099a2:	d91c      	bls.n	80099de <D24_GENERIC+0x152>
 80099a4:	8d55      	ldrh	r5, [r2, #42]	; 0x2a
 80099a6:	b2ef      	uxtb	r7, r5
 80099a8:	2d01      	cmp	r5, #1
 80099aa:	b23e      	sxth	r6, r7
 80099ac:	d18f      	bne.n	80098ce <D24_GENERIC+0x42>
 80099ae:	9d06      	ldr	r5, [sp, #24]
 80099b0:	b15d      	cbz	r5, 80099ca <D24_GENERIC+0x13e>
 80099b2:	f01e 0f01 	tst.w	lr, #1
 80099b6:	d122      	bne.n	80099fe <D24_GENERIC+0x172>
 80099b8:	7805      	ldrb	r5, [r0, #0]
 80099ba:	78c7      	ldrb	r7, [r0, #3]
 80099bc:	7846      	ldrb	r6, [r0, #1]
 80099be:	022d      	lsls	r5, r5, #8
 80099c0:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 80099c4:	44b4      	add	ip, r6
 80099c6:	3002      	adds	r0, #2
 80099c8:	e78e      	b.n	80098e8 <D24_GENERIC+0x5c>
 80099ca:	7846      	ldrb	r6, [r0, #1]
 80099cc:	f890 c002 	ldrb.w	ip, [r0, #2]
 80099d0:	f810 5b03 	ldrb.w	r5, [r0], #3
 80099d4:	0236      	lsls	r6, r6, #8
 80099d6:	eb06 4c0c 	add.w	ip, r6, ip, lsl #16
 80099da:	44ac      	add	ip, r5
 80099dc:	e784      	b.n	80098e8 <D24_GENERIC+0x5c>
 80099de:	f8dd 9008 	ldr.w	r9, [sp, #8]
 80099e2:	61d3      	str	r3, [r2, #28]
 80099e4:	9b07      	ldr	r3, [sp, #28]
 80099e6:	6094      	str	r4, [r2, #8]
 80099e8:	2000      	movs	r0, #0
 80099ea:	f8c2 b00c 	str.w	fp, [r2, #12]
 80099ee:	f8c2 a010 	str.w	sl, [r2, #16]
 80099f2:	f8c2 9014 	str.w	r9, [r2, #20]
 80099f6:	6193      	str	r3, [r2, #24]
 80099f8:	b009      	add	sp, #36	; 0x24
 80099fa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80099fe:	78c5      	ldrb	r5, [r0, #3]
 8009a00:	7887      	ldrb	r7, [r0, #2]
 8009a02:	f810 6b04 	ldrb.w	r6, [r0], #4
 8009a06:	022d      	lsls	r5, r5, #8
 8009a08:	eb05 4c07 	add.w	ip, r5, r7, lsl #16
 8009a0c:	44b4      	add	ip, r6
 8009a0e:	e76b      	b.n	80098e8 <D24_GENERIC+0x5c>
 8009a10:	20000000 	.word	0x20000000
 8009a14:	00030001 	.word	0x00030001
 8009a18:	00060007 	.word	0x00060007

08009a1c <D32_GENERIC>:
 8009a1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009a20:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009a22:	6993      	ldr	r3, [r2, #24]
 8009a24:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009a26:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009a2a:	f8d2 9014 	ldr.w	r9, [r2, #20]
 8009a2e:	69d6      	ldr	r6, [r2, #28]
 8009a30:	f8d2 b00c 	ldr.w	fp, [r2, #12]
 8009a34:	b089      	sub	sp, #36	; 0x24
 8009a36:	9307      	str	r3, [sp, #28]
 8009a38:	9403      	str	r4, [sp, #12]
 8009a3a:	6893      	ldr	r3, [r2, #8]
 8009a3c:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009a3e:	9104      	str	r1, [sp, #16]
 8009a40:	2d00      	cmp	r5, #0
 8009a42:	f000 809f 	beq.w	8009b84 <D32_GENERIC+0x168>
 8009a46:	f004 0510 	and.w	r5, r4, #16
 8009a4a:	f004 0420 	and.w	r4, r4, #32
 8009a4e:	9505      	str	r5, [sp, #20]
 8009a50:	4953      	ldr	r1, [pc, #332]	; (8009ba0 <D32_GENERIC+0x184>)
 8009a52:	9406      	str	r4, [sp, #24]
 8009a54:	f04f 0c00 	mov.w	ip, #0
 8009a58:	f8cd 9008 	str.w	r9, [sp, #8]
 8009a5c:	461d      	mov	r5, r3
 8009a5e:	4617      	mov	r7, r2
 8009a60:	e077      	b.n	8009b52 <D32_GENERIC+0x136>
 8009a62:	f818 3003 	ldrb.w	r3, [r8, r3]
 8009a66:	f810 800e 	ldrb.w	r8, [r0, lr]
 8009a6a:	f810 e002 	ldrb.w	lr, [r0, r2]
 8009a6e:	7800      	ldrb	r0, [r0, #0]
 8009a70:	041b      	lsls	r3, r3, #16
 8009a72:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 8009a76:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 8009a7a:	4403      	add	r3, r0
 8009a7c:	eb04 0042 	add.w	r0, r4, r2, lsl #1
 8009a80:	b2dc      	uxtb	r4, r3
 8009a82:	f3c3 2207 	ubfx	r2, r3, #8, #8
 8009a86:	f3c3 4807 	ubfx	r8, r3, #16, #8
 8009a8a:	f851 4024 	ldr.w	r4, [r1, r4, lsl #2]
 8009a8e:	f851 2022 	ldr.w	r2, [r1, r2, lsl #2]
 8009a92:	0e1b      	lsrs	r3, r3, #24
 8009a94:	eb04 2496 	add.w	r4, r4, r6, lsr #10
 8009a98:	f851 6028 	ldr.w	r6, [r1, r8, lsl #2]
 8009a9c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8009aa0:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 8009aa4:	eb06 2e92 	add.w	lr, r6, r2, lsr #10
 8009aa8:	eb03 269e 	add.w	r6, r3, lr, lsr #10
 8009aac:	f3c6 0309 	ubfx	r3, r6, #0, #10
 8009ab0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009ab4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8009ab8:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009abc:	ea43 4e0e 	orr.w	lr, r3, lr, lsl #16
 8009ac0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8009ac4:	4b37      	ldr	r3, [pc, #220]	; (8009ba4 <D32_GENERIC+0x188>)
 8009ac6:	fb22 b403 	smlad	r4, r2, r3, fp
 8009aca:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009ace:	fb2e 4803 	smlad	r8, lr, r3, r4
 8009ad2:	4b35      	ldr	r3, [pc, #212]	; (8009ba8 <D32_GENERIC+0x18c>)
 8009ad4:	fb22 5503 	smlad	r5, r2, r3, r5
 8009ad8:	4b34      	ldr	r3, [pc, #208]	; (8009bac <D32_GENERIC+0x190>)
 8009ada:	fb2e 5b03 	smlad	fp, lr, r3, r5
 8009ade:	2301      	movs	r3, #1
 8009ae0:	fb22 f203 	smuad	r2, r2, r3
 8009ae4:	4b32      	ldr	r3, [pc, #200]	; (8009bb0 <D32_GENERIC+0x194>)
 8009ae6:	fb2e 2503 	smlad	r5, lr, r3, r2
 8009aea:	9b02      	ldr	r3, [sp, #8]
 8009aec:	f5a8 4480 	sub.w	r4, r8, #16384	; 0x4000
 8009af0:	eb04 080a 	add.w	r8, r4, sl
 8009af4:	eba8 0803 	sub.w	r8, r8, r3
 8009af8:	4642      	mov	r2, r8
 8009afa:	17d3      	asrs	r3, r2, #31
 8009afc:	e9cd 2300 	strd	r2, r3, [sp]
 8009b00:	9b05      	ldr	r3, [sp, #20]
 8009b02:	f10c 0e01 	add.w	lr, ip, #1
 8009b06:	b16b      	cbz	r3, 8009b24 <D32_GENERIC+0x108>
 8009b08:	6a3a      	ldr	r2, [r7, #32]
 8009b0a:	9b01      	ldr	r3, [sp, #4]
 8009b0c:	9402      	str	r4, [sp, #8]
 8009b0e:	fba8 8902 	umull	r8, r9, r8, r2
 8009b12:	fb02 9903 	mla	r9, r2, r3, r9
 8009b16:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8009b1a:	f149 0900 	adc.w	r9, r9, #0
 8009b1e:	ea4f 0a49 	mov.w	sl, r9, lsl #1
 8009b22:	4654      	mov	r4, sl
 8009b24:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8009b26:	9a04      	ldr	r2, [sp, #16]
 8009b28:	fb0c fc03 	mul.w	ip, ip, r3
 8009b2c:	9b03      	ldr	r3, [sp, #12]
 8009b2e:	0364      	lsls	r4, r4, #13
 8009b30:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009b34:	f04f 0900 	mov.w	r9, #0
 8009b38:	fbc3 8904 	smlal	r8, r9, r3, r4
 8009b3c:	464b      	mov	r3, r9
 8009b3e:	109b      	asrs	r3, r3, #2
 8009b40:	f303 030f 	ssat	r3, #16, r3
 8009b44:	f822 301c 	strh.w	r3, [r2, ip, lsl #1]
 8009b48:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8009b4a:	fa1f fc8e 	uxth.w	ip, lr
 8009b4e:	4563      	cmp	r3, ip
 8009b50:	d914      	bls.n	8009b7c <D32_GENERIC+0x160>
 8009b52:	8d7c      	ldrh	r4, [r7, #42]	; 0x2a
 8009b54:	b2e2      	uxtb	r2, r4
 8009b56:	eb02 0e42 	add.w	lr, r2, r2, lsl #1
 8009b5a:	eb00 080e 	add.w	r8, r0, lr
 8009b5e:	4253      	negs	r3, r2
 8009b60:	2c01      	cmp	r4, #1
 8009b62:	eb08 0403 	add.w	r4, r8, r3
 8009b66:	f47f af7c 	bne.w	8009a62 <D32_GENERIC+0x46>
 8009b6a:	1d02      	adds	r2, r0, #4
 8009b6c:	6803      	ldr	r3, [r0, #0]
 8009b6e:	9806      	ldr	r0, [sp, #24]
 8009b70:	b110      	cbz	r0, 8009b78 <D32_GENERIC+0x15c>
 8009b72:	ba5b      	rev16	r3, r3
 8009b74:	4610      	mov	r0, r2
 8009b76:	e783      	b.n	8009a80 <D32_GENERIC+0x64>
 8009b78:	4610      	mov	r0, r2
 8009b7a:	e781      	b.n	8009a80 <D32_GENERIC+0x64>
 8009b7c:	f8dd 9008 	ldr.w	r9, [sp, #8]
 8009b80:	462b      	mov	r3, r5
 8009b82:	463a      	mov	r2, r7
 8009b84:	6093      	str	r3, [r2, #8]
 8009b86:	9b07      	ldr	r3, [sp, #28]
 8009b88:	f8c2 b00c 	str.w	fp, [r2, #12]
 8009b8c:	2000      	movs	r0, #0
 8009b8e:	61d6      	str	r6, [r2, #28]
 8009b90:	f8c2 a010 	str.w	sl, [r2, #16]
 8009b94:	f8c2 9014 	str.w	r9, [r2, #20]
 8009b98:	6193      	str	r3, [r2, #24]
 8009b9a:	b009      	add	sp, #36	; 0x24
 8009b9c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009ba0:	20000000 	.word	0x20000000
 8009ba4:	00060003 	.word	0x00060003
 8009ba8:	000a000c 	.word	0x000a000c
 8009bac:	000c000a 	.word	0x000c000a
 8009bb0:	00030006 	.word	0x00030006

08009bb4 <D48_GENERIC>:
 8009bb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bb8:	b089      	sub	sp, #36	; 0x24
 8009bba:	6953      	ldr	r3, [r2, #20]
 8009bbc:	68d4      	ldr	r4, [r2, #12]
 8009bbe:	8cd5      	ldrh	r5, [r2, #38]	; 0x26
 8009bc0:	9302      	str	r3, [sp, #8]
 8009bc2:	9400      	str	r4, [sp, #0]
 8009bc4:	6993      	ldr	r3, [r2, #24]
 8009bc6:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009bc8:	9307      	str	r3, [sp, #28]
 8009bca:	9403      	str	r4, [sp, #12]
 8009bcc:	f8d2 a010 	ldr.w	sl, [r2, #16]
 8009bd0:	69d6      	ldr	r6, [r2, #28]
 8009bd2:	6893      	ldr	r3, [r2, #8]
 8009bd4:	6b54      	ldr	r4, [r2, #52]	; 0x34
 8009bd6:	9104      	str	r1, [sp, #16]
 8009bd8:	2d00      	cmp	r5, #0
 8009bda:	f000 80c5 	beq.w	8009d68 <D48_GENERIC+0x1b4>
 8009bde:	f004 0510 	and.w	r5, r4, #16
 8009be2:	f004 0420 	and.w	r4, r4, #32
 8009be6:	4967      	ldr	r1, [pc, #412]	; (8009d84 <D48_GENERIC+0x1d0>)
 8009be8:	9505      	str	r5, [sp, #20]
 8009bea:	9406      	str	r4, [sp, #24]
 8009bec:	f04f 0c00 	mov.w	ip, #0
 8009bf0:	4657      	mov	r7, sl
 8009bf2:	9301      	str	r3, [sp, #4]
 8009bf4:	e09c      	b.n	8009d30 <D48_GENERIC+0x17c>
 8009bf6:	f81b 4005 	ldrb.w	r4, [fp, r5]
 8009bfa:	f810 b009 	ldrb.w	fp, [r0, r9]
 8009bfe:	f81a 9009 	ldrb.w	r9, [sl, r9]
 8009c02:	f810 a00e 	ldrb.w	sl, [r0, lr]
 8009c06:	7800      	ldrb	r0, [r0, #0]
 8009c08:	0424      	lsls	r4, r4, #16
 8009c0a:	eb04 6b0b 	add.w	fp, r4, fp, lsl #24
 8009c0e:	f818 4005 	ldrb.w	r4, [r8, r5]
 8009c12:	eb0b 2b0a 	add.w	fp, fp, sl, lsl #8
 8009c16:	44a8      	add	r8, r5
 8009c18:	eb04 2409 	add.w	r4, r4, r9, lsl #8
 8009c1c:	eb0b 0500 	add.w	r5, fp, r0
 8009c20:	eb08 004e 	add.w	r0, r8, lr, lsl #1
 8009c24:	fa5f f885 	uxtb.w	r8, r5
 8009c28:	f3c5 2e07 	ubfx	lr, r5, #8, #8
 8009c2c:	f851 a028 	ldr.w	sl, [r1, r8, lsl #2]
 8009c30:	f851 902e 	ldr.w	r9, [r1, lr, lsl #2]
 8009c34:	f3c5 4e07 	ubfx	lr, r5, #16, #8
 8009c38:	0e2d      	lsrs	r5, r5, #24
 8009c3a:	eb0a 2a96 	add.w	sl, sl, r6, lsr #10
 8009c3e:	f851 802e 	ldr.w	r8, [r1, lr, lsl #2]
 8009c42:	f851 e025 	ldr.w	lr, [r1, r5, lsl #2]
 8009c46:	b2e6      	uxtb	r6, r4
 8009c48:	eb09 259a 	add.w	r5, r9, sl, lsr #10
 8009c4c:	f3c4 2407 	ubfx	r4, r4, #8, #8
 8009c50:	eb08 2895 	add.w	r8, r8, r5, lsr #10
 8009c54:	f851 6026 	ldr.w	r6, [r1, r6, lsl #2]
 8009c58:	f851 9024 	ldr.w	r9, [r1, r4, lsl #2]
 8009c5c:	eb0e 2498 	add.w	r4, lr, r8, lsr #10
 8009c60:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 8009c64:	eb09 269e 	add.w	r6, r9, lr, lsr #10
 8009c68:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009c6c:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009c70:	f3c6 0909 	ubfx	r9, r6, #0, #10
 8009c74:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 8009c78:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009c7c:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 8009c80:	ea45 4a0a 	orr.w	sl, r5, sl, lsl #16
 8009c84:	ea44 4808 	orr.w	r8, r4, r8, lsl #16
 8009c88:	ea49 4e0e 	orr.w	lr, r9, lr, lsl #16
 8009c8c:	4c3e      	ldr	r4, [pc, #248]	; (8009d88 <D48_GENERIC+0x1d4>)
 8009c8e:	9d00      	ldr	r5, [sp, #0]
 8009c90:	fb2a 5404 	smlad	r4, sl, r4, r5
 8009c94:	4d3d      	ldr	r5, [pc, #244]	; (8009d8c <D48_GENERIC+0x1d8>)
 8009c96:	fb28 4405 	smlad	r4, r8, r5, r4
 8009c9a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8009c9e:	fb2e 4b03 	smlad	fp, lr, r3, r4
 8009ca2:	4c3b      	ldr	r4, [pc, #236]	; (8009d90 <D48_GENERIC+0x1dc>)
 8009ca4:	9b01      	ldr	r3, [sp, #4]
 8009ca6:	fb2a 3304 	smlad	r3, sl, r4, r3
 8009caa:	f04f 141b 	mov.w	r4, #1769499	; 0x1b001b
 8009cae:	fb28 3304 	smlad	r3, r8, r4, r3
 8009cb2:	4c38      	ldr	r4, [pc, #224]	; (8009d94 <D48_GENERIC+0x1e0>)
 8009cb4:	fb2e 3304 	smlad	r3, lr, r4, r3
 8009cb8:	2501      	movs	r5, #1
 8009cba:	9300      	str	r3, [sp, #0]
 8009cbc:	fb2a fa05 	smuad	sl, sl, r5
 8009cc0:	4b35      	ldr	r3, [pc, #212]	; (8009d98 <D48_GENERIC+0x1e4>)
 8009cc2:	fb28 a803 	smlad	r8, r8, r3, sl
 8009cc6:	4b35      	ldr	r3, [pc, #212]	; (8009d9c <D48_GENERIC+0x1e8>)
 8009cc8:	fb2e 8303 	smlad	r3, lr, r3, r8
 8009ccc:	f5ab 4458 	sub.w	r4, fp, #55296	; 0xd800
 8009cd0:	9301      	str	r3, [sp, #4]
 8009cd2:	9b02      	ldr	r3, [sp, #8]
 8009cd4:	eb04 0807 	add.w	r8, r4, r7
 8009cd8:	eba8 0803 	sub.w	r8, r8, r3
 8009cdc:	9b05      	ldr	r3, [sp, #20]
 8009cde:	4465      	add	r5, ip
 8009ce0:	ea4f 7be8 	mov.w	fp, r8, asr #31
 8009ce4:	b163      	cbz	r3, 8009d00 <D48_GENERIC+0x14c>
 8009ce6:	6a17      	ldr	r7, [r2, #32]
 8009ce8:	9402      	str	r4, [sp, #8]
 8009cea:	fba8 8907 	umull	r8, r9, r8, r7
 8009cee:	fb07 990b 	mla	r9, r7, fp, r9
 8009cf2:	f118 4800 	adds.w	r8, r8, #2147483648	; 0x80000000
 8009cf6:	f149 0900 	adc.w	r9, r9, #0
 8009cfa:	ea4f 0749 	mov.w	r7, r9, lsl #1
 8009cfe:	463c      	mov	r4, r7
 8009d00:	f8b2 e028 	ldrh.w	lr, [r2, #40]	; 0x28
 8009d04:	9b03      	ldr	r3, [sp, #12]
 8009d06:	02e4      	lsls	r4, r4, #11
 8009d08:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 8009d0c:	f04f 0900 	mov.w	r9, #0
 8009d10:	fb0c fc0e 	mul.w	ip, ip, lr
 8009d14:	fbc3 8904 	smlal	r8, r9, r3, r4
 8009d18:	9b04      	ldr	r3, [sp, #16]
 8009d1a:	ea4f 04a9 	mov.w	r4, r9, asr #2
 8009d1e:	f304 040f 	ssat	r4, #16, r4
 8009d22:	f823 401c 	strh.w	r4, [r3, ip, lsl #1]
 8009d26:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009d28:	fa1f fc85 	uxth.w	ip, r5
 8009d2c:	4564      	cmp	r4, ip
 8009d2e:	d919      	bls.n	8009d64 <D48_GENERIC+0x1b0>
 8009d30:	8d54      	ldrh	r4, [r2, #42]	; 0x2a
 8009d32:	fa5f fe84 	uxtb.w	lr, r4
 8009d36:	eb0e 094e 	add.w	r9, lr, lr, lsl #1
 8009d3a:	f1ce 0500 	rsb	r5, lr, #0
 8009d3e:	eb00 0b09 	add.w	fp, r0, r9
 8009d42:	eb0b 0a05 	add.w	sl, fp, r5
 8009d46:	2c01      	cmp	r4, #1
 8009d48:	eb0a 0809 	add.w	r8, sl, r9
 8009d4c:	f47f af53 	bne.w	8009bf6 <D48_GENERIC+0x42>
 8009d50:	9b06      	ldr	r3, [sp, #24]
 8009d52:	6805      	ldr	r5, [r0, #0]
 8009d54:	6844      	ldr	r4, [r0, #4]
 8009d56:	3006      	adds	r0, #6
 8009d58:	2b00      	cmp	r3, #0
 8009d5a:	f43f af63 	beq.w	8009c24 <D48_GENERIC+0x70>
 8009d5e:	ba6d      	rev16	r5, r5
 8009d60:	ba64      	rev16	r4, r4
 8009d62:	e75f      	b.n	8009c24 <D48_GENERIC+0x70>
 8009d64:	9b01      	ldr	r3, [sp, #4]
 8009d66:	46ba      	mov	sl, r7
 8009d68:	6093      	str	r3, [r2, #8]
 8009d6a:	9b00      	ldr	r3, [sp, #0]
 8009d6c:	60d3      	str	r3, [r2, #12]
 8009d6e:	9b02      	ldr	r3, [sp, #8]
 8009d70:	6153      	str	r3, [r2, #20]
 8009d72:	9b07      	ldr	r3, [sp, #28]
 8009d74:	61d6      	str	r6, [r2, #28]
 8009d76:	2000      	movs	r0, #0
 8009d78:	f8c2 a010 	str.w	sl, [r2, #16]
 8009d7c:	6193      	str	r3, [r2, #24]
 8009d7e:	b009      	add	sp, #36	; 0x24
 8009d80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009d84:	20000000 	.word	0x20000000
 8009d88:	000f000a 	.word	0x000f000a
 8009d8c:	00060003 	.word	0x00060003
 8009d90:	00150019 	.word	0x00150019
 8009d94:	00190015 	.word	0x00190015
 8009d98:	00030006 	.word	0x00030006
 8009d9c:	000a000f 	.word	0x000a000f

08009da0 <D64_GENERIC>:
 8009da0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009da4:	b089      	sub	sp, #36	; 0x24
 8009da6:	6913      	ldr	r3, [r2, #16]
 8009da8:	6895      	ldr	r5, [r2, #8]
 8009daa:	9303      	str	r3, [sp, #12]
 8009dac:	9501      	str	r5, [sp, #4]
 8009dae:	6953      	ldr	r3, [r2, #20]
 8009db0:	68d5      	ldr	r5, [r2, #12]
 8009db2:	8cd4      	ldrh	r4, [r2, #38]	; 0x26
 8009db4:	9304      	str	r3, [sp, #16]
 8009db6:	9500      	str	r5, [sp, #0]
 8009db8:	6993      	ldr	r3, [r2, #24]
 8009dba:	6b15      	ldr	r5, [r2, #48]	; 0x30
 8009dbc:	9307      	str	r3, [sp, #28]
 8009dbe:	9505      	str	r5, [sp, #20]
 8009dc0:	69d3      	ldr	r3, [r2, #28]
 8009dc2:	9106      	str	r1, [sp, #24]
 8009dc4:	2c00      	cmp	r4, #0
 8009dc6:	f000 80d9 	beq.w	8009f7c <D64_GENERIC+0x1dc>
 8009dca:	6a11      	ldr	r1, [r2, #32]
 8009dcc:	9102      	str	r1, [sp, #8]
 8009dce:	f8df e1ec 	ldr.w	lr, [pc, #492]	; 8009fbc <D64_GENERIC+0x21c>
 8009dd2:	f04f 0c00 	mov.w	ip, #0
 8009dd6:	4681      	mov	r9, r0
 8009dd8:	e0c1      	b.n	8009f5e <D64_GENERIC+0x1be>
 8009dda:	eb06 0846 	add.w	r8, r6, r6, lsl #1
 8009dde:	4274      	negs	r4, r6
 8009de0:	eb09 0708 	add.w	r7, r9, r8
 8009de4:	eb07 0a44 	add.w	sl, r7, r4, lsl #1
 8009de8:	eb0a 0548 	add.w	r5, sl, r8, lsl #1
 8009dec:	5d38      	ldrb	r0, [r7, r4]
 8009dee:	5d29      	ldrb	r1, [r5, r4]
 8009df0:	f81a b018 	ldrb.w	fp, [sl, r8, lsl #1]
 8009df4:	f819 a008 	ldrb.w	sl, [r9, r8]
 8009df8:	f817 8014 	ldrb.w	r8, [r7, r4, lsl #1]
 8009dfc:	f899 7000 	ldrb.w	r7, [r9]
 8009e00:	f815 9014 	ldrb.w	r9, [r5, r4, lsl #1]
 8009e04:	4425      	add	r5, r4
 8009e06:	0409      	lsls	r1, r1, #16
 8009e08:	0400      	lsls	r0, r0, #16
 8009e0a:	eb01 610b 	add.w	r1, r1, fp, lsl #24
 8009e0e:	eb00 600a 	add.w	r0, r0, sl, lsl #24
 8009e12:	f815 b014 	ldrb.w	fp, [r5, r4, lsl #1]
 8009e16:	eb01 2109 	add.w	r1, r1, r9, lsl #8
 8009e1a:	eb05 0444 	add.w	r4, r5, r4, lsl #1
 8009e1e:	eb00 2008 	add.w	r0, r0, r8, lsl #8
 8009e22:	4459      	add	r1, fp
 8009e24:	eb04 0986 	add.w	r9, r4, r6, lsl #2
 8009e28:	4438      	add	r0, r7
 8009e2a:	b2c5      	uxtb	r5, r0
 8009e2c:	f3c0 2407 	ubfx	r4, r0, #8, #8
 8009e30:	f85e 6025 	ldr.w	r6, [lr, r5, lsl #2]
 8009e34:	f85e 5024 	ldr.w	r5, [lr, r4, lsl #2]
 8009e38:	f3c0 4407 	ubfx	r4, r0, #16, #8
 8009e3c:	0e00      	lsrs	r0, r0, #24
 8009e3e:	eb03 0806 	add.w	r8, r3, r6
 8009e42:	f85e 7024 	ldr.w	r7, [lr, r4, lsl #2]
 8009e46:	f85e 4020 	ldr.w	r4, [lr, r0, lsl #2]
 8009e4a:	f3c1 2307 	ubfx	r3, r1, #8, #8
 8009e4e:	b2c8      	uxtb	r0, r1
 8009e50:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 8009e54:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 8009e58:	f85e 6020 	ldr.w	r6, [lr, r0, lsl #2]
 8009e5c:	f85e 0023 	ldr.w	r0, [lr, r3, lsl #2]
 8009e60:	f3c1 4307 	ubfx	r3, r1, #16, #8
 8009e64:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 8009e68:	0e09      	lsrs	r1, r1, #24
 8009e6a:	eb06 2694 	add.w	r6, r6, r4, lsr #10
 8009e6e:	f85e 3023 	ldr.w	r3, [lr, r3, lsl #2]
 8009e72:	f85e 1021 	ldr.w	r1, [lr, r1, lsl #2]
 8009e76:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 8009e7a:	eb03 2a90 	add.w	sl, r3, r0, lsr #10
 8009e7e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 8009e82:	f3ca 0309 	ubfx	r3, sl, #0, #10
 8009e86:	f3c5 0509 	ubfx	r5, r5, #0, #10
 8009e8a:	f3c4 0409 	ubfx	r4, r4, #0, #10
 8009e8e:	f3c6 0609 	ubfx	r6, r6, #0, #10
 8009e92:	f3c1 0a09 	ubfx	sl, r1, #0, #10
 8009e96:	f3c8 0809 	ubfx	r8, r8, #0, #10
 8009e9a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 8009e9e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 8009ea2:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
 8009ea6:	ea4a 4a03 	orr.w	sl, sl, r3, lsl #16
 8009eaa:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 8009eae:	0a8b      	lsrs	r3, r1, #10
 8009eb0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8009eb4:	4939      	ldr	r1, [pc, #228]	; (8009f9c <D64_GENERIC+0x1fc>)
 8009eb6:	9c00      	ldr	r4, [sp, #0]
 8009eb8:	fb28 4101 	smlad	r1, r8, r1, r4
 8009ebc:	4c38      	ldr	r4, [pc, #224]	; (8009fa0 <D64_GENERIC+0x200>)
 8009ebe:	fb27 1104 	smlad	r1, r7, r4, r1
 8009ec2:	4c38      	ldr	r4, [pc, #224]	; (8009fa4 <D64_GENERIC+0x204>)
 8009ec4:	fb20 1104 	smlad	r1, r0, r4, r1
 8009ec8:	f44f 3680 	mov.w	r6, #65536	; 0x10000
 8009ecc:	fb2a 1106 	smlad	r1, sl, r6, r1
 8009ed0:	4c35      	ldr	r4, [pc, #212]	; (8009fa8 <D64_GENERIC+0x208>)
 8009ed2:	9d01      	ldr	r5, [sp, #4]
 8009ed4:	fb28 5404 	smlad	r4, r8, r4, r5
 8009ed8:	4d33      	ldr	r5, [pc, #204]	; (8009fa8 <D64_GENERIC+0x208>)
 8009eda:	fb2a 4415 	smladx	r4, sl, r5, r4
 8009ede:	4d33      	ldr	r5, [pc, #204]	; (8009fac <D64_GENERIC+0x20c>)
 8009ee0:	fb27 4405 	smlad	r4, r7, r5, r4
 8009ee4:	fb20 4415 	smladx	r4, r0, r5, r4
 8009ee8:	2501      	movs	r5, #1
 8009eea:	9400      	str	r4, [sp, #0]
 8009eec:	fb28 f805 	smuad	r8, r8, r5
 8009ef0:	4c2f      	ldr	r4, [pc, #188]	; (8009fb0 <D64_GENERIC+0x210>)
 8009ef2:	fb27 8704 	smlad	r7, r7, r4, r8
 8009ef6:	4c2f      	ldr	r4, [pc, #188]	; (8009fb4 <D64_GENERIC+0x214>)
 8009ef8:	fb20 7004 	smlad	r0, r0, r4, r7
 8009efc:	4c2e      	ldr	r4, [pc, #184]	; (8009fb8 <D64_GENERIC+0x218>)
 8009efe:	fb2a 0004 	smlad	r0, sl, r4, r0
 8009f02:	f5a1 3600 	sub.w	r6, r1, #131072	; 0x20000
 8009f06:	9902      	ldr	r1, [sp, #8]
 8009f08:	9001      	str	r0, [sp, #4]
 8009f0a:	b189      	cbz	r1, 8009f30 <D64_GENERIC+0x190>
 8009f0c:	9803      	ldr	r0, [sp, #12]
 8009f0e:	9c04      	ldr	r4, [sp, #16]
 8009f10:	9604      	str	r6, [sp, #16]
 8009f12:	4430      	add	r0, r6
 8009f14:	1b00      	subs	r0, r0, r4
 8009f16:	17c5      	asrs	r5, r0, #31
 8009f18:	460f      	mov	r7, r1
 8009f1a:	fba0 0101 	umull	r0, r1, r0, r1
 8009f1e:	fb07 1105 	mla	r1, r7, r5, r1
 8009f22:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 8009f26:	f141 0100 	adc.w	r1, r1, #0
 8009f2a:	0049      	lsls	r1, r1, #1
 8009f2c:	9103      	str	r1, [sp, #12]
 8009f2e:	460e      	mov	r6, r1
 8009f30:	8d14      	ldrh	r4, [r2, #40]	; 0x28
 8009f32:	9905      	ldr	r1, [sp, #20]
 8009f34:	9806      	ldr	r0, [sp, #24]
 8009f36:	02b6      	lsls	r6, r6, #10
 8009f38:	f04f 4700 	mov.w	r7, #2147483648	; 0x80000000
 8009f3c:	f04f 0800 	mov.w	r8, #0
 8009f40:	fb0c f404 	mul.w	r4, ip, r4
 8009f44:	fbc1 7806 	smlal	r7, r8, r1, r6
 8009f48:	4641      	mov	r1, r8
 8009f4a:	1089      	asrs	r1, r1, #2
 8009f4c:	f301 010f 	ssat	r1, #16, r1
 8009f50:	f820 1014 	strh.w	r1, [r0, r4, lsl #1]
 8009f54:	8cd1      	ldrh	r1, [r2, #38]	; 0x26
 8009f56:	f10c 0c01 	add.w	ip, ip, #1
 8009f5a:	4561      	cmp	r1, ip
 8009f5c:	dd0e      	ble.n	8009f7c <D64_GENERIC+0x1dc>
 8009f5e:	8d56      	ldrh	r6, [r2, #42]	; 0x2a
 8009f60:	2e01      	cmp	r6, #1
 8009f62:	f47f af3a 	bne.w	8009dda <D64_GENERIC+0x3a>
 8009f66:	6b56      	ldr	r6, [r2, #52]	; 0x34
 8009f68:	06b4      	lsls	r4, r6, #26
 8009f6a:	e899 0003 	ldmia.w	r9, {r0, r1}
 8009f6e:	f109 0908 	add.w	r9, r9, #8
 8009f72:	f57f af5a 	bpl.w	8009e2a <D64_GENERIC+0x8a>
 8009f76:	ba40      	rev16	r0, r0
 8009f78:	ba49      	rev16	r1, r1
 8009f7a:	e756      	b.n	8009e2a <D64_GENERIC+0x8a>
 8009f7c:	61d3      	str	r3, [r2, #28]
 8009f7e:	9b03      	ldr	r3, [sp, #12]
 8009f80:	9901      	ldr	r1, [sp, #4]
 8009f82:	6113      	str	r3, [r2, #16]
 8009f84:	9b04      	ldr	r3, [sp, #16]
 8009f86:	6091      	str	r1, [r2, #8]
 8009f88:	6153      	str	r3, [r2, #20]
 8009f8a:	9900      	ldr	r1, [sp, #0]
 8009f8c:	9b07      	ldr	r3, [sp, #28]
 8009f8e:	60d1      	str	r1, [r2, #12]
 8009f90:	2000      	movs	r0, #0
 8009f92:	6193      	str	r3, [r2, #24]
 8009f94:	b009      	add	sp, #36	; 0x24
 8009f96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f9a:	bf00      	nop
 8009f9c:	001c0015 	.word	0x001c0015
 8009fa0:	000f000a 	.word	0x000f000a
 8009fa4:	00060003 	.word	0x00060003
 8009fa8:	0024002a 	.word	0x0024002a
 8009fac:	002e0030 	.word	0x002e0030
 8009fb0:	00030006 	.word	0x00030006
 8009fb4:	000a000f 	.word	0x000a000f
 8009fb8:	0015001c 	.word	0x0015001c
 8009fbc:	20000000 	.word	0x20000000

08009fc0 <D80_GENERIC>:
 8009fc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009fc4:	b08b      	sub	sp, #44	; 0x2c
 8009fc6:	6914      	ldr	r4, [r2, #16]
 8009fc8:	9404      	str	r4, [sp, #16]
 8009fca:	6954      	ldr	r4, [r2, #20]
 8009fcc:	9405      	str	r4, [sp, #20]
 8009fce:	6994      	ldr	r4, [r2, #24]
 8009fd0:	9409      	str	r4, [sp, #36]	; 0x24
 8009fd2:	6894      	ldr	r4, [r2, #8]
 8009fd4:	9402      	str	r4, [sp, #8]
 8009fd6:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 8009fd8:	68d4      	ldr	r4, [r2, #12]
 8009fda:	9401      	str	r4, [sp, #4]
 8009fdc:	6b14      	ldr	r4, [r2, #48]	; 0x30
 8009fde:	f8d2 b01c 	ldr.w	fp, [r2, #28]
 8009fe2:	9406      	str	r4, [sp, #24]
 8009fe4:	9107      	str	r1, [sp, #28]
 8009fe6:	2b00      	cmp	r3, #0
 8009fe8:	f000 810f 	beq.w	800a20a <D80_GENERIC+0x24a>
 8009fec:	6a13      	ldr	r3, [r2, #32]
 8009fee:	9308      	str	r3, [sp, #32]
 8009ff0:	2300      	movs	r3, #0
 8009ff2:	9200      	str	r2, [sp, #0]
 8009ff4:	f8df 9264 	ldr.w	r9, [pc, #612]	; 800a25c <D80_GENERIC+0x29c>
 8009ff8:	f8cd b00c 	str.w	fp, [sp, #12]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	e0ed      	b.n	800a1dc <D80_GENERIC+0x21c>
 800a000:	fa5f fc8c 	uxtb.w	ip, ip
 800a004:	fa0f f48c 	sxth.w	r4, ip
 800a008:	0066      	lsls	r6, r4, #1
 800a00a:	eb06 0804 	add.w	r8, r6, r4
 800a00e:	f1cc 0500 	rsb	r5, ip, #0
 800a012:	eb00 0108 	add.w	r1, r0, r8
 800a016:	eb04 0484 	add.w	r4, r4, r4, lsl #2
 800a01a:	194b      	adds	r3, r1, r5
 800a01c:	5d49      	ldrb	r1, [r1, r5]
 800a01e:	f810 a008 	ldrb.w	sl, [r0, r8]
 800a022:	f813 b004 	ldrb.w	fp, [r3, r4]
 800a026:	f810 c00c 	ldrb.w	ip, [r0, ip]
 800a02a:	f890 8000 	ldrb.w	r8, [r0]
 800a02e:	eb03 0e04 	add.w	lr, r3, r4
 800a032:	eb0e 0705 	add.w	r7, lr, r5
 800a036:	0409      	lsls	r1, r1, #16
 800a038:	f81e 3005 	ldrb.w	r3, [lr, r5]
 800a03c:	f81e e015 	ldrb.w	lr, [lr, r5, lsl #1]
 800a040:	eb01 610a 	add.w	r1, r1, sl, lsl #24
 800a044:	eb07 0a45 	add.w	sl, r7, r5, lsl #1
 800a048:	eb0a 0004 	add.w	r0, sl, r4
 800a04c:	041b      	lsls	r3, r3, #16
 800a04e:	f81a a004 	ldrb.w	sl, [sl, r4]
 800a052:	f817 7015 	ldrb.w	r7, [r7, r5, lsl #1]
 800a056:	5d44      	ldrb	r4, [r0, r5]
 800a058:	eb03 630b 	add.w	r3, r3, fp, lsl #24
 800a05c:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800a060:	4428      	add	r0, r5
 800a062:	eb03 230e 	add.w	r3, r3, lr, lsl #8
 800a066:	4441      	add	r1, r8
 800a068:	4430      	add	r0, r6
 800a06a:	eb04 240a 	add.w	r4, r4, sl, lsl #8
 800a06e:	441f      	add	r7, r3
 800a070:	b2cd      	uxtb	r5, r1
 800a072:	f3c1 2307 	ubfx	r3, r1, #8, #8
 800a076:	f859 6025 	ldr.w	r6, [r9, r5, lsl #2]
 800a07a:	f859 e023 	ldr.w	lr, [r9, r3, lsl #2]
 800a07e:	9b03      	ldr	r3, [sp, #12]
 800a080:	f3c1 4507 	ubfx	r5, r1, #16, #8
 800a084:	0e09      	lsrs	r1, r1, #24
 800a086:	4433      	add	r3, r6
 800a088:	f859 8025 	ldr.w	r8, [r9, r5, lsl #2]
 800a08c:	f859 6021 	ldr.w	r6, [r9, r1, lsl #2]
 800a090:	b2fd      	uxtb	r5, r7
 800a092:	eb0e 2193 	add.w	r1, lr, r3, lsr #10
 800a096:	469b      	mov	fp, r3
 800a098:	f3c7 2307 	ubfx	r3, r7, #8, #8
 800a09c:	eb08 2891 	add.w	r8, r8, r1, lsr #10
 800a0a0:	f859 c025 	ldr.w	ip, [r9, r5, lsl #2]
 800a0a4:	f859 5023 	ldr.w	r5, [r9, r3, lsl #2]
 800a0a8:	f3c7 4e07 	ubfx	lr, r7, #16, #8
 800a0ac:	eb06 2698 	add.w	r6, r6, r8, lsr #10
 800a0b0:	0e3b      	lsrs	r3, r7, #24
 800a0b2:	eb0c 2c96 	add.w	ip, ip, r6, lsr #10
 800a0b6:	f859 702e 	ldr.w	r7, [r9, lr, lsl #2]
 800a0ba:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a0be:	fa5f fe84 	uxtb.w	lr, r4
 800a0c2:	eb05 259c 	add.w	r5, r5, ip, lsr #10
 800a0c6:	f3c4 2407 	ubfx	r4, r4, #8, #8
 800a0ca:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800a0ce:	f859 e02e 	ldr.w	lr, [r9, lr, lsl #2]
 800a0d2:	f859 4024 	ldr.w	r4, [r9, r4, lsl #2]
 800a0d6:	eb03 2397 	add.w	r3, r3, r7, lsr #10
 800a0da:	eb0e 2e93 	add.w	lr, lr, r3, lsr #10
 800a0de:	eb04 249e 	add.w	r4, r4, lr, lsr #10
 800a0e2:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a0e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a0ea:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a0ee:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a0f2:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a0f6:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a0fa:	ea41 4b0b 	orr.w	fp, r1, fp, lsl #16
 800a0fe:	ea43 4707 	orr.w	r7, r3, r7, lsl #16
 800a102:	f3c4 0109 	ubfx	r1, r4, #0, #10
 800a106:	0aa3      	lsrs	r3, r4, #10
 800a108:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a10c:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a110:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a114:	ea41 4e0e 	orr.w	lr, r1, lr, lsl #16
 800a118:	9303      	str	r3, [sp, #12]
 800a11a:	ea46 4808 	orr.w	r8, r6, r8, lsl #16
 800a11e:	ea45 4c0c 	orr.w	ip, r5, ip, lsl #16
 800a122:	4b42      	ldr	r3, [pc, #264]	; (800a22c <D80_GENERIC+0x26c>)
 800a124:	9901      	ldr	r1, [sp, #4]
 800a126:	fb2b 1303 	smlad	r3, fp, r3, r1
 800a12a:	4941      	ldr	r1, [pc, #260]	; (800a230 <D80_GENERIC+0x270>)
 800a12c:	fb28 3301 	smlad	r3, r8, r1, r3
 800a130:	4940      	ldr	r1, [pc, #256]	; (800a234 <D80_GENERIC+0x274>)
 800a132:	fb2c 3301 	smlad	r3, ip, r1, r3
 800a136:	4940      	ldr	r1, [pc, #256]	; (800a238 <D80_GENERIC+0x278>)
 800a138:	fb27 3301 	smlad	r3, r7, r1, r3
 800a13c:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a140:	fb2e 3301 	smlad	r3, lr, r1, r3
 800a144:	493d      	ldr	r1, [pc, #244]	; (800a23c <D80_GENERIC+0x27c>)
 800a146:	9c02      	ldr	r4, [sp, #8]
 800a148:	fb2b 4401 	smlad	r4, fp, r1, r4
 800a14c:	493c      	ldr	r1, [pc, #240]	; (800a240 <D80_GENERIC+0x280>)
 800a14e:	fb28 4401 	smlad	r4, r8, r1, r4
 800a152:	f04f 114b 	mov.w	r1, #4915275	; 0x4b004b
 800a156:	fb2c 4101 	smlad	r1, ip, r1, r4
 800a15a:	4c3a      	ldr	r4, [pc, #232]	; (800a244 <D80_GENERIC+0x284>)
 800a15c:	fb27 1104 	smlad	r1, r7, r4, r1
 800a160:	4c39      	ldr	r4, [pc, #228]	; (800a248 <D80_GENERIC+0x288>)
 800a162:	fb2e 1104 	smlad	r1, lr, r4, r1
 800a166:	9101      	str	r1, [sp, #4]
 800a168:	2101      	movs	r1, #1
 800a16a:	fb2b fb01 	smuad	fp, fp, r1
 800a16e:	4937      	ldr	r1, [pc, #220]	; (800a24c <D80_GENERIC+0x28c>)
 800a170:	fb28 b801 	smlad	r8, r8, r1, fp
 800a174:	4d36      	ldr	r5, [pc, #216]	; (800a250 <D80_GENERIC+0x290>)
 800a176:	fb2c 8c05 	smlad	ip, ip, r5, r8
 800a17a:	4d36      	ldr	r5, [pc, #216]	; (800a254 <D80_GENERIC+0x294>)
 800a17c:	fb27 c705 	smlad	r7, r7, r5, ip
 800a180:	4d35      	ldr	r5, [pc, #212]	; (800a258 <D80_GENERIC+0x298>)
 800a182:	fb2e 7105 	smlad	r1, lr, r5, r7
 800a186:	9102      	str	r1, [sp, #8]
 800a188:	9908      	ldr	r1, [sp, #32]
 800a18a:	f5a3 337a 	sub.w	r3, r3, #256000	; 0x3e800
 800a18e:	b181      	cbz	r1, 800a1b2 <D80_GENERIC+0x1f2>
 800a190:	9c04      	ldr	r4, [sp, #16]
 800a192:	9d05      	ldr	r5, [sp, #20]
 800a194:	9305      	str	r3, [sp, #20]
 800a196:	441c      	add	r4, r3
 800a198:	1b64      	subs	r4, r4, r5
 800a19a:	17e7      	asrs	r7, r4, #31
 800a19c:	fba4 4501 	umull	r4, r5, r4, r1
 800a1a0:	fb01 5507 	mla	r5, r1, r7, r5
 800a1a4:	f114 4400 	adds.w	r4, r4, #2147483648	; 0x80000000
 800a1a8:	f145 0500 	adc.w	r5, r5, #0
 800a1ac:	0069      	lsls	r1, r5, #1
 800a1ae:	9104      	str	r1, [sp, #16]
 800a1b0:	460b      	mov	r3, r1
 800a1b2:	9e00      	ldr	r6, [sp, #0]
 800a1b4:	9f06      	ldr	r7, [sp, #24]
 800a1b6:	8d31      	ldrh	r1, [r6, #40]	; 0x28
 800a1b8:	025b      	lsls	r3, r3, #9
 800a1ba:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 800a1be:	2500      	movs	r5, #0
 800a1c0:	fb02 f101 	mul.w	r1, r2, r1
 800a1c4:	fbc7 4503 	smlal	r4, r5, r7, r3
 800a1c8:	9c07      	ldr	r4, [sp, #28]
 800a1ca:	10ab      	asrs	r3, r5, #2
 800a1cc:	f303 030f 	ssat	r3, #16, r3
 800a1d0:	f824 3011 	strh.w	r3, [r4, r1, lsl #1]
 800a1d4:	8cf3      	ldrh	r3, [r6, #38]	; 0x26
 800a1d6:	3201      	adds	r2, #1
 800a1d8:	4293      	cmp	r3, r2
 800a1da:	dd13      	ble.n	800a204 <D80_GENERIC+0x244>
 800a1dc:	9b00      	ldr	r3, [sp, #0]
 800a1de:	f8b3 c02a 	ldrh.w	ip, [r3, #42]	; 0x2a
 800a1e2:	f1bc 0f01 	cmp.w	ip, #1
 800a1e6:	f47f af0b 	bne.w	800a000 <D80_GENERIC+0x40>
 800a1ea:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a1ec:	6884      	ldr	r4, [r0, #8]
 800a1ee:	069b      	lsls	r3, r3, #26
 800a1f0:	e890 0082 	ldmia.w	r0, {r1, r7}
 800a1f4:	f100 000a 	add.w	r0, r0, #10
 800a1f8:	f57f af3a 	bpl.w	800a070 <D80_GENERIC+0xb0>
 800a1fc:	ba49      	rev16	r1, r1
 800a1fe:	ba7f      	rev16	r7, r7
 800a200:	ba64      	rev16	r4, r4
 800a202:	e735      	b.n	800a070 <D80_GENERIC+0xb0>
 800a204:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800a208:	4632      	mov	r2, r6
 800a20a:	9b02      	ldr	r3, [sp, #8]
 800a20c:	6093      	str	r3, [r2, #8]
 800a20e:	9b01      	ldr	r3, [sp, #4]
 800a210:	60d3      	str	r3, [r2, #12]
 800a212:	9b04      	ldr	r3, [sp, #16]
 800a214:	6113      	str	r3, [r2, #16]
 800a216:	9b05      	ldr	r3, [sp, #20]
 800a218:	6153      	str	r3, [r2, #20]
 800a21a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a21c:	f8c2 b01c 	str.w	fp, [r2, #28]
 800a220:	2000      	movs	r0, #0
 800a222:	6193      	str	r3, [r2, #24]
 800a224:	b00b      	add	sp, #44	; 0x2c
 800a226:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a22a:	bf00      	nop
 800a22c:	002d0024 	.word	0x002d0024
 800a230:	001c0015 	.word	0x001c0015
 800a234:	000f000a 	.word	0x000f000a
 800a238:	00060003 	.word	0x00060003
 800a23c:	0037003f 	.word	0x0037003f
 800a240:	00450049 	.word	0x00450049
 800a244:	00490045 	.word	0x00490045
 800a248:	003f0037 	.word	0x003f0037
 800a24c:	00030006 	.word	0x00030006
 800a250:	000a000f 	.word	0x000a000f
 800a254:	0015001c 	.word	0x0015001c
 800a258:	0024002d 	.word	0x0024002d
 800a25c:	20000000 	.word	0x20000000

0800a260 <D128_GENERIC>:
 800a260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a264:	b093      	sub	sp, #76	; 0x4c
 800a266:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a268:	9005      	str	r0, [sp, #20]
 800a26a:	4610      	mov	r0, r2
 800a26c:	9201      	str	r2, [sp, #4]
 800a26e:	6912      	ldr	r2, [r2, #16]
 800a270:	920c      	str	r2, [sp, #48]	; 0x30
 800a272:	4602      	mov	r2, r0
 800a274:	6940      	ldr	r0, [r0, #20]
 800a276:	900d      	str	r0, [sp, #52]	; 0x34
 800a278:	4610      	mov	r0, r2
 800a27a:	4614      	mov	r4, r2
 800a27c:	6992      	ldr	r2, [r2, #24]
 800a27e:	9211      	str	r2, [sp, #68]	; 0x44
 800a280:	69c2      	ldr	r2, [r0, #28]
 800a282:	9202      	str	r2, [sp, #8]
 800a284:	68e2      	ldr	r2, [r4, #12]
 800a286:	6880      	ldr	r0, [r0, #8]
 800a288:	9203      	str	r2, [sp, #12]
 800a28a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800a28c:	9004      	str	r0, [sp, #16]
 800a28e:	920e      	str	r2, [sp, #56]	; 0x38
 800a290:	910f      	str	r1, [sp, #60]	; 0x3c
 800a292:	2b00      	cmp	r3, #0
 800a294:	f000 819b 	beq.w	800a5ce <D128_GENERIC+0x36e>
 800a298:	6a23      	ldr	r3, [r4, #32]
 800a29a:	9310      	str	r3, [sp, #64]	; 0x40
 800a29c:	2300      	movs	r3, #0
 800a29e:	f8df 93a8 	ldr.w	r9, [pc, #936]	; 800a648 <D128_GENERIC+0x3e8>
 800a2a2:	9306      	str	r3, [sp, #24]
 800a2a4:	e17a      	b.n	800a59c <D128_GENERIC+0x33c>
 800a2a6:	b2d2      	uxtb	r2, r2
 800a2a8:	9d05      	ldr	r5, [sp, #20]
 800a2aa:	b214      	sxth	r4, r2
 800a2ac:	eb04 0a44 	add.w	sl, r4, r4, lsl #1
 800a2b0:	4250      	negs	r0, r2
 800a2b2:	eb05 010a 	add.w	r1, r5, sl
 800a2b6:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800a2ba:	eb01 0800 	add.w	r8, r1, r0
 800a2be:	eb0b 0c04 	add.w	ip, fp, r4
 800a2c2:	eb08 070c 	add.w	r7, r8, ip
 800a2c6:	183b      	adds	r3, r7, r0
 800a2c8:	ebc4 04c4 	rsb	r4, r4, r4, lsl #3
 800a2cc:	eb03 0e40 	add.w	lr, r3, r0, lsl #1
 800a2d0:	eb0e 0604 	add.w	r6, lr, r4
 800a2d4:	9307      	str	r3, [sp, #28]
 800a2d6:	1833      	adds	r3, r6, r0
 800a2d8:	9305      	str	r3, [sp, #20]
 800a2da:	462b      	mov	r3, r5
 800a2dc:	f815 a00a 	ldrb.w	sl, [r5, sl]
 800a2e0:	f8cd a020 	str.w	sl, [sp, #32]
 800a2e4:	f818 a00c 	ldrb.w	sl, [r8, ip]
 800a2e8:	f813 c002 	ldrb.w	ip, [r3, r2]
 800a2ec:	f81e 8004 	ldrb.w	r8, [lr, r4]
 800a2f0:	5c3a      	ldrb	r2, [r7, r0]
 800a2f2:	f817 e010 	ldrb.w	lr, [r7, r0, lsl #1]
 800a2f6:	781f      	ldrb	r7, [r3, #0]
 800a2f8:	9b07      	ldr	r3, [sp, #28]
 800a2fa:	9d05      	ldr	r5, [sp, #20]
 800a2fc:	f813 3010 	ldrb.w	r3, [r3, r0, lsl #1]
 800a300:	5c09      	ldrb	r1, [r1, r0]
 800a302:	9709      	str	r7, [sp, #36]	; 0x24
 800a304:	9307      	str	r3, [sp, #28]
 800a306:	f816 7010 	ldrb.w	r7, [r6, r0, lsl #1]
 800a30a:	5c33      	ldrb	r3, [r6, r0]
 800a30c:	0412      	lsls	r2, r2, #16
 800a30e:	eb05 0640 	add.w	r6, r5, r0, lsl #1
 800a312:	eb02 620a 	add.w	r2, r2, sl, lsl #24
 800a316:	9d08      	ldr	r5, [sp, #32]
 800a318:	eb06 0a04 	add.w	sl, r6, r4
 800a31c:	0409      	lsls	r1, r1, #16
 800a31e:	eb01 6105 	add.w	r1, r1, r5, lsl #24
 800a322:	f81a 5000 	ldrb.w	r5, [sl, r0]
 800a326:	5d36      	ldrb	r6, [r6, r4]
 800a328:	9c05      	ldr	r4, [sp, #20]
 800a32a:	042d      	lsls	r5, r5, #16
 800a32c:	eb05 6606 	add.w	r6, r5, r6, lsl #24
 800a330:	eb01 210c 	add.w	r1, r1, ip, lsl #8
 800a334:	f81a 5010 	ldrb.w	r5, [sl, r0, lsl #1]
 800a338:	f814 4010 	ldrb.w	r4, [r4, r0, lsl #1]
 800a33c:	eb0a 0c00 	add.w	ip, sl, r0
 800a340:	041b      	lsls	r3, r3, #16
 800a342:	eb03 6308 	add.w	r3, r3, r8, lsl #24
 800a346:	eb06 2605 	add.w	r6, r6, r5, lsl #8
 800a34a:	f81c a010 	ldrb.w	sl, [ip, r0, lsl #1]
 800a34e:	9d07      	ldr	r5, [sp, #28]
 800a350:	eb03 2307 	add.w	r3, r3, r7, lsl #8
 800a354:	eb0c 0040 	add.w	r0, ip, r0, lsl #1
 800a358:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800a35a:	4458      	add	r0, fp
 800a35c:	eb02 220e 	add.w	r2, r2, lr, lsl #8
 800a360:	9005      	str	r0, [sp, #20]
 800a362:	4439      	add	r1, r7
 800a364:	442a      	add	r2, r5
 800a366:	44b2      	add	sl, r6
 800a368:	1918      	adds	r0, r3, r4
 800a36a:	b2cb      	uxtb	r3, r1
 800a36c:	f3c1 2407 	ubfx	r4, r1, #8, #8
 800a370:	9e02      	ldr	r6, [sp, #8]
 800a372:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a376:	f859 5024 	ldr.w	r5, [r9, r4, lsl #2]
 800a37a:	f3c1 4407 	ubfx	r4, r1, #16, #8
 800a37e:	441e      	add	r6, r3
 800a380:	0e09      	lsrs	r1, r1, #24
 800a382:	4633      	mov	r3, r6
 800a384:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a388:	f859 7021 	ldr.w	r7, [r9, r1, lsl #2]
 800a38c:	b2d4      	uxtb	r4, r2
 800a38e:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a392:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a396:	eb06 2b95 	add.w	fp, r6, r5, lsr #10
 800a39a:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a39e:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800a3a2:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800a3a6:	0e12      	lsrs	r2, r2, #24
 800a3a8:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800a3ac:	eb06 2897 	add.w	r8, r6, r7, lsr #10
 800a3b0:	f859 6024 	ldr.w	r6, [r9, r4, lsl #2]
 800a3b4:	f859 4022 	ldr.w	r4, [r9, r2, lsl #2]
 800a3b8:	9702      	str	r7, [sp, #8]
 800a3ba:	b2c2      	uxtb	r2, r0
 800a3bc:	eb01 2198 	add.w	r1, r1, r8, lsr #10
 800a3c0:	eb06 2c91 	add.w	ip, r6, r1, lsr #10
 800a3c4:	f859 6022 	ldr.w	r6, [r9, r2, lsl #2]
 800a3c8:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800a3cc:	f3c0 2207 	ubfx	r2, r0, #8, #8
 800a3d0:	eb06 2e94 	add.w	lr, r6, r4, lsr #10
 800a3d4:	f3c0 4607 	ubfx	r6, r0, #16, #8
 800a3d8:	f859 2022 	ldr.w	r2, [r9, r2, lsl #2]
 800a3dc:	f859 7026 	ldr.w	r7, [r9, r6, lsl #2]
 800a3e0:	0e00      	lsrs	r0, r0, #24
 800a3e2:	fa5f f68a 	uxtb.w	r6, sl
 800a3e6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a3ea:	9309      	str	r3, [sp, #36]	; 0x24
 800a3ec:	f859 0020 	ldr.w	r0, [r9, r0, lsl #2]
 800a3f0:	f859 6026 	ldr.w	r6, [r9, r6, lsl #2]
 800a3f4:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800a3f8:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800a3fc:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a400:	950a      	str	r5, [sp, #40]	; 0x28
 800a402:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800a406:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800a40a:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800a40e:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800a412:	f859 5025 	ldr.w	r5, [r9, r5, lsl #2]
 800a416:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a41a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a41c:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800a420:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a422:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800a426:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800a42a:	9307      	str	r3, [sp, #28]
 800a42c:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800a430:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800a434:	9b02      	ldr	r3, [sp, #8]
 800a436:	f8cd c008 	str.w	ip, [sp, #8]
 800a43a:	4694      	mov	ip, r2
 800a43c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800a43e:	f859 a02a 	ldr.w	sl, [r9, sl, lsl #2]
 800a442:	ea4c 4c02 	orr.w	ip, ip, r2, lsl #16
 800a446:	9a02      	ldr	r2, [sp, #8]
 800a448:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800a44c:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800a450:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800a454:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a456:	f8cd a020 	str.w	sl, [sp, #32]
 800a45a:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800a45e:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800a462:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800a466:	9b07      	ldr	r3, [sp, #28]
 800a468:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800a46c:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800a470:	ea42 480e 	orr.w	r8, r2, lr, lsl #16
 800a474:	9a08      	ldr	r2, [sp, #32]
 800a476:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800a47a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a47e:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800a482:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800a486:	f3c2 0e09 	ubfx	lr, r2, #0, #10
 800a48a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800a48e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a492:	0a96      	lsrs	r6, r2, #10
 800a494:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800a498:	9602      	str	r6, [sp, #8]
 800a49a:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800a49e:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800a4a2:	ea4e 4505 	orr.w	r5, lr, r5, lsl #16
 800a4a6:	4e53      	ldr	r6, [pc, #332]	; (800a5f4 <D128_GENERIC+0x394>)
 800a4a8:	9f03      	ldr	r7, [sp, #12]
 800a4aa:	fb2c 7606 	smlad	r6, ip, r6, r7
 800a4ae:	4f52      	ldr	r7, [pc, #328]	; (800a5f8 <D128_GENERIC+0x398>)
 800a4b0:	fb2a 6607 	smlad	r6, sl, r7, r6
 800a4b4:	4f51      	ldr	r7, [pc, #324]	; (800a5fc <D128_GENERIC+0x39c>)
 800a4b6:	fb21 6607 	smlad	r6, r1, r7, r6
 800a4ba:	4f51      	ldr	r7, [pc, #324]	; (800a600 <D128_GENERIC+0x3a0>)
 800a4bc:	fb24 6607 	smlad	r6, r4, r7, r6
 800a4c0:	4f50      	ldr	r7, [pc, #320]	; (800a604 <D128_GENERIC+0x3a4>)
 800a4c2:	fb28 6607 	smlad	r6, r8, r7, r6
 800a4c6:	4f50      	ldr	r7, [pc, #320]	; (800a608 <D128_GENERIC+0x3a8>)
 800a4c8:	fb20 6607 	smlad	r6, r0, r7, r6
 800a4cc:	4f4f      	ldr	r7, [pc, #316]	; (800a60c <D128_GENERIC+0x3ac>)
 800a4ce:	fb23 6607 	smlad	r6, r3, r7, r6
 800a4d2:	f44f 3780 	mov.w	r7, #65536	; 0x10000
 800a4d6:	fb25 6607 	smlad	r6, r5, r7, r6
 800a4da:	4f4d      	ldr	r7, [pc, #308]	; (800a610 <D128_GENERIC+0x3b0>)
 800a4dc:	9a04      	ldr	r2, [sp, #16]
 800a4de:	fb2c 2e07 	smlad	lr, ip, r7, r2
 800a4e2:	4a4c      	ldr	r2, [pc, #304]	; (800a614 <D128_GENERIC+0x3b4>)
 800a4e4:	fb2a ee02 	smlad	lr, sl, r2, lr
 800a4e8:	4f4b      	ldr	r7, [pc, #300]	; (800a618 <D128_GENERIC+0x3b8>)
 800a4ea:	fb21 ee07 	smlad	lr, r1, r7, lr
 800a4ee:	4f4b      	ldr	r7, [pc, #300]	; (800a61c <D128_GENERIC+0x3bc>)
 800a4f0:	fb24 ee07 	smlad	lr, r4, r7, lr
 800a4f4:	4f4a      	ldr	r7, [pc, #296]	; (800a620 <D128_GENERIC+0x3c0>)
 800a4f6:	fb28 ee07 	smlad	lr, r8, r7, lr
 800a4fa:	4f4a      	ldr	r7, [pc, #296]	; (800a624 <D128_GENERIC+0x3c4>)
 800a4fc:	fb20 ee07 	smlad	lr, r0, r7, lr
 800a500:	4f49      	ldr	r7, [pc, #292]	; (800a628 <D128_GENERIC+0x3c8>)
 800a502:	fb23 e707 	smlad	r7, r3, r7, lr
 800a506:	f8df e144 	ldr.w	lr, [pc, #324]	; 800a64c <D128_GENERIC+0x3ec>
 800a50a:	fb25 720e 	smlad	r2, r5, lr, r7
 800a50e:	f04f 0b01 	mov.w	fp, #1
 800a512:	9203      	str	r2, [sp, #12]
 800a514:	fb2c fb0b 	smuad	fp, ip, fp
 800a518:	4f44      	ldr	r7, [pc, #272]	; (800a62c <D128_GENERIC+0x3cc>)
 800a51a:	fb2a ba07 	smlad	sl, sl, r7, fp
 800a51e:	4f44      	ldr	r7, [pc, #272]	; (800a630 <D128_GENERIC+0x3d0>)
 800a520:	fb21 aa07 	smlad	sl, r1, r7, sl
 800a524:	4f43      	ldr	r7, [pc, #268]	; (800a634 <D128_GENERIC+0x3d4>)
 800a526:	fb24 aa07 	smlad	sl, r4, r7, sl
 800a52a:	4f43      	ldr	r7, [pc, #268]	; (800a638 <D128_GENERIC+0x3d8>)
 800a52c:	fb28 a707 	smlad	r7, r8, r7, sl
 800a530:	4a42      	ldr	r2, [pc, #264]	; (800a63c <D128_GENERIC+0x3dc>)
 800a532:	fb20 7702 	smlad	r7, r0, r2, r7
 800a536:	4a42      	ldr	r2, [pc, #264]	; (800a640 <D128_GENERIC+0x3e0>)
 800a538:	fb23 7702 	smlad	r7, r3, r2, r7
 800a53c:	4b41      	ldr	r3, [pc, #260]	; (800a644 <D128_GENERIC+0x3e4>)
 800a53e:	fb25 7303 	smlad	r3, r5, r3, r7
 800a542:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800a544:	9304      	str	r3, [sp, #16]
 800a546:	f5a6 1680 	sub.w	r6, r6, #1048576	; 0x100000
 800a54a:	b185      	cbz	r5, 800a56e <D128_GENERIC+0x30e>
 800a54c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a54e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a550:	960d      	str	r6, [sp, #52]	; 0x34
 800a552:	4432      	add	r2, r6
 800a554:	1a52      	subs	r2, r2, r1
 800a556:	17d1      	asrs	r1, r2, #31
 800a558:	fba2 2305 	umull	r2, r3, r2, r5
 800a55c:	fb05 3301 	mla	r3, r5, r1, r3
 800a560:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a564:	f143 0300 	adc.w	r3, r3, #0
 800a568:	005b      	lsls	r3, r3, #1
 800a56a:	930c      	str	r3, [sp, #48]	; 0x30
 800a56c:	461e      	mov	r6, r3
 800a56e:	9801      	ldr	r0, [sp, #4]
 800a570:	9c06      	ldr	r4, [sp, #24]
 800a572:	8d01      	ldrh	r1, [r0, #40]	; 0x28
 800a574:	9d0e      	ldr	r5, [sp, #56]	; 0x38
 800a576:	01f6      	lsls	r6, r6, #7
 800a578:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800a57c:	2300      	movs	r3, #0
 800a57e:	fbc5 2306 	smlal	r2, r3, r5, r6
 800a582:	fb04 f101 	mul.w	r1, r4, r1
 800a586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800a588:	109b      	asrs	r3, r3, #2
 800a58a:	f303 030f 	ssat	r3, #16, r3
 800a58e:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
 800a592:	8cc3      	ldrh	r3, [r0, #38]	; 0x26
 800a594:	1c62      	adds	r2, r4, #1
 800a596:	4293      	cmp	r3, r2
 800a598:	9206      	str	r2, [sp, #24]
 800a59a:	dd18      	ble.n	800a5ce <D128_GENERIC+0x36e>
 800a59c:	9b01      	ldr	r3, [sp, #4]
 800a59e:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800a5a0:	2a01      	cmp	r2, #1
 800a5a2:	f47f ae80 	bne.w	800a2a6 <D128_GENERIC+0x46>
 800a5a6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a5a8:	9d05      	ldr	r5, [sp, #20]
 800a5aa:	069b      	lsls	r3, r3, #26
 800a5ac:	6829      	ldr	r1, [r5, #0]
 800a5ae:	686a      	ldr	r2, [r5, #4]
 800a5b0:	68a8      	ldr	r0, [r5, #8]
 800a5b2:	f8d5 a00c 	ldr.w	sl, [r5, #12]
 800a5b6:	f105 0410 	add.w	r4, r5, #16
 800a5ba:	d506      	bpl.n	800a5ca <D128_GENERIC+0x36a>
 800a5bc:	ba49      	rev16	r1, r1
 800a5be:	ba52      	rev16	r2, r2
 800a5c0:	ba40      	rev16	r0, r0
 800a5c2:	fa9a fa9a 	rev16.w	sl, sl
 800a5c6:	9405      	str	r4, [sp, #20]
 800a5c8:	e6cf      	b.n	800a36a <D128_GENERIC+0x10a>
 800a5ca:	9405      	str	r4, [sp, #20]
 800a5cc:	e6cd      	b.n	800a36a <D128_GENERIC+0x10a>
 800a5ce:	9a01      	ldr	r2, [sp, #4]
 800a5d0:	9904      	ldr	r1, [sp, #16]
 800a5d2:	6091      	str	r1, [r2, #8]
 800a5d4:	9903      	ldr	r1, [sp, #12]
 800a5d6:	60d1      	str	r1, [r2, #12]
 800a5d8:	9b02      	ldr	r3, [sp, #8]
 800a5da:	61d3      	str	r3, [r2, #28]
 800a5dc:	4611      	mov	r1, r2
 800a5de:	4613      	mov	r3, r2
 800a5e0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a5e2:	610a      	str	r2, [r1, #16]
 800a5e4:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a5e6:	6159      	str	r1, [r3, #20]
 800a5e8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a5ea:	6199      	str	r1, [r3, #24]
 800a5ec:	2000      	movs	r0, #0
 800a5ee:	b013      	add	sp, #76	; 0x4c
 800a5f0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a5f4:	00780069 	.word	0x00780069
 800a5f8:	005b004e 	.word	0x005b004e
 800a5fc:	00420037 	.word	0x00420037
 800a600:	002d0024 	.word	0x002d0024
 800a604:	001c0015 	.word	0x001c0015
 800a608:	000f000a 	.word	0x000f000a
 800a60c:	00060003 	.word	0x00060003
 800a610:	00880096 	.word	0x00880096
 800a614:	00a200ac 	.word	0x00a200ac
 800a618:	00b400ba 	.word	0x00b400ba
 800a61c:	00be00c0 	.word	0x00be00c0
 800a620:	00c000be 	.word	0x00c000be
 800a624:	00ba00b4 	.word	0x00ba00b4
 800a628:	00ac00a2 	.word	0x00ac00a2
 800a62c:	00030006 	.word	0x00030006
 800a630:	000a000f 	.word	0x000a000f
 800a634:	0015001c 	.word	0x0015001c
 800a638:	0024002d 	.word	0x0024002d
 800a63c:	00370042 	.word	0x00370042
 800a640:	004e005b 	.word	0x004e005b
 800a644:	00690078 	.word	0x00690078
 800a648:	20000000 	.word	0x20000000
 800a64c:	00960088 	.word	0x00960088

0800a650 <D16_1CH_HTONS_VOL_HP>:
 800a650:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a654:	4691      	mov	r9, r2
 800a656:	b083      	sub	sp, #12
 800a658:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a65a:	f8d9 3018 	ldr.w	r3, [r9, #24]
 800a65e:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800a662:	9300      	str	r3, [sp, #0]
 800a664:	4680      	mov	r8, r0
 800a666:	f8d9 7014 	ldr.w	r7, [r9, #20]
 800a66a:	f8d9 0010 	ldr.w	r0, [r9, #16]
 800a66e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800a672:	f8d9 5008 	ldr.w	r5, [r9, #8]
 800a676:	9401      	str	r4, [sp, #4]
 800a678:	f8d9 a030 	ldr.w	sl, [r9, #48]	; 0x30
 800a67c:	f8d9 e020 	ldr.w	lr, [r9, #32]
 800a680:	2a00      	cmp	r2, #0
 800a682:	d04e      	beq.n	800a722 <D16_1CH_HTONS_VOL_HP+0xd2>
 800a684:	f8df c0a8 	ldr.w	ip, [pc, #168]	; 800a730 <D16_1CH_HTONS_VOL_HP+0xe0>
 800a688:	1e8c      	subs	r4, r1, #2
 800a68a:	eb08 0b42 	add.w	fp, r8, r2, lsl #1
 800a68e:	f858 2b02 	ldr.w	r2, [r8], #2
 800a692:	ba52      	rev16	r2, r2
 800a694:	b2d6      	uxtb	r6, r2
 800a696:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800a69a:	f85c 2026 	ldr.w	r2, [ip, r6, lsl #2]
 800a69e:	f85c 1021 	ldr.w	r1, [ip, r1, lsl #2]
 800a6a2:	4413      	add	r3, r2
 800a6a4:	eb01 2293 	add.w	r2, r1, r3, lsr #10
 800a6a8:	f3c2 0109 	ubfx	r1, r2, #0, #10
 800a6ac:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800a6b0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800a6b4:	0a93      	lsrs	r3, r2, #10
 800a6b6:	4a1c      	ldr	r2, [pc, #112]	; (800a728 <D16_1CH_HTONS_VOL_HP+0xd8>)
 800a6b8:	fb21 5202 	smlad	r2, r1, r2, r5
 800a6bc:	4d1b      	ldr	r5, [pc, #108]	; (800a72c <D16_1CH_HTONS_VOL_HP+0xdc>)
 800a6be:	fb21 f505 	smuad	r5, r1, r5
 800a6c2:	f5a2 6200 	sub.w	r2, r2, #2048	; 0x800
 800a6c6:	4410      	add	r0, r2
 800a6c8:	1bc0      	subs	r0, r0, r7
 800a6ca:	17c7      	asrs	r7, r0, #31
 800a6cc:	fba0 010e 	umull	r0, r1, r0, lr
 800a6d0:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a6d4:	fb0e 1107 	mla	r1, lr, r7, r1
 800a6d8:	f141 0100 	adc.w	r1, r1, #0
 800a6dc:	0448      	lsls	r0, r1, #17
 800a6de:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800a6e2:	2700      	movs	r7, #0
 800a6e4:	fbc0 670a 	smlal	r6, r7, r0, sl
 800a6e8:	45d8      	cmp	r8, fp
 800a6ea:	ea4f 0041 	mov.w	r0, r1, lsl #1
 800a6ee:	ea4f 01a7 	mov.w	r1, r7, asr #2
 800a6f2:	4617      	mov	r7, r2
 800a6f4:	f301 010f 	ssat	r1, #16, r1
 800a6f8:	f824 1f02 	strh.w	r1, [r4, #2]!
 800a6fc:	d1c7      	bne.n	800a68e <D16_1CH_HTONS_VOL_HP+0x3e>
 800a6fe:	9901      	ldr	r1, [sp, #4]
 800a700:	f8c9 301c 	str.w	r3, [r9, #28]
 800a704:	9b00      	ldr	r3, [sp, #0]
 800a706:	f8c9 0010 	str.w	r0, [r9, #16]
 800a70a:	2000      	movs	r0, #0
 800a70c:	f8c9 5008 	str.w	r5, [r9, #8]
 800a710:	f8c9 100c 	str.w	r1, [r9, #12]
 800a714:	f8c9 2014 	str.w	r2, [r9, #20]
 800a718:	f8c9 3018 	str.w	r3, [r9, #24]
 800a71c:	b003      	add	sp, #12
 800a71e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a722:	463a      	mov	r2, r7
 800a724:	4621      	mov	r1, r4
 800a726:	e7eb      	b.n	800a700 <D16_1CH_HTONS_VOL_HP+0xb0>
 800a728:	00030001 	.word	0x00030001
 800a72c:	00010003 	.word	0x00010003
 800a730:	20000000 	.word	0x20000000

0800a734 <D24_1CH_HTONS_VOL_HP>:
 800a734:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a738:	b089      	sub	sp, #36	; 0x24
 800a73a:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800a73c:	6996      	ldr	r6, [r2, #24]
 800a73e:	9304      	str	r3, [sp, #16]
 800a740:	6b17      	ldr	r7, [r2, #48]	; 0x30
 800a742:	9207      	str	r2, [sp, #28]
 800a744:	6915      	ldr	r5, [r2, #16]
 800a746:	6954      	ldr	r4, [r2, #20]
 800a748:	9606      	str	r6, [sp, #24]
 800a74a:	6893      	ldr	r3, [r2, #8]
 800a74c:	69d6      	ldr	r6, [r2, #28]
 800a74e:	f8d2 c00c 	ldr.w	ip, [r2, #12]
 800a752:	f8d2 a020 	ldr.w	sl, [r2, #32]
 800a756:	9a04      	ldr	r2, [sp, #16]
 800a758:	9705      	str	r7, [sp, #20]
 800a75a:	2a00      	cmp	r2, #0
 800a75c:	d07e      	beq.n	800a85c <D24_1CH_HTONS_VOL_HP+0x128>
 800a75e:	f1a1 0b02 	sub.w	fp, r1, #2
 800a762:	2700      	movs	r7, #0
 800a764:	46a8      	mov	r8, r5
 800a766:	f8cd b004 	str.w	fp, [sp, #4]
 800a76a:	4655      	mov	r5, sl
 800a76c:	46e3      	mov	fp, ip
 800a76e:	f8df e0f8 	ldr.w	lr, [pc, #248]	; 800a868 <D24_1CH_HTONS_VOL_HP+0x134>
 800a772:	46ba      	mov	sl, r7
 800a774:	469c      	mov	ip, r3
 800a776:	e055      	b.n	800a824 <D24_1CH_HTONS_VOL_HP+0xf0>
 800a778:	7802      	ldrb	r2, [r0, #0]
 800a77a:	78c3      	ldrb	r3, [r0, #3]
 800a77c:	7841      	ldrb	r1, [r0, #1]
 800a77e:	0212      	lsls	r2, r2, #8
 800a780:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a784:	440b      	add	r3, r1
 800a786:	3002      	adds	r0, #2
 800a788:	b2d9      	uxtb	r1, r3
 800a78a:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800a78e:	f85e 7021 	ldr.w	r7, [lr, r1, lsl #2]
 800a792:	f85e 2022 	ldr.w	r2, [lr, r2, lsl #2]
 800a796:	0c1b      	lsrs	r3, r3, #16
 800a798:	eb07 2796 	add.w	r7, r7, r6, lsr #10
 800a79c:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800a7a0:	f85e 6023 	ldr.w	r6, [lr, r3, lsl #2]
 800a7a4:	f3c7 0309 	ubfx	r3, r7, #0, #10
 800a7a8:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800a7ac:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800a7b0:	ea47 4303 	orr.w	r3, r7, r3, lsl #16
 800a7b4:	4a2a      	ldr	r2, [pc, #168]	; (800a860 <D24_1CH_HTONS_VOL_HP+0x12c>)
 800a7b6:	fb23 b102 	smlad	r1, r3, r2, fp
 800a7ba:	4a2a      	ldr	r2, [pc, #168]	; (800a864 <D24_1CH_HTONS_VOL_HP+0x130>)
 800a7bc:	fb23 cb02 	smlad	fp, r3, r2, ip
 800a7c0:	f3c6 0c09 	ubfx	ip, r6, #0, #10
 800a7c4:	eb0c 0c4c 	add.w	ip, ip, ip, lsl #1
 800a7c8:	eb0b 0b4c 	add.w	fp, fp, ip, lsl #1
 800a7cc:	2201      	movs	r2, #1
 800a7ce:	fb23 f702 	smuad	r7, r3, r2
 800a7d2:	f5a1 51d8 	sub.w	r1, r1, #6912	; 0x1b00
 800a7d6:	eb01 0208 	add.w	r2, r1, r8
 800a7da:	1b12      	subs	r2, r2, r4
 800a7dc:	17d4      	asrs	r4, r2, #31
 800a7de:	fba2 2305 	umull	r2, r3, r2, r5
 800a7e2:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800a7e6:	fb05 3304 	mla	r3, r5, r4, r3
 800a7ea:	f143 0300 	adc.w	r3, r3, #0
 800a7ee:	9c05      	ldr	r4, [sp, #20]
 800a7f0:	03da      	lsls	r2, r3, #15
 800a7f2:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a7f6:	f04f 0900 	mov.w	r9, #0
 800a7fa:	fbc4 8902 	smlal	r8, r9, r4, r2
 800a7fe:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800a802:	9a01      	ldr	r2, [sp, #4]
 800a804:	ea4f 0843 	mov.w	r8, r3, lsl #1
 800a808:	9b03      	ldr	r3, [sp, #12]
 800a80a:	109b      	asrs	r3, r3, #2
 800a80c:	f303 030f 	ssat	r3, #16, r3
 800a810:	f822 3f02 	strh.w	r3, [r2, #2]!
 800a814:	9b04      	ldr	r3, [sp, #16]
 800a816:	9201      	str	r2, [sp, #4]
 800a818:	f10a 0a01 	add.w	sl, sl, #1
 800a81c:	459a      	cmp	sl, r3
 800a81e:	44bc      	add	ip, r7
 800a820:	460c      	mov	r4, r1
 800a822:	d00b      	beq.n	800a83c <D24_1CH_HTONS_VOL_HP+0x108>
 800a824:	f01a 0f01 	tst.w	sl, #1
 800a828:	d0a6      	beq.n	800a778 <D24_1CH_HTONS_VOL_HP+0x44>
 800a82a:	78c2      	ldrb	r2, [r0, #3]
 800a82c:	7883      	ldrb	r3, [r0, #2]
 800a82e:	f810 1b04 	ldrb.w	r1, [r0], #4
 800a832:	0212      	lsls	r2, r2, #8
 800a834:	eb02 4303 	add.w	r3, r2, r3, lsl #16
 800a838:	440b      	add	r3, r1
 800a83a:	e7a5      	b.n	800a788 <D24_1CH_HTONS_VOL_HP+0x54>
 800a83c:	4663      	mov	r3, ip
 800a83e:	4645      	mov	r5, r8
 800a840:	46dc      	mov	ip, fp
 800a842:	9807      	ldr	r0, [sp, #28]
 800a844:	6141      	str	r1, [r0, #20]
 800a846:	9906      	ldr	r1, [sp, #24]
 800a848:	6083      	str	r3, [r0, #8]
 800a84a:	f8c0 c00c 	str.w	ip, [r0, #12]
 800a84e:	61c6      	str	r6, [r0, #28]
 800a850:	6105      	str	r5, [r0, #16]
 800a852:	6181      	str	r1, [r0, #24]
 800a854:	2000      	movs	r0, #0
 800a856:	b009      	add	sp, #36	; 0x24
 800a858:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a85c:	4621      	mov	r1, r4
 800a85e:	e7f0      	b.n	800a842 <D24_1CH_HTONS_VOL_HP+0x10e>
 800a860:	00030001 	.word	0x00030001
 800a864:	00060007 	.word	0x00060007
 800a868:	20000000 	.word	0x20000000

0800a86c <D32_1CH_HTONS_VOL_HP>:
 800a86c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a870:	4692      	mov	sl, r2
 800a872:	b087      	sub	sp, #28
 800a874:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a876:	f8da 3018 	ldr.w	r3, [sl, #24]
 800a87a:	f8da 5030 	ldr.w	r5, [sl, #48]	; 0x30
 800a87e:	9304      	str	r3, [sp, #16]
 800a880:	f8da 4010 	ldr.w	r4, [sl, #16]
 800a884:	f8da 8014 	ldr.w	r8, [sl, #20]
 800a888:	f8da 601c 	ldr.w	r6, [sl, #28]
 800a88c:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a890:	f8da e00c 	ldr.w	lr, [sl, #12]
 800a894:	9501      	str	r5, [sp, #4]
 800a896:	f8da c020 	ldr.w	ip, [sl, #32]
 800a89a:	2a00      	cmp	r2, #0
 800a89c:	d07b      	beq.n	800a996 <D32_1CH_HTONS_VOL_HP+0x12a>
 800a89e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a8a2:	4f3e      	ldr	r7, [pc, #248]	; (800a99c <D32_1CH_HTONS_VOL_HP+0x130>)
 800a8a4:	f8cd c00c 	str.w	ip, [sp, #12]
 800a8a8:	9202      	str	r2, [sp, #8]
 800a8aa:	460d      	mov	r5, r1
 800a8ac:	46a1      	mov	r9, r4
 800a8ae:	4684      	mov	ip, r0
 800a8b0:	f8cd a014 	str.w	sl, [sp, #20]
 800a8b4:	f85c 1b04 	ldr.w	r1, [ip], #4
 800a8b8:	ba49      	rev16	r1, r1
 800a8ba:	b2c8      	uxtb	r0, r1
 800a8bc:	f3c1 2207 	ubfx	r2, r1, #8, #8
 800a8c0:	f3c1 4a07 	ubfx	sl, r1, #16, #8
 800a8c4:	f857 0020 	ldr.w	r0, [r7, r0, lsl #2]
 800a8c8:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800a8cc:	0e09      	lsrs	r1, r1, #24
 800a8ce:	eb00 2096 	add.w	r0, r0, r6, lsr #10
 800a8d2:	f857 602a 	ldr.w	r6, [r7, sl, lsl #2]
 800a8d6:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
 800a8da:	eb02 2290 	add.w	r2, r2, r0, lsr #10
 800a8de:	eb06 2a92 	add.w	sl, r6, r2, lsr #10
 800a8e2:	eb01 269a 	add.w	r6, r1, sl, lsr #10
 800a8e6:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800a8ea:	f3c6 0109 	ubfx	r1, r6, #0, #10
 800a8ee:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800a8f2:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800a8f6:	ea42 4000 	orr.w	r0, r2, r0, lsl #16
 800a8fa:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800a8fe:	4a28      	ldr	r2, [pc, #160]	; (800a9a0 <D32_1CH_HTONS_VOL_HP+0x134>)
 800a900:	fb20 e202 	smlad	r2, r0, r2, lr
 800a904:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800a908:	fb2a 2101 	smlad	r1, sl, r1, r2
 800a90c:	4a25      	ldr	r2, [pc, #148]	; (800a9a4 <D32_1CH_HTONS_VOL_HP+0x138>)
 800a90e:	fb20 3302 	smlad	r3, r0, r2, r3
 800a912:	4a25      	ldr	r2, [pc, #148]	; (800a9a8 <D32_1CH_HTONS_VOL_HP+0x13c>)
 800a914:	fb2a 3e02 	smlad	lr, sl, r2, r3
 800a918:	2301      	movs	r3, #1
 800a91a:	fb20 f003 	smuad	r0, r0, r3
 800a91e:	4b23      	ldr	r3, [pc, #140]	; (800a9ac <D32_1CH_HTONS_VOL_HP+0x140>)
 800a920:	fb2a 0303 	smlad	r3, sl, r3, r0
 800a924:	f5a1 4280 	sub.w	r2, r1, #16384	; 0x4000
 800a928:	9c03      	ldr	r4, [sp, #12]
 800a92a:	eb02 0009 	add.w	r0, r2, r9
 800a92e:	eba0 0008 	sub.w	r0, r0, r8
 800a932:	ea4f 7be0 	mov.w	fp, r0, asr #31
 800a936:	fba0 0104 	umull	r0, r1, r0, r4
 800a93a:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800a93e:	fb04 110b 	mla	r1, r4, fp, r1
 800a942:	f141 0100 	adc.w	r1, r1, #0
 800a946:	9c01      	ldr	r4, [sp, #4]
 800a948:	0388      	lsls	r0, r1, #14
 800a94a:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800a94e:	f04f 0900 	mov.w	r9, #0
 800a952:	fbc0 8904 	smlal	r8, r9, r0, r4
 800a956:	ea4f 00a9 	mov.w	r0, r9, asr #2
 800a95a:	ea4f 0941 	mov.w	r9, r1, lsl #1
 800a95e:	f300 000f 	ssat	r0, #16, r0
 800a962:	9902      	ldr	r1, [sp, #8]
 800a964:	f825 0b02 	strh.w	r0, [r5], #2
 800a968:	428d      	cmp	r5, r1
 800a96a:	4690      	mov	r8, r2
 800a96c:	d1a2      	bne.n	800a8b4 <D32_1CH_HTONS_VOL_HP+0x48>
 800a96e:	f8dd a014 	ldr.w	sl, [sp, #20]
 800a972:	464c      	mov	r4, r9
 800a974:	f8ca 3008 	str.w	r3, [sl, #8]
 800a978:	9b04      	ldr	r3, [sp, #16]
 800a97a:	f8ca e00c 	str.w	lr, [sl, #12]
 800a97e:	2000      	movs	r0, #0
 800a980:	f8ca 601c 	str.w	r6, [sl, #28]
 800a984:	f8ca 4010 	str.w	r4, [sl, #16]
 800a988:	f8ca 2014 	str.w	r2, [sl, #20]
 800a98c:	f8ca 3018 	str.w	r3, [sl, #24]
 800a990:	b007      	add	sp, #28
 800a992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a996:	4642      	mov	r2, r8
 800a998:	e7ec      	b.n	800a974 <D32_1CH_HTONS_VOL_HP+0x108>
 800a99a:	bf00      	nop
 800a99c:	20000000 	.word	0x20000000
 800a9a0:	00060003 	.word	0x00060003
 800a9a4:	000a000c 	.word	0x000a000c
 800a9a8:	000c000a 	.word	0x000c000a
 800a9ac:	00030006 	.word	0x00030006

0800a9b0 <D48_1CH_HTONS_VOL_HP>:
 800a9b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a9b4:	4613      	mov	r3, r2
 800a9b6:	461c      	mov	r4, r3
 800a9b8:	b087      	sub	sp, #28
 800a9ba:	4625      	mov	r5, r4
 800a9bc:	4626      	mov	r6, r4
 800a9be:	6b2d      	ldr	r5, [r5, #48]	; 0x30
 800a9c0:	9205      	str	r2, [sp, #20]
 800a9c2:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800a9c4:	f8d3 9014 	ldr.w	r9, [r3, #20]
 800a9c8:	9501      	str	r5, [sp, #4]
 800a9ca:	4680      	mov	r8, r0
 800a9cc:	6a35      	ldr	r5, [r6, #32]
 800a9ce:	6918      	ldr	r0, [r3, #16]
 800a9d0:	699b      	ldr	r3, [r3, #24]
 800a9d2:	9304      	str	r3, [sp, #16]
 800a9d4:	f8d4 e01c 	ldr.w	lr, [r4, #28]
 800a9d8:	68a3      	ldr	r3, [r4, #8]
 800a9da:	9502      	str	r5, [sp, #8]
 800a9dc:	68e4      	ldr	r4, [r4, #12]
 800a9de:	2a00      	cmp	r2, #0
 800a9e0:	f000 808c 	beq.w	800aafc <D48_1CH_HTONS_VOL_HP+0x14c>
 800a9e4:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800a9e8:	4d45      	ldr	r5, [pc, #276]	; (800ab00 <D48_1CH_HTONS_VOL_HP+0x150>)
 800a9ea:	9203      	str	r2, [sp, #12]
 800a9ec:	468c      	mov	ip, r1
 800a9ee:	e898 0044 	ldmia.w	r8, {r2, r6}
 800a9f2:	f108 0806 	add.w	r8, r8, #6
 800a9f6:	ba52      	rev16	r2, r2
 800a9f8:	ba76      	rev16	r6, r6
 800a9fa:	b2d7      	uxtb	r7, r2
 800a9fc:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800aa00:	f855 a027 	ldr.w	sl, [r5, r7, lsl #2]
 800aa04:	f855 1021 	ldr.w	r1, [r5, r1, lsl #2]
 800aa08:	f3c2 4707 	ubfx	r7, r2, #16, #8
 800aa0c:	0e12      	lsrs	r2, r2, #24
 800aa0e:	eb0a 2a9e 	add.w	sl, sl, lr, lsr #10
 800aa12:	f855 7027 	ldr.w	r7, [r5, r7, lsl #2]
 800aa16:	f855 2022 	ldr.w	r2, [r5, r2, lsl #2]
 800aa1a:	fa5f fb86 	uxtb.w	fp, r6
 800aa1e:	eb01 219a 	add.w	r1, r1, sl, lsr #10
 800aa22:	f3c6 2e07 	ubfx	lr, r6, #8, #8
 800aa26:	eb07 2791 	add.w	r7, r7, r1, lsr #10
 800aa2a:	f855 602b 	ldr.w	r6, [r5, fp, lsl #2]
 800aa2e:	f855 e02e 	ldr.w	lr, [r5, lr, lsl #2]
 800aa32:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800aa36:	eb06 2692 	add.w	r6, r6, r2, lsr #10
 800aa3a:	eb0e 2e96 	add.w	lr, lr, r6, lsr #10
 800aa3e:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800aa42:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800aa46:	f3ce 0b09 	ubfx	fp, lr, #0, #10
 800aa4a:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800aa4e:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800aa52:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800aa56:	ea42 4707 	orr.w	r7, r2, r7, lsl #16
 800aa5a:	ea41 4a0a 	orr.w	sl, r1, sl, lsl #16
 800aa5e:	ea4b 4606 	orr.w	r6, fp, r6, lsl #16
 800aa62:	4a28      	ldr	r2, [pc, #160]	; (800ab04 <D48_1CH_HTONS_VOL_HP+0x154>)
 800aa64:	fb2a 4202 	smlad	r2, sl, r2, r4
 800aa68:	4927      	ldr	r1, [pc, #156]	; (800ab08 <D48_1CH_HTONS_VOL_HP+0x158>)
 800aa6a:	fb27 2201 	smlad	r2, r7, r1, r2
 800aa6e:	f44f 3180 	mov.w	r1, #65536	; 0x10000
 800aa72:	fb26 2201 	smlad	r2, r6, r1, r2
 800aa76:	4925      	ldr	r1, [pc, #148]	; (800ab0c <D48_1CH_HTONS_VOL_HP+0x15c>)
 800aa78:	fb2a 3401 	smlad	r4, sl, r1, r3
 800aa7c:	f04f 131b 	mov.w	r3, #1769499	; 0x1b001b
 800aa80:	fb27 4403 	smlad	r4, r7, r3, r4
 800aa84:	4b22      	ldr	r3, [pc, #136]	; (800ab10 <D48_1CH_HTONS_VOL_HP+0x160>)
 800aa86:	fb26 4403 	smlad	r4, r6, r3, r4
 800aa8a:	2101      	movs	r1, #1
 800aa8c:	fb2a fa01 	smuad	sl, sl, r1
 800aa90:	4b20      	ldr	r3, [pc, #128]	; (800ab14 <D48_1CH_HTONS_VOL_HP+0x164>)
 800aa92:	fb27 a703 	smlad	r7, r7, r3, sl
 800aa96:	4b20      	ldr	r3, [pc, #128]	; (800ab18 <D48_1CH_HTONS_VOL_HP+0x168>)
 800aa98:	fb26 7303 	smlad	r3, r6, r3, r7
 800aa9c:	f5a2 4258 	sub.w	r2, r2, #55296	; 0xd800
 800aaa0:	9e02      	ldr	r6, [sp, #8]
 800aaa2:	9f01      	ldr	r7, [sp, #4]
 800aaa4:	4410      	add	r0, r2
 800aaa6:	eba0 0009 	sub.w	r0, r0, r9
 800aaaa:	ea4f 7ae0 	mov.w	sl, r0, asr #31
 800aaae:	fba0 0106 	umull	r0, r1, r0, r6
 800aab2:	f110 4000 	adds.w	r0, r0, #2147483648	; 0x80000000
 800aab6:	fb06 110a 	mla	r1, r6, sl, r1
 800aaba:	f141 0100 	adc.w	r1, r1, #0
 800aabe:	0308      	lsls	r0, r1, #12
 800aac0:	f04f 4900 	mov.w	r9, #2147483648	; 0x80000000
 800aac4:	f04f 0a00 	mov.w	sl, #0
 800aac8:	fbc0 9a07 	smlal	r9, sl, r0, r7
 800aacc:	4657      	mov	r7, sl
 800aace:	10b8      	asrs	r0, r7, #2
 800aad0:	f300 000f 	ssat	r0, #16, r0
 800aad4:	f82c 0b02 	strh.w	r0, [ip], #2
 800aad8:	0048      	lsls	r0, r1, #1
 800aada:	9903      	ldr	r1, [sp, #12]
 800aadc:	458c      	cmp	ip, r1
 800aade:	4691      	mov	r9, r2
 800aae0:	d185      	bne.n	800a9ee <D48_1CH_HTONS_VOL_HP+0x3e>
 800aae2:	9d05      	ldr	r5, [sp, #20]
 800aae4:	616a      	str	r2, [r5, #20]
 800aae6:	9a04      	ldr	r2, [sp, #16]
 800aae8:	6128      	str	r0, [r5, #16]
 800aaea:	2000      	movs	r0, #0
 800aaec:	60ab      	str	r3, [r5, #8]
 800aaee:	60ec      	str	r4, [r5, #12]
 800aaf0:	f8c5 e01c 	str.w	lr, [r5, #28]
 800aaf4:	61aa      	str	r2, [r5, #24]
 800aaf6:	b007      	add	sp, #28
 800aaf8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aafc:	464a      	mov	r2, r9
 800aafe:	e7f0      	b.n	800aae2 <D48_1CH_HTONS_VOL_HP+0x132>
 800ab00:	20000000 	.word	0x20000000
 800ab04:	000f000a 	.word	0x000f000a
 800ab08:	00060003 	.word	0x00060003
 800ab0c:	00150019 	.word	0x00150019
 800ab10:	00190015 	.word	0x00190015
 800ab14:	00030006 	.word	0x00030006
 800ab18:	000a000f 	.word	0x000a000f

0800ab1c <D64_1CH_HTONS_VOL_HP>:
 800ab1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab20:	b089      	sub	sp, #36	; 0x24
 800ab22:	4614      	mov	r4, r2
 800ab24:	9207      	str	r2, [sp, #28]
 800ab26:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800ab28:	f8d2 c010 	ldr.w	ip, [r2, #16]
 800ab2c:	f8d2 8014 	ldr.w	r8, [r2, #20]
 800ab30:	6992      	ldr	r2, [r2, #24]
 800ab32:	9206      	str	r2, [sp, #24]
 800ab34:	68e2      	ldr	r2, [r4, #12]
 800ab36:	9201      	str	r2, [sp, #4]
 800ab38:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800ab3a:	9203      	str	r2, [sp, #12]
 800ab3c:	6a22      	ldr	r2, [r4, #32]
 800ab3e:	69e5      	ldr	r5, [r4, #28]
 800ab40:	68a6      	ldr	r6, [r4, #8]
 800ab42:	9204      	str	r2, [sp, #16]
 800ab44:	2b00      	cmp	r3, #0
 800ab46:	f000 80b0 	beq.w	800acaa <D64_1CH_HTONS_VOL_HP+0x18e>
 800ab4a:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800ab4e:	4f58      	ldr	r7, [pc, #352]	; (800acb0 <D64_1CH_HTONS_VOL_HP+0x194>)
 800ab50:	9305      	str	r3, [sp, #20]
 800ab52:	9102      	str	r1, [sp, #8]
 800ab54:	f850 2b08 	ldr.w	r2, [r0], #8
 800ab58:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800ab5c:	ba52      	rev16	r2, r2
 800ab5e:	fa93 f993 	rev16.w	r9, r3
 800ab62:	b2d4      	uxtb	r4, r2
 800ab64:	f3c2 2307 	ubfx	r3, r2, #8, #8
 800ab68:	f857 b024 	ldr.w	fp, [r7, r4, lsl #2]
 800ab6c:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800ab70:	9901      	ldr	r1, [sp, #4]
 800ab72:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800ab76:	0e12      	lsrs	r2, r2, #24
 800ab78:	44ab      	add	fp, r5
 800ab7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800ab7e:	f857 4022 	ldr.w	r4, [r7, r2, lsl #2]
 800ab82:	fa5f f289 	uxtb.w	r2, r9
 800ab86:	eb03 2e9b 	add.w	lr, r3, fp, lsr #10
 800ab8a:	f3c9 2307 	ubfx	r3, r9, #8, #8
 800ab8e:	eb05 2a9e 	add.w	sl, r5, lr, lsr #10
 800ab92:	f857 2022 	ldr.w	r2, [r7, r2, lsl #2]
 800ab96:	f857 3023 	ldr.w	r3, [r7, r3, lsl #2]
 800ab9a:	f3c9 4507 	ubfx	r5, r9, #16, #8
 800ab9e:	eb04 249a 	add.w	r4, r4, sl, lsr #10
 800aba2:	ea4f 6919 	mov.w	r9, r9, lsr #24
 800aba6:	eb02 2294 	add.w	r2, r2, r4, lsr #10
 800abaa:	f857 5025 	ldr.w	r5, [r7, r5, lsl #2]
 800abae:	f857 9029 	ldr.w	r9, [r7, r9, lsl #2]
 800abb2:	eb03 2392 	add.w	r3, r3, r2, lsr #10
 800abb6:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800abba:	eb09 2995 	add.w	r9, r9, r5, lsr #10
 800abbe:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800abc2:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800abc6:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800abca:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800abce:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800abd2:	ea4e 4b0b 	orr.w	fp, lr, fp, lsl #16
 800abd6:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800abda:	f3c9 0e09 	ubfx	lr, r9, #0, #10
 800abde:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800abe2:	ea43 4202 	orr.w	r2, r3, r2, lsl #16
 800abe6:	ea4e 4e05 	orr.w	lr, lr, r5, lsl #16
 800abea:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800abee:	ea4f 2599 	mov.w	r5, r9, lsr #10
 800abf2:	4b30      	ldr	r3, [pc, #192]	; (800acb4 <D64_1CH_HTONS_VOL_HP+0x198>)
 800abf4:	fb2b 1303 	smlad	r3, fp, r3, r1
 800abf8:	492f      	ldr	r1, [pc, #188]	; (800acb8 <D64_1CH_HTONS_VOL_HP+0x19c>)
 800abfa:	fb24 3301 	smlad	r3, r4, r1, r3
 800abfe:	492f      	ldr	r1, [pc, #188]	; (800acbc <D64_1CH_HTONS_VOL_HP+0x1a0>)
 800ac00:	fb22 3301 	smlad	r3, r2, r1, r3
 800ac04:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800ac08:	fb2e 390a 	smlad	r9, lr, sl, r3
 800ac0c:	4b2c      	ldr	r3, [pc, #176]	; (800acc0 <D64_1CH_HTONS_VOL_HP+0x1a4>)
 800ac0e:	fb2b 6603 	smlad	r6, fp, r3, r6
 800ac12:	fb2e 6613 	smladx	r6, lr, r3, r6
 800ac16:	4b2b      	ldr	r3, [pc, #172]	; (800acc4 <D64_1CH_HTONS_VOL_HP+0x1a8>)
 800ac18:	fb24 6603 	smlad	r6, r4, r3, r6
 800ac1c:	fb22 6313 	smladx	r3, r2, r3, r6
 800ac20:	f04f 0a01 	mov.w	sl, #1
 800ac24:	9301      	str	r3, [sp, #4]
 800ac26:	fb2b fb0a 	smuad	fp, fp, sl
 800ac2a:	4b27      	ldr	r3, [pc, #156]	; (800acc8 <D64_1CH_HTONS_VOL_HP+0x1ac>)
 800ac2c:	fb24 ba03 	smlad	sl, r4, r3, fp
 800ac30:	4b26      	ldr	r3, [pc, #152]	; (800accc <D64_1CH_HTONS_VOL_HP+0x1b0>)
 800ac32:	fb22 a203 	smlad	r2, r2, r3, sl
 800ac36:	4b26      	ldr	r3, [pc, #152]	; (800acd0 <D64_1CH_HTONS_VOL_HP+0x1b4>)
 800ac38:	fb2e 2603 	smlad	r6, lr, r3, r2
 800ac3c:	f5a9 3a00 	sub.w	sl, r9, #131072	; 0x20000
 800ac40:	eb0a 020c 	add.w	r2, sl, ip
 800ac44:	9c04      	ldr	r4, [sp, #16]
 800ac46:	9903      	ldr	r1, [sp, #12]
 800ac48:	eba2 0208 	sub.w	r2, r2, r8
 800ac4c:	ea4f 79e2 	mov.w	r9, r2, asr #31
 800ac50:	fba2 2304 	umull	r2, r3, r2, r4
 800ac54:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800ac58:	fb04 3309 	mla	r3, r4, r9, r3
 800ac5c:	f143 0300 	adc.w	r3, r3, #0
 800ac60:	02da      	lsls	r2, r3, #11
 800ac62:	f04f 4800 	mov.w	r8, #2147483648	; 0x80000000
 800ac66:	f04f 0900 	mov.w	r9, #0
 800ac6a:	fbc1 8902 	smlal	r8, r9, r1, r2
 800ac6e:	9902      	ldr	r1, [sp, #8]
 800ac70:	ea4f 02a9 	mov.w	r2, r9, asr #2
 800ac74:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800ac78:	f302 020f 	ssat	r2, #16, r2
 800ac7c:	9b05      	ldr	r3, [sp, #20]
 800ac7e:	f821 2b02 	strh.w	r2, [r1], #2
 800ac82:	4299      	cmp	r1, r3
 800ac84:	9102      	str	r1, [sp, #8]
 800ac86:	46d0      	mov	r8, sl
 800ac88:	f47f af64 	bne.w	800ab54 <D64_1CH_HTONS_VOL_HP+0x38>
 800ac8c:	9a07      	ldr	r2, [sp, #28]
 800ac8e:	9901      	ldr	r1, [sp, #4]
 800ac90:	60d1      	str	r1, [r2, #12]
 800ac92:	9906      	ldr	r1, [sp, #24]
 800ac94:	6096      	str	r6, [r2, #8]
 800ac96:	2000      	movs	r0, #0
 800ac98:	61d5      	str	r5, [r2, #28]
 800ac9a:	f8c2 c010 	str.w	ip, [r2, #16]
 800ac9e:	f8c2 a014 	str.w	sl, [r2, #20]
 800aca2:	6191      	str	r1, [r2, #24]
 800aca4:	b009      	add	sp, #36	; 0x24
 800aca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800acaa:	46c2      	mov	sl, r8
 800acac:	4622      	mov	r2, r4
 800acae:	e7ee      	b.n	800ac8e <D64_1CH_HTONS_VOL_HP+0x172>
 800acb0:	20000000 	.word	0x20000000
 800acb4:	001c0015 	.word	0x001c0015
 800acb8:	000f000a 	.word	0x000f000a
 800acbc:	00060003 	.word	0x00060003
 800acc0:	0024002a 	.word	0x0024002a
 800acc4:	002e0030 	.word	0x002e0030
 800acc8:	00030006 	.word	0x00030006
 800accc:	000a000f 	.word	0x000a000f
 800acd0:	0015001c 	.word	0x0015001c

0800acd4 <D80_1CH_HTONS_VOL_HP>:
 800acd4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acd8:	4613      	mov	r3, r2
 800acda:	b089      	sub	sp, #36	; 0x24
 800acdc:	4686      	mov	lr, r0
 800acde:	6918      	ldr	r0, [r3, #16]
 800ace0:	9000      	str	r0, [sp, #0]
 800ace2:	4618      	mov	r0, r3
 800ace4:	461c      	mov	r4, r3
 800ace6:	695b      	ldr	r3, [r3, #20]
 800ace8:	9302      	str	r3, [sp, #8]
 800acea:	6983      	ldr	r3, [r0, #24]
 800acec:	9306      	str	r3, [sp, #24]
 800acee:	f8d0 c008 	ldr.w	ip, [r0, #8]
 800acf2:	69c3      	ldr	r3, [r0, #28]
 800acf4:	68c0      	ldr	r0, [r0, #12]
 800acf6:	9207      	str	r2, [sp, #28]
 800acf8:	9001      	str	r0, [sp, #4]
 800acfa:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
 800acfc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 800acfe:	9003      	str	r0, [sp, #12]
 800ad00:	6a20      	ldr	r0, [r4, #32]
 800ad02:	9004      	str	r0, [sp, #16]
 800ad04:	2a00      	cmp	r2, #0
 800ad06:	f000 80d2 	beq.w	800aeae <D80_1CH_HTONS_VOL_HP+0x1da>
 800ad0a:	eb01 0242 	add.w	r2, r1, r2, lsl #1
 800ad0e:	4869      	ldr	r0, [pc, #420]	; (800aeb4 <D80_1CH_HTONS_VOL_HP+0x1e0>)
 800ad10:	9205      	str	r2, [sp, #20]
 800ad12:	461c      	mov	r4, r3
 800ad14:	f8de 5000 	ldr.w	r5, [lr]
 800ad18:	f8de 2004 	ldr.w	r2, [lr, #4]
 800ad1c:	f8de 3008 	ldr.w	r3, [lr, #8]
 800ad20:	f10e 0e0a 	add.w	lr, lr, #10
 800ad24:	ba6d      	rev16	r5, r5
 800ad26:	ba52      	rev16	r2, r2
 800ad28:	fa93 fb93 	rev16.w	fp, r3
 800ad2c:	b2ee      	uxtb	r6, r5
 800ad2e:	f3c5 2307 	ubfx	r3, r5, #8, #8
 800ad32:	f850 7026 	ldr.w	r7, [r0, r6, lsl #2]
 800ad36:	f850 3023 	ldr.w	r3, [r0, r3, lsl #2]
 800ad3a:	f3c5 4607 	ubfx	r6, r5, #16, #8
 800ad3e:	eb04 0a07 	add.w	sl, r4, r7
 800ad42:	0e2d      	lsrs	r5, r5, #24
 800ad44:	f850 4026 	ldr.w	r4, [r0, r6, lsl #2]
 800ad48:	f850 6025 	ldr.w	r6, [r0, r5, lsl #2]
 800ad4c:	eb03 239a 	add.w	r3, r3, sl, lsr #10
 800ad50:	eb04 2993 	add.w	r9, r4, r3, lsr #10
 800ad54:	b2d5      	uxtb	r5, r2
 800ad56:	f3c2 2407 	ubfx	r4, r2, #8, #8
 800ad5a:	f850 7025 	ldr.w	r7, [r0, r5, lsl #2]
 800ad5e:	f850 5024 	ldr.w	r5, [r0, r4, lsl #2]
 800ad62:	f3c2 4407 	ubfx	r4, r2, #16, #8
 800ad66:	eb06 2699 	add.w	r6, r6, r9, lsr #10
 800ad6a:	0e12      	lsrs	r2, r2, #24
 800ad6c:	eb07 2896 	add.w	r8, r7, r6, lsr #10
 800ad70:	f850 7024 	ldr.w	r7, [r0, r4, lsl #2]
 800ad74:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
 800ad78:	fa5f f48b 	uxtb.w	r4, fp
 800ad7c:	eb05 2598 	add.w	r5, r5, r8, lsr #10
 800ad80:	f3cb 2b07 	ubfx	fp, fp, #8, #8
 800ad84:	eb07 2795 	add.w	r7, r7, r5, lsr #10
 800ad88:	f850 4024 	ldr.w	r4, [r0, r4, lsl #2]
 800ad8c:	f850 b02b 	ldr.w	fp, [r0, fp, lsl #2]
 800ad90:	eb02 2297 	add.w	r2, r2, r7, lsr #10
 800ad94:	eb04 2492 	add.w	r4, r4, r2, lsr #10
 800ad98:	eb0b 2b94 	add.w	fp, fp, r4, lsr #10
 800ad9c:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800ada0:	f3c9 0909 	ubfx	r9, r9, #0, #10
 800ada4:	f3ca 0a09 	ubfx	sl, sl, #0, #10
 800ada8:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800adac:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800adb0:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800adb4:	ea46 4909 	orr.w	r9, r6, r9, lsl #16
 800adb8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800adbc:	f3cb 0609 	ubfx	r6, fp, #0, #10
 800adc0:	f3c8 0809 	ubfx	r8, r8, #0, #10
 800adc4:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800adc8:	ea45 4808 	orr.w	r8, r5, r8, lsl #16
 800adcc:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 800add0:	ea46 4604 	orr.w	r6, r6, r4, lsl #16
 800add4:	ea43 430a 	orr.w	r3, r3, sl, lsl #16
 800add8:	ea4f 249b 	mov.w	r4, fp, lsr #10
 800addc:	4d36      	ldr	r5, [pc, #216]	; (800aeb8 <D80_1CH_HTONS_VOL_HP+0x1e4>)
 800adde:	9f01      	ldr	r7, [sp, #4]
 800ade0:	fb23 7505 	smlad	r5, r3, r5, r7
 800ade4:	4f35      	ldr	r7, [pc, #212]	; (800aebc <D80_1CH_HTONS_VOL_HP+0x1e8>)
 800ade6:	fb29 5507 	smlad	r5, r9, r7, r5
 800adea:	4f35      	ldr	r7, [pc, #212]	; (800aec0 <D80_1CH_HTONS_VOL_HP+0x1ec>)
 800adec:	fb28 5507 	smlad	r5, r8, r7, r5
 800adf0:	4f34      	ldr	r7, [pc, #208]	; (800aec4 <D80_1CH_HTONS_VOL_HP+0x1f0>)
 800adf2:	fb22 5507 	smlad	r5, r2, r7, r5
 800adf6:	f44f 3a80 	mov.w	sl, #65536	; 0x10000
 800adfa:	fb26 5b0a 	smlad	fp, r6, sl, r5
 800adfe:	4d32      	ldr	r5, [pc, #200]	; (800aec8 <D80_1CH_HTONS_VOL_HP+0x1f4>)
 800ae00:	fb23 cc05 	smlad	ip, r3, r5, ip
 800ae04:	4d31      	ldr	r5, [pc, #196]	; (800aecc <D80_1CH_HTONS_VOL_HP+0x1f8>)
 800ae06:	fb29 cc05 	smlad	ip, r9, r5, ip
 800ae0a:	f04f 154b 	mov.w	r5, #4915275	; 0x4b004b
 800ae0e:	fb28 c505 	smlad	r5, r8, r5, ip
 800ae12:	4f2f      	ldr	r7, [pc, #188]	; (800aed0 <D80_1CH_HTONS_VOL_HP+0x1fc>)
 800ae14:	fb22 5507 	smlad	r5, r2, r7, r5
 800ae18:	4f2e      	ldr	r7, [pc, #184]	; (800aed4 <D80_1CH_HTONS_VOL_HP+0x200>)
 800ae1a:	fb26 5507 	smlad	r5, r6, r7, r5
 800ae1e:	f04f 0a01 	mov.w	sl, #1
 800ae22:	9501      	str	r5, [sp, #4]
 800ae24:	fb23 fa0a 	smuad	sl, r3, sl
 800ae28:	4b2b      	ldr	r3, [pc, #172]	; (800aed8 <D80_1CH_HTONS_VOL_HP+0x204>)
 800ae2a:	fb29 a903 	smlad	r9, r9, r3, sl
 800ae2e:	4d2b      	ldr	r5, [pc, #172]	; (800aedc <D80_1CH_HTONS_VOL_HP+0x208>)
 800ae30:	fb28 9805 	smlad	r8, r8, r5, r9
 800ae34:	4d2a      	ldr	r5, [pc, #168]	; (800aee0 <D80_1CH_HTONS_VOL_HP+0x20c>)
 800ae36:	fb22 8205 	smlad	r2, r2, r5, r8
 800ae3a:	4b2a      	ldr	r3, [pc, #168]	; (800aee4 <D80_1CH_HTONS_VOL_HP+0x210>)
 800ae3c:	fb26 2c03 	smlad	ip, r6, r3, r2
 800ae40:	9b00      	ldr	r3, [sp, #0]
 800ae42:	9d04      	ldr	r5, [sp, #16]
 800ae44:	f5ab 3a7a 	sub.w	sl, fp, #256000	; 0x3e800
 800ae48:	4453      	add	r3, sl
 800ae4a:	461a      	mov	r2, r3
 800ae4c:	9b02      	ldr	r3, [sp, #8]
 800ae4e:	f8cd a008 	str.w	sl, [sp, #8]
 800ae52:	1ad2      	subs	r2, r2, r3
 800ae54:	17d7      	asrs	r7, r2, #31
 800ae56:	fba2 2305 	umull	r2, r3, r2, r5
 800ae5a:	fb05 3307 	mla	r3, r5, r7, r3
 800ae5e:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800ae62:	f143 0300 	adc.w	r3, r3, #0
 800ae66:	9d03      	ldr	r5, [sp, #12]
 800ae68:	029a      	lsls	r2, r3, #10
 800ae6a:	f04f 4600 	mov.w	r6, #2147483648	; 0x80000000
 800ae6e:	2700      	movs	r7, #0
 800ae70:	005b      	lsls	r3, r3, #1
 800ae72:	fbc5 6702 	smlal	r6, r7, r5, r2
 800ae76:	10ba      	asrs	r2, r7, #2
 800ae78:	9300      	str	r3, [sp, #0]
 800ae7a:	f302 020f 	ssat	r2, #16, r2
 800ae7e:	9b05      	ldr	r3, [sp, #20]
 800ae80:	f821 2b02 	strh.w	r2, [r1], #2
 800ae84:	4299      	cmp	r1, r3
 800ae86:	f47f af45 	bne.w	800ad14 <D80_1CH_HTONS_VOL_HP+0x40>
 800ae8a:	4623      	mov	r3, r4
 800ae8c:	9907      	ldr	r1, [sp, #28]
 800ae8e:	9801      	ldr	r0, [sp, #4]
 800ae90:	60c8      	str	r0, [r1, #12]
 800ae92:	9a00      	ldr	r2, [sp, #0]
 800ae94:	f8c1 c008 	str.w	ip, [r1, #8]
 800ae98:	4608      	mov	r0, r1
 800ae9a:	61cb      	str	r3, [r1, #28]
 800ae9c:	610a      	str	r2, [r1, #16]
 800ae9e:	f8c1 a014 	str.w	sl, [r1, #20]
 800aea2:	9906      	ldr	r1, [sp, #24]
 800aea4:	6181      	str	r1, [r0, #24]
 800aea6:	2000      	movs	r0, #0
 800aea8:	b009      	add	sp, #36	; 0x24
 800aeaa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800aeae:	f8dd a008 	ldr.w	sl, [sp, #8]
 800aeb2:	e7eb      	b.n	800ae8c <D80_1CH_HTONS_VOL_HP+0x1b8>
 800aeb4:	20000000 	.word	0x20000000
 800aeb8:	002d0024 	.word	0x002d0024
 800aebc:	001c0015 	.word	0x001c0015
 800aec0:	000f000a 	.word	0x000f000a
 800aec4:	00060003 	.word	0x00060003
 800aec8:	0037003f 	.word	0x0037003f
 800aecc:	00450049 	.word	0x00450049
 800aed0:	00490045 	.word	0x00490045
 800aed4:	003f0037 	.word	0x003f0037
 800aed8:	00030006 	.word	0x00030006
 800aedc:	000a000f 	.word	0x000a000f
 800aee0:	0015001c 	.word	0x0015001c
 800aee4:	0024002d 	.word	0x0024002d

0800aee8 <D128_1CH_HTONS_VOL_HP>:
 800aee8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeec:	b093      	sub	sp, #76	; 0x4c
 800aeee:	4614      	mov	r4, r2
 800aef0:	9211      	str	r2, [sp, #68]	; 0x44
 800aef2:	8cd3      	ldrh	r3, [r2, #38]	; 0x26
 800aef4:	6912      	ldr	r2, [r2, #16]
 800aef6:	9203      	str	r2, [sp, #12]
 800aef8:	4622      	mov	r2, r4
 800aefa:	4615      	mov	r5, r2
 800aefc:	6964      	ldr	r4, [r4, #20]
 800aefe:	9406      	str	r4, [sp, #24]
 800af00:	4614      	mov	r4, r2
 800af02:	6992      	ldr	r2, [r2, #24]
 800af04:	9210      	str	r2, [sp, #64]	; 0x40
 800af06:	68ea      	ldr	r2, [r5, #12]
 800af08:	9204      	str	r2, [sp, #16]
 800af0a:	6b2a      	ldr	r2, [r5, #48]	; 0x30
 800af0c:	69e6      	ldr	r6, [r4, #28]
 800af0e:	920d      	str	r2, [sp, #52]	; 0x34
 800af10:	68a4      	ldr	r4, [r4, #8]
 800af12:	6a2a      	ldr	r2, [r5, #32]
 800af14:	9405      	str	r4, [sp, #20]
 800af16:	920e      	str	r2, [sp, #56]	; 0x38
 800af18:	2b00      	cmp	r3, #0
 800af1a:	f000 8145 	beq.w	800b1a8 <D128_1CH_HTONS_VOL_HP+0x2c0>
 800af1e:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 800af22:	930f      	str	r3, [sp, #60]	; 0x3c
 800af24:	f8df 82dc 	ldr.w	r8, [pc, #732]	; 800b204 <D128_1CH_HTONS_VOL_HP+0x31c>
 800af28:	9107      	str	r1, [sp, #28]
 800af2a:	f100 0310 	add.w	r3, r0, #16
 800af2e:	4699      	mov	r9, r3
 800af30:	f1a9 0110 	sub.w	r1, r9, #16
 800af34:	c90e      	ldmia	r1, {r1, r2, r3}
 800af36:	f859 0c04 	ldr.w	r0, [r9, #-4]
 800af3a:	ba49      	rev16	r1, r1
 800af3c:	ba52      	rev16	r2, r2
 800af3e:	ba5b      	rev16	r3, r3
 800af40:	fa90 fa90 	rev16.w	sl, r0
 800af44:	f3c1 2007 	ubfx	r0, r1, #8, #8
 800af48:	b2cc      	uxtb	r4, r1
 800af4a:	f858 5020 	ldr.w	r5, [r8, r0, lsl #2]
 800af4e:	f858 4024 	ldr.w	r4, [r8, r4, lsl #2]
 800af52:	f3c1 4007 	ubfx	r0, r1, #16, #8
 800af56:	0e09      	lsrs	r1, r1, #24
 800af58:	4426      	add	r6, r4
 800af5a:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800af5e:	f858 7021 	ldr.w	r7, [r8, r1, lsl #2]
 800af62:	b2d0      	uxtb	r0, r2
 800af64:	eb05 2596 	add.w	r5, r5, r6, lsr #10
 800af68:	eb04 2b95 	add.w	fp, r4, r5, lsr #10
 800af6c:	f3c2 2107 	ubfx	r1, r2, #8, #8
 800af70:	f858 4020 	ldr.w	r4, [r8, r0, lsl #2]
 800af74:	f858 1021 	ldr.w	r1, [r8, r1, lsl #2]
 800af78:	eb07 279b 	add.w	r7, r7, fp, lsr #10
 800af7c:	f3c2 4007 	ubfx	r0, r2, #16, #8
 800af80:	0e12      	lsrs	r2, r2, #24
 800af82:	eb04 2497 	add.w	r4, r4, r7, lsr #10
 800af86:	9701      	str	r7, [sp, #4]
 800af88:	f858 0020 	ldr.w	r0, [r8, r0, lsl #2]
 800af8c:	4627      	mov	r7, r4
 800af8e:	f858 4022 	ldr.w	r4, [r8, r2, lsl #2]
 800af92:	9702      	str	r7, [sp, #8]
 800af94:	b2da      	uxtb	r2, r3
 800af96:	eb01 2197 	add.w	r1, r1, r7, lsr #10
 800af9a:	eb00 2c91 	add.w	ip, r0, r1, lsr #10
 800af9e:	f858 0022 	ldr.w	r0, [r8, r2, lsl #2]
 800afa2:	eb04 249c 	add.w	r4, r4, ip, lsr #10
 800afa6:	eb00 2e94 	add.w	lr, r0, r4, lsr #10
 800afaa:	f3c3 2207 	ubfx	r2, r3, #8, #8
 800afae:	f3c3 4007 	ubfx	r0, r3, #16, #8
 800afb2:	0e1b      	lsrs	r3, r3, #24
 800afb4:	f858 7020 	ldr.w	r7, [r8, r0, lsl #2]
 800afb8:	f858 2022 	ldr.w	r2, [r8, r2, lsl #2]
 800afbc:	f858 0023 	ldr.w	r0, [r8, r3, lsl #2]
 800afc0:	fa5f f38a 	uxtb.w	r3, sl
 800afc4:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800afc8:	960a      	str	r6, [sp, #40]	; 0x28
 800afca:	eb02 229e 	add.w	r2, r2, lr, lsr #10
 800afce:	f858 6023 	ldr.w	r6, [r8, r3, lsl #2]
 800afd2:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800afd6:	f3ca 2307 	ubfx	r3, sl, #8, #8
 800afda:	950b      	str	r5, [sp, #44]	; 0x2c
 800afdc:	eb07 2792 	add.w	r7, r7, r2, lsr #10
 800afe0:	f3ca 4507 	ubfx	r5, sl, #16, #8
 800afe4:	eb00 2097 	add.w	r0, r0, r7, lsr #10
 800afe8:	f858 3023 	ldr.w	r3, [r8, r3, lsl #2]
 800afec:	f858 5025 	ldr.w	r5, [r8, r5, lsl #2]
 800aff0:	ea4f 6a1a 	mov.w	sl, sl, lsr #24
 800aff4:	eb06 2690 	add.w	r6, r6, r0, lsr #10
 800aff8:	eb03 2396 	add.w	r3, r3, r6, lsr #10
 800affc:	f858 a02a 	ldr.w	sl, [r8, sl, lsl #2]
 800b000:	9308      	str	r3, [sp, #32]
 800b002:	eb05 2593 	add.w	r5, r5, r3, lsr #10
 800b006:	9b01      	ldr	r3, [sp, #4]
 800b008:	eb0a 2a95 	add.w	sl, sl, r5, lsr #10
 800b00c:	f8cd a024 	str.w	sl, [sp, #36]	; 0x24
 800b010:	f3c3 0a09 	ubfx	sl, r3, #0, #10
 800b014:	9b02      	ldr	r3, [sp, #8]
 800b016:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b01a:	9302      	str	r3, [sp, #8]
 800b01c:	9b08      	ldr	r3, [sp, #32]
 800b01e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800b022:	9308      	str	r3, [sp, #32]
 800b024:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b026:	f3c5 0509 	ubfx	r5, r5, #0, #10
 800b02a:	950c      	str	r5, [sp, #48]	; 0x30
 800b02c:	461d      	mov	r5, r3
 800b02e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b030:	f3ce 0e09 	ubfx	lr, lr, #0, #10
 800b034:	f3c2 0209 	ubfx	r2, r2, #0, #10
 800b038:	ea45 4303 	orr.w	r3, r5, r3, lsl #16
 800b03c:	ea42 420e 	orr.w	r2, r2, lr, lsl #16
 800b040:	9301      	str	r3, [sp, #4]
 800b042:	9b02      	ldr	r3, [sp, #8]
 800b044:	9202      	str	r2, [sp, #8]
 800b046:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b048:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b04a:	f3c7 0709 	ubfx	r7, r7, #0, #10
 800b04e:	f3c0 0009 	ubfx	r0, r0, #0, #10
 800b052:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800b056:	f3c1 0109 	ubfx	r1, r1, #0, #10
 800b05a:	f3c2 0709 	ubfx	r7, r2, #0, #10
 800b05e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800b062:	ea47 4505 	orr.w	r5, r7, r5, lsl #16
 800b066:	9b08      	ldr	r3, [sp, #32]
 800b068:	9f01      	ldr	r7, [sp, #4]
 800b06a:	f3cb 0b09 	ubfx	fp, fp, #0, #10
 800b06e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 800b072:	f3c6 0609 	ubfx	r6, r6, #0, #10
 800b076:	f3c4 0409 	ubfx	r4, r4, #0, #10
 800b07a:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800b07e:	46be      	mov	lr, r7
 800b080:	0a96      	lsrs	r6, r2, #10
 800b082:	ea4a 4a0b 	orr.w	sl, sl, fp, lsl #16
 800b086:	ea44 440c 	orr.w	r4, r4, ip, lsl #16
 800b08a:	4f49      	ldr	r7, [pc, #292]	; (800b1b0 <D128_1CH_HTONS_VOL_HP+0x2c8>)
 800b08c:	9a04      	ldr	r2, [sp, #16]
 800b08e:	fb2e 2e07 	smlad	lr, lr, r7, r2
 800b092:	4a48      	ldr	r2, [pc, #288]	; (800b1b4 <D128_1CH_HTONS_VOL_HP+0x2cc>)
 800b094:	fb2a ee02 	smlad	lr, sl, r2, lr
 800b098:	4a47      	ldr	r2, [pc, #284]	; (800b1b8 <D128_1CH_HTONS_VOL_HP+0x2d0>)
 800b09a:	fb21 ee02 	smlad	lr, r1, r2, lr
 800b09e:	4a47      	ldr	r2, [pc, #284]	; (800b1bc <D128_1CH_HTONS_VOL_HP+0x2d4>)
 800b0a0:	fb24 ee02 	smlad	lr, r4, r2, lr
 800b0a4:	4a46      	ldr	r2, [pc, #280]	; (800b1c0 <D128_1CH_HTONS_VOL_HP+0x2d8>)
 800b0a6:	9f02      	ldr	r7, [sp, #8]
 800b0a8:	fb27 ee02 	smlad	lr, r7, r2, lr
 800b0ac:	4a45      	ldr	r2, [pc, #276]	; (800b1c4 <D128_1CH_HTONS_VOL_HP+0x2dc>)
 800b0ae:	fb20 ee02 	smlad	lr, r0, r2, lr
 800b0b2:	4a45      	ldr	r2, [pc, #276]	; (800b1c8 <D128_1CH_HTONS_VOL_HP+0x2e0>)
 800b0b4:	fb23 e702 	smlad	r7, r3, r2, lr
 800b0b8:	f44f 3e80 	mov.w	lr, #65536	; 0x10000
 800b0bc:	fb25 7e0e 	smlad	lr, r5, lr, r7
 800b0c0:	9f01      	ldr	r7, [sp, #4]
 800b0c2:	4a42      	ldr	r2, [pc, #264]	; (800b1cc <D128_1CH_HTONS_VOL_HP+0x2e4>)
 800b0c4:	46bc      	mov	ip, r7
 800b0c6:	9f05      	ldr	r7, [sp, #20]
 800b0c8:	fb2c 7c02 	smlad	ip, ip, r2, r7
 800b0cc:	4a40      	ldr	r2, [pc, #256]	; (800b1d0 <D128_1CH_HTONS_VOL_HP+0x2e8>)
 800b0ce:	fb2a cc02 	smlad	ip, sl, r2, ip
 800b0d2:	4f40      	ldr	r7, [pc, #256]	; (800b1d4 <D128_1CH_HTONS_VOL_HP+0x2ec>)
 800b0d4:	fb21 cc07 	smlad	ip, r1, r7, ip
 800b0d8:	4f3f      	ldr	r7, [pc, #252]	; (800b1d8 <D128_1CH_HTONS_VOL_HP+0x2f0>)
 800b0da:	fb24 cc07 	smlad	ip, r4, r7, ip
 800b0de:	4f3f      	ldr	r7, [pc, #252]	; (800b1dc <D128_1CH_HTONS_VOL_HP+0x2f4>)
 800b0e0:	9a02      	ldr	r2, [sp, #8]
 800b0e2:	fb22 cc07 	smlad	ip, r2, r7, ip
 800b0e6:	4f3e      	ldr	r7, [pc, #248]	; (800b1e0 <D128_1CH_HTONS_VOL_HP+0x2f8>)
 800b0e8:	fb20 cc07 	smlad	ip, r0, r7, ip
 800b0ec:	4f3d      	ldr	r7, [pc, #244]	; (800b1e4 <D128_1CH_HTONS_VOL_HP+0x2fc>)
 800b0ee:	fb23 c707 	smlad	r7, r3, r7, ip
 800b0f2:	f8df c114 	ldr.w	ip, [pc, #276]	; 800b208 <D128_1CH_HTONS_VOL_HP+0x320>
 800b0f6:	fb25 720c 	smlad	r2, r5, ip, r7
 800b0fa:	f04f 0b01 	mov.w	fp, #1
 800b0fe:	9204      	str	r2, [sp, #16]
 800b100:	9f01      	ldr	r7, [sp, #4]
 800b102:	fb27 fb0b 	smuad	fp, r7, fp
 800b106:	4f38      	ldr	r7, [pc, #224]	; (800b1e8 <D128_1CH_HTONS_VOL_HP+0x300>)
 800b108:	fb2a ba07 	smlad	sl, sl, r7, fp
 800b10c:	4f37      	ldr	r7, [pc, #220]	; (800b1ec <D128_1CH_HTONS_VOL_HP+0x304>)
 800b10e:	fb21 aa07 	smlad	sl, r1, r7, sl
 800b112:	4f37      	ldr	r7, [pc, #220]	; (800b1f0 <D128_1CH_HTONS_VOL_HP+0x308>)
 800b114:	fb24 aa07 	smlad	sl, r4, r7, sl
 800b118:	4f36      	ldr	r7, [pc, #216]	; (800b1f4 <D128_1CH_HTONS_VOL_HP+0x30c>)
 800b11a:	9a02      	ldr	r2, [sp, #8]
 800b11c:	fb22 a707 	smlad	r7, r2, r7, sl
 800b120:	4a35      	ldr	r2, [pc, #212]	; (800b1f8 <D128_1CH_HTONS_VOL_HP+0x310>)
 800b122:	fb20 7702 	smlad	r7, r0, r2, r7
 800b126:	4a35      	ldr	r2, [pc, #212]	; (800b1fc <D128_1CH_HTONS_VOL_HP+0x314>)
 800b128:	fb23 7702 	smlad	r7, r3, r2, r7
 800b12c:	4b34      	ldr	r3, [pc, #208]	; (800b200 <D128_1CH_HTONS_VOL_HP+0x318>)
 800b12e:	fb25 7303 	smlad	r3, r5, r3, r7
 800b132:	9305      	str	r3, [sp, #20]
 800b134:	9b03      	ldr	r3, [sp, #12]
 800b136:	9c0e      	ldr	r4, [sp, #56]	; 0x38
 800b138:	f5ae 1e80 	sub.w	lr, lr, #1048576	; 0x100000
 800b13c:	4473      	add	r3, lr
 800b13e:	461a      	mov	r2, r3
 800b140:	9b06      	ldr	r3, [sp, #24]
 800b142:	f8cd e018 	str.w	lr, [sp, #24]
 800b146:	1ad2      	subs	r2, r2, r3
 800b148:	17d1      	asrs	r1, r2, #31
 800b14a:	fba2 2304 	umull	r2, r3, r2, r4
 800b14e:	fb04 3301 	mla	r3, r4, r1, r3
 800b152:	f112 4200 	adds.w	r2, r2, #2147483648	; 0x80000000
 800b156:	f143 0300 	adc.w	r3, r3, #0
 800b15a:	9c0d      	ldr	r4, [sp, #52]	; 0x34
 800b15c:	021a      	lsls	r2, r3, #8
 800b15e:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 800b162:	2100      	movs	r1, #0
 800b164:	fbc4 0102 	smlal	r0, r1, r4, r2
 800b168:	108a      	asrs	r2, r1, #2
 800b16a:	9907      	ldr	r1, [sp, #28]
 800b16c:	f302 020f 	ssat	r2, #16, r2
 800b170:	005b      	lsls	r3, r3, #1
 800b172:	f821 2b02 	strh.w	r2, [r1], #2
 800b176:	9303      	str	r3, [sp, #12]
 800b178:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b17a:	9107      	str	r1, [sp, #28]
 800b17c:	4299      	cmp	r1, r3
 800b17e:	f109 0910 	add.w	r9, r9, #16
 800b182:	f47f aed5 	bne.w	800af30 <D128_1CH_HTONS_VOL_HP+0x48>
 800b186:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800b188:	9905      	ldr	r1, [sp, #20]
 800b18a:	6091      	str	r1, [r2, #8]
 800b18c:	9904      	ldr	r1, [sp, #16]
 800b18e:	60d1      	str	r1, [r2, #12]
 800b190:	4613      	mov	r3, r2
 800b192:	61d6      	str	r6, [r2, #28]
 800b194:	9910      	ldr	r1, [sp, #64]	; 0x40
 800b196:	9a03      	ldr	r2, [sp, #12]
 800b198:	611a      	str	r2, [r3, #16]
 800b19a:	2000      	movs	r0, #0
 800b19c:	f8c3 e014 	str.w	lr, [r3, #20]
 800b1a0:	6199      	str	r1, [r3, #24]
 800b1a2:	b013      	add	sp, #76	; 0x4c
 800b1a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1a8:	f8dd e018 	ldr.w	lr, [sp, #24]
 800b1ac:	e7eb      	b.n	800b186 <D128_1CH_HTONS_VOL_HP+0x29e>
 800b1ae:	bf00      	nop
 800b1b0:	00780069 	.word	0x00780069
 800b1b4:	005b004e 	.word	0x005b004e
 800b1b8:	00420037 	.word	0x00420037
 800b1bc:	002d0024 	.word	0x002d0024
 800b1c0:	001c0015 	.word	0x001c0015
 800b1c4:	000f000a 	.word	0x000f000a
 800b1c8:	00060003 	.word	0x00060003
 800b1cc:	00880096 	.word	0x00880096
 800b1d0:	00a200ac 	.word	0x00a200ac
 800b1d4:	00b400ba 	.word	0x00b400ba
 800b1d8:	00be00c0 	.word	0x00be00c0
 800b1dc:	00c000be 	.word	0x00c000be
 800b1e0:	00ba00b4 	.word	0x00ba00b4
 800b1e4:	00ac00a2 	.word	0x00ac00a2
 800b1e8:	00030006 	.word	0x00030006
 800b1ec:	000a000f 	.word	0x000a000f
 800b1f0:	0015001c 	.word	0x0015001c
 800b1f4:	0024002d 	.word	0x0024002d
 800b1f8:	00370042 	.word	0x00370042
 800b1fc:	004e005b 	.word	0x004e005b
 800b200:	00690078 	.word	0x00690078
 800b204:	20000000 	.word	0x20000000
 800b208:	00960088 	.word	0x00960088

0800b20c <PDM_Filter_Init>:
 800b20c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b20e:	2240      	movs	r2, #64	; 0x40
 800b210:	4604      	mov	r4, r0
 800b212:	2100      	movs	r1, #0
 800b214:	300c      	adds	r0, #12
 800b216:	f000 fb1f 	bl	800b858 <memset>
 800b21a:	493b      	ldr	r1, [pc, #236]	; (800b308 <PDM_Filter_Init+0xfc>)
 800b21c:	483b      	ldr	r0, [pc, #236]	; (800b30c <PDM_Filter_Init+0x100>)
 800b21e:	f000 f98d 	bl	800b53c <CRC_Lock>
 800b222:	8822      	ldrh	r2, [r4, #0]
 800b224:	8963      	ldrh	r3, [r4, #10]
 800b226:	4938      	ldr	r1, [pc, #224]	; (800b308 <PDM_Filter_Init+0xfc>)
 800b228:	8925      	ldrh	r5, [r4, #8]
 800b22a:	86a3      	strh	r3, [r4, #52]	; 0x34
 800b22c:	2801      	cmp	r0, #1
 800b22e:	f04f 0300 	mov.w	r3, #0
 800b232:	bf18      	it	ne
 800b234:	2100      	movne	r1, #0
 800b236:	2a01      	cmp	r2, #1
 800b238:	6461      	str	r1, [r4, #68]	; 0x44
 800b23a:	86e5      	strh	r5, [r4, #54]	; 0x36
 800b23c:	61a3      	str	r3, [r4, #24]
 800b23e:	6123      	str	r3, [r4, #16]
 800b240:	6163      	str	r3, [r4, #20]
 800b242:	60e3      	str	r3, [r4, #12]
 800b244:	6263      	str	r3, [r4, #36]	; 0x24
 800b246:	61e3      	str	r3, [r4, #28]
 800b248:	6223      	str	r3, [r4, #32]
 800b24a:	6423      	str	r3, [r4, #64]	; 0x40
 800b24c:	d918      	bls.n	800b280 <PDM_Filter_Init+0x74>
 800b24e:	2003      	movs	r0, #3
 800b250:	2302      	movs	r3, #2
 800b252:	8862      	ldrh	r2, [r4, #2]
 800b254:	2a01      	cmp	r2, #1
 800b256:	d91d      	bls.n	800b294 <PDM_Filter_Init+0x88>
 800b258:	2140      	movs	r1, #64	; 0x40
 800b25a:	2300      	movs	r3, #0
 800b25c:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800b25e:	f1b2 1f01 	cmp.w	r2, #65537	; 0x10001
 800b262:	6862      	ldr	r2, [r4, #4]
 800b264:	bf04      	itt	eq
 800b266:	6421      	streq	r1, [r4, #64]	; 0x40
 800b268:	460b      	moveq	r3, r1
 800b26a:	b11a      	cbz	r2, 800b274 <PDM_Filter_Init+0x68>
 800b26c:	f043 0310 	orr.w	r3, r3, #16
 800b270:	6423      	str	r3, [r4, #64]	; 0x40
 800b272:	62e2      	str	r2, [r4, #44]	; 0x2c
 800b274:	2200      	movs	r2, #0
 800b276:	8722      	strh	r2, [r4, #56]	; 0x38
 800b278:	b908      	cbnz	r0, 800b27e <PDM_Filter_Init+0x72>
 800b27a:	3380      	adds	r3, #128	; 0x80
 800b27c:	6423      	str	r3, [r4, #64]	; 0x40
 800b27e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b280:	4d23      	ldr	r5, [pc, #140]	; (800b310 <PDM_Filter_Init+0x104>)
 800b282:	d010      	beq.n	800b2a6 <PDM_Filter_Init+0x9a>
 800b284:	782a      	ldrb	r2, [r5, #0]
 800b286:	2a01      	cmp	r2, #1
 800b288:	d027      	beq.n	800b2da <PDM_Filter_Init+0xce>
 800b28a:	8862      	ldrh	r2, [r4, #2]
 800b28c:	2a01      	cmp	r2, #1
 800b28e:	f04f 0001 	mov.w	r0, #1
 800b292:	d8e1      	bhi.n	800b258 <PDM_Filter_Init+0x4c>
 800b294:	d001      	beq.n	800b29a <PDM_Filter_Init+0x8e>
 800b296:	4618      	mov	r0, r3
 800b298:	e7de      	b.n	800b258 <PDM_Filter_Init+0x4c>
 800b29a:	2220      	movs	r2, #32
 800b29c:	4618      	mov	r0, r3
 800b29e:	6422      	str	r2, [r4, #64]	; 0x40
 800b2a0:	4613      	mov	r3, r2
 800b2a2:	2160      	movs	r1, #96	; 0x60
 800b2a4:	e7da      	b.n	800b25c <PDM_Filter_Init+0x50>
 800b2a6:	7829      	ldrb	r1, [r5, #0]
 800b2a8:	2900      	cmp	r1, #0
 800b2aa:	d1ee      	bne.n	800b28a <PDM_Filter_Init+0x7e>
 800b2ac:	4919      	ldr	r1, [pc, #100]	; (800b314 <PDM_Filter_Init+0x108>)
 800b2ae:	f8df e06c 	ldr.w	lr, [pc, #108]	; 800b31c <PDM_Filter_Init+0x110>
 800b2b2:	4f19      	ldr	r7, [pc, #100]	; (800b318 <PDM_Filter_Init+0x10c>)
 800b2b4:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800b2b8:	684a      	ldr	r2, [r1, #4]
 800b2ba:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800b2be:	ea02 0007 	and.w	r0, r2, r7
 800b2c2:	4303      	orrs	r3, r0
 800b2c4:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800b2c8:	4413      	add	r3, r2
 800b2ca:	f841 3f04 	str.w	r3, [r1, #4]!
 800b2ce:	428e      	cmp	r6, r1
 800b2d0:	d1f2      	bne.n	800b2b8 <PDM_Filter_Init+0xac>
 800b2d2:	2001      	movs	r0, #1
 800b2d4:	7028      	strb	r0, [r5, #0]
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	e7bb      	b.n	800b252 <PDM_Filter_Init+0x46>
 800b2da:	490e      	ldr	r1, [pc, #56]	; (800b314 <PDM_Filter_Init+0x108>)
 800b2dc:	f8df e03c 	ldr.w	lr, [pc, #60]	; 800b31c <PDM_Filter_Init+0x110>
 800b2e0:	4f0d      	ldr	r7, [pc, #52]	; (800b318 <PDM_Filter_Init+0x10c>)
 800b2e2:	f501 6680 	add.w	r6, r1, #1024	; 0x400
 800b2e6:	684a      	ldr	r2, [r1, #4]
 800b2e8:	ea0e 5302 	and.w	r3, lr, r2, lsl #20
 800b2ec:	ea02 0007 	and.w	r0, r2, r7
 800b2f0:	4303      	orrs	r3, r0
 800b2f2:	f3c2 5209 	ubfx	r2, r2, #20, #10
 800b2f6:	4413      	add	r3, r2
 800b2f8:	f841 3f04 	str.w	r3, [r1, #4]!
 800b2fc:	428e      	cmp	r6, r1
 800b2fe:	d1f2      	bne.n	800b2e6 <PDM_Filter_Init+0xda>
 800b300:	2300      	movs	r3, #0
 800b302:	702b      	strb	r3, [r5, #0]
 800b304:	e7c1      	b.n	800b28a <PDM_Filter_Init+0x7e>
 800b306:	bf00      	nop
 800b308:	b5e8b5cd 	.word	0xb5e8b5cd
 800b30c:	f407a5c2 	.word	0xf407a5c2
 800b310:	2000052c 	.word	0x2000052c
 800b314:	1ffffffc 	.word	0x1ffffffc
 800b318:	000ffc00 	.word	0x000ffc00
 800b31c:	3ff00000 	.word	0x3ff00000

0800b320 <PDM_Filter_setConfig>:
 800b320:	4b66      	ldr	r3, [pc, #408]	; (800b4bc <PDM_Filter_setConfig+0x19c>)
 800b322:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800b324:	429a      	cmp	r2, r3
 800b326:	d001      	beq.n	800b32c <PDM_Filter_setConfig+0xc>
 800b328:	2004      	movs	r0, #4
 800b32a:	4770      	bx	lr
 800b32c:	b530      	push	{r4, r5, lr}
 800b32e:	880a      	ldrh	r2, [r1, #0]
 800b330:	6c03      	ldr	r3, [r0, #64]	; 0x40
 800b332:	ed2d 8b04 	vpush	{d8-d9}
 800b336:	4604      	mov	r4, r0
 800b338:	460d      	mov	r5, r1
 800b33a:	1e51      	subs	r1, r2, #1
 800b33c:	f423 7080 	bic.w	r0, r3, #256	; 0x100
 800b340:	2906      	cmp	r1, #6
 800b342:	b083      	sub	sp, #12
 800b344:	6420      	str	r0, [r4, #64]	; 0x40
 800b346:	d91a      	bls.n	800b37e <PDM_Filter_setConfig+0x5e>
 800b348:	2008      	movs	r0, #8
 800b34a:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800b34e:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800b352:	4299      	cmp	r1, r3
 800b354:	d07e      	beq.n	800b454 <PDM_Filter_setConfig+0x134>
 800b356:	f113 0f0c 	cmn.w	r3, #12
 800b35a:	da2a      	bge.n	800b3b2 <PDM_Filter_setConfig+0x92>
 800b35c:	f64f 73f4 	movw	r3, #65524	; 0xfff4
 800b360:	3040      	adds	r0, #64	; 0x40
 800b362:	80ab      	strh	r3, [r5, #4]
 800b364:	8622      	strh	r2, [r4, #48]	; 0x30
 800b366:	886b      	ldrh	r3, [r5, #2]
 800b368:	8663      	strh	r3, [r4, #50]	; 0x32
 800b36a:	b920      	cbnz	r0, 800b376 <PDM_Filter_setConfig+0x56>
 800b36c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b36e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800b372:	6423      	str	r3, [r4, #64]	; 0x40
 800b374:	2000      	movs	r0, #0
 800b376:	b003      	add	sp, #12
 800b378:	ecbd 8b04 	vpop	{d8-d9}
 800b37c:	bd30      	pop	{r4, r5, pc}
 800b37e:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800b380:	4291      	cmp	r1, r2
 800b382:	d06c      	beq.n	800b45e <PDM_Filter_setConfig+0x13e>
 800b384:	f423 7387 	bic.w	r3, r3, #270	; 0x10e
 800b388:	f023 0301 	bic.w	r3, r3, #1
 800b38c:	4313      	orrs	r3, r2
 800b38e:	f003 0170 	and.w	r1, r3, #112	; 0x70
 800b392:	6423      	str	r3, [r4, #64]	; 0x40
 800b394:	2970      	cmp	r1, #112	; 0x70
 800b396:	f003 030f 	and.w	r3, r3, #15
 800b39a:	f103 33ff 	add.w	r3, r3, #4294967295	; 0xffffffff
 800b39e:	d066      	beq.n	800b46e <PDM_Filter_setConfig+0x14e>
 800b3a0:	2b06      	cmp	r3, #6
 800b3a2:	f200 8089 	bhi.w	800b4b8 <PDM_Filter_setConfig+0x198>
 800b3a6:	e8df f003 	tbb	[pc, r3]
 800b3aa:	4f52      	.short	0x4f52
 800b3ac:	3d43494c 	.word	0x3d43494c
 800b3b0:	46          	.byte	0x46
 800b3b1:	00          	.byte	0x00
 800b3b2:	2b33      	cmp	r3, #51	; 0x33
 800b3b4:	dc32      	bgt.n	800b41c <PDM_Filter_setConfig+0xfc>
 800b3b6:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800b3b8:	f002 020f 	and.w	r2, r2, #15
 800b3bc:	3a01      	subs	r2, #1
 800b3be:	2a06      	cmp	r2, #6
 800b3c0:	d872      	bhi.n	800b4a8 <PDM_Filter_setConfig+0x188>
 800b3c2:	493f      	ldr	r1, [pc, #252]	; (800b4c0 <PDM_Filter_setConfig+0x1a0>)
 800b3c4:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b3c8:	ed92 9a00 	vldr	s18, [r2]
 800b3cc:	ed92 8a07 	vldr	s16, [r2, #28]
 800b3d0:	9001      	str	r0, [sp, #4]
 800b3d2:	ee07 3a90 	vmov	s15, r3
 800b3d6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b3da:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 800b3de:	eec7 0aa0 	vdiv.f32	s1, s15, s1
 800b3e2:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 800b3e6:	f001 fa0f 	bl	800c808 <powf>
 800b3ea:	eddf 0a36 	vldr	s1, [pc, #216]	; 800b4c4 <PDM_Filter_setConfig+0x1a4>
 800b3ee:	eef0 8a40 	vmov.f32	s17, s0
 800b3f2:	ee70 0ac9 	vsub.f32	s1, s1, s18
 800b3f6:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 800b3fa:	f001 fa05 	bl	800c808 <powf>
 800b3fe:	ee28 8a28 	vmul.f32	s16, s16, s17
 800b402:	ee28 0a00 	vmul.f32	s0, s16, s0
 800b406:	f001 fa63 	bl	800c8d0 <roundf>
 800b40a:	eebc 0ac0 	vcvt.u32.f32	s0, s0
 800b40e:	88ab      	ldrh	r3, [r5, #4]
 800b410:	882a      	ldrh	r2, [r5, #0]
 800b412:	9801      	ldr	r0, [sp, #4]
 800b414:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
 800b418:	8723      	strh	r3, [r4, #56]	; 0x38
 800b41a:	e7a3      	b.n	800b364 <PDM_Filter_setConfig+0x44>
 800b41c:	2333      	movs	r3, #51	; 0x33
 800b41e:	3040      	adds	r0, #64	; 0x40
 800b420:	80ab      	strh	r3, [r5, #4]
 800b422:	e79f      	b.n	800b364 <PDM_Filter_setConfig+0x44>
 800b424:	4b28      	ldr	r3, [pc, #160]	; (800b4c8 <PDM_Filter_setConfig+0x1a8>)
 800b426:	64a3      	str	r3, [r4, #72]	; 0x48
 800b428:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800b42c:	2000      	movs	r0, #0
 800b42e:	e792      	b.n	800b356 <PDM_Filter_setConfig+0x36>
 800b430:	4b26      	ldr	r3, [pc, #152]	; (800b4cc <PDM_Filter_setConfig+0x1ac>)
 800b432:	64a3      	str	r3, [r4, #72]	; 0x48
 800b434:	e7f8      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b436:	4b26      	ldr	r3, [pc, #152]	; (800b4d0 <PDM_Filter_setConfig+0x1b0>)
 800b438:	64a3      	str	r3, [r4, #72]	; 0x48
 800b43a:	e7f5      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b43c:	4b25      	ldr	r3, [pc, #148]	; (800b4d4 <PDM_Filter_setConfig+0x1b4>)
 800b43e:	64a3      	str	r3, [r4, #72]	; 0x48
 800b440:	e7f2      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b442:	4b25      	ldr	r3, [pc, #148]	; (800b4d8 <PDM_Filter_setConfig+0x1b8>)
 800b444:	64a3      	str	r3, [r4, #72]	; 0x48
 800b446:	e7ef      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b448:	4b24      	ldr	r3, [pc, #144]	; (800b4dc <PDM_Filter_setConfig+0x1bc>)
 800b44a:	64a3      	str	r3, [r4, #72]	; 0x48
 800b44c:	e7ec      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b44e:	4b24      	ldr	r3, [pc, #144]	; (800b4e0 <PDM_Filter_setConfig+0x1c0>)
 800b450:	64a3      	str	r3, [r4, #72]	; 0x48
 800b452:	e7e9      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b454:	8e21      	ldrh	r1, [r4, #48]	; 0x30
 800b456:	4291      	cmp	r1, r2
 800b458:	f47f af7d 	bne.w	800b356 <PDM_Filter_setConfig+0x36>
 800b45c:	e783      	b.n	800b366 <PDM_Filter_setConfig+0x46>
 800b45e:	f9b5 3004 	ldrsh.w	r3, [r5, #4]
 800b462:	f9b4 1038 	ldrsh.w	r1, [r4, #56]	; 0x38
 800b466:	4299      	cmp	r1, r3
 800b468:	d023      	beq.n	800b4b2 <PDM_Filter_setConfig+0x192>
 800b46a:	2000      	movs	r0, #0
 800b46c:	e773      	b.n	800b356 <PDM_Filter_setConfig+0x36>
 800b46e:	2b06      	cmp	r3, #6
 800b470:	d822      	bhi.n	800b4b8 <PDM_Filter_setConfig+0x198>
 800b472:	e8df f003 	tbb	[pc, r3]
 800b476:	1316      	.short	0x1316
 800b478:	070a0d10 	.word	0x070a0d10
 800b47c:	04          	.byte	0x04
 800b47d:	00          	.byte	0x00
 800b47e:	4b19      	ldr	r3, [pc, #100]	; (800b4e4 <PDM_Filter_setConfig+0x1c4>)
 800b480:	64a3      	str	r3, [r4, #72]	; 0x48
 800b482:	e7d1      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b484:	4b18      	ldr	r3, [pc, #96]	; (800b4e8 <PDM_Filter_setConfig+0x1c8>)
 800b486:	64a3      	str	r3, [r4, #72]	; 0x48
 800b488:	e7ce      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b48a:	4b18      	ldr	r3, [pc, #96]	; (800b4ec <PDM_Filter_setConfig+0x1cc>)
 800b48c:	64a3      	str	r3, [r4, #72]	; 0x48
 800b48e:	e7cb      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b490:	4b17      	ldr	r3, [pc, #92]	; (800b4f0 <PDM_Filter_setConfig+0x1d0>)
 800b492:	64a3      	str	r3, [r4, #72]	; 0x48
 800b494:	e7c8      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b496:	4b17      	ldr	r3, [pc, #92]	; (800b4f4 <PDM_Filter_setConfig+0x1d4>)
 800b498:	64a3      	str	r3, [r4, #72]	; 0x48
 800b49a:	e7c5      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b49c:	4b16      	ldr	r3, [pc, #88]	; (800b4f8 <PDM_Filter_setConfig+0x1d8>)
 800b49e:	64a3      	str	r3, [r4, #72]	; 0x48
 800b4a0:	e7c2      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b4a2:	4b16      	ldr	r3, [pc, #88]	; (800b4fc <PDM_Filter_setConfig+0x1dc>)
 800b4a4:	64a3      	str	r3, [r4, #72]	; 0x48
 800b4a6:	e7bf      	b.n	800b428 <PDM_Filter_setConfig+0x108>
 800b4a8:	ed9f 8a15 	vldr	s16, [pc, #84]	; 800b500 <PDM_Filter_setConfig+0x1e0>
 800b4ac:	eeb0 9a48 	vmov.f32	s18, s16
 800b4b0:	e78e      	b.n	800b3d0 <PDM_Filter_setConfig+0xb0>
 800b4b2:	886b      	ldrh	r3, [r5, #2]
 800b4b4:	8663      	strh	r3, [r4, #50]	; 0x32
 800b4b6:	e759      	b.n	800b36c <PDM_Filter_setConfig+0x4c>
 800b4b8:	2000      	movs	r0, #0
 800b4ba:	e746      	b.n	800b34a <PDM_Filter_setConfig+0x2a>
 800b4bc:	b5e8b5cd 	.word	0xb5e8b5cd
 800b4c0:	0800d1b0 	.word	0x0800d1b0
 800b4c4:	42000000 	.word	0x42000000
 800b4c8:	0800988d 	.word	0x0800988d
 800b4cc:	0800976d 	.word	0x0800976d
 800b4d0:	08009a1d 	.word	0x08009a1d
 800b4d4:	0800a261 	.word	0x0800a261
 800b4d8:	08009fc1 	.word	0x08009fc1
 800b4dc:	08009da1 	.word	0x08009da1
 800b4e0:	08009bb5 	.word	0x08009bb5
 800b4e4:	0800a86d 	.word	0x0800a86d
 800b4e8:	0800a735 	.word	0x0800a735
 800b4ec:	0800a651 	.word	0x0800a651
 800b4f0:	0800aee9 	.word	0x0800aee9
 800b4f4:	0800acd5 	.word	0x0800acd5
 800b4f8:	0800ab1d 	.word	0x0800ab1d
 800b4fc:	0800a9b1 	.word	0x0800a9b1
 800b500:	00000000 	.word	0x00000000

0800b504 <PDM_Filter>:
 800b504:	b410      	push	{r4}
 800b506:	4b0c      	ldr	r3, [pc, #48]	; (800b538 <PDM_Filter+0x34>)
 800b508:	6c54      	ldr	r4, [r2, #68]	; 0x44
 800b50a:	429c      	cmp	r4, r3
 800b50c:	d003      	beq.n	800b516 <PDM_Filter+0x12>
 800b50e:	2004      	movs	r0, #4
 800b510:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b514:	4770      	bx	lr
 800b516:	6c13      	ldr	r3, [r2, #64]	; 0x40
 800b518:	05dc      	lsls	r4, r3, #23
 800b51a:	d407      	bmi.n	800b52c <PDM_Filter+0x28>
 800b51c:	f013 0f80 	tst.w	r3, #128	; 0x80
 800b520:	bf14      	ite	ne
 800b522:	2020      	movne	r0, #32
 800b524:	2030      	moveq	r0, #48	; 0x30
 800b526:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b52a:	4770      	bx	lr
 800b52c:	6c93      	ldr	r3, [r2, #72]	; 0x48
 800b52e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b532:	320c      	adds	r2, #12
 800b534:	4718      	bx	r3
 800b536:	bf00      	nop
 800b538:	b5e8b5cd 	.word	0xb5e8b5cd

0800b53c <CRC_Lock>:
 800b53c:	4a17      	ldr	r2, [pc, #92]	; (800b59c <CRC_Lock+0x60>)
 800b53e:	6813      	ldr	r3, [r2, #0]
 800b540:	b410      	push	{r4}
 800b542:	f023 0301 	bic.w	r3, r3, #1
 800b546:	4c16      	ldr	r4, [pc, #88]	; (800b5a0 <CRC_Lock+0x64>)
 800b548:	6013      	str	r3, [r2, #0]
 800b54a:	6823      	ldr	r3, [r4, #0]
 800b54c:	b933      	cbnz	r3, 800b55c <CRC_Lock+0x20>
 800b54e:	4b15      	ldr	r3, [pc, #84]	; (800b5a4 <CRC_Lock+0x68>)
 800b550:	681b      	ldr	r3, [r3, #0]
 800b552:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800b556:	f5b3 6f8a 	cmp.w	r3, #1104	; 0x450
 800b55a:	d00f      	beq.n	800b57c <CRC_Lock+0x40>
 800b55c:	4a12      	ldr	r2, [pc, #72]	; (800b5a8 <CRC_Lock+0x6c>)
 800b55e:	2301      	movs	r3, #1
 800b560:	6013      	str	r3, [r2, #0]
 800b562:	6813      	ldr	r3, [r2, #0]
 800b564:	2b00      	cmp	r3, #0
 800b566:	d1fc      	bne.n	800b562 <CRC_Lock+0x26>
 800b568:	4b10      	ldr	r3, [pc, #64]	; (800b5ac <CRC_Lock+0x70>)
 800b56a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b56e:	6018      	str	r0, [r3, #0]
 800b570:	6818      	ldr	r0, [r3, #0]
 800b572:	1a08      	subs	r0, r1, r0
 800b574:	fab0 f080 	clz	r0, r0
 800b578:	0940      	lsrs	r0, r0, #5
 800b57a:	4770      	bx	lr
 800b57c:	4a0c      	ldr	r2, [pc, #48]	; (800b5b0 <CRC_Lock+0x74>)
 800b57e:	2301      	movs	r3, #1
 800b580:	6013      	str	r3, [r2, #0]
 800b582:	6813      	ldr	r3, [r2, #0]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d1fc      	bne.n	800b582 <CRC_Lock+0x46>
 800b588:	4b0a      	ldr	r3, [pc, #40]	; (800b5b4 <CRC_Lock+0x78>)
 800b58a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b58e:	6018      	str	r0, [r3, #0]
 800b590:	6818      	ldr	r0, [r3, #0]
 800b592:	1a40      	subs	r0, r0, r1
 800b594:	fab0 f080 	clz	r0, r0
 800b598:	0940      	lsrs	r0, r0, #5
 800b59a:	4770      	bx	lr
 800b59c:	e0002000 	.word	0xe0002000
 800b5a0:	e0042000 	.word	0xe0042000
 800b5a4:	5c001000 	.word	0x5c001000
 800b5a8:	40023008 	.word	0x40023008
 800b5ac:	40023000 	.word	0x40023000
 800b5b0:	58024c08 	.word	0x58024c08
 800b5b4:	58024c00 	.word	0x58024c00

0800b5b8 <std>:
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	b510      	push	{r4, lr}
 800b5bc:	4604      	mov	r4, r0
 800b5be:	e9c0 3300 	strd	r3, r3, [r0]
 800b5c2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5c6:	6083      	str	r3, [r0, #8]
 800b5c8:	8181      	strh	r1, [r0, #12]
 800b5ca:	6643      	str	r3, [r0, #100]	; 0x64
 800b5cc:	81c2      	strh	r2, [r0, #14]
 800b5ce:	6183      	str	r3, [r0, #24]
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	2208      	movs	r2, #8
 800b5d4:	305c      	adds	r0, #92	; 0x5c
 800b5d6:	f000 f93f 	bl	800b858 <memset>
 800b5da:	4b0d      	ldr	r3, [pc, #52]	; (800b610 <std+0x58>)
 800b5dc:	6263      	str	r3, [r4, #36]	; 0x24
 800b5de:	4b0d      	ldr	r3, [pc, #52]	; (800b614 <std+0x5c>)
 800b5e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5e2:	4b0d      	ldr	r3, [pc, #52]	; (800b618 <std+0x60>)
 800b5e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5e6:	4b0d      	ldr	r3, [pc, #52]	; (800b61c <std+0x64>)
 800b5e8:	6323      	str	r3, [r4, #48]	; 0x30
 800b5ea:	4b0d      	ldr	r3, [pc, #52]	; (800b620 <std+0x68>)
 800b5ec:	6224      	str	r4, [r4, #32]
 800b5ee:	429c      	cmp	r4, r3
 800b5f0:	d006      	beq.n	800b600 <std+0x48>
 800b5f2:	f103 0268 	add.w	r2, r3, #104	; 0x68
 800b5f6:	4294      	cmp	r4, r2
 800b5f8:	d002      	beq.n	800b600 <std+0x48>
 800b5fa:	33d0      	adds	r3, #208	; 0xd0
 800b5fc:	429c      	cmp	r4, r3
 800b5fe:	d105      	bne.n	800b60c <std+0x54>
 800b600:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b604:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b608:	f000 b99e 	b.w	800b948 <__retarget_lock_init_recursive>
 800b60c:	bd10      	pop	{r4, pc}
 800b60e:	bf00      	nop
 800b610:	0800b761 	.word	0x0800b761
 800b614:	0800b783 	.word	0x0800b783
 800b618:	0800b7bb 	.word	0x0800b7bb
 800b61c:	0800b7df 	.word	0x0800b7df
 800b620:	20003264 	.word	0x20003264

0800b624 <stdio_exit_handler>:
 800b624:	4a02      	ldr	r2, [pc, #8]	; (800b630 <stdio_exit_handler+0xc>)
 800b626:	4903      	ldr	r1, [pc, #12]	; (800b634 <stdio_exit_handler+0x10>)
 800b628:	4803      	ldr	r0, [pc, #12]	; (800b638 <stdio_exit_handler+0x14>)
 800b62a:	f000 b869 	b.w	800b700 <_fwalk_sglue>
 800b62e:	bf00      	nop
 800b630:	200004b4 	.word	0x200004b4
 800b634:	0800c4a5 	.word	0x0800c4a5
 800b638:	200004c0 	.word	0x200004c0

0800b63c <cleanup_stdio>:
 800b63c:	6841      	ldr	r1, [r0, #4]
 800b63e:	4b0c      	ldr	r3, [pc, #48]	; (800b670 <cleanup_stdio+0x34>)
 800b640:	4299      	cmp	r1, r3
 800b642:	b510      	push	{r4, lr}
 800b644:	4604      	mov	r4, r0
 800b646:	d001      	beq.n	800b64c <cleanup_stdio+0x10>
 800b648:	f000 ff2c 	bl	800c4a4 <_fflush_r>
 800b64c:	68a1      	ldr	r1, [r4, #8]
 800b64e:	4b09      	ldr	r3, [pc, #36]	; (800b674 <cleanup_stdio+0x38>)
 800b650:	4299      	cmp	r1, r3
 800b652:	d002      	beq.n	800b65a <cleanup_stdio+0x1e>
 800b654:	4620      	mov	r0, r4
 800b656:	f000 ff25 	bl	800c4a4 <_fflush_r>
 800b65a:	68e1      	ldr	r1, [r4, #12]
 800b65c:	4b06      	ldr	r3, [pc, #24]	; (800b678 <cleanup_stdio+0x3c>)
 800b65e:	4299      	cmp	r1, r3
 800b660:	d004      	beq.n	800b66c <cleanup_stdio+0x30>
 800b662:	4620      	mov	r0, r4
 800b664:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b668:	f000 bf1c 	b.w	800c4a4 <_fflush_r>
 800b66c:	bd10      	pop	{r4, pc}
 800b66e:	bf00      	nop
 800b670:	20003264 	.word	0x20003264
 800b674:	200032cc 	.word	0x200032cc
 800b678:	20003334 	.word	0x20003334

0800b67c <global_stdio_init.part.0>:
 800b67c:	b510      	push	{r4, lr}
 800b67e:	4b0b      	ldr	r3, [pc, #44]	; (800b6ac <global_stdio_init.part.0+0x30>)
 800b680:	4c0b      	ldr	r4, [pc, #44]	; (800b6b0 <global_stdio_init.part.0+0x34>)
 800b682:	4a0c      	ldr	r2, [pc, #48]	; (800b6b4 <global_stdio_init.part.0+0x38>)
 800b684:	601a      	str	r2, [r3, #0]
 800b686:	4620      	mov	r0, r4
 800b688:	2200      	movs	r2, #0
 800b68a:	2104      	movs	r1, #4
 800b68c:	f7ff ff94 	bl	800b5b8 <std>
 800b690:	f104 0068 	add.w	r0, r4, #104	; 0x68
 800b694:	2201      	movs	r2, #1
 800b696:	2109      	movs	r1, #9
 800b698:	f7ff ff8e 	bl	800b5b8 <std>
 800b69c:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 800b6a0:	2202      	movs	r2, #2
 800b6a2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6a6:	2112      	movs	r1, #18
 800b6a8:	f7ff bf86 	b.w	800b5b8 <std>
 800b6ac:	2000339c 	.word	0x2000339c
 800b6b0:	20003264 	.word	0x20003264
 800b6b4:	0800b625 	.word	0x0800b625

0800b6b8 <__sfp_lock_acquire>:
 800b6b8:	4801      	ldr	r0, [pc, #4]	; (800b6c0 <__sfp_lock_acquire+0x8>)
 800b6ba:	f000 b946 	b.w	800b94a <__retarget_lock_acquire_recursive>
 800b6be:	bf00      	nop
 800b6c0:	200033a5 	.word	0x200033a5

0800b6c4 <__sfp_lock_release>:
 800b6c4:	4801      	ldr	r0, [pc, #4]	; (800b6cc <__sfp_lock_release+0x8>)
 800b6c6:	f000 b941 	b.w	800b94c <__retarget_lock_release_recursive>
 800b6ca:	bf00      	nop
 800b6cc:	200033a5 	.word	0x200033a5

0800b6d0 <__sinit>:
 800b6d0:	b510      	push	{r4, lr}
 800b6d2:	4604      	mov	r4, r0
 800b6d4:	f7ff fff0 	bl	800b6b8 <__sfp_lock_acquire>
 800b6d8:	6a23      	ldr	r3, [r4, #32]
 800b6da:	b11b      	cbz	r3, 800b6e4 <__sinit+0x14>
 800b6dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b6e0:	f7ff bff0 	b.w	800b6c4 <__sfp_lock_release>
 800b6e4:	4b04      	ldr	r3, [pc, #16]	; (800b6f8 <__sinit+0x28>)
 800b6e6:	6223      	str	r3, [r4, #32]
 800b6e8:	4b04      	ldr	r3, [pc, #16]	; (800b6fc <__sinit+0x2c>)
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	2b00      	cmp	r3, #0
 800b6ee:	d1f5      	bne.n	800b6dc <__sinit+0xc>
 800b6f0:	f7ff ffc4 	bl	800b67c <global_stdio_init.part.0>
 800b6f4:	e7f2      	b.n	800b6dc <__sinit+0xc>
 800b6f6:	bf00      	nop
 800b6f8:	0800b63d 	.word	0x0800b63d
 800b6fc:	2000339c 	.word	0x2000339c

0800b700 <_fwalk_sglue>:
 800b700:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b704:	4607      	mov	r7, r0
 800b706:	4688      	mov	r8, r1
 800b708:	4614      	mov	r4, r2
 800b70a:	2600      	movs	r6, #0
 800b70c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b710:	f1b9 0901 	subs.w	r9, r9, #1
 800b714:	d505      	bpl.n	800b722 <_fwalk_sglue+0x22>
 800b716:	6824      	ldr	r4, [r4, #0]
 800b718:	2c00      	cmp	r4, #0
 800b71a:	d1f7      	bne.n	800b70c <_fwalk_sglue+0xc>
 800b71c:	4630      	mov	r0, r6
 800b71e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b722:	89ab      	ldrh	r3, [r5, #12]
 800b724:	2b01      	cmp	r3, #1
 800b726:	d907      	bls.n	800b738 <_fwalk_sglue+0x38>
 800b728:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b72c:	3301      	adds	r3, #1
 800b72e:	d003      	beq.n	800b738 <_fwalk_sglue+0x38>
 800b730:	4629      	mov	r1, r5
 800b732:	4638      	mov	r0, r7
 800b734:	47c0      	blx	r8
 800b736:	4306      	orrs	r6, r0
 800b738:	3568      	adds	r5, #104	; 0x68
 800b73a:	e7e9      	b.n	800b710 <_fwalk_sglue+0x10>

0800b73c <iprintf>:
 800b73c:	b40f      	push	{r0, r1, r2, r3}
 800b73e:	b507      	push	{r0, r1, r2, lr}
 800b740:	4906      	ldr	r1, [pc, #24]	; (800b75c <iprintf+0x20>)
 800b742:	ab04      	add	r3, sp, #16
 800b744:	6808      	ldr	r0, [r1, #0]
 800b746:	f853 2b04 	ldr.w	r2, [r3], #4
 800b74a:	6881      	ldr	r1, [r0, #8]
 800b74c:	9301      	str	r3, [sp, #4]
 800b74e:	f000 fb79 	bl	800be44 <_vfiprintf_r>
 800b752:	b003      	add	sp, #12
 800b754:	f85d eb04 	ldr.w	lr, [sp], #4
 800b758:	b004      	add	sp, #16
 800b75a:	4770      	bx	lr
 800b75c:	2000050c 	.word	0x2000050c

0800b760 <__sread>:
 800b760:	b510      	push	{r4, lr}
 800b762:	460c      	mov	r4, r1
 800b764:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b768:	f000 f8a0 	bl	800b8ac <_read_r>
 800b76c:	2800      	cmp	r0, #0
 800b76e:	bfab      	itete	ge
 800b770:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800b772:	89a3      	ldrhlt	r3, [r4, #12]
 800b774:	181b      	addge	r3, r3, r0
 800b776:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800b77a:	bfac      	ite	ge
 800b77c:	6563      	strge	r3, [r4, #84]	; 0x54
 800b77e:	81a3      	strhlt	r3, [r4, #12]
 800b780:	bd10      	pop	{r4, pc}

0800b782 <__swrite>:
 800b782:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b786:	461f      	mov	r7, r3
 800b788:	898b      	ldrh	r3, [r1, #12]
 800b78a:	05db      	lsls	r3, r3, #23
 800b78c:	4605      	mov	r5, r0
 800b78e:	460c      	mov	r4, r1
 800b790:	4616      	mov	r6, r2
 800b792:	d505      	bpl.n	800b7a0 <__swrite+0x1e>
 800b794:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b798:	2302      	movs	r3, #2
 800b79a:	2200      	movs	r2, #0
 800b79c:	f000 f874 	bl	800b888 <_lseek_r>
 800b7a0:	89a3      	ldrh	r3, [r4, #12]
 800b7a2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b7a6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800b7aa:	81a3      	strh	r3, [r4, #12]
 800b7ac:	4632      	mov	r2, r6
 800b7ae:	463b      	mov	r3, r7
 800b7b0:	4628      	mov	r0, r5
 800b7b2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b7b6:	f000 b88b 	b.w	800b8d0 <_write_r>

0800b7ba <__sseek>:
 800b7ba:	b510      	push	{r4, lr}
 800b7bc:	460c      	mov	r4, r1
 800b7be:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7c2:	f000 f861 	bl	800b888 <_lseek_r>
 800b7c6:	1c43      	adds	r3, r0, #1
 800b7c8:	89a3      	ldrh	r3, [r4, #12]
 800b7ca:	bf15      	itete	ne
 800b7cc:	6560      	strne	r0, [r4, #84]	; 0x54
 800b7ce:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800b7d2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800b7d6:	81a3      	strheq	r3, [r4, #12]
 800b7d8:	bf18      	it	ne
 800b7da:	81a3      	strhne	r3, [r4, #12]
 800b7dc:	bd10      	pop	{r4, pc}

0800b7de <__sclose>:
 800b7de:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b7e2:	f000 b841 	b.w	800b868 <_close_r>

0800b7e6 <_vsniprintf_r>:
 800b7e6:	b530      	push	{r4, r5, lr}
 800b7e8:	4614      	mov	r4, r2
 800b7ea:	2c00      	cmp	r4, #0
 800b7ec:	b09b      	sub	sp, #108	; 0x6c
 800b7ee:	4605      	mov	r5, r0
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	da05      	bge.n	800b800 <_vsniprintf_r+0x1a>
 800b7f4:	238b      	movs	r3, #139	; 0x8b
 800b7f6:	6003      	str	r3, [r0, #0]
 800b7f8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800b7fc:	b01b      	add	sp, #108	; 0x6c
 800b7fe:	bd30      	pop	{r4, r5, pc}
 800b800:	f44f 7302 	mov.w	r3, #520	; 0x208
 800b804:	f8ad 300c 	strh.w	r3, [sp, #12]
 800b808:	bf14      	ite	ne
 800b80a:	f104 33ff 	addne.w	r3, r4, #4294967295	; 0xffffffff
 800b80e:	4623      	moveq	r3, r4
 800b810:	9302      	str	r3, [sp, #8]
 800b812:	9305      	str	r3, [sp, #20]
 800b814:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800b818:	9100      	str	r1, [sp, #0]
 800b81a:	9104      	str	r1, [sp, #16]
 800b81c:	f8ad 300e 	strh.w	r3, [sp, #14]
 800b820:	4669      	mov	r1, sp
 800b822:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b824:	f000 f9e6 	bl	800bbf4 <_svfiprintf_r>
 800b828:	1c43      	adds	r3, r0, #1
 800b82a:	bfbc      	itt	lt
 800b82c:	238b      	movlt	r3, #139	; 0x8b
 800b82e:	602b      	strlt	r3, [r5, #0]
 800b830:	2c00      	cmp	r4, #0
 800b832:	d0e3      	beq.n	800b7fc <_vsniprintf_r+0x16>
 800b834:	9b00      	ldr	r3, [sp, #0]
 800b836:	2200      	movs	r2, #0
 800b838:	701a      	strb	r2, [r3, #0]
 800b83a:	e7df      	b.n	800b7fc <_vsniprintf_r+0x16>

0800b83c <vsniprintf>:
 800b83c:	b507      	push	{r0, r1, r2, lr}
 800b83e:	9300      	str	r3, [sp, #0]
 800b840:	4613      	mov	r3, r2
 800b842:	460a      	mov	r2, r1
 800b844:	4601      	mov	r1, r0
 800b846:	4803      	ldr	r0, [pc, #12]	; (800b854 <vsniprintf+0x18>)
 800b848:	6800      	ldr	r0, [r0, #0]
 800b84a:	f7ff ffcc 	bl	800b7e6 <_vsniprintf_r>
 800b84e:	b003      	add	sp, #12
 800b850:	f85d fb04 	ldr.w	pc, [sp], #4
 800b854:	2000050c 	.word	0x2000050c

0800b858 <memset>:
 800b858:	4402      	add	r2, r0
 800b85a:	4603      	mov	r3, r0
 800b85c:	4293      	cmp	r3, r2
 800b85e:	d100      	bne.n	800b862 <memset+0xa>
 800b860:	4770      	bx	lr
 800b862:	f803 1b01 	strb.w	r1, [r3], #1
 800b866:	e7f9      	b.n	800b85c <memset+0x4>

0800b868 <_close_r>:
 800b868:	b538      	push	{r3, r4, r5, lr}
 800b86a:	4d06      	ldr	r5, [pc, #24]	; (800b884 <_close_r+0x1c>)
 800b86c:	2300      	movs	r3, #0
 800b86e:	4604      	mov	r4, r0
 800b870:	4608      	mov	r0, r1
 800b872:	602b      	str	r3, [r5, #0]
 800b874:	f7f6 f8b7 	bl	80019e6 <_close>
 800b878:	1c43      	adds	r3, r0, #1
 800b87a:	d102      	bne.n	800b882 <_close_r+0x1a>
 800b87c:	682b      	ldr	r3, [r5, #0]
 800b87e:	b103      	cbz	r3, 800b882 <_close_r+0x1a>
 800b880:	6023      	str	r3, [r4, #0]
 800b882:	bd38      	pop	{r3, r4, r5, pc}
 800b884:	200033a0 	.word	0x200033a0

0800b888 <_lseek_r>:
 800b888:	b538      	push	{r3, r4, r5, lr}
 800b88a:	4d07      	ldr	r5, [pc, #28]	; (800b8a8 <_lseek_r+0x20>)
 800b88c:	4604      	mov	r4, r0
 800b88e:	4608      	mov	r0, r1
 800b890:	4611      	mov	r1, r2
 800b892:	2200      	movs	r2, #0
 800b894:	602a      	str	r2, [r5, #0]
 800b896:	461a      	mov	r2, r3
 800b898:	f7f6 f8cc 	bl	8001a34 <_lseek>
 800b89c:	1c43      	adds	r3, r0, #1
 800b89e:	d102      	bne.n	800b8a6 <_lseek_r+0x1e>
 800b8a0:	682b      	ldr	r3, [r5, #0]
 800b8a2:	b103      	cbz	r3, 800b8a6 <_lseek_r+0x1e>
 800b8a4:	6023      	str	r3, [r4, #0]
 800b8a6:	bd38      	pop	{r3, r4, r5, pc}
 800b8a8:	200033a0 	.word	0x200033a0

0800b8ac <_read_r>:
 800b8ac:	b538      	push	{r3, r4, r5, lr}
 800b8ae:	4d07      	ldr	r5, [pc, #28]	; (800b8cc <_read_r+0x20>)
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	4608      	mov	r0, r1
 800b8b4:	4611      	mov	r1, r2
 800b8b6:	2200      	movs	r2, #0
 800b8b8:	602a      	str	r2, [r5, #0]
 800b8ba:	461a      	mov	r2, r3
 800b8bc:	f7f6 f876 	bl	80019ac <_read>
 800b8c0:	1c43      	adds	r3, r0, #1
 800b8c2:	d102      	bne.n	800b8ca <_read_r+0x1e>
 800b8c4:	682b      	ldr	r3, [r5, #0]
 800b8c6:	b103      	cbz	r3, 800b8ca <_read_r+0x1e>
 800b8c8:	6023      	str	r3, [r4, #0]
 800b8ca:	bd38      	pop	{r3, r4, r5, pc}
 800b8cc:	200033a0 	.word	0x200033a0

0800b8d0 <_write_r>:
 800b8d0:	b538      	push	{r3, r4, r5, lr}
 800b8d2:	4d07      	ldr	r5, [pc, #28]	; (800b8f0 <_write_r+0x20>)
 800b8d4:	4604      	mov	r4, r0
 800b8d6:	4608      	mov	r0, r1
 800b8d8:	4611      	mov	r1, r2
 800b8da:	2200      	movs	r2, #0
 800b8dc:	602a      	str	r2, [r5, #0]
 800b8de:	461a      	mov	r2, r3
 800b8e0:	f7f5 fdb4 	bl	800144c <_write>
 800b8e4:	1c43      	adds	r3, r0, #1
 800b8e6:	d102      	bne.n	800b8ee <_write_r+0x1e>
 800b8e8:	682b      	ldr	r3, [r5, #0]
 800b8ea:	b103      	cbz	r3, 800b8ee <_write_r+0x1e>
 800b8ec:	6023      	str	r3, [r4, #0]
 800b8ee:	bd38      	pop	{r3, r4, r5, pc}
 800b8f0:	200033a0 	.word	0x200033a0

0800b8f4 <__errno>:
 800b8f4:	4b01      	ldr	r3, [pc, #4]	; (800b8fc <__errno+0x8>)
 800b8f6:	6818      	ldr	r0, [r3, #0]
 800b8f8:	4770      	bx	lr
 800b8fa:	bf00      	nop
 800b8fc:	2000050c 	.word	0x2000050c

0800b900 <__libc_init_array>:
 800b900:	b570      	push	{r4, r5, r6, lr}
 800b902:	4d0d      	ldr	r5, [pc, #52]	; (800b938 <__libc_init_array+0x38>)
 800b904:	4c0d      	ldr	r4, [pc, #52]	; (800b93c <__libc_init_array+0x3c>)
 800b906:	1b64      	subs	r4, r4, r5
 800b908:	10a4      	asrs	r4, r4, #2
 800b90a:	2600      	movs	r6, #0
 800b90c:	42a6      	cmp	r6, r4
 800b90e:	d109      	bne.n	800b924 <__libc_init_array+0x24>
 800b910:	4d0b      	ldr	r5, [pc, #44]	; (800b940 <__libc_init_array+0x40>)
 800b912:	4c0c      	ldr	r4, [pc, #48]	; (800b944 <__libc_init_array+0x44>)
 800b914:	f001 fb5e 	bl	800cfd4 <_init>
 800b918:	1b64      	subs	r4, r4, r5
 800b91a:	10a4      	asrs	r4, r4, #2
 800b91c:	2600      	movs	r6, #0
 800b91e:	42a6      	cmp	r6, r4
 800b920:	d105      	bne.n	800b92e <__libc_init_array+0x2e>
 800b922:	bd70      	pop	{r4, r5, r6, pc}
 800b924:	f855 3b04 	ldr.w	r3, [r5], #4
 800b928:	4798      	blx	r3
 800b92a:	3601      	adds	r6, #1
 800b92c:	e7ee      	b.n	800b90c <__libc_init_array+0xc>
 800b92e:	f855 3b04 	ldr.w	r3, [r5], #4
 800b932:	4798      	blx	r3
 800b934:	3601      	adds	r6, #1
 800b936:	e7f2      	b.n	800b91e <__libc_init_array+0x1e>
 800b938:	0800d2dc 	.word	0x0800d2dc
 800b93c:	0800d2dc 	.word	0x0800d2dc
 800b940:	0800d2dc 	.word	0x0800d2dc
 800b944:	0800d2e0 	.word	0x0800d2e0

0800b948 <__retarget_lock_init_recursive>:
 800b948:	4770      	bx	lr

0800b94a <__retarget_lock_acquire_recursive>:
 800b94a:	4770      	bx	lr

0800b94c <__retarget_lock_release_recursive>:
 800b94c:	4770      	bx	lr
	...

0800b950 <_free_r>:
 800b950:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b952:	2900      	cmp	r1, #0
 800b954:	d044      	beq.n	800b9e0 <_free_r+0x90>
 800b956:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b95a:	9001      	str	r0, [sp, #4]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	f1a1 0404 	sub.w	r4, r1, #4
 800b962:	bfb8      	it	lt
 800b964:	18e4      	addlt	r4, r4, r3
 800b966:	f000 f8df 	bl	800bb28 <__malloc_lock>
 800b96a:	4a1e      	ldr	r2, [pc, #120]	; (800b9e4 <_free_r+0x94>)
 800b96c:	9801      	ldr	r0, [sp, #4]
 800b96e:	6813      	ldr	r3, [r2, #0]
 800b970:	b933      	cbnz	r3, 800b980 <_free_r+0x30>
 800b972:	6063      	str	r3, [r4, #4]
 800b974:	6014      	str	r4, [r2, #0]
 800b976:	b003      	add	sp, #12
 800b978:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b97c:	f000 b8da 	b.w	800bb34 <__malloc_unlock>
 800b980:	42a3      	cmp	r3, r4
 800b982:	d908      	bls.n	800b996 <_free_r+0x46>
 800b984:	6825      	ldr	r5, [r4, #0]
 800b986:	1961      	adds	r1, r4, r5
 800b988:	428b      	cmp	r3, r1
 800b98a:	bf01      	itttt	eq
 800b98c:	6819      	ldreq	r1, [r3, #0]
 800b98e:	685b      	ldreq	r3, [r3, #4]
 800b990:	1949      	addeq	r1, r1, r5
 800b992:	6021      	streq	r1, [r4, #0]
 800b994:	e7ed      	b.n	800b972 <_free_r+0x22>
 800b996:	461a      	mov	r2, r3
 800b998:	685b      	ldr	r3, [r3, #4]
 800b99a:	b10b      	cbz	r3, 800b9a0 <_free_r+0x50>
 800b99c:	42a3      	cmp	r3, r4
 800b99e:	d9fa      	bls.n	800b996 <_free_r+0x46>
 800b9a0:	6811      	ldr	r1, [r2, #0]
 800b9a2:	1855      	adds	r5, r2, r1
 800b9a4:	42a5      	cmp	r5, r4
 800b9a6:	d10b      	bne.n	800b9c0 <_free_r+0x70>
 800b9a8:	6824      	ldr	r4, [r4, #0]
 800b9aa:	4421      	add	r1, r4
 800b9ac:	1854      	adds	r4, r2, r1
 800b9ae:	42a3      	cmp	r3, r4
 800b9b0:	6011      	str	r1, [r2, #0]
 800b9b2:	d1e0      	bne.n	800b976 <_free_r+0x26>
 800b9b4:	681c      	ldr	r4, [r3, #0]
 800b9b6:	685b      	ldr	r3, [r3, #4]
 800b9b8:	6053      	str	r3, [r2, #4]
 800b9ba:	440c      	add	r4, r1
 800b9bc:	6014      	str	r4, [r2, #0]
 800b9be:	e7da      	b.n	800b976 <_free_r+0x26>
 800b9c0:	d902      	bls.n	800b9c8 <_free_r+0x78>
 800b9c2:	230c      	movs	r3, #12
 800b9c4:	6003      	str	r3, [r0, #0]
 800b9c6:	e7d6      	b.n	800b976 <_free_r+0x26>
 800b9c8:	6825      	ldr	r5, [r4, #0]
 800b9ca:	1961      	adds	r1, r4, r5
 800b9cc:	428b      	cmp	r3, r1
 800b9ce:	bf04      	itt	eq
 800b9d0:	6819      	ldreq	r1, [r3, #0]
 800b9d2:	685b      	ldreq	r3, [r3, #4]
 800b9d4:	6063      	str	r3, [r4, #4]
 800b9d6:	bf04      	itt	eq
 800b9d8:	1949      	addeq	r1, r1, r5
 800b9da:	6021      	streq	r1, [r4, #0]
 800b9dc:	6054      	str	r4, [r2, #4]
 800b9de:	e7ca      	b.n	800b976 <_free_r+0x26>
 800b9e0:	b003      	add	sp, #12
 800b9e2:	bd30      	pop	{r4, r5, pc}
 800b9e4:	200033a8 	.word	0x200033a8

0800b9e8 <sbrk_aligned>:
 800b9e8:	b570      	push	{r4, r5, r6, lr}
 800b9ea:	4e0e      	ldr	r6, [pc, #56]	; (800ba24 <sbrk_aligned+0x3c>)
 800b9ec:	460c      	mov	r4, r1
 800b9ee:	6831      	ldr	r1, [r6, #0]
 800b9f0:	4605      	mov	r5, r0
 800b9f2:	b911      	cbnz	r1, 800b9fa <sbrk_aligned+0x12>
 800b9f4:	f000 fe2e 	bl	800c654 <_sbrk_r>
 800b9f8:	6030      	str	r0, [r6, #0]
 800b9fa:	4621      	mov	r1, r4
 800b9fc:	4628      	mov	r0, r5
 800b9fe:	f000 fe29 	bl	800c654 <_sbrk_r>
 800ba02:	1c43      	adds	r3, r0, #1
 800ba04:	d00a      	beq.n	800ba1c <sbrk_aligned+0x34>
 800ba06:	1cc4      	adds	r4, r0, #3
 800ba08:	f024 0403 	bic.w	r4, r4, #3
 800ba0c:	42a0      	cmp	r0, r4
 800ba0e:	d007      	beq.n	800ba20 <sbrk_aligned+0x38>
 800ba10:	1a21      	subs	r1, r4, r0
 800ba12:	4628      	mov	r0, r5
 800ba14:	f000 fe1e 	bl	800c654 <_sbrk_r>
 800ba18:	3001      	adds	r0, #1
 800ba1a:	d101      	bne.n	800ba20 <sbrk_aligned+0x38>
 800ba1c:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 800ba20:	4620      	mov	r0, r4
 800ba22:	bd70      	pop	{r4, r5, r6, pc}
 800ba24:	200033ac 	.word	0x200033ac

0800ba28 <_malloc_r>:
 800ba28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ba2c:	1ccd      	adds	r5, r1, #3
 800ba2e:	f025 0503 	bic.w	r5, r5, #3
 800ba32:	3508      	adds	r5, #8
 800ba34:	2d0c      	cmp	r5, #12
 800ba36:	bf38      	it	cc
 800ba38:	250c      	movcc	r5, #12
 800ba3a:	2d00      	cmp	r5, #0
 800ba3c:	4607      	mov	r7, r0
 800ba3e:	db01      	blt.n	800ba44 <_malloc_r+0x1c>
 800ba40:	42a9      	cmp	r1, r5
 800ba42:	d905      	bls.n	800ba50 <_malloc_r+0x28>
 800ba44:	230c      	movs	r3, #12
 800ba46:	603b      	str	r3, [r7, #0]
 800ba48:	2600      	movs	r6, #0
 800ba4a:	4630      	mov	r0, r6
 800ba4c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba50:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800bb24 <_malloc_r+0xfc>
 800ba54:	f000 f868 	bl	800bb28 <__malloc_lock>
 800ba58:	f8d8 3000 	ldr.w	r3, [r8]
 800ba5c:	461c      	mov	r4, r3
 800ba5e:	bb5c      	cbnz	r4, 800bab8 <_malloc_r+0x90>
 800ba60:	4629      	mov	r1, r5
 800ba62:	4638      	mov	r0, r7
 800ba64:	f7ff ffc0 	bl	800b9e8 <sbrk_aligned>
 800ba68:	1c43      	adds	r3, r0, #1
 800ba6a:	4604      	mov	r4, r0
 800ba6c:	d155      	bne.n	800bb1a <_malloc_r+0xf2>
 800ba6e:	f8d8 4000 	ldr.w	r4, [r8]
 800ba72:	4626      	mov	r6, r4
 800ba74:	2e00      	cmp	r6, #0
 800ba76:	d145      	bne.n	800bb04 <_malloc_r+0xdc>
 800ba78:	2c00      	cmp	r4, #0
 800ba7a:	d048      	beq.n	800bb0e <_malloc_r+0xe6>
 800ba7c:	6823      	ldr	r3, [r4, #0]
 800ba7e:	4631      	mov	r1, r6
 800ba80:	4638      	mov	r0, r7
 800ba82:	eb04 0903 	add.w	r9, r4, r3
 800ba86:	f000 fde5 	bl	800c654 <_sbrk_r>
 800ba8a:	4581      	cmp	r9, r0
 800ba8c:	d13f      	bne.n	800bb0e <_malloc_r+0xe6>
 800ba8e:	6821      	ldr	r1, [r4, #0]
 800ba90:	1a6d      	subs	r5, r5, r1
 800ba92:	4629      	mov	r1, r5
 800ba94:	4638      	mov	r0, r7
 800ba96:	f7ff ffa7 	bl	800b9e8 <sbrk_aligned>
 800ba9a:	3001      	adds	r0, #1
 800ba9c:	d037      	beq.n	800bb0e <_malloc_r+0xe6>
 800ba9e:	6823      	ldr	r3, [r4, #0]
 800baa0:	442b      	add	r3, r5
 800baa2:	6023      	str	r3, [r4, #0]
 800baa4:	f8d8 3000 	ldr.w	r3, [r8]
 800baa8:	2b00      	cmp	r3, #0
 800baaa:	d038      	beq.n	800bb1e <_malloc_r+0xf6>
 800baac:	685a      	ldr	r2, [r3, #4]
 800baae:	42a2      	cmp	r2, r4
 800bab0:	d12b      	bne.n	800bb0a <_malloc_r+0xe2>
 800bab2:	2200      	movs	r2, #0
 800bab4:	605a      	str	r2, [r3, #4]
 800bab6:	e00f      	b.n	800bad8 <_malloc_r+0xb0>
 800bab8:	6822      	ldr	r2, [r4, #0]
 800baba:	1b52      	subs	r2, r2, r5
 800babc:	d41f      	bmi.n	800bafe <_malloc_r+0xd6>
 800babe:	2a0b      	cmp	r2, #11
 800bac0:	d917      	bls.n	800baf2 <_malloc_r+0xca>
 800bac2:	1961      	adds	r1, r4, r5
 800bac4:	42a3      	cmp	r3, r4
 800bac6:	6025      	str	r5, [r4, #0]
 800bac8:	bf18      	it	ne
 800baca:	6059      	strne	r1, [r3, #4]
 800bacc:	6863      	ldr	r3, [r4, #4]
 800bace:	bf08      	it	eq
 800bad0:	f8c8 1000 	streq.w	r1, [r8]
 800bad4:	5162      	str	r2, [r4, r5]
 800bad6:	604b      	str	r3, [r1, #4]
 800bad8:	4638      	mov	r0, r7
 800bada:	f104 060b 	add.w	r6, r4, #11
 800bade:	f000 f829 	bl	800bb34 <__malloc_unlock>
 800bae2:	f026 0607 	bic.w	r6, r6, #7
 800bae6:	1d23      	adds	r3, r4, #4
 800bae8:	1af2      	subs	r2, r6, r3
 800baea:	d0ae      	beq.n	800ba4a <_malloc_r+0x22>
 800baec:	1b9b      	subs	r3, r3, r6
 800baee:	50a3      	str	r3, [r4, r2]
 800baf0:	e7ab      	b.n	800ba4a <_malloc_r+0x22>
 800baf2:	42a3      	cmp	r3, r4
 800baf4:	6862      	ldr	r2, [r4, #4]
 800baf6:	d1dd      	bne.n	800bab4 <_malloc_r+0x8c>
 800baf8:	f8c8 2000 	str.w	r2, [r8]
 800bafc:	e7ec      	b.n	800bad8 <_malloc_r+0xb0>
 800bafe:	4623      	mov	r3, r4
 800bb00:	6864      	ldr	r4, [r4, #4]
 800bb02:	e7ac      	b.n	800ba5e <_malloc_r+0x36>
 800bb04:	4634      	mov	r4, r6
 800bb06:	6876      	ldr	r6, [r6, #4]
 800bb08:	e7b4      	b.n	800ba74 <_malloc_r+0x4c>
 800bb0a:	4613      	mov	r3, r2
 800bb0c:	e7cc      	b.n	800baa8 <_malloc_r+0x80>
 800bb0e:	230c      	movs	r3, #12
 800bb10:	603b      	str	r3, [r7, #0]
 800bb12:	4638      	mov	r0, r7
 800bb14:	f000 f80e 	bl	800bb34 <__malloc_unlock>
 800bb18:	e797      	b.n	800ba4a <_malloc_r+0x22>
 800bb1a:	6025      	str	r5, [r4, #0]
 800bb1c:	e7dc      	b.n	800bad8 <_malloc_r+0xb0>
 800bb1e:	605b      	str	r3, [r3, #4]
 800bb20:	deff      	udf	#255	; 0xff
 800bb22:	bf00      	nop
 800bb24:	200033a8 	.word	0x200033a8

0800bb28 <__malloc_lock>:
 800bb28:	4801      	ldr	r0, [pc, #4]	; (800bb30 <__malloc_lock+0x8>)
 800bb2a:	f7ff bf0e 	b.w	800b94a <__retarget_lock_acquire_recursive>
 800bb2e:	bf00      	nop
 800bb30:	200033a4 	.word	0x200033a4

0800bb34 <__malloc_unlock>:
 800bb34:	4801      	ldr	r0, [pc, #4]	; (800bb3c <__malloc_unlock+0x8>)
 800bb36:	f7ff bf09 	b.w	800b94c <__retarget_lock_release_recursive>
 800bb3a:	bf00      	nop
 800bb3c:	200033a4 	.word	0x200033a4

0800bb40 <__ssputs_r>:
 800bb40:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bb44:	688e      	ldr	r6, [r1, #8]
 800bb46:	461f      	mov	r7, r3
 800bb48:	42be      	cmp	r6, r7
 800bb4a:	680b      	ldr	r3, [r1, #0]
 800bb4c:	4682      	mov	sl, r0
 800bb4e:	460c      	mov	r4, r1
 800bb50:	4690      	mov	r8, r2
 800bb52:	d82c      	bhi.n	800bbae <__ssputs_r+0x6e>
 800bb54:	898a      	ldrh	r2, [r1, #12]
 800bb56:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bb5a:	d026      	beq.n	800bbaa <__ssputs_r+0x6a>
 800bb5c:	6965      	ldr	r5, [r4, #20]
 800bb5e:	6909      	ldr	r1, [r1, #16]
 800bb60:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bb64:	eba3 0901 	sub.w	r9, r3, r1
 800bb68:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800bb6c:	1c7b      	adds	r3, r7, #1
 800bb6e:	444b      	add	r3, r9
 800bb70:	106d      	asrs	r5, r5, #1
 800bb72:	429d      	cmp	r5, r3
 800bb74:	bf38      	it	cc
 800bb76:	461d      	movcc	r5, r3
 800bb78:	0553      	lsls	r3, r2, #21
 800bb7a:	d527      	bpl.n	800bbcc <__ssputs_r+0x8c>
 800bb7c:	4629      	mov	r1, r5
 800bb7e:	f7ff ff53 	bl	800ba28 <_malloc_r>
 800bb82:	4606      	mov	r6, r0
 800bb84:	b360      	cbz	r0, 800bbe0 <__ssputs_r+0xa0>
 800bb86:	6921      	ldr	r1, [r4, #16]
 800bb88:	464a      	mov	r2, r9
 800bb8a:	f000 fd73 	bl	800c674 <memcpy>
 800bb8e:	89a3      	ldrh	r3, [r4, #12]
 800bb90:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bb94:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bb98:	81a3      	strh	r3, [r4, #12]
 800bb9a:	6126      	str	r6, [r4, #16]
 800bb9c:	6165      	str	r5, [r4, #20]
 800bb9e:	444e      	add	r6, r9
 800bba0:	eba5 0509 	sub.w	r5, r5, r9
 800bba4:	6026      	str	r6, [r4, #0]
 800bba6:	60a5      	str	r5, [r4, #8]
 800bba8:	463e      	mov	r6, r7
 800bbaa:	42be      	cmp	r6, r7
 800bbac:	d900      	bls.n	800bbb0 <__ssputs_r+0x70>
 800bbae:	463e      	mov	r6, r7
 800bbb0:	6820      	ldr	r0, [r4, #0]
 800bbb2:	4632      	mov	r2, r6
 800bbb4:	4641      	mov	r1, r8
 800bbb6:	f000 fd33 	bl	800c620 <memmove>
 800bbba:	68a3      	ldr	r3, [r4, #8]
 800bbbc:	1b9b      	subs	r3, r3, r6
 800bbbe:	60a3      	str	r3, [r4, #8]
 800bbc0:	6823      	ldr	r3, [r4, #0]
 800bbc2:	4433      	add	r3, r6
 800bbc4:	6023      	str	r3, [r4, #0]
 800bbc6:	2000      	movs	r0, #0
 800bbc8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bbcc:	462a      	mov	r2, r5
 800bbce:	f000 fd5f 	bl	800c690 <_realloc_r>
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	2800      	cmp	r0, #0
 800bbd6:	d1e0      	bne.n	800bb9a <__ssputs_r+0x5a>
 800bbd8:	6921      	ldr	r1, [r4, #16]
 800bbda:	4650      	mov	r0, sl
 800bbdc:	f7ff feb8 	bl	800b950 <_free_r>
 800bbe0:	230c      	movs	r3, #12
 800bbe2:	f8ca 3000 	str.w	r3, [sl]
 800bbe6:	89a3      	ldrh	r3, [r4, #12]
 800bbe8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bbec:	81a3      	strh	r3, [r4, #12]
 800bbee:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bbf2:	e7e9      	b.n	800bbc8 <__ssputs_r+0x88>

0800bbf4 <_svfiprintf_r>:
 800bbf4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbf8:	4698      	mov	r8, r3
 800bbfa:	898b      	ldrh	r3, [r1, #12]
 800bbfc:	061b      	lsls	r3, r3, #24
 800bbfe:	b09d      	sub	sp, #116	; 0x74
 800bc00:	4607      	mov	r7, r0
 800bc02:	460d      	mov	r5, r1
 800bc04:	4614      	mov	r4, r2
 800bc06:	d50e      	bpl.n	800bc26 <_svfiprintf_r+0x32>
 800bc08:	690b      	ldr	r3, [r1, #16]
 800bc0a:	b963      	cbnz	r3, 800bc26 <_svfiprintf_r+0x32>
 800bc0c:	2140      	movs	r1, #64	; 0x40
 800bc0e:	f7ff ff0b 	bl	800ba28 <_malloc_r>
 800bc12:	6028      	str	r0, [r5, #0]
 800bc14:	6128      	str	r0, [r5, #16]
 800bc16:	b920      	cbnz	r0, 800bc22 <_svfiprintf_r+0x2e>
 800bc18:	230c      	movs	r3, #12
 800bc1a:	603b      	str	r3, [r7, #0]
 800bc1c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800bc20:	e0d0      	b.n	800bdc4 <_svfiprintf_r+0x1d0>
 800bc22:	2340      	movs	r3, #64	; 0x40
 800bc24:	616b      	str	r3, [r5, #20]
 800bc26:	2300      	movs	r3, #0
 800bc28:	9309      	str	r3, [sp, #36]	; 0x24
 800bc2a:	2320      	movs	r3, #32
 800bc2c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800bc30:	f8cd 800c 	str.w	r8, [sp, #12]
 800bc34:	2330      	movs	r3, #48	; 0x30
 800bc36:	f8df 81a4 	ldr.w	r8, [pc, #420]	; 800bddc <_svfiprintf_r+0x1e8>
 800bc3a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800bc3e:	f04f 0901 	mov.w	r9, #1
 800bc42:	4623      	mov	r3, r4
 800bc44:	469a      	mov	sl, r3
 800bc46:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bc4a:	b10a      	cbz	r2, 800bc50 <_svfiprintf_r+0x5c>
 800bc4c:	2a25      	cmp	r2, #37	; 0x25
 800bc4e:	d1f9      	bne.n	800bc44 <_svfiprintf_r+0x50>
 800bc50:	ebba 0b04 	subs.w	fp, sl, r4
 800bc54:	d00b      	beq.n	800bc6e <_svfiprintf_r+0x7a>
 800bc56:	465b      	mov	r3, fp
 800bc58:	4622      	mov	r2, r4
 800bc5a:	4629      	mov	r1, r5
 800bc5c:	4638      	mov	r0, r7
 800bc5e:	f7ff ff6f 	bl	800bb40 <__ssputs_r>
 800bc62:	3001      	adds	r0, #1
 800bc64:	f000 80a9 	beq.w	800bdba <_svfiprintf_r+0x1c6>
 800bc68:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bc6a:	445a      	add	r2, fp
 800bc6c:	9209      	str	r2, [sp, #36]	; 0x24
 800bc6e:	f89a 3000 	ldrb.w	r3, [sl]
 800bc72:	2b00      	cmp	r3, #0
 800bc74:	f000 80a1 	beq.w	800bdba <_svfiprintf_r+0x1c6>
 800bc78:	2300      	movs	r3, #0
 800bc7a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bc7e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800bc82:	f10a 0a01 	add.w	sl, sl, #1
 800bc86:	9304      	str	r3, [sp, #16]
 800bc88:	9307      	str	r3, [sp, #28]
 800bc8a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bc8e:	931a      	str	r3, [sp, #104]	; 0x68
 800bc90:	4654      	mov	r4, sl
 800bc92:	2205      	movs	r2, #5
 800bc94:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bc98:	4850      	ldr	r0, [pc, #320]	; (800bddc <_svfiprintf_r+0x1e8>)
 800bc9a:	f7f4 fac1 	bl	8000220 <memchr>
 800bc9e:	9a04      	ldr	r2, [sp, #16]
 800bca0:	b9d8      	cbnz	r0, 800bcda <_svfiprintf_r+0xe6>
 800bca2:	06d0      	lsls	r0, r2, #27
 800bca4:	bf44      	itt	mi
 800bca6:	2320      	movmi	r3, #32
 800bca8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcac:	0711      	lsls	r1, r2, #28
 800bcae:	bf44      	itt	mi
 800bcb0:	232b      	movmi	r3, #43	; 0x2b
 800bcb2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bcb6:	f89a 3000 	ldrb.w	r3, [sl]
 800bcba:	2b2a      	cmp	r3, #42	; 0x2a
 800bcbc:	d015      	beq.n	800bcea <_svfiprintf_r+0xf6>
 800bcbe:	9a07      	ldr	r2, [sp, #28]
 800bcc0:	4654      	mov	r4, sl
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	f04f 0c0a 	mov.w	ip, #10
 800bcc8:	4621      	mov	r1, r4
 800bcca:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bcce:	3b30      	subs	r3, #48	; 0x30
 800bcd0:	2b09      	cmp	r3, #9
 800bcd2:	d94d      	bls.n	800bd70 <_svfiprintf_r+0x17c>
 800bcd4:	b1b0      	cbz	r0, 800bd04 <_svfiprintf_r+0x110>
 800bcd6:	9207      	str	r2, [sp, #28]
 800bcd8:	e014      	b.n	800bd04 <_svfiprintf_r+0x110>
 800bcda:	eba0 0308 	sub.w	r3, r0, r8
 800bcde:	fa09 f303 	lsl.w	r3, r9, r3
 800bce2:	4313      	orrs	r3, r2
 800bce4:	9304      	str	r3, [sp, #16]
 800bce6:	46a2      	mov	sl, r4
 800bce8:	e7d2      	b.n	800bc90 <_svfiprintf_r+0x9c>
 800bcea:	9b03      	ldr	r3, [sp, #12]
 800bcec:	1d19      	adds	r1, r3, #4
 800bcee:	681b      	ldr	r3, [r3, #0]
 800bcf0:	9103      	str	r1, [sp, #12]
 800bcf2:	2b00      	cmp	r3, #0
 800bcf4:	bfbb      	ittet	lt
 800bcf6:	425b      	neglt	r3, r3
 800bcf8:	f042 0202 	orrlt.w	r2, r2, #2
 800bcfc:	9307      	strge	r3, [sp, #28]
 800bcfe:	9307      	strlt	r3, [sp, #28]
 800bd00:	bfb8      	it	lt
 800bd02:	9204      	strlt	r2, [sp, #16]
 800bd04:	7823      	ldrb	r3, [r4, #0]
 800bd06:	2b2e      	cmp	r3, #46	; 0x2e
 800bd08:	d10c      	bne.n	800bd24 <_svfiprintf_r+0x130>
 800bd0a:	7863      	ldrb	r3, [r4, #1]
 800bd0c:	2b2a      	cmp	r3, #42	; 0x2a
 800bd0e:	d134      	bne.n	800bd7a <_svfiprintf_r+0x186>
 800bd10:	9b03      	ldr	r3, [sp, #12]
 800bd12:	1d1a      	adds	r2, r3, #4
 800bd14:	681b      	ldr	r3, [r3, #0]
 800bd16:	9203      	str	r2, [sp, #12]
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	bfb8      	it	lt
 800bd1c:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bd20:	3402      	adds	r4, #2
 800bd22:	9305      	str	r3, [sp, #20]
 800bd24:	f8df a0c4 	ldr.w	sl, [pc, #196]	; 800bdec <_svfiprintf_r+0x1f8>
 800bd28:	7821      	ldrb	r1, [r4, #0]
 800bd2a:	2203      	movs	r2, #3
 800bd2c:	4650      	mov	r0, sl
 800bd2e:	f7f4 fa77 	bl	8000220 <memchr>
 800bd32:	b138      	cbz	r0, 800bd44 <_svfiprintf_r+0x150>
 800bd34:	9b04      	ldr	r3, [sp, #16]
 800bd36:	eba0 000a 	sub.w	r0, r0, sl
 800bd3a:	2240      	movs	r2, #64	; 0x40
 800bd3c:	4082      	lsls	r2, r0
 800bd3e:	4313      	orrs	r3, r2
 800bd40:	3401      	adds	r4, #1
 800bd42:	9304      	str	r3, [sp, #16]
 800bd44:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bd48:	4825      	ldr	r0, [pc, #148]	; (800bde0 <_svfiprintf_r+0x1ec>)
 800bd4a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bd4e:	2206      	movs	r2, #6
 800bd50:	f7f4 fa66 	bl	8000220 <memchr>
 800bd54:	2800      	cmp	r0, #0
 800bd56:	d038      	beq.n	800bdca <_svfiprintf_r+0x1d6>
 800bd58:	4b22      	ldr	r3, [pc, #136]	; (800bde4 <_svfiprintf_r+0x1f0>)
 800bd5a:	bb1b      	cbnz	r3, 800bda4 <_svfiprintf_r+0x1b0>
 800bd5c:	9b03      	ldr	r3, [sp, #12]
 800bd5e:	3307      	adds	r3, #7
 800bd60:	f023 0307 	bic.w	r3, r3, #7
 800bd64:	3308      	adds	r3, #8
 800bd66:	9303      	str	r3, [sp, #12]
 800bd68:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bd6a:	4433      	add	r3, r6
 800bd6c:	9309      	str	r3, [sp, #36]	; 0x24
 800bd6e:	e768      	b.n	800bc42 <_svfiprintf_r+0x4e>
 800bd70:	fb0c 3202 	mla	r2, ip, r2, r3
 800bd74:	460c      	mov	r4, r1
 800bd76:	2001      	movs	r0, #1
 800bd78:	e7a6      	b.n	800bcc8 <_svfiprintf_r+0xd4>
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	3401      	adds	r4, #1
 800bd7e:	9305      	str	r3, [sp, #20]
 800bd80:	4619      	mov	r1, r3
 800bd82:	f04f 0c0a 	mov.w	ip, #10
 800bd86:	4620      	mov	r0, r4
 800bd88:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bd8c:	3a30      	subs	r2, #48	; 0x30
 800bd8e:	2a09      	cmp	r2, #9
 800bd90:	d903      	bls.n	800bd9a <_svfiprintf_r+0x1a6>
 800bd92:	2b00      	cmp	r3, #0
 800bd94:	d0c6      	beq.n	800bd24 <_svfiprintf_r+0x130>
 800bd96:	9105      	str	r1, [sp, #20]
 800bd98:	e7c4      	b.n	800bd24 <_svfiprintf_r+0x130>
 800bd9a:	fb0c 2101 	mla	r1, ip, r1, r2
 800bd9e:	4604      	mov	r4, r0
 800bda0:	2301      	movs	r3, #1
 800bda2:	e7f0      	b.n	800bd86 <_svfiprintf_r+0x192>
 800bda4:	ab03      	add	r3, sp, #12
 800bda6:	9300      	str	r3, [sp, #0]
 800bda8:	462a      	mov	r2, r5
 800bdaa:	4b0f      	ldr	r3, [pc, #60]	; (800bde8 <_svfiprintf_r+0x1f4>)
 800bdac:	a904      	add	r1, sp, #16
 800bdae:	4638      	mov	r0, r7
 800bdb0:	f3af 8000 	nop.w
 800bdb4:	1c42      	adds	r2, r0, #1
 800bdb6:	4606      	mov	r6, r0
 800bdb8:	d1d6      	bne.n	800bd68 <_svfiprintf_r+0x174>
 800bdba:	89ab      	ldrh	r3, [r5, #12]
 800bdbc:	065b      	lsls	r3, r3, #25
 800bdbe:	f53f af2d 	bmi.w	800bc1c <_svfiprintf_r+0x28>
 800bdc2:	9809      	ldr	r0, [sp, #36]	; 0x24
 800bdc4:	b01d      	add	sp, #116	; 0x74
 800bdc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bdca:	ab03      	add	r3, sp, #12
 800bdcc:	9300      	str	r3, [sp, #0]
 800bdce:	462a      	mov	r2, r5
 800bdd0:	4b05      	ldr	r3, [pc, #20]	; (800bde8 <_svfiprintf_r+0x1f4>)
 800bdd2:	a904      	add	r1, sp, #16
 800bdd4:	4638      	mov	r0, r7
 800bdd6:	f000 f9bd 	bl	800c154 <_printf_i>
 800bdda:	e7eb      	b.n	800bdb4 <_svfiprintf_r+0x1c0>
 800bddc:	0800d288 	.word	0x0800d288
 800bde0:	0800d292 	.word	0x0800d292
 800bde4:	00000000 	.word	0x00000000
 800bde8:	0800bb41 	.word	0x0800bb41
 800bdec:	0800d28e 	.word	0x0800d28e

0800bdf0 <__sfputc_r>:
 800bdf0:	6893      	ldr	r3, [r2, #8]
 800bdf2:	3b01      	subs	r3, #1
 800bdf4:	2b00      	cmp	r3, #0
 800bdf6:	b410      	push	{r4}
 800bdf8:	6093      	str	r3, [r2, #8]
 800bdfa:	da08      	bge.n	800be0e <__sfputc_r+0x1e>
 800bdfc:	6994      	ldr	r4, [r2, #24]
 800bdfe:	42a3      	cmp	r3, r4
 800be00:	db01      	blt.n	800be06 <__sfputc_r+0x16>
 800be02:	290a      	cmp	r1, #10
 800be04:	d103      	bne.n	800be0e <__sfputc_r+0x1e>
 800be06:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be0a:	f000 bb73 	b.w	800c4f4 <__swbuf_r>
 800be0e:	6813      	ldr	r3, [r2, #0]
 800be10:	1c58      	adds	r0, r3, #1
 800be12:	6010      	str	r0, [r2, #0]
 800be14:	7019      	strb	r1, [r3, #0]
 800be16:	4608      	mov	r0, r1
 800be18:	f85d 4b04 	ldr.w	r4, [sp], #4
 800be1c:	4770      	bx	lr

0800be1e <__sfputs_r>:
 800be1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800be20:	4606      	mov	r6, r0
 800be22:	460f      	mov	r7, r1
 800be24:	4614      	mov	r4, r2
 800be26:	18d5      	adds	r5, r2, r3
 800be28:	42ac      	cmp	r4, r5
 800be2a:	d101      	bne.n	800be30 <__sfputs_r+0x12>
 800be2c:	2000      	movs	r0, #0
 800be2e:	e007      	b.n	800be40 <__sfputs_r+0x22>
 800be30:	f814 1b01 	ldrb.w	r1, [r4], #1
 800be34:	463a      	mov	r2, r7
 800be36:	4630      	mov	r0, r6
 800be38:	f7ff ffda 	bl	800bdf0 <__sfputc_r>
 800be3c:	1c43      	adds	r3, r0, #1
 800be3e:	d1f3      	bne.n	800be28 <__sfputs_r+0xa>
 800be40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800be44 <_vfiprintf_r>:
 800be44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be48:	460d      	mov	r5, r1
 800be4a:	b09d      	sub	sp, #116	; 0x74
 800be4c:	4614      	mov	r4, r2
 800be4e:	4698      	mov	r8, r3
 800be50:	4606      	mov	r6, r0
 800be52:	b118      	cbz	r0, 800be5c <_vfiprintf_r+0x18>
 800be54:	6a03      	ldr	r3, [r0, #32]
 800be56:	b90b      	cbnz	r3, 800be5c <_vfiprintf_r+0x18>
 800be58:	f7ff fc3a 	bl	800b6d0 <__sinit>
 800be5c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be5e:	07d9      	lsls	r1, r3, #31
 800be60:	d405      	bmi.n	800be6e <_vfiprintf_r+0x2a>
 800be62:	89ab      	ldrh	r3, [r5, #12]
 800be64:	059a      	lsls	r2, r3, #22
 800be66:	d402      	bmi.n	800be6e <_vfiprintf_r+0x2a>
 800be68:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be6a:	f7ff fd6e 	bl	800b94a <__retarget_lock_acquire_recursive>
 800be6e:	89ab      	ldrh	r3, [r5, #12]
 800be70:	071b      	lsls	r3, r3, #28
 800be72:	d501      	bpl.n	800be78 <_vfiprintf_r+0x34>
 800be74:	692b      	ldr	r3, [r5, #16]
 800be76:	b99b      	cbnz	r3, 800bea0 <_vfiprintf_r+0x5c>
 800be78:	4629      	mov	r1, r5
 800be7a:	4630      	mov	r0, r6
 800be7c:	f000 fb78 	bl	800c570 <__swsetup_r>
 800be80:	b170      	cbz	r0, 800bea0 <_vfiprintf_r+0x5c>
 800be82:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800be84:	07dc      	lsls	r4, r3, #31
 800be86:	d504      	bpl.n	800be92 <_vfiprintf_r+0x4e>
 800be88:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800be8c:	b01d      	add	sp, #116	; 0x74
 800be8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be92:	89ab      	ldrh	r3, [r5, #12]
 800be94:	0598      	lsls	r0, r3, #22
 800be96:	d4f7      	bmi.n	800be88 <_vfiprintf_r+0x44>
 800be98:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800be9a:	f7ff fd57 	bl	800b94c <__retarget_lock_release_recursive>
 800be9e:	e7f3      	b.n	800be88 <_vfiprintf_r+0x44>
 800bea0:	2300      	movs	r3, #0
 800bea2:	9309      	str	r3, [sp, #36]	; 0x24
 800bea4:	2320      	movs	r3, #32
 800bea6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800beaa:	f8cd 800c 	str.w	r8, [sp, #12]
 800beae:	2330      	movs	r3, #48	; 0x30
 800beb0:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 800c064 <_vfiprintf_r+0x220>
 800beb4:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800beb8:	f04f 0901 	mov.w	r9, #1
 800bebc:	4623      	mov	r3, r4
 800bebe:	469a      	mov	sl, r3
 800bec0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800bec4:	b10a      	cbz	r2, 800beca <_vfiprintf_r+0x86>
 800bec6:	2a25      	cmp	r2, #37	; 0x25
 800bec8:	d1f9      	bne.n	800bebe <_vfiprintf_r+0x7a>
 800beca:	ebba 0b04 	subs.w	fp, sl, r4
 800bece:	d00b      	beq.n	800bee8 <_vfiprintf_r+0xa4>
 800bed0:	465b      	mov	r3, fp
 800bed2:	4622      	mov	r2, r4
 800bed4:	4629      	mov	r1, r5
 800bed6:	4630      	mov	r0, r6
 800bed8:	f7ff ffa1 	bl	800be1e <__sfputs_r>
 800bedc:	3001      	adds	r0, #1
 800bede:	f000 80a9 	beq.w	800c034 <_vfiprintf_r+0x1f0>
 800bee2:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800bee4:	445a      	add	r2, fp
 800bee6:	9209      	str	r2, [sp, #36]	; 0x24
 800bee8:	f89a 3000 	ldrb.w	r3, [sl]
 800beec:	2b00      	cmp	r3, #0
 800beee:	f000 80a1 	beq.w	800c034 <_vfiprintf_r+0x1f0>
 800bef2:	2300      	movs	r3, #0
 800bef4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800bef8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800befc:	f10a 0a01 	add.w	sl, sl, #1
 800bf00:	9304      	str	r3, [sp, #16]
 800bf02:	9307      	str	r3, [sp, #28]
 800bf04:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800bf08:	931a      	str	r3, [sp, #104]	; 0x68
 800bf0a:	4654      	mov	r4, sl
 800bf0c:	2205      	movs	r2, #5
 800bf0e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bf12:	4854      	ldr	r0, [pc, #336]	; (800c064 <_vfiprintf_r+0x220>)
 800bf14:	f7f4 f984 	bl	8000220 <memchr>
 800bf18:	9a04      	ldr	r2, [sp, #16]
 800bf1a:	b9d8      	cbnz	r0, 800bf54 <_vfiprintf_r+0x110>
 800bf1c:	06d1      	lsls	r1, r2, #27
 800bf1e:	bf44      	itt	mi
 800bf20:	2320      	movmi	r3, #32
 800bf22:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf26:	0713      	lsls	r3, r2, #28
 800bf28:	bf44      	itt	mi
 800bf2a:	232b      	movmi	r3, #43	; 0x2b
 800bf2c:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800bf30:	f89a 3000 	ldrb.w	r3, [sl]
 800bf34:	2b2a      	cmp	r3, #42	; 0x2a
 800bf36:	d015      	beq.n	800bf64 <_vfiprintf_r+0x120>
 800bf38:	9a07      	ldr	r2, [sp, #28]
 800bf3a:	4654      	mov	r4, sl
 800bf3c:	2000      	movs	r0, #0
 800bf3e:	f04f 0c0a 	mov.w	ip, #10
 800bf42:	4621      	mov	r1, r4
 800bf44:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bf48:	3b30      	subs	r3, #48	; 0x30
 800bf4a:	2b09      	cmp	r3, #9
 800bf4c:	d94d      	bls.n	800bfea <_vfiprintf_r+0x1a6>
 800bf4e:	b1b0      	cbz	r0, 800bf7e <_vfiprintf_r+0x13a>
 800bf50:	9207      	str	r2, [sp, #28]
 800bf52:	e014      	b.n	800bf7e <_vfiprintf_r+0x13a>
 800bf54:	eba0 0308 	sub.w	r3, r0, r8
 800bf58:	fa09 f303 	lsl.w	r3, r9, r3
 800bf5c:	4313      	orrs	r3, r2
 800bf5e:	9304      	str	r3, [sp, #16]
 800bf60:	46a2      	mov	sl, r4
 800bf62:	e7d2      	b.n	800bf0a <_vfiprintf_r+0xc6>
 800bf64:	9b03      	ldr	r3, [sp, #12]
 800bf66:	1d19      	adds	r1, r3, #4
 800bf68:	681b      	ldr	r3, [r3, #0]
 800bf6a:	9103      	str	r1, [sp, #12]
 800bf6c:	2b00      	cmp	r3, #0
 800bf6e:	bfbb      	ittet	lt
 800bf70:	425b      	neglt	r3, r3
 800bf72:	f042 0202 	orrlt.w	r2, r2, #2
 800bf76:	9307      	strge	r3, [sp, #28]
 800bf78:	9307      	strlt	r3, [sp, #28]
 800bf7a:	bfb8      	it	lt
 800bf7c:	9204      	strlt	r2, [sp, #16]
 800bf7e:	7823      	ldrb	r3, [r4, #0]
 800bf80:	2b2e      	cmp	r3, #46	; 0x2e
 800bf82:	d10c      	bne.n	800bf9e <_vfiprintf_r+0x15a>
 800bf84:	7863      	ldrb	r3, [r4, #1]
 800bf86:	2b2a      	cmp	r3, #42	; 0x2a
 800bf88:	d134      	bne.n	800bff4 <_vfiprintf_r+0x1b0>
 800bf8a:	9b03      	ldr	r3, [sp, #12]
 800bf8c:	1d1a      	adds	r2, r3, #4
 800bf8e:	681b      	ldr	r3, [r3, #0]
 800bf90:	9203      	str	r2, [sp, #12]
 800bf92:	2b00      	cmp	r3, #0
 800bf94:	bfb8      	it	lt
 800bf96:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800bf9a:	3402      	adds	r4, #2
 800bf9c:	9305      	str	r3, [sp, #20]
 800bf9e:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800c074 <_vfiprintf_r+0x230>
 800bfa2:	7821      	ldrb	r1, [r4, #0]
 800bfa4:	2203      	movs	r2, #3
 800bfa6:	4650      	mov	r0, sl
 800bfa8:	f7f4 f93a 	bl	8000220 <memchr>
 800bfac:	b138      	cbz	r0, 800bfbe <_vfiprintf_r+0x17a>
 800bfae:	9b04      	ldr	r3, [sp, #16]
 800bfb0:	eba0 000a 	sub.w	r0, r0, sl
 800bfb4:	2240      	movs	r2, #64	; 0x40
 800bfb6:	4082      	lsls	r2, r0
 800bfb8:	4313      	orrs	r3, r2
 800bfba:	3401      	adds	r4, #1
 800bfbc:	9304      	str	r3, [sp, #16]
 800bfbe:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bfc2:	4829      	ldr	r0, [pc, #164]	; (800c068 <_vfiprintf_r+0x224>)
 800bfc4:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800bfc8:	2206      	movs	r2, #6
 800bfca:	f7f4 f929 	bl	8000220 <memchr>
 800bfce:	2800      	cmp	r0, #0
 800bfd0:	d03f      	beq.n	800c052 <_vfiprintf_r+0x20e>
 800bfd2:	4b26      	ldr	r3, [pc, #152]	; (800c06c <_vfiprintf_r+0x228>)
 800bfd4:	bb1b      	cbnz	r3, 800c01e <_vfiprintf_r+0x1da>
 800bfd6:	9b03      	ldr	r3, [sp, #12]
 800bfd8:	3307      	adds	r3, #7
 800bfda:	f023 0307 	bic.w	r3, r3, #7
 800bfde:	3308      	adds	r3, #8
 800bfe0:	9303      	str	r3, [sp, #12]
 800bfe2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bfe4:	443b      	add	r3, r7
 800bfe6:	9309      	str	r3, [sp, #36]	; 0x24
 800bfe8:	e768      	b.n	800bebc <_vfiprintf_r+0x78>
 800bfea:	fb0c 3202 	mla	r2, ip, r2, r3
 800bfee:	460c      	mov	r4, r1
 800bff0:	2001      	movs	r0, #1
 800bff2:	e7a6      	b.n	800bf42 <_vfiprintf_r+0xfe>
 800bff4:	2300      	movs	r3, #0
 800bff6:	3401      	adds	r4, #1
 800bff8:	9305      	str	r3, [sp, #20]
 800bffa:	4619      	mov	r1, r3
 800bffc:	f04f 0c0a 	mov.w	ip, #10
 800c000:	4620      	mov	r0, r4
 800c002:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c006:	3a30      	subs	r2, #48	; 0x30
 800c008:	2a09      	cmp	r2, #9
 800c00a:	d903      	bls.n	800c014 <_vfiprintf_r+0x1d0>
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	d0c6      	beq.n	800bf9e <_vfiprintf_r+0x15a>
 800c010:	9105      	str	r1, [sp, #20]
 800c012:	e7c4      	b.n	800bf9e <_vfiprintf_r+0x15a>
 800c014:	fb0c 2101 	mla	r1, ip, r1, r2
 800c018:	4604      	mov	r4, r0
 800c01a:	2301      	movs	r3, #1
 800c01c:	e7f0      	b.n	800c000 <_vfiprintf_r+0x1bc>
 800c01e:	ab03      	add	r3, sp, #12
 800c020:	9300      	str	r3, [sp, #0]
 800c022:	462a      	mov	r2, r5
 800c024:	4b12      	ldr	r3, [pc, #72]	; (800c070 <_vfiprintf_r+0x22c>)
 800c026:	a904      	add	r1, sp, #16
 800c028:	4630      	mov	r0, r6
 800c02a:	f3af 8000 	nop.w
 800c02e:	4607      	mov	r7, r0
 800c030:	1c78      	adds	r0, r7, #1
 800c032:	d1d6      	bne.n	800bfe2 <_vfiprintf_r+0x19e>
 800c034:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800c036:	07d9      	lsls	r1, r3, #31
 800c038:	d405      	bmi.n	800c046 <_vfiprintf_r+0x202>
 800c03a:	89ab      	ldrh	r3, [r5, #12]
 800c03c:	059a      	lsls	r2, r3, #22
 800c03e:	d402      	bmi.n	800c046 <_vfiprintf_r+0x202>
 800c040:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800c042:	f7ff fc83 	bl	800b94c <__retarget_lock_release_recursive>
 800c046:	89ab      	ldrh	r3, [r5, #12]
 800c048:	065b      	lsls	r3, r3, #25
 800c04a:	f53f af1d 	bmi.w	800be88 <_vfiprintf_r+0x44>
 800c04e:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c050:	e71c      	b.n	800be8c <_vfiprintf_r+0x48>
 800c052:	ab03      	add	r3, sp, #12
 800c054:	9300      	str	r3, [sp, #0]
 800c056:	462a      	mov	r2, r5
 800c058:	4b05      	ldr	r3, [pc, #20]	; (800c070 <_vfiprintf_r+0x22c>)
 800c05a:	a904      	add	r1, sp, #16
 800c05c:	4630      	mov	r0, r6
 800c05e:	f000 f879 	bl	800c154 <_printf_i>
 800c062:	e7e4      	b.n	800c02e <_vfiprintf_r+0x1ea>
 800c064:	0800d288 	.word	0x0800d288
 800c068:	0800d292 	.word	0x0800d292
 800c06c:	00000000 	.word	0x00000000
 800c070:	0800be1f 	.word	0x0800be1f
 800c074:	0800d28e 	.word	0x0800d28e

0800c078 <_printf_common>:
 800c078:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c07c:	4616      	mov	r6, r2
 800c07e:	4699      	mov	r9, r3
 800c080:	688a      	ldr	r2, [r1, #8]
 800c082:	690b      	ldr	r3, [r1, #16]
 800c084:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c088:	4293      	cmp	r3, r2
 800c08a:	bfb8      	it	lt
 800c08c:	4613      	movlt	r3, r2
 800c08e:	6033      	str	r3, [r6, #0]
 800c090:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c094:	4607      	mov	r7, r0
 800c096:	460c      	mov	r4, r1
 800c098:	b10a      	cbz	r2, 800c09e <_printf_common+0x26>
 800c09a:	3301      	adds	r3, #1
 800c09c:	6033      	str	r3, [r6, #0]
 800c09e:	6823      	ldr	r3, [r4, #0]
 800c0a0:	0699      	lsls	r1, r3, #26
 800c0a2:	bf42      	ittt	mi
 800c0a4:	6833      	ldrmi	r3, [r6, #0]
 800c0a6:	3302      	addmi	r3, #2
 800c0a8:	6033      	strmi	r3, [r6, #0]
 800c0aa:	6825      	ldr	r5, [r4, #0]
 800c0ac:	f015 0506 	ands.w	r5, r5, #6
 800c0b0:	d106      	bne.n	800c0c0 <_printf_common+0x48>
 800c0b2:	f104 0a19 	add.w	sl, r4, #25
 800c0b6:	68e3      	ldr	r3, [r4, #12]
 800c0b8:	6832      	ldr	r2, [r6, #0]
 800c0ba:	1a9b      	subs	r3, r3, r2
 800c0bc:	42ab      	cmp	r3, r5
 800c0be:	dc26      	bgt.n	800c10e <_printf_common+0x96>
 800c0c0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c0c4:	1e13      	subs	r3, r2, #0
 800c0c6:	6822      	ldr	r2, [r4, #0]
 800c0c8:	bf18      	it	ne
 800c0ca:	2301      	movne	r3, #1
 800c0cc:	0692      	lsls	r2, r2, #26
 800c0ce:	d42b      	bmi.n	800c128 <_printf_common+0xb0>
 800c0d0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c0d4:	4649      	mov	r1, r9
 800c0d6:	4638      	mov	r0, r7
 800c0d8:	47c0      	blx	r8
 800c0da:	3001      	adds	r0, #1
 800c0dc:	d01e      	beq.n	800c11c <_printf_common+0xa4>
 800c0de:	6823      	ldr	r3, [r4, #0]
 800c0e0:	6922      	ldr	r2, [r4, #16]
 800c0e2:	f003 0306 	and.w	r3, r3, #6
 800c0e6:	2b04      	cmp	r3, #4
 800c0e8:	bf02      	ittt	eq
 800c0ea:	68e5      	ldreq	r5, [r4, #12]
 800c0ec:	6833      	ldreq	r3, [r6, #0]
 800c0ee:	1aed      	subeq	r5, r5, r3
 800c0f0:	68a3      	ldr	r3, [r4, #8]
 800c0f2:	bf0c      	ite	eq
 800c0f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c0f8:	2500      	movne	r5, #0
 800c0fa:	4293      	cmp	r3, r2
 800c0fc:	bfc4      	itt	gt
 800c0fe:	1a9b      	subgt	r3, r3, r2
 800c100:	18ed      	addgt	r5, r5, r3
 800c102:	2600      	movs	r6, #0
 800c104:	341a      	adds	r4, #26
 800c106:	42b5      	cmp	r5, r6
 800c108:	d11a      	bne.n	800c140 <_printf_common+0xc8>
 800c10a:	2000      	movs	r0, #0
 800c10c:	e008      	b.n	800c120 <_printf_common+0xa8>
 800c10e:	2301      	movs	r3, #1
 800c110:	4652      	mov	r2, sl
 800c112:	4649      	mov	r1, r9
 800c114:	4638      	mov	r0, r7
 800c116:	47c0      	blx	r8
 800c118:	3001      	adds	r0, #1
 800c11a:	d103      	bne.n	800c124 <_printf_common+0xac>
 800c11c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c120:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c124:	3501      	adds	r5, #1
 800c126:	e7c6      	b.n	800c0b6 <_printf_common+0x3e>
 800c128:	18e1      	adds	r1, r4, r3
 800c12a:	1c5a      	adds	r2, r3, #1
 800c12c:	2030      	movs	r0, #48	; 0x30
 800c12e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c132:	4422      	add	r2, r4
 800c134:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c138:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c13c:	3302      	adds	r3, #2
 800c13e:	e7c7      	b.n	800c0d0 <_printf_common+0x58>
 800c140:	2301      	movs	r3, #1
 800c142:	4622      	mov	r2, r4
 800c144:	4649      	mov	r1, r9
 800c146:	4638      	mov	r0, r7
 800c148:	47c0      	blx	r8
 800c14a:	3001      	adds	r0, #1
 800c14c:	d0e6      	beq.n	800c11c <_printf_common+0xa4>
 800c14e:	3601      	adds	r6, #1
 800c150:	e7d9      	b.n	800c106 <_printf_common+0x8e>
	...

0800c154 <_printf_i>:
 800c154:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c158:	7e0f      	ldrb	r7, [r1, #24]
 800c15a:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c15c:	2f78      	cmp	r7, #120	; 0x78
 800c15e:	4691      	mov	r9, r2
 800c160:	4680      	mov	r8, r0
 800c162:	460c      	mov	r4, r1
 800c164:	469a      	mov	sl, r3
 800c166:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800c16a:	d807      	bhi.n	800c17c <_printf_i+0x28>
 800c16c:	2f62      	cmp	r7, #98	; 0x62
 800c16e:	d80a      	bhi.n	800c186 <_printf_i+0x32>
 800c170:	2f00      	cmp	r7, #0
 800c172:	f000 80d4 	beq.w	800c31e <_printf_i+0x1ca>
 800c176:	2f58      	cmp	r7, #88	; 0x58
 800c178:	f000 80c0 	beq.w	800c2fc <_printf_i+0x1a8>
 800c17c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c180:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c184:	e03a      	b.n	800c1fc <_printf_i+0xa8>
 800c186:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c18a:	2b15      	cmp	r3, #21
 800c18c:	d8f6      	bhi.n	800c17c <_printf_i+0x28>
 800c18e:	a101      	add	r1, pc, #4	; (adr r1, 800c194 <_printf_i+0x40>)
 800c190:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800c194:	0800c1ed 	.word	0x0800c1ed
 800c198:	0800c201 	.word	0x0800c201
 800c19c:	0800c17d 	.word	0x0800c17d
 800c1a0:	0800c17d 	.word	0x0800c17d
 800c1a4:	0800c17d 	.word	0x0800c17d
 800c1a8:	0800c17d 	.word	0x0800c17d
 800c1ac:	0800c201 	.word	0x0800c201
 800c1b0:	0800c17d 	.word	0x0800c17d
 800c1b4:	0800c17d 	.word	0x0800c17d
 800c1b8:	0800c17d 	.word	0x0800c17d
 800c1bc:	0800c17d 	.word	0x0800c17d
 800c1c0:	0800c305 	.word	0x0800c305
 800c1c4:	0800c22d 	.word	0x0800c22d
 800c1c8:	0800c2bf 	.word	0x0800c2bf
 800c1cc:	0800c17d 	.word	0x0800c17d
 800c1d0:	0800c17d 	.word	0x0800c17d
 800c1d4:	0800c327 	.word	0x0800c327
 800c1d8:	0800c17d 	.word	0x0800c17d
 800c1dc:	0800c22d 	.word	0x0800c22d
 800c1e0:	0800c17d 	.word	0x0800c17d
 800c1e4:	0800c17d 	.word	0x0800c17d
 800c1e8:	0800c2c7 	.word	0x0800c2c7
 800c1ec:	682b      	ldr	r3, [r5, #0]
 800c1ee:	1d1a      	adds	r2, r3, #4
 800c1f0:	681b      	ldr	r3, [r3, #0]
 800c1f2:	602a      	str	r2, [r5, #0]
 800c1f4:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800c1f8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c1fc:	2301      	movs	r3, #1
 800c1fe:	e09f      	b.n	800c340 <_printf_i+0x1ec>
 800c200:	6820      	ldr	r0, [r4, #0]
 800c202:	682b      	ldr	r3, [r5, #0]
 800c204:	0607      	lsls	r7, r0, #24
 800c206:	f103 0104 	add.w	r1, r3, #4
 800c20a:	6029      	str	r1, [r5, #0]
 800c20c:	d501      	bpl.n	800c212 <_printf_i+0xbe>
 800c20e:	681e      	ldr	r6, [r3, #0]
 800c210:	e003      	b.n	800c21a <_printf_i+0xc6>
 800c212:	0646      	lsls	r6, r0, #25
 800c214:	d5fb      	bpl.n	800c20e <_printf_i+0xba>
 800c216:	f9b3 6000 	ldrsh.w	r6, [r3]
 800c21a:	2e00      	cmp	r6, #0
 800c21c:	da03      	bge.n	800c226 <_printf_i+0xd2>
 800c21e:	232d      	movs	r3, #45	; 0x2d
 800c220:	4276      	negs	r6, r6
 800c222:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c226:	485a      	ldr	r0, [pc, #360]	; (800c390 <_printf_i+0x23c>)
 800c228:	230a      	movs	r3, #10
 800c22a:	e012      	b.n	800c252 <_printf_i+0xfe>
 800c22c:	682b      	ldr	r3, [r5, #0]
 800c22e:	6820      	ldr	r0, [r4, #0]
 800c230:	1d19      	adds	r1, r3, #4
 800c232:	6029      	str	r1, [r5, #0]
 800c234:	0605      	lsls	r5, r0, #24
 800c236:	d501      	bpl.n	800c23c <_printf_i+0xe8>
 800c238:	681e      	ldr	r6, [r3, #0]
 800c23a:	e002      	b.n	800c242 <_printf_i+0xee>
 800c23c:	0641      	lsls	r1, r0, #25
 800c23e:	d5fb      	bpl.n	800c238 <_printf_i+0xe4>
 800c240:	881e      	ldrh	r6, [r3, #0]
 800c242:	4853      	ldr	r0, [pc, #332]	; (800c390 <_printf_i+0x23c>)
 800c244:	2f6f      	cmp	r7, #111	; 0x6f
 800c246:	bf0c      	ite	eq
 800c248:	2308      	moveq	r3, #8
 800c24a:	230a      	movne	r3, #10
 800c24c:	2100      	movs	r1, #0
 800c24e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c252:	6865      	ldr	r5, [r4, #4]
 800c254:	60a5      	str	r5, [r4, #8]
 800c256:	2d00      	cmp	r5, #0
 800c258:	bfa2      	ittt	ge
 800c25a:	6821      	ldrge	r1, [r4, #0]
 800c25c:	f021 0104 	bicge.w	r1, r1, #4
 800c260:	6021      	strge	r1, [r4, #0]
 800c262:	b90e      	cbnz	r6, 800c268 <_printf_i+0x114>
 800c264:	2d00      	cmp	r5, #0
 800c266:	d04b      	beq.n	800c300 <_printf_i+0x1ac>
 800c268:	4615      	mov	r5, r2
 800c26a:	fbb6 f1f3 	udiv	r1, r6, r3
 800c26e:	fb03 6711 	mls	r7, r3, r1, r6
 800c272:	5dc7      	ldrb	r7, [r0, r7]
 800c274:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800c278:	4637      	mov	r7, r6
 800c27a:	42bb      	cmp	r3, r7
 800c27c:	460e      	mov	r6, r1
 800c27e:	d9f4      	bls.n	800c26a <_printf_i+0x116>
 800c280:	2b08      	cmp	r3, #8
 800c282:	d10b      	bne.n	800c29c <_printf_i+0x148>
 800c284:	6823      	ldr	r3, [r4, #0]
 800c286:	07de      	lsls	r6, r3, #31
 800c288:	d508      	bpl.n	800c29c <_printf_i+0x148>
 800c28a:	6923      	ldr	r3, [r4, #16]
 800c28c:	6861      	ldr	r1, [r4, #4]
 800c28e:	4299      	cmp	r1, r3
 800c290:	bfde      	ittt	le
 800c292:	2330      	movle	r3, #48	; 0x30
 800c294:	f805 3c01 	strble.w	r3, [r5, #-1]
 800c298:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 800c29c:	1b52      	subs	r2, r2, r5
 800c29e:	6122      	str	r2, [r4, #16]
 800c2a0:	f8cd a000 	str.w	sl, [sp]
 800c2a4:	464b      	mov	r3, r9
 800c2a6:	aa03      	add	r2, sp, #12
 800c2a8:	4621      	mov	r1, r4
 800c2aa:	4640      	mov	r0, r8
 800c2ac:	f7ff fee4 	bl	800c078 <_printf_common>
 800c2b0:	3001      	adds	r0, #1
 800c2b2:	d14a      	bne.n	800c34a <_printf_i+0x1f6>
 800c2b4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c2b8:	b004      	add	sp, #16
 800c2ba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c2be:	6823      	ldr	r3, [r4, #0]
 800c2c0:	f043 0320 	orr.w	r3, r3, #32
 800c2c4:	6023      	str	r3, [r4, #0]
 800c2c6:	4833      	ldr	r0, [pc, #204]	; (800c394 <_printf_i+0x240>)
 800c2c8:	2778      	movs	r7, #120	; 0x78
 800c2ca:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c2ce:	6823      	ldr	r3, [r4, #0]
 800c2d0:	6829      	ldr	r1, [r5, #0]
 800c2d2:	061f      	lsls	r7, r3, #24
 800c2d4:	f851 6b04 	ldr.w	r6, [r1], #4
 800c2d8:	d402      	bmi.n	800c2e0 <_printf_i+0x18c>
 800c2da:	065f      	lsls	r7, r3, #25
 800c2dc:	bf48      	it	mi
 800c2de:	b2b6      	uxthmi	r6, r6
 800c2e0:	07df      	lsls	r7, r3, #31
 800c2e2:	bf48      	it	mi
 800c2e4:	f043 0320 	orrmi.w	r3, r3, #32
 800c2e8:	6029      	str	r1, [r5, #0]
 800c2ea:	bf48      	it	mi
 800c2ec:	6023      	strmi	r3, [r4, #0]
 800c2ee:	b91e      	cbnz	r6, 800c2f8 <_printf_i+0x1a4>
 800c2f0:	6823      	ldr	r3, [r4, #0]
 800c2f2:	f023 0320 	bic.w	r3, r3, #32
 800c2f6:	6023      	str	r3, [r4, #0]
 800c2f8:	2310      	movs	r3, #16
 800c2fa:	e7a7      	b.n	800c24c <_printf_i+0xf8>
 800c2fc:	4824      	ldr	r0, [pc, #144]	; (800c390 <_printf_i+0x23c>)
 800c2fe:	e7e4      	b.n	800c2ca <_printf_i+0x176>
 800c300:	4615      	mov	r5, r2
 800c302:	e7bd      	b.n	800c280 <_printf_i+0x12c>
 800c304:	682b      	ldr	r3, [r5, #0]
 800c306:	6826      	ldr	r6, [r4, #0]
 800c308:	6961      	ldr	r1, [r4, #20]
 800c30a:	1d18      	adds	r0, r3, #4
 800c30c:	6028      	str	r0, [r5, #0]
 800c30e:	0635      	lsls	r5, r6, #24
 800c310:	681b      	ldr	r3, [r3, #0]
 800c312:	d501      	bpl.n	800c318 <_printf_i+0x1c4>
 800c314:	6019      	str	r1, [r3, #0]
 800c316:	e002      	b.n	800c31e <_printf_i+0x1ca>
 800c318:	0670      	lsls	r0, r6, #25
 800c31a:	d5fb      	bpl.n	800c314 <_printf_i+0x1c0>
 800c31c:	8019      	strh	r1, [r3, #0]
 800c31e:	2300      	movs	r3, #0
 800c320:	6123      	str	r3, [r4, #16]
 800c322:	4615      	mov	r5, r2
 800c324:	e7bc      	b.n	800c2a0 <_printf_i+0x14c>
 800c326:	682b      	ldr	r3, [r5, #0]
 800c328:	1d1a      	adds	r2, r3, #4
 800c32a:	602a      	str	r2, [r5, #0]
 800c32c:	681d      	ldr	r5, [r3, #0]
 800c32e:	6862      	ldr	r2, [r4, #4]
 800c330:	2100      	movs	r1, #0
 800c332:	4628      	mov	r0, r5
 800c334:	f7f3 ff74 	bl	8000220 <memchr>
 800c338:	b108      	cbz	r0, 800c33e <_printf_i+0x1ea>
 800c33a:	1b40      	subs	r0, r0, r5
 800c33c:	6060      	str	r0, [r4, #4]
 800c33e:	6863      	ldr	r3, [r4, #4]
 800c340:	6123      	str	r3, [r4, #16]
 800c342:	2300      	movs	r3, #0
 800c344:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c348:	e7aa      	b.n	800c2a0 <_printf_i+0x14c>
 800c34a:	6923      	ldr	r3, [r4, #16]
 800c34c:	462a      	mov	r2, r5
 800c34e:	4649      	mov	r1, r9
 800c350:	4640      	mov	r0, r8
 800c352:	47d0      	blx	sl
 800c354:	3001      	adds	r0, #1
 800c356:	d0ad      	beq.n	800c2b4 <_printf_i+0x160>
 800c358:	6823      	ldr	r3, [r4, #0]
 800c35a:	079b      	lsls	r3, r3, #30
 800c35c:	d413      	bmi.n	800c386 <_printf_i+0x232>
 800c35e:	68e0      	ldr	r0, [r4, #12]
 800c360:	9b03      	ldr	r3, [sp, #12]
 800c362:	4298      	cmp	r0, r3
 800c364:	bfb8      	it	lt
 800c366:	4618      	movlt	r0, r3
 800c368:	e7a6      	b.n	800c2b8 <_printf_i+0x164>
 800c36a:	2301      	movs	r3, #1
 800c36c:	4632      	mov	r2, r6
 800c36e:	4649      	mov	r1, r9
 800c370:	4640      	mov	r0, r8
 800c372:	47d0      	blx	sl
 800c374:	3001      	adds	r0, #1
 800c376:	d09d      	beq.n	800c2b4 <_printf_i+0x160>
 800c378:	3501      	adds	r5, #1
 800c37a:	68e3      	ldr	r3, [r4, #12]
 800c37c:	9903      	ldr	r1, [sp, #12]
 800c37e:	1a5b      	subs	r3, r3, r1
 800c380:	42ab      	cmp	r3, r5
 800c382:	dcf2      	bgt.n	800c36a <_printf_i+0x216>
 800c384:	e7eb      	b.n	800c35e <_printf_i+0x20a>
 800c386:	2500      	movs	r5, #0
 800c388:	f104 0619 	add.w	r6, r4, #25
 800c38c:	e7f5      	b.n	800c37a <_printf_i+0x226>
 800c38e:	bf00      	nop
 800c390:	0800d299 	.word	0x0800d299
 800c394:	0800d2aa 	.word	0x0800d2aa

0800c398 <__sflush_r>:
 800c398:	898a      	ldrh	r2, [r1, #12]
 800c39a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c39e:	4605      	mov	r5, r0
 800c3a0:	0710      	lsls	r0, r2, #28
 800c3a2:	460c      	mov	r4, r1
 800c3a4:	d458      	bmi.n	800c458 <__sflush_r+0xc0>
 800c3a6:	684b      	ldr	r3, [r1, #4]
 800c3a8:	2b00      	cmp	r3, #0
 800c3aa:	dc05      	bgt.n	800c3b8 <__sflush_r+0x20>
 800c3ac:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800c3ae:	2b00      	cmp	r3, #0
 800c3b0:	dc02      	bgt.n	800c3b8 <__sflush_r+0x20>
 800c3b2:	2000      	movs	r0, #0
 800c3b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c3b8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3ba:	2e00      	cmp	r6, #0
 800c3bc:	d0f9      	beq.n	800c3b2 <__sflush_r+0x1a>
 800c3be:	2300      	movs	r3, #0
 800c3c0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800c3c4:	682f      	ldr	r7, [r5, #0]
 800c3c6:	6a21      	ldr	r1, [r4, #32]
 800c3c8:	602b      	str	r3, [r5, #0]
 800c3ca:	d032      	beq.n	800c432 <__sflush_r+0x9a>
 800c3cc:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800c3ce:	89a3      	ldrh	r3, [r4, #12]
 800c3d0:	075a      	lsls	r2, r3, #29
 800c3d2:	d505      	bpl.n	800c3e0 <__sflush_r+0x48>
 800c3d4:	6863      	ldr	r3, [r4, #4]
 800c3d6:	1ac0      	subs	r0, r0, r3
 800c3d8:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c3da:	b10b      	cbz	r3, 800c3e0 <__sflush_r+0x48>
 800c3dc:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800c3de:	1ac0      	subs	r0, r0, r3
 800c3e0:	2300      	movs	r3, #0
 800c3e2:	4602      	mov	r2, r0
 800c3e4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800c3e6:	6a21      	ldr	r1, [r4, #32]
 800c3e8:	4628      	mov	r0, r5
 800c3ea:	47b0      	blx	r6
 800c3ec:	1c43      	adds	r3, r0, #1
 800c3ee:	89a3      	ldrh	r3, [r4, #12]
 800c3f0:	d106      	bne.n	800c400 <__sflush_r+0x68>
 800c3f2:	6829      	ldr	r1, [r5, #0]
 800c3f4:	291d      	cmp	r1, #29
 800c3f6:	d82b      	bhi.n	800c450 <__sflush_r+0xb8>
 800c3f8:	4a29      	ldr	r2, [pc, #164]	; (800c4a0 <__sflush_r+0x108>)
 800c3fa:	410a      	asrs	r2, r1
 800c3fc:	07d6      	lsls	r6, r2, #31
 800c3fe:	d427      	bmi.n	800c450 <__sflush_r+0xb8>
 800c400:	2200      	movs	r2, #0
 800c402:	6062      	str	r2, [r4, #4]
 800c404:	04d9      	lsls	r1, r3, #19
 800c406:	6922      	ldr	r2, [r4, #16]
 800c408:	6022      	str	r2, [r4, #0]
 800c40a:	d504      	bpl.n	800c416 <__sflush_r+0x7e>
 800c40c:	1c42      	adds	r2, r0, #1
 800c40e:	d101      	bne.n	800c414 <__sflush_r+0x7c>
 800c410:	682b      	ldr	r3, [r5, #0]
 800c412:	b903      	cbnz	r3, 800c416 <__sflush_r+0x7e>
 800c414:	6560      	str	r0, [r4, #84]	; 0x54
 800c416:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c418:	602f      	str	r7, [r5, #0]
 800c41a:	2900      	cmp	r1, #0
 800c41c:	d0c9      	beq.n	800c3b2 <__sflush_r+0x1a>
 800c41e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c422:	4299      	cmp	r1, r3
 800c424:	d002      	beq.n	800c42c <__sflush_r+0x94>
 800c426:	4628      	mov	r0, r5
 800c428:	f7ff fa92 	bl	800b950 <_free_r>
 800c42c:	2000      	movs	r0, #0
 800c42e:	6360      	str	r0, [r4, #52]	; 0x34
 800c430:	e7c0      	b.n	800c3b4 <__sflush_r+0x1c>
 800c432:	2301      	movs	r3, #1
 800c434:	4628      	mov	r0, r5
 800c436:	47b0      	blx	r6
 800c438:	1c41      	adds	r1, r0, #1
 800c43a:	d1c8      	bne.n	800c3ce <__sflush_r+0x36>
 800c43c:	682b      	ldr	r3, [r5, #0]
 800c43e:	2b00      	cmp	r3, #0
 800c440:	d0c5      	beq.n	800c3ce <__sflush_r+0x36>
 800c442:	2b1d      	cmp	r3, #29
 800c444:	d001      	beq.n	800c44a <__sflush_r+0xb2>
 800c446:	2b16      	cmp	r3, #22
 800c448:	d101      	bne.n	800c44e <__sflush_r+0xb6>
 800c44a:	602f      	str	r7, [r5, #0]
 800c44c:	e7b1      	b.n	800c3b2 <__sflush_r+0x1a>
 800c44e:	89a3      	ldrh	r3, [r4, #12]
 800c450:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c454:	81a3      	strh	r3, [r4, #12]
 800c456:	e7ad      	b.n	800c3b4 <__sflush_r+0x1c>
 800c458:	690f      	ldr	r7, [r1, #16]
 800c45a:	2f00      	cmp	r7, #0
 800c45c:	d0a9      	beq.n	800c3b2 <__sflush_r+0x1a>
 800c45e:	0793      	lsls	r3, r2, #30
 800c460:	680e      	ldr	r6, [r1, #0]
 800c462:	bf08      	it	eq
 800c464:	694b      	ldreq	r3, [r1, #20]
 800c466:	600f      	str	r7, [r1, #0]
 800c468:	bf18      	it	ne
 800c46a:	2300      	movne	r3, #0
 800c46c:	eba6 0807 	sub.w	r8, r6, r7
 800c470:	608b      	str	r3, [r1, #8]
 800c472:	f1b8 0f00 	cmp.w	r8, #0
 800c476:	dd9c      	ble.n	800c3b2 <__sflush_r+0x1a>
 800c478:	6a21      	ldr	r1, [r4, #32]
 800c47a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800c47c:	4643      	mov	r3, r8
 800c47e:	463a      	mov	r2, r7
 800c480:	4628      	mov	r0, r5
 800c482:	47b0      	blx	r6
 800c484:	2800      	cmp	r0, #0
 800c486:	dc06      	bgt.n	800c496 <__sflush_r+0xfe>
 800c488:	89a3      	ldrh	r3, [r4, #12]
 800c48a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800c48e:	81a3      	strh	r3, [r4, #12]
 800c490:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c494:	e78e      	b.n	800c3b4 <__sflush_r+0x1c>
 800c496:	4407      	add	r7, r0
 800c498:	eba8 0800 	sub.w	r8, r8, r0
 800c49c:	e7e9      	b.n	800c472 <__sflush_r+0xda>
 800c49e:	bf00      	nop
 800c4a0:	dfbffffe 	.word	0xdfbffffe

0800c4a4 <_fflush_r>:
 800c4a4:	b538      	push	{r3, r4, r5, lr}
 800c4a6:	690b      	ldr	r3, [r1, #16]
 800c4a8:	4605      	mov	r5, r0
 800c4aa:	460c      	mov	r4, r1
 800c4ac:	b913      	cbnz	r3, 800c4b4 <_fflush_r+0x10>
 800c4ae:	2500      	movs	r5, #0
 800c4b0:	4628      	mov	r0, r5
 800c4b2:	bd38      	pop	{r3, r4, r5, pc}
 800c4b4:	b118      	cbz	r0, 800c4be <_fflush_r+0x1a>
 800c4b6:	6a03      	ldr	r3, [r0, #32]
 800c4b8:	b90b      	cbnz	r3, 800c4be <_fflush_r+0x1a>
 800c4ba:	f7ff f909 	bl	800b6d0 <__sinit>
 800c4be:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c4c2:	2b00      	cmp	r3, #0
 800c4c4:	d0f3      	beq.n	800c4ae <_fflush_r+0xa>
 800c4c6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800c4c8:	07d0      	lsls	r0, r2, #31
 800c4ca:	d404      	bmi.n	800c4d6 <_fflush_r+0x32>
 800c4cc:	0599      	lsls	r1, r3, #22
 800c4ce:	d402      	bmi.n	800c4d6 <_fflush_r+0x32>
 800c4d0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4d2:	f7ff fa3a 	bl	800b94a <__retarget_lock_acquire_recursive>
 800c4d6:	4628      	mov	r0, r5
 800c4d8:	4621      	mov	r1, r4
 800c4da:	f7ff ff5d 	bl	800c398 <__sflush_r>
 800c4de:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800c4e0:	07da      	lsls	r2, r3, #31
 800c4e2:	4605      	mov	r5, r0
 800c4e4:	d4e4      	bmi.n	800c4b0 <_fflush_r+0xc>
 800c4e6:	89a3      	ldrh	r3, [r4, #12]
 800c4e8:	059b      	lsls	r3, r3, #22
 800c4ea:	d4e1      	bmi.n	800c4b0 <_fflush_r+0xc>
 800c4ec:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800c4ee:	f7ff fa2d 	bl	800b94c <__retarget_lock_release_recursive>
 800c4f2:	e7dd      	b.n	800c4b0 <_fflush_r+0xc>

0800c4f4 <__swbuf_r>:
 800c4f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c4f6:	460e      	mov	r6, r1
 800c4f8:	4614      	mov	r4, r2
 800c4fa:	4605      	mov	r5, r0
 800c4fc:	b118      	cbz	r0, 800c506 <__swbuf_r+0x12>
 800c4fe:	6a03      	ldr	r3, [r0, #32]
 800c500:	b90b      	cbnz	r3, 800c506 <__swbuf_r+0x12>
 800c502:	f7ff f8e5 	bl	800b6d0 <__sinit>
 800c506:	69a3      	ldr	r3, [r4, #24]
 800c508:	60a3      	str	r3, [r4, #8]
 800c50a:	89a3      	ldrh	r3, [r4, #12]
 800c50c:	071a      	lsls	r2, r3, #28
 800c50e:	d525      	bpl.n	800c55c <__swbuf_r+0x68>
 800c510:	6923      	ldr	r3, [r4, #16]
 800c512:	b31b      	cbz	r3, 800c55c <__swbuf_r+0x68>
 800c514:	6823      	ldr	r3, [r4, #0]
 800c516:	6922      	ldr	r2, [r4, #16]
 800c518:	1a98      	subs	r0, r3, r2
 800c51a:	6963      	ldr	r3, [r4, #20]
 800c51c:	b2f6      	uxtb	r6, r6
 800c51e:	4283      	cmp	r3, r0
 800c520:	4637      	mov	r7, r6
 800c522:	dc04      	bgt.n	800c52e <__swbuf_r+0x3a>
 800c524:	4621      	mov	r1, r4
 800c526:	4628      	mov	r0, r5
 800c528:	f7ff ffbc 	bl	800c4a4 <_fflush_r>
 800c52c:	b9e0      	cbnz	r0, 800c568 <__swbuf_r+0x74>
 800c52e:	68a3      	ldr	r3, [r4, #8]
 800c530:	3b01      	subs	r3, #1
 800c532:	60a3      	str	r3, [r4, #8]
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	1c5a      	adds	r2, r3, #1
 800c538:	6022      	str	r2, [r4, #0]
 800c53a:	701e      	strb	r6, [r3, #0]
 800c53c:	6962      	ldr	r2, [r4, #20]
 800c53e:	1c43      	adds	r3, r0, #1
 800c540:	429a      	cmp	r2, r3
 800c542:	d004      	beq.n	800c54e <__swbuf_r+0x5a>
 800c544:	89a3      	ldrh	r3, [r4, #12]
 800c546:	07db      	lsls	r3, r3, #31
 800c548:	d506      	bpl.n	800c558 <__swbuf_r+0x64>
 800c54a:	2e0a      	cmp	r6, #10
 800c54c:	d104      	bne.n	800c558 <__swbuf_r+0x64>
 800c54e:	4621      	mov	r1, r4
 800c550:	4628      	mov	r0, r5
 800c552:	f7ff ffa7 	bl	800c4a4 <_fflush_r>
 800c556:	b938      	cbnz	r0, 800c568 <__swbuf_r+0x74>
 800c558:	4638      	mov	r0, r7
 800c55a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c55c:	4621      	mov	r1, r4
 800c55e:	4628      	mov	r0, r5
 800c560:	f000 f806 	bl	800c570 <__swsetup_r>
 800c564:	2800      	cmp	r0, #0
 800c566:	d0d5      	beq.n	800c514 <__swbuf_r+0x20>
 800c568:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 800c56c:	e7f4      	b.n	800c558 <__swbuf_r+0x64>
	...

0800c570 <__swsetup_r>:
 800c570:	b538      	push	{r3, r4, r5, lr}
 800c572:	4b2a      	ldr	r3, [pc, #168]	; (800c61c <__swsetup_r+0xac>)
 800c574:	4605      	mov	r5, r0
 800c576:	6818      	ldr	r0, [r3, #0]
 800c578:	460c      	mov	r4, r1
 800c57a:	b118      	cbz	r0, 800c584 <__swsetup_r+0x14>
 800c57c:	6a03      	ldr	r3, [r0, #32]
 800c57e:	b90b      	cbnz	r3, 800c584 <__swsetup_r+0x14>
 800c580:	f7ff f8a6 	bl	800b6d0 <__sinit>
 800c584:	89a3      	ldrh	r3, [r4, #12]
 800c586:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c58a:	0718      	lsls	r0, r3, #28
 800c58c:	d422      	bmi.n	800c5d4 <__swsetup_r+0x64>
 800c58e:	06d9      	lsls	r1, r3, #27
 800c590:	d407      	bmi.n	800c5a2 <__swsetup_r+0x32>
 800c592:	2309      	movs	r3, #9
 800c594:	602b      	str	r3, [r5, #0]
 800c596:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800c59a:	81a3      	strh	r3, [r4, #12]
 800c59c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800c5a0:	e034      	b.n	800c60c <__swsetup_r+0x9c>
 800c5a2:	0758      	lsls	r0, r3, #29
 800c5a4:	d512      	bpl.n	800c5cc <__swsetup_r+0x5c>
 800c5a6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800c5a8:	b141      	cbz	r1, 800c5bc <__swsetup_r+0x4c>
 800c5aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800c5ae:	4299      	cmp	r1, r3
 800c5b0:	d002      	beq.n	800c5b8 <__swsetup_r+0x48>
 800c5b2:	4628      	mov	r0, r5
 800c5b4:	f7ff f9cc 	bl	800b950 <_free_r>
 800c5b8:	2300      	movs	r3, #0
 800c5ba:	6363      	str	r3, [r4, #52]	; 0x34
 800c5bc:	89a3      	ldrh	r3, [r4, #12]
 800c5be:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800c5c2:	81a3      	strh	r3, [r4, #12]
 800c5c4:	2300      	movs	r3, #0
 800c5c6:	6063      	str	r3, [r4, #4]
 800c5c8:	6923      	ldr	r3, [r4, #16]
 800c5ca:	6023      	str	r3, [r4, #0]
 800c5cc:	89a3      	ldrh	r3, [r4, #12]
 800c5ce:	f043 0308 	orr.w	r3, r3, #8
 800c5d2:	81a3      	strh	r3, [r4, #12]
 800c5d4:	6923      	ldr	r3, [r4, #16]
 800c5d6:	b94b      	cbnz	r3, 800c5ec <__swsetup_r+0x7c>
 800c5d8:	89a3      	ldrh	r3, [r4, #12]
 800c5da:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800c5de:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800c5e2:	d003      	beq.n	800c5ec <__swsetup_r+0x7c>
 800c5e4:	4621      	mov	r1, r4
 800c5e6:	4628      	mov	r0, r5
 800c5e8:	f000 f8a7 	bl	800c73a <__smakebuf_r>
 800c5ec:	89a0      	ldrh	r0, [r4, #12]
 800c5ee:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800c5f2:	f010 0301 	ands.w	r3, r0, #1
 800c5f6:	d00a      	beq.n	800c60e <__swsetup_r+0x9e>
 800c5f8:	2300      	movs	r3, #0
 800c5fa:	60a3      	str	r3, [r4, #8]
 800c5fc:	6963      	ldr	r3, [r4, #20]
 800c5fe:	425b      	negs	r3, r3
 800c600:	61a3      	str	r3, [r4, #24]
 800c602:	6923      	ldr	r3, [r4, #16]
 800c604:	b943      	cbnz	r3, 800c618 <__swsetup_r+0xa8>
 800c606:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800c60a:	d1c4      	bne.n	800c596 <__swsetup_r+0x26>
 800c60c:	bd38      	pop	{r3, r4, r5, pc}
 800c60e:	0781      	lsls	r1, r0, #30
 800c610:	bf58      	it	pl
 800c612:	6963      	ldrpl	r3, [r4, #20]
 800c614:	60a3      	str	r3, [r4, #8]
 800c616:	e7f4      	b.n	800c602 <__swsetup_r+0x92>
 800c618:	2000      	movs	r0, #0
 800c61a:	e7f7      	b.n	800c60c <__swsetup_r+0x9c>
 800c61c:	2000050c 	.word	0x2000050c

0800c620 <memmove>:
 800c620:	4288      	cmp	r0, r1
 800c622:	b510      	push	{r4, lr}
 800c624:	eb01 0402 	add.w	r4, r1, r2
 800c628:	d902      	bls.n	800c630 <memmove+0x10>
 800c62a:	4284      	cmp	r4, r0
 800c62c:	4623      	mov	r3, r4
 800c62e:	d807      	bhi.n	800c640 <memmove+0x20>
 800c630:	1e43      	subs	r3, r0, #1
 800c632:	42a1      	cmp	r1, r4
 800c634:	d008      	beq.n	800c648 <memmove+0x28>
 800c636:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c63a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800c63e:	e7f8      	b.n	800c632 <memmove+0x12>
 800c640:	4402      	add	r2, r0
 800c642:	4601      	mov	r1, r0
 800c644:	428a      	cmp	r2, r1
 800c646:	d100      	bne.n	800c64a <memmove+0x2a>
 800c648:	bd10      	pop	{r4, pc}
 800c64a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c64e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800c652:	e7f7      	b.n	800c644 <memmove+0x24>

0800c654 <_sbrk_r>:
 800c654:	b538      	push	{r3, r4, r5, lr}
 800c656:	4d06      	ldr	r5, [pc, #24]	; (800c670 <_sbrk_r+0x1c>)
 800c658:	2300      	movs	r3, #0
 800c65a:	4604      	mov	r4, r0
 800c65c:	4608      	mov	r0, r1
 800c65e:	602b      	str	r3, [r5, #0]
 800c660:	f7f5 f9f6 	bl	8001a50 <_sbrk>
 800c664:	1c43      	adds	r3, r0, #1
 800c666:	d102      	bne.n	800c66e <_sbrk_r+0x1a>
 800c668:	682b      	ldr	r3, [r5, #0]
 800c66a:	b103      	cbz	r3, 800c66e <_sbrk_r+0x1a>
 800c66c:	6023      	str	r3, [r4, #0]
 800c66e:	bd38      	pop	{r3, r4, r5, pc}
 800c670:	200033a0 	.word	0x200033a0

0800c674 <memcpy>:
 800c674:	440a      	add	r2, r1
 800c676:	4291      	cmp	r1, r2
 800c678:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 800c67c:	d100      	bne.n	800c680 <memcpy+0xc>
 800c67e:	4770      	bx	lr
 800c680:	b510      	push	{r4, lr}
 800c682:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c686:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c68a:	4291      	cmp	r1, r2
 800c68c:	d1f9      	bne.n	800c682 <memcpy+0xe>
 800c68e:	bd10      	pop	{r4, pc}

0800c690 <_realloc_r>:
 800c690:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c694:	4680      	mov	r8, r0
 800c696:	4614      	mov	r4, r2
 800c698:	460e      	mov	r6, r1
 800c69a:	b921      	cbnz	r1, 800c6a6 <_realloc_r+0x16>
 800c69c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c6a0:	4611      	mov	r1, r2
 800c6a2:	f7ff b9c1 	b.w	800ba28 <_malloc_r>
 800c6a6:	b92a      	cbnz	r2, 800c6b4 <_realloc_r+0x24>
 800c6a8:	f7ff f952 	bl	800b950 <_free_r>
 800c6ac:	4625      	mov	r5, r4
 800c6ae:	4628      	mov	r0, r5
 800c6b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c6b4:	f000 f8a0 	bl	800c7f8 <_malloc_usable_size_r>
 800c6b8:	4284      	cmp	r4, r0
 800c6ba:	4607      	mov	r7, r0
 800c6bc:	d802      	bhi.n	800c6c4 <_realloc_r+0x34>
 800c6be:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800c6c2:	d812      	bhi.n	800c6ea <_realloc_r+0x5a>
 800c6c4:	4621      	mov	r1, r4
 800c6c6:	4640      	mov	r0, r8
 800c6c8:	f7ff f9ae 	bl	800ba28 <_malloc_r>
 800c6cc:	4605      	mov	r5, r0
 800c6ce:	2800      	cmp	r0, #0
 800c6d0:	d0ed      	beq.n	800c6ae <_realloc_r+0x1e>
 800c6d2:	42bc      	cmp	r4, r7
 800c6d4:	4622      	mov	r2, r4
 800c6d6:	4631      	mov	r1, r6
 800c6d8:	bf28      	it	cs
 800c6da:	463a      	movcs	r2, r7
 800c6dc:	f7ff ffca 	bl	800c674 <memcpy>
 800c6e0:	4631      	mov	r1, r6
 800c6e2:	4640      	mov	r0, r8
 800c6e4:	f7ff f934 	bl	800b950 <_free_r>
 800c6e8:	e7e1      	b.n	800c6ae <_realloc_r+0x1e>
 800c6ea:	4635      	mov	r5, r6
 800c6ec:	e7df      	b.n	800c6ae <_realloc_r+0x1e>

0800c6ee <__swhatbuf_r>:
 800c6ee:	b570      	push	{r4, r5, r6, lr}
 800c6f0:	460c      	mov	r4, r1
 800c6f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c6f6:	2900      	cmp	r1, #0
 800c6f8:	b096      	sub	sp, #88	; 0x58
 800c6fa:	4615      	mov	r5, r2
 800c6fc:	461e      	mov	r6, r3
 800c6fe:	da0d      	bge.n	800c71c <__swhatbuf_r+0x2e>
 800c700:	89a3      	ldrh	r3, [r4, #12]
 800c702:	f013 0f80 	tst.w	r3, #128	; 0x80
 800c706:	f04f 0100 	mov.w	r1, #0
 800c70a:	bf0c      	ite	eq
 800c70c:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 800c710:	2340      	movne	r3, #64	; 0x40
 800c712:	2000      	movs	r0, #0
 800c714:	6031      	str	r1, [r6, #0]
 800c716:	602b      	str	r3, [r5, #0]
 800c718:	b016      	add	sp, #88	; 0x58
 800c71a:	bd70      	pop	{r4, r5, r6, pc}
 800c71c:	466a      	mov	r2, sp
 800c71e:	f000 f849 	bl	800c7b4 <_fstat_r>
 800c722:	2800      	cmp	r0, #0
 800c724:	dbec      	blt.n	800c700 <__swhatbuf_r+0x12>
 800c726:	9901      	ldr	r1, [sp, #4]
 800c728:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 800c72c:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 800c730:	4259      	negs	r1, r3
 800c732:	4159      	adcs	r1, r3
 800c734:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800c738:	e7eb      	b.n	800c712 <__swhatbuf_r+0x24>

0800c73a <__smakebuf_r>:
 800c73a:	898b      	ldrh	r3, [r1, #12]
 800c73c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800c73e:	079d      	lsls	r5, r3, #30
 800c740:	4606      	mov	r6, r0
 800c742:	460c      	mov	r4, r1
 800c744:	d507      	bpl.n	800c756 <__smakebuf_r+0x1c>
 800c746:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800c74a:	6023      	str	r3, [r4, #0]
 800c74c:	6123      	str	r3, [r4, #16]
 800c74e:	2301      	movs	r3, #1
 800c750:	6163      	str	r3, [r4, #20]
 800c752:	b002      	add	sp, #8
 800c754:	bd70      	pop	{r4, r5, r6, pc}
 800c756:	ab01      	add	r3, sp, #4
 800c758:	466a      	mov	r2, sp
 800c75a:	f7ff ffc8 	bl	800c6ee <__swhatbuf_r>
 800c75e:	9900      	ldr	r1, [sp, #0]
 800c760:	4605      	mov	r5, r0
 800c762:	4630      	mov	r0, r6
 800c764:	f7ff f960 	bl	800ba28 <_malloc_r>
 800c768:	b948      	cbnz	r0, 800c77e <__smakebuf_r+0x44>
 800c76a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c76e:	059a      	lsls	r2, r3, #22
 800c770:	d4ef      	bmi.n	800c752 <__smakebuf_r+0x18>
 800c772:	f023 0303 	bic.w	r3, r3, #3
 800c776:	f043 0302 	orr.w	r3, r3, #2
 800c77a:	81a3      	strh	r3, [r4, #12]
 800c77c:	e7e3      	b.n	800c746 <__smakebuf_r+0xc>
 800c77e:	89a3      	ldrh	r3, [r4, #12]
 800c780:	6020      	str	r0, [r4, #0]
 800c782:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c786:	81a3      	strh	r3, [r4, #12]
 800c788:	9b00      	ldr	r3, [sp, #0]
 800c78a:	6163      	str	r3, [r4, #20]
 800c78c:	9b01      	ldr	r3, [sp, #4]
 800c78e:	6120      	str	r0, [r4, #16]
 800c790:	b15b      	cbz	r3, 800c7aa <__smakebuf_r+0x70>
 800c792:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c796:	4630      	mov	r0, r6
 800c798:	f000 f81e 	bl	800c7d8 <_isatty_r>
 800c79c:	b128      	cbz	r0, 800c7aa <__smakebuf_r+0x70>
 800c79e:	89a3      	ldrh	r3, [r4, #12]
 800c7a0:	f023 0303 	bic.w	r3, r3, #3
 800c7a4:	f043 0301 	orr.w	r3, r3, #1
 800c7a8:	81a3      	strh	r3, [r4, #12]
 800c7aa:	89a3      	ldrh	r3, [r4, #12]
 800c7ac:	431d      	orrs	r5, r3
 800c7ae:	81a5      	strh	r5, [r4, #12]
 800c7b0:	e7cf      	b.n	800c752 <__smakebuf_r+0x18>
	...

0800c7b4 <_fstat_r>:
 800c7b4:	b538      	push	{r3, r4, r5, lr}
 800c7b6:	4d07      	ldr	r5, [pc, #28]	; (800c7d4 <_fstat_r+0x20>)
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	4604      	mov	r4, r0
 800c7bc:	4608      	mov	r0, r1
 800c7be:	4611      	mov	r1, r2
 800c7c0:	602b      	str	r3, [r5, #0]
 800c7c2:	f7f5 f91c 	bl	80019fe <_fstat>
 800c7c6:	1c43      	adds	r3, r0, #1
 800c7c8:	d102      	bne.n	800c7d0 <_fstat_r+0x1c>
 800c7ca:	682b      	ldr	r3, [r5, #0]
 800c7cc:	b103      	cbz	r3, 800c7d0 <_fstat_r+0x1c>
 800c7ce:	6023      	str	r3, [r4, #0]
 800c7d0:	bd38      	pop	{r3, r4, r5, pc}
 800c7d2:	bf00      	nop
 800c7d4:	200033a0 	.word	0x200033a0

0800c7d8 <_isatty_r>:
 800c7d8:	b538      	push	{r3, r4, r5, lr}
 800c7da:	4d06      	ldr	r5, [pc, #24]	; (800c7f4 <_isatty_r+0x1c>)
 800c7dc:	2300      	movs	r3, #0
 800c7de:	4604      	mov	r4, r0
 800c7e0:	4608      	mov	r0, r1
 800c7e2:	602b      	str	r3, [r5, #0]
 800c7e4:	f7f5 f91b 	bl	8001a1e <_isatty>
 800c7e8:	1c43      	adds	r3, r0, #1
 800c7ea:	d102      	bne.n	800c7f2 <_isatty_r+0x1a>
 800c7ec:	682b      	ldr	r3, [r5, #0]
 800c7ee:	b103      	cbz	r3, 800c7f2 <_isatty_r+0x1a>
 800c7f0:	6023      	str	r3, [r4, #0]
 800c7f2:	bd38      	pop	{r3, r4, r5, pc}
 800c7f4:	200033a0 	.word	0x200033a0

0800c7f8 <_malloc_usable_size_r>:
 800c7f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c7fc:	1f18      	subs	r0, r3, #4
 800c7fe:	2b00      	cmp	r3, #0
 800c800:	bfbc      	itt	lt
 800c802:	580b      	ldrlt	r3, [r1, r0]
 800c804:	18c0      	addlt	r0, r0, r3
 800c806:	4770      	bx	lr

0800c808 <powf>:
 800c808:	b508      	push	{r3, lr}
 800c80a:	ed2d 8b04 	vpush	{d8-d9}
 800c80e:	eeb0 8a60 	vmov.f32	s16, s1
 800c812:	eeb0 9a40 	vmov.f32	s18, s0
 800c816:	f000 f87f 	bl	800c918 <__ieee754_powf>
 800c81a:	eeb4 8a48 	vcmp.f32	s16, s16
 800c81e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c822:	eef0 8a40 	vmov.f32	s17, s0
 800c826:	d63e      	bvs.n	800c8a6 <powf+0x9e>
 800c828:	eeb5 9a40 	vcmp.f32	s18, #0.0
 800c82c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c830:	d112      	bne.n	800c858 <powf+0x50>
 800c832:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800c836:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c83a:	d039      	beq.n	800c8b0 <powf+0xa8>
 800c83c:	eeb0 0a48 	vmov.f32	s0, s16
 800c840:	f000 f839 	bl	800c8b6 <finitef>
 800c844:	b378      	cbz	r0, 800c8a6 <powf+0x9e>
 800c846:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800c84a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c84e:	d52a      	bpl.n	800c8a6 <powf+0x9e>
 800c850:	f7ff f850 	bl	800b8f4 <__errno>
 800c854:	2322      	movs	r3, #34	; 0x22
 800c856:	e014      	b.n	800c882 <powf+0x7a>
 800c858:	f000 f82d 	bl	800c8b6 <finitef>
 800c85c:	b998      	cbnz	r0, 800c886 <powf+0x7e>
 800c85e:	eeb0 0a49 	vmov.f32	s0, s18
 800c862:	f000 f828 	bl	800c8b6 <finitef>
 800c866:	b170      	cbz	r0, 800c886 <powf+0x7e>
 800c868:	eeb0 0a48 	vmov.f32	s0, s16
 800c86c:	f000 f823 	bl	800c8b6 <finitef>
 800c870:	b148      	cbz	r0, 800c886 <powf+0x7e>
 800c872:	eef4 8a68 	vcmp.f32	s17, s17
 800c876:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c87a:	d7e9      	bvc.n	800c850 <powf+0x48>
 800c87c:	f7ff f83a 	bl	800b8f4 <__errno>
 800c880:	2321      	movs	r3, #33	; 0x21
 800c882:	6003      	str	r3, [r0, #0]
 800c884:	e00f      	b.n	800c8a6 <powf+0x9e>
 800c886:	eef5 8a40 	vcmp.f32	s17, #0.0
 800c88a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c88e:	d10a      	bne.n	800c8a6 <powf+0x9e>
 800c890:	eeb0 0a49 	vmov.f32	s0, s18
 800c894:	f000 f80f 	bl	800c8b6 <finitef>
 800c898:	b128      	cbz	r0, 800c8a6 <powf+0x9e>
 800c89a:	eeb0 0a48 	vmov.f32	s0, s16
 800c89e:	f000 f80a 	bl	800c8b6 <finitef>
 800c8a2:	2800      	cmp	r0, #0
 800c8a4:	d1d4      	bne.n	800c850 <powf+0x48>
 800c8a6:	eeb0 0a68 	vmov.f32	s0, s17
 800c8aa:	ecbd 8b04 	vpop	{d8-d9}
 800c8ae:	bd08      	pop	{r3, pc}
 800c8b0:	eef7 8a00 	vmov.f32	s17, #112	; 0x3f800000  1.0
 800c8b4:	e7f7      	b.n	800c8a6 <powf+0x9e>

0800c8b6 <finitef>:
 800c8b6:	b082      	sub	sp, #8
 800c8b8:	ed8d 0a01 	vstr	s0, [sp, #4]
 800c8bc:	9801      	ldr	r0, [sp, #4]
 800c8be:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800c8c2:	f1b0 4fff 	cmp.w	r0, #2139095040	; 0x7f800000
 800c8c6:	bfac      	ite	ge
 800c8c8:	2000      	movge	r0, #0
 800c8ca:	2001      	movlt	r0, #1
 800c8cc:	b002      	add	sp, #8
 800c8ce:	4770      	bx	lr

0800c8d0 <roundf>:
 800c8d0:	ee10 0a10 	vmov	r0, s0
 800c8d4:	f3c0 52c7 	ubfx	r2, r0, #23, #8
 800c8d8:	3a7f      	subs	r2, #127	; 0x7f
 800c8da:	2a16      	cmp	r2, #22
 800c8dc:	dc15      	bgt.n	800c90a <roundf+0x3a>
 800c8de:	2a00      	cmp	r2, #0
 800c8e0:	da08      	bge.n	800c8f4 <roundf+0x24>
 800c8e2:	3201      	adds	r2, #1
 800c8e4:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 800c8e8:	d101      	bne.n	800c8ee <roundf+0x1e>
 800c8ea:	f043 537e 	orr.w	r3, r3, #1065353216	; 0x3f800000
 800c8ee:	ee00 3a10 	vmov	s0, r3
 800c8f2:	4770      	bx	lr
 800c8f4:	4907      	ldr	r1, [pc, #28]	; (800c914 <roundf+0x44>)
 800c8f6:	4111      	asrs	r1, r2
 800c8f8:	4208      	tst	r0, r1
 800c8fa:	d0fa      	beq.n	800c8f2 <roundf+0x22>
 800c8fc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800c900:	4113      	asrs	r3, r2
 800c902:	4403      	add	r3, r0
 800c904:	ea23 0301 	bic.w	r3, r3, r1
 800c908:	e7f1      	b.n	800c8ee <roundf+0x1e>
 800c90a:	2a80      	cmp	r2, #128	; 0x80
 800c90c:	d1f1      	bne.n	800c8f2 <roundf+0x22>
 800c90e:	ee30 0a00 	vadd.f32	s0, s0, s0
 800c912:	4770      	bx	lr
 800c914:	007fffff 	.word	0x007fffff

0800c918 <__ieee754_powf>:
 800c918:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c91c:	ee10 4a90 	vmov	r4, s1
 800c920:	f034 4800 	bics.w	r8, r4, #2147483648	; 0x80000000
 800c924:	ed2d 8b02 	vpush	{d8}
 800c928:	ee10 7a10 	vmov	r7, s0
 800c92c:	eeb0 8a40 	vmov.f32	s16, s0
 800c930:	eef0 8a60 	vmov.f32	s17, s1
 800c934:	d10c      	bne.n	800c950 <__ieee754_powf+0x38>
 800c936:	f487 0780 	eor.w	r7, r7, #4194304	; 0x400000
 800c93a:	007f      	lsls	r7, r7, #1
 800c93c:	f517 0f00 	cmn.w	r7, #8388608	; 0x800000
 800c940:	f240 8292 	bls.w	800ce68 <__ieee754_powf+0x550>
 800c944:	ee38 0a28 	vadd.f32	s0, s16, s17
 800c948:	ecbd 8b02 	vpop	{d8}
 800c94c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c950:	f027 4500 	bic.w	r5, r7, #2147483648	; 0x80000000
 800c954:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c958:	dcf4      	bgt.n	800c944 <__ieee754_powf+0x2c>
 800c95a:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c95e:	dd08      	ble.n	800c972 <__ieee754_powf+0x5a>
 800c960:	f1b7 5f7e 	cmp.w	r7, #1065353216	; 0x3f800000
 800c964:	d1ee      	bne.n	800c944 <__ieee754_powf+0x2c>
 800c966:	f484 0480 	eor.w	r4, r4, #4194304	; 0x400000
 800c96a:	0064      	lsls	r4, r4, #1
 800c96c:	f514 0f00 	cmn.w	r4, #8388608	; 0x800000
 800c970:	e7e6      	b.n	800c940 <__ieee754_powf+0x28>
 800c972:	2f00      	cmp	r7, #0
 800c974:	da20      	bge.n	800c9b8 <__ieee754_powf+0xa0>
 800c976:	f1b8 4f97 	cmp.w	r8, #1266679808	; 0x4b800000
 800c97a:	da2d      	bge.n	800c9d8 <__ieee754_powf+0xc0>
 800c97c:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c980:	f2c0 827b 	blt.w	800ce7a <__ieee754_powf+0x562>
 800c984:	ea4f 53e8 	mov.w	r3, r8, asr #23
 800c988:	f1c3 0396 	rsb	r3, r3, #150	; 0x96
 800c98c:	fa48 f603 	asr.w	r6, r8, r3
 800c990:	fa06 f303 	lsl.w	r3, r6, r3
 800c994:	4543      	cmp	r3, r8
 800c996:	f040 8270 	bne.w	800ce7a <__ieee754_powf+0x562>
 800c99a:	f006 0601 	and.w	r6, r6, #1
 800c99e:	f1c6 0602 	rsb	r6, r6, #2
 800c9a2:	f1b8 5f7e 	cmp.w	r8, #1065353216	; 0x3f800000
 800c9a6:	d11f      	bne.n	800c9e8 <__ieee754_powf+0xd0>
 800c9a8:	2c00      	cmp	r4, #0
 800c9aa:	f280 8263 	bge.w	800ce74 <__ieee754_powf+0x55c>
 800c9ae:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800c9b2:	ee87 0a88 	vdiv.f32	s0, s15, s16
 800c9b6:	e7c7      	b.n	800c948 <__ieee754_powf+0x30>
 800c9b8:	2600      	movs	r6, #0
 800c9ba:	f1b8 4fff 	cmp.w	r8, #2139095040	; 0x7f800000
 800c9be:	d1f0      	bne.n	800c9a2 <__ieee754_powf+0x8a>
 800c9c0:	f1b5 5f7e 	cmp.w	r5, #1065353216	; 0x3f800000
 800c9c4:	f000 8250 	beq.w	800ce68 <__ieee754_powf+0x550>
 800c9c8:	dd08      	ble.n	800c9dc <__ieee754_powf+0xc4>
 800c9ca:	ed9f 0ac1 	vldr	s0, [pc, #772]	; 800ccd0 <__ieee754_powf+0x3b8>
 800c9ce:	2c00      	cmp	r4, #0
 800c9d0:	bfa8      	it	ge
 800c9d2:	eeb0 0a68 	vmovge.f32	s0, s17
 800c9d6:	e7b7      	b.n	800c948 <__ieee754_powf+0x30>
 800c9d8:	2602      	movs	r6, #2
 800c9da:	e7ee      	b.n	800c9ba <__ieee754_powf+0xa2>
 800c9dc:	2c00      	cmp	r4, #0
 800c9de:	f280 8246 	bge.w	800ce6e <__ieee754_powf+0x556>
 800c9e2:	eeb1 0a68 	vneg.f32	s0, s17
 800c9e6:	e7af      	b.n	800c948 <__ieee754_powf+0x30>
 800c9e8:	f1b4 4f80 	cmp.w	r4, #1073741824	; 0x40000000
 800c9ec:	d102      	bne.n	800c9f4 <__ieee754_powf+0xdc>
 800c9ee:	ee28 0a08 	vmul.f32	s0, s16, s16
 800c9f2:	e7a9      	b.n	800c948 <__ieee754_powf+0x30>
 800c9f4:	f1b4 5f7c 	cmp.w	r4, #1056964608	; 0x3f000000
 800c9f8:	eeb0 0a48 	vmov.f32	s0, s16
 800c9fc:	d107      	bne.n	800ca0e <__ieee754_powf+0xf6>
 800c9fe:	2f00      	cmp	r7, #0
 800ca00:	db05      	blt.n	800ca0e <__ieee754_powf+0xf6>
 800ca02:	ecbd 8b02 	vpop	{d8}
 800ca06:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca0a:	f000 badf 	b.w	800cfcc <__ieee754_sqrtf>
 800ca0e:	f000 fa4d 	bl	800ceac <fabsf>
 800ca12:	b125      	cbz	r5, 800ca1e <__ieee754_powf+0x106>
 800ca14:	f027 4340 	bic.w	r3, r7, #3221225472	; 0xc0000000
 800ca18:	f1b3 5f7e 	cmp.w	r3, #1065353216	; 0x3f800000
 800ca1c:	d115      	bne.n	800ca4a <__ieee754_powf+0x132>
 800ca1e:	2c00      	cmp	r4, #0
 800ca20:	bfbc      	itt	lt
 800ca22:	eef7 7a00 	vmovlt.f32	s15, #112	; 0x3f800000  1.0
 800ca26:	ee87 0a80 	vdivlt.f32	s0, s15, s0
 800ca2a:	2f00      	cmp	r7, #0
 800ca2c:	da8c      	bge.n	800c948 <__ieee754_powf+0x30>
 800ca2e:	f1a5 557e 	sub.w	r5, r5, #1065353216	; 0x3f800000
 800ca32:	4335      	orrs	r5, r6
 800ca34:	d104      	bne.n	800ca40 <__ieee754_powf+0x128>
 800ca36:	ee70 7a40 	vsub.f32	s15, s0, s0
 800ca3a:	ee87 0aa7 	vdiv.f32	s0, s15, s15
 800ca3e:	e783      	b.n	800c948 <__ieee754_powf+0x30>
 800ca40:	2e01      	cmp	r6, #1
 800ca42:	d181      	bne.n	800c948 <__ieee754_powf+0x30>
 800ca44:	eeb1 0a40 	vneg.f32	s0, s0
 800ca48:	e77e      	b.n	800c948 <__ieee754_powf+0x30>
 800ca4a:	0ff8      	lsrs	r0, r7, #31
 800ca4c:	3801      	subs	r0, #1
 800ca4e:	ea56 0300 	orrs.w	r3, r6, r0
 800ca52:	d104      	bne.n	800ca5e <__ieee754_powf+0x146>
 800ca54:	ee38 8a48 	vsub.f32	s16, s16, s16
 800ca58:	ee88 0a08 	vdiv.f32	s0, s16, s16
 800ca5c:	e774      	b.n	800c948 <__ieee754_powf+0x30>
 800ca5e:	f1b8 4f9a 	cmp.w	r8, #1291845632	; 0x4d000000
 800ca62:	dd73      	ble.n	800cb4c <__ieee754_powf+0x234>
 800ca64:	4b9b      	ldr	r3, [pc, #620]	; (800ccd4 <__ieee754_powf+0x3bc>)
 800ca66:	429d      	cmp	r5, r3
 800ca68:	dc08      	bgt.n	800ca7c <__ieee754_powf+0x164>
 800ca6a:	2c00      	cmp	r4, #0
 800ca6c:	da0b      	bge.n	800ca86 <__ieee754_powf+0x16e>
 800ca6e:	2000      	movs	r0, #0
 800ca70:	ecbd 8b02 	vpop	{d8}
 800ca74:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca78:	f000 baa2 	b.w	800cfc0 <__math_oflowf>
 800ca7c:	4b96      	ldr	r3, [pc, #600]	; (800ccd8 <__ieee754_powf+0x3c0>)
 800ca7e:	429d      	cmp	r5, r3
 800ca80:	dd08      	ble.n	800ca94 <__ieee754_powf+0x17c>
 800ca82:	2c00      	cmp	r4, #0
 800ca84:	dcf3      	bgt.n	800ca6e <__ieee754_powf+0x156>
 800ca86:	2000      	movs	r0, #0
 800ca88:	ecbd 8b02 	vpop	{d8}
 800ca8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ca90:	f000 ba90 	b.w	800cfb4 <__math_uflowf>
 800ca94:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800ca98:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ca9c:	eddf 6a8f 	vldr	s13, [pc, #572]	; 800ccdc <__ieee754_powf+0x3c4>
 800caa0:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 800caa4:	eee0 6a67 	vfms.f32	s13, s0, s15
 800caa8:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800caac:	eee6 7ac0 	vfms.f32	s15, s13, s0
 800cab0:	ee20 7a00 	vmul.f32	s14, s0, s0
 800cab4:	ee27 7a27 	vmul.f32	s14, s14, s15
 800cab8:	eddf 7a89 	vldr	s15, [pc, #548]	; 800cce0 <__ieee754_powf+0x3c8>
 800cabc:	ee67 7ac7 	vnmul.f32	s15, s15, s14
 800cac0:	ed9f 7a88 	vldr	s14, [pc, #544]	; 800cce4 <__ieee754_powf+0x3cc>
 800cac4:	eee0 7a07 	vfma.f32	s15, s0, s14
 800cac8:	ed9f 7a87 	vldr	s14, [pc, #540]	; 800cce8 <__ieee754_powf+0x3d0>
 800cacc:	eef0 6a67 	vmov.f32	s13, s15
 800cad0:	eee0 6a07 	vfma.f32	s13, s0, s14
 800cad4:	ee16 3a90 	vmov	r3, s13
 800cad8:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cadc:	f023 030f 	bic.w	r3, r3, #15
 800cae0:	ee06 3a90 	vmov	s13, r3
 800cae4:	eee0 6a47 	vfms.f32	s13, s0, s14
 800cae8:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800caec:	3e01      	subs	r6, #1
 800caee:	f424 647f 	bic.w	r4, r4, #4080	; 0xff0
 800caf2:	4306      	orrs	r6, r0
 800caf4:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 800caf8:	f024 040f 	bic.w	r4, r4, #15
 800cafc:	eeb7 8a00 	vmov.f32	s16, #112	; 0x3f800000  1.0
 800cb00:	bf08      	it	eq
 800cb02:	eeb0 8a47 	vmoveq.f32	s16, s14
 800cb06:	ee07 4a10 	vmov	s14, r4
 800cb0a:	ee67 0aa8 	vmul.f32	s1, s15, s17
 800cb0e:	ee38 7ac7 	vsub.f32	s14, s17, s14
 800cb12:	ee07 3a90 	vmov	s15, r3
 800cb16:	eee7 0a27 	vfma.f32	s1, s14, s15
 800cb1a:	ee07 4a10 	vmov	s14, r4
 800cb1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cb22:	ee30 7aa7 	vadd.f32	s14, s1, s15
 800cb26:	ee17 1a10 	vmov	r1, s14
 800cb2a:	2900      	cmp	r1, #0
 800cb2c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cb30:	f340 817c 	ble.w	800ce2c <__ieee754_powf+0x514>
 800cb34:	f1b3 4f86 	cmp.w	r3, #1124073472	; 0x43000000
 800cb38:	f340 80f8 	ble.w	800cd2c <__ieee754_powf+0x414>
 800cb3c:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cb40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cb44:	bf4c      	ite	mi
 800cb46:	2001      	movmi	r0, #1
 800cb48:	2000      	movpl	r0, #0
 800cb4a:	e791      	b.n	800ca70 <__ieee754_powf+0x158>
 800cb4c:	f017 4fff 	tst.w	r7, #2139095040	; 0x7f800000
 800cb50:	bf01      	itttt	eq
 800cb52:	eddf 7a66 	vldreq	s15, [pc, #408]	; 800ccec <__ieee754_powf+0x3d4>
 800cb56:	ee60 7a27 	vmuleq.f32	s15, s0, s15
 800cb5a:	f06f 0317 	mvneq.w	r3, #23
 800cb5e:	ee17 5a90 	vmoveq	r5, s15
 800cb62:	ea4f 52e5 	mov.w	r2, r5, asr #23
 800cb66:	bf18      	it	ne
 800cb68:	2300      	movne	r3, #0
 800cb6a:	3a7f      	subs	r2, #127	; 0x7f
 800cb6c:	441a      	add	r2, r3
 800cb6e:	4b60      	ldr	r3, [pc, #384]	; (800ccf0 <__ieee754_powf+0x3d8>)
 800cb70:	f3c5 0516 	ubfx	r5, r5, #0, #23
 800cb74:	429d      	cmp	r5, r3
 800cb76:	f045 517e 	orr.w	r1, r5, #1065353216	; 0x3f800000
 800cb7a:	dd06      	ble.n	800cb8a <__ieee754_powf+0x272>
 800cb7c:	4b5d      	ldr	r3, [pc, #372]	; (800ccf4 <__ieee754_powf+0x3dc>)
 800cb7e:	429d      	cmp	r5, r3
 800cb80:	f340 80a4 	ble.w	800cccc <__ieee754_powf+0x3b4>
 800cb84:	3201      	adds	r2, #1
 800cb86:	f5a1 0100 	sub.w	r1, r1, #8388608	; 0x800000
 800cb8a:	2500      	movs	r5, #0
 800cb8c:	4b5a      	ldr	r3, [pc, #360]	; (800ccf8 <__ieee754_powf+0x3e0>)
 800cb8e:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800cb92:	ee07 1a10 	vmov	s14, r1
 800cb96:	edd3 5a00 	vldr	s11, [r3]
 800cb9a:	4b58      	ldr	r3, [pc, #352]	; (800ccfc <__ieee754_powf+0x3e4>)
 800cb9c:	ee75 7a87 	vadd.f32	s15, s11, s14
 800cba0:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800cba4:	eec6 4aa7 	vdiv.f32	s9, s13, s15
 800cba8:	1049      	asrs	r1, r1, #1
 800cbaa:	f041 5100 	orr.w	r1, r1, #536870912	; 0x20000000
 800cbae:	f501 2180 	add.w	r1, r1, #262144	; 0x40000
 800cbb2:	eb01 5145 	add.w	r1, r1, r5, lsl #21
 800cbb6:	ee37 6a65 	vsub.f32	s12, s14, s11
 800cbba:	ee07 1a90 	vmov	s15, r1
 800cbbe:	ee26 5a24 	vmul.f32	s10, s12, s9
 800cbc2:	ee77 5ae5 	vsub.f32	s11, s15, s11
 800cbc6:	ee15 7a10 	vmov	r7, s10
 800cbca:	401f      	ands	r7, r3
 800cbcc:	ee06 7a90 	vmov	s13, r7
 800cbd0:	eea6 6ae7 	vfms.f32	s12, s13, s15
 800cbd4:	ee37 7a65 	vsub.f32	s14, s14, s11
 800cbd8:	ee65 7a05 	vmul.f32	s15, s10, s10
 800cbdc:	eea6 6ac7 	vfms.f32	s12, s13, s14
 800cbe0:	eddf 5a47 	vldr	s11, [pc, #284]	; 800cd00 <__ieee754_powf+0x3e8>
 800cbe4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 800cd04 <__ieee754_powf+0x3ec>
 800cbe8:	eee7 5a87 	vfma.f32	s11, s15, s14
 800cbec:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800cd08 <__ieee754_powf+0x3f0>
 800cbf0:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cbf4:	eddf 5a39 	vldr	s11, [pc, #228]	; 800ccdc <__ieee754_powf+0x3c4>
 800cbf8:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cbfc:	ed9f 7a43 	vldr	s14, [pc, #268]	; 800cd0c <__ieee754_powf+0x3f4>
 800cc00:	eea5 7aa7 	vfma.f32	s14, s11, s15
 800cc04:	eddf 5a42 	vldr	s11, [pc, #264]	; 800cd10 <__ieee754_powf+0x3f8>
 800cc08:	ee26 6a24 	vmul.f32	s12, s12, s9
 800cc0c:	eee7 5a27 	vfma.f32	s11, s14, s15
 800cc10:	ee35 7a26 	vadd.f32	s14, s10, s13
 800cc14:	ee67 4aa7 	vmul.f32	s9, s15, s15
 800cc18:	ee27 7a06 	vmul.f32	s14, s14, s12
 800cc1c:	eef0 7a08 	vmov.f32	s15, #8	; 0x40400000  3.0
 800cc20:	eea4 7aa5 	vfma.f32	s14, s9, s11
 800cc24:	eef0 5a67 	vmov.f32	s11, s15
 800cc28:	eee6 5aa6 	vfma.f32	s11, s13, s13
 800cc2c:	ee75 5a87 	vadd.f32	s11, s11, s14
 800cc30:	ee15 1a90 	vmov	r1, s11
 800cc34:	4019      	ands	r1, r3
 800cc36:	ee05 1a90 	vmov	s11, r1
 800cc3a:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800cc3e:	eee6 7ae6 	vfms.f32	s15, s13, s13
 800cc42:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cc46:	ee67 7a85 	vmul.f32	s15, s15, s10
 800cc4a:	eee6 7a25 	vfma.f32	s15, s12, s11
 800cc4e:	eeb0 6a67 	vmov.f32	s12, s15
 800cc52:	eea6 6aa5 	vfma.f32	s12, s13, s11
 800cc56:	ee16 1a10 	vmov	r1, s12
 800cc5a:	4019      	ands	r1, r3
 800cc5c:	ee07 1a10 	vmov	s14, r1
 800cc60:	eea6 7ae5 	vfms.f32	s14, s13, s11
 800cc64:	ee06 1a10 	vmov	s12, r1
 800cc68:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cc6c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800cd14 <__ieee754_powf+0x3fc>
 800cc70:	4929      	ldr	r1, [pc, #164]	; (800cd18 <__ieee754_powf+0x400>)
 800cc72:	eddf 5a2a 	vldr	s11, [pc, #168]	; 800cd1c <__ieee754_powf+0x404>
 800cc76:	ee67 7a87 	vmul.f32	s15, s15, s14
 800cc7a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800cd20 <__ieee754_powf+0x408>
 800cc7e:	eee6 7a07 	vfma.f32	s15, s12, s14
 800cc82:	eb01 0185 	add.w	r1, r1, r5, lsl #2
 800cc86:	ed91 7a00 	vldr	s14, [r1]
 800cc8a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800cc8e:	ee07 2a10 	vmov	s14, r2
 800cc92:	eef0 6a67 	vmov.f32	s13, s15
 800cc96:	4a23      	ldr	r2, [pc, #140]	; (800cd24 <__ieee754_powf+0x40c>)
 800cc98:	eee6 6a25 	vfma.f32	s13, s12, s11
 800cc9c:	eb02 0285 	add.w	r2, r2, r5, lsl #2
 800cca0:	ed92 5a00 	vldr	s10, [r2]
 800cca4:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800cca8:	ee76 6a85 	vadd.f32	s13, s13, s10
 800ccac:	ee76 6a87 	vadd.f32	s13, s13, s14
 800ccb0:	ee16 2a90 	vmov	r2, s13
 800ccb4:	4013      	ands	r3, r2
 800ccb6:	ee06 3a90 	vmov	s13, r3
 800ccba:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800ccbe:	ee37 7a45 	vsub.f32	s14, s14, s10
 800ccc2:	eea6 7a65 	vfms.f32	s14, s12, s11
 800ccc6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ccca:	e70f      	b.n	800caec <__ieee754_powf+0x1d4>
 800cccc:	2501      	movs	r5, #1
 800ccce:	e75d      	b.n	800cb8c <__ieee754_powf+0x274>
 800ccd0:	00000000 	.word	0x00000000
 800ccd4:	3f7ffff3 	.word	0x3f7ffff3
 800ccd8:	3f800007 	.word	0x3f800007
 800ccdc:	3eaaaaab 	.word	0x3eaaaaab
 800cce0:	3fb8aa3b 	.word	0x3fb8aa3b
 800cce4:	36eca570 	.word	0x36eca570
 800cce8:	3fb8aa00 	.word	0x3fb8aa00
 800ccec:	4b800000 	.word	0x4b800000
 800ccf0:	001cc471 	.word	0x001cc471
 800ccf4:	005db3d6 	.word	0x005db3d6
 800ccf8:	0800d2bc 	.word	0x0800d2bc
 800ccfc:	fffff000 	.word	0xfffff000
 800cd00:	3e6c3255 	.word	0x3e6c3255
 800cd04:	3e53f142 	.word	0x3e53f142
 800cd08:	3e8ba305 	.word	0x3e8ba305
 800cd0c:	3edb6db7 	.word	0x3edb6db7
 800cd10:	3f19999a 	.word	0x3f19999a
 800cd14:	3f76384f 	.word	0x3f76384f
 800cd18:	0800d2cc 	.word	0x0800d2cc
 800cd1c:	3f763800 	.word	0x3f763800
 800cd20:	369dc3a0 	.word	0x369dc3a0
 800cd24:	0800d2c4 	.word	0x0800d2c4
 800cd28:	3338aa3c 	.word	0x3338aa3c
 800cd2c:	f040 8093 	bne.w	800ce56 <__ieee754_powf+0x53e>
 800cd30:	ed5f 6a03 	vldr	s13, [pc, #-12]	; 800cd28 <__ieee754_powf+0x410>
 800cd34:	ee37 7a67 	vsub.f32	s14, s14, s15
 800cd38:	ee70 6aa6 	vadd.f32	s13, s1, s13
 800cd3c:	eef4 6ac7 	vcmpe.f32	s13, s14
 800cd40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cd44:	f73f aefa 	bgt.w	800cb3c <__ieee754_powf+0x224>
 800cd48:	15db      	asrs	r3, r3, #23
 800cd4a:	3b7e      	subs	r3, #126	; 0x7e
 800cd4c:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 800cd50:	4118      	asrs	r0, r3
 800cd52:	4408      	add	r0, r1
 800cd54:	f3c0 53c7 	ubfx	r3, r0, #23, #8
 800cd58:	4a49      	ldr	r2, [pc, #292]	; (800ce80 <__ieee754_powf+0x568>)
 800cd5a:	3b7f      	subs	r3, #127	; 0x7f
 800cd5c:	411a      	asrs	r2, r3
 800cd5e:	4002      	ands	r2, r0
 800cd60:	ee07 2a10 	vmov	s14, r2
 800cd64:	f3c0 0016 	ubfx	r0, r0, #0, #23
 800cd68:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 800cd6c:	f1c3 0317 	rsb	r3, r3, #23
 800cd70:	4118      	asrs	r0, r3
 800cd72:	2900      	cmp	r1, #0
 800cd74:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800cd78:	bfb8      	it	lt
 800cd7a:	4240      	neglt	r0, r0
 800cd7c:	ee37 7aa0 	vadd.f32	s14, s15, s1
 800cd80:	eddf 6a40 	vldr	s13, [pc, #256]	; 800ce84 <__ieee754_powf+0x56c>
 800cd84:	ed9f 6a40 	vldr	s12, [pc, #256]	; 800ce88 <__ieee754_powf+0x570>
 800cd88:	ee17 3a10 	vmov	r3, s14
 800cd8c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800cd90:	f023 030f 	bic.w	r3, r3, #15
 800cd94:	ee07 3a10 	vmov	s14, r3
 800cd98:	ee77 7a67 	vsub.f32	s15, s14, s15
 800cd9c:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800cda0:	ee70 0ae7 	vsub.f32	s1, s1, s15
 800cda4:	eddf 7a39 	vldr	s15, [pc, #228]	; 800ce8c <__ieee754_powf+0x574>
 800cda8:	ee67 7a27 	vmul.f32	s15, s14, s15
 800cdac:	eee0 7aa6 	vfma.f32	s15, s1, s13
 800cdb0:	eef0 6a67 	vmov.f32	s13, s15
 800cdb4:	eee7 6a06 	vfma.f32	s13, s14, s12
 800cdb8:	eef0 5a66 	vmov.f32	s11, s13
 800cdbc:	eee7 5a46 	vfms.f32	s11, s14, s12
 800cdc0:	ee26 7aa6 	vmul.f32	s14, s13, s13
 800cdc4:	ee77 7ae5 	vsub.f32	s15, s15, s11
 800cdc8:	ed9f 6a31 	vldr	s12, [pc, #196]	; 800ce90 <__ieee754_powf+0x578>
 800cdcc:	eddf 5a31 	vldr	s11, [pc, #196]	; 800ce94 <__ieee754_powf+0x57c>
 800cdd0:	eea7 6a25 	vfma.f32	s12, s14, s11
 800cdd4:	eddf 5a30 	vldr	s11, [pc, #192]	; 800ce98 <__ieee754_powf+0x580>
 800cdd8:	eee6 5a07 	vfma.f32	s11, s12, s14
 800cddc:	ed9f 6a2f 	vldr	s12, [pc, #188]	; 800ce9c <__ieee754_powf+0x584>
 800cde0:	eea5 6a87 	vfma.f32	s12, s11, s14
 800cde4:	eddf 5a2e 	vldr	s11, [pc, #184]	; 800cea0 <__ieee754_powf+0x588>
 800cde8:	eee6 5a07 	vfma.f32	s11, s12, s14
 800cdec:	eeb0 6a66 	vmov.f32	s12, s13
 800cdf0:	eea5 6ac7 	vfms.f32	s12, s11, s14
 800cdf4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800cdf8:	ee66 5a86 	vmul.f32	s11, s13, s12
 800cdfc:	ee36 6a47 	vsub.f32	s12, s12, s14
 800ce00:	eee6 7aa7 	vfma.f32	s15, s13, s15
 800ce04:	ee85 7a86 	vdiv.f32	s14, s11, s12
 800ce08:	ee77 7a67 	vsub.f32	s15, s14, s15
 800ce0c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800ce10:	ee30 0a67 	vsub.f32	s0, s0, s15
 800ce14:	ee10 3a10 	vmov	r3, s0
 800ce18:	eb03 53c0 	add.w	r3, r3, r0, lsl #23
 800ce1c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800ce20:	da1f      	bge.n	800ce62 <__ieee754_powf+0x54a>
 800ce22:	f000 f84b 	bl	800cebc <scalbnf>
 800ce26:	ee20 0a08 	vmul.f32	s0, s0, s16
 800ce2a:	e58d      	b.n	800c948 <__ieee754_powf+0x30>
 800ce2c:	4a1d      	ldr	r2, [pc, #116]	; (800cea4 <__ieee754_powf+0x58c>)
 800ce2e:	4293      	cmp	r3, r2
 800ce30:	dd07      	ble.n	800ce42 <__ieee754_powf+0x52a>
 800ce32:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800ce36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce3a:	bf4c      	ite	mi
 800ce3c:	2001      	movmi	r0, #1
 800ce3e:	2000      	movpl	r0, #0
 800ce40:	e622      	b.n	800ca88 <__ieee754_powf+0x170>
 800ce42:	d108      	bne.n	800ce56 <__ieee754_powf+0x53e>
 800ce44:	ee37 7a67 	vsub.f32	s14, s14, s15
 800ce48:	eeb4 7ae0 	vcmpe.f32	s14, s1
 800ce4c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ce50:	f6ff af7a 	blt.w	800cd48 <__ieee754_powf+0x430>
 800ce54:	e7ed      	b.n	800ce32 <__ieee754_powf+0x51a>
 800ce56:	f1b3 5f7c 	cmp.w	r3, #1056964608	; 0x3f000000
 800ce5a:	f73f af75 	bgt.w	800cd48 <__ieee754_powf+0x430>
 800ce5e:	2000      	movs	r0, #0
 800ce60:	e78c      	b.n	800cd7c <__ieee754_powf+0x464>
 800ce62:	ee00 3a10 	vmov	s0, r3
 800ce66:	e7de      	b.n	800ce26 <__ieee754_powf+0x50e>
 800ce68:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800ce6c:	e56c      	b.n	800c948 <__ieee754_powf+0x30>
 800ce6e:	ed9f 0a0e 	vldr	s0, [pc, #56]	; 800cea8 <__ieee754_powf+0x590>
 800ce72:	e569      	b.n	800c948 <__ieee754_powf+0x30>
 800ce74:	eeb0 0a48 	vmov.f32	s0, s16
 800ce78:	e566      	b.n	800c948 <__ieee754_powf+0x30>
 800ce7a:	2600      	movs	r6, #0
 800ce7c:	e591      	b.n	800c9a2 <__ieee754_powf+0x8a>
 800ce7e:	bf00      	nop
 800ce80:	ff800000 	.word	0xff800000
 800ce84:	3f317218 	.word	0x3f317218
 800ce88:	3f317200 	.word	0x3f317200
 800ce8c:	35bfbe8c 	.word	0x35bfbe8c
 800ce90:	b5ddea0e 	.word	0xb5ddea0e
 800ce94:	3331bb4c 	.word	0x3331bb4c
 800ce98:	388ab355 	.word	0x388ab355
 800ce9c:	bb360b61 	.word	0xbb360b61
 800cea0:	3e2aaaab 	.word	0x3e2aaaab
 800cea4:	43160000 	.word	0x43160000
 800cea8:	00000000 	.word	0x00000000

0800ceac <fabsf>:
 800ceac:	ee10 3a10 	vmov	r3, s0
 800ceb0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ceb4:	ee00 3a10 	vmov	s0, r3
 800ceb8:	4770      	bx	lr
	...

0800cebc <scalbnf>:
 800cebc:	ee10 3a10 	vmov	r3, s0
 800cec0:	f033 4200 	bics.w	r2, r3, #2147483648	; 0x80000000
 800cec4:	d02b      	beq.n	800cf1e <scalbnf+0x62>
 800cec6:	f1b2 4fff 	cmp.w	r2, #2139095040	; 0x7f800000
 800ceca:	d302      	bcc.n	800ced2 <scalbnf+0x16>
 800cecc:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ced0:	4770      	bx	lr
 800ced2:	f013 4fff 	tst.w	r3, #2139095040	; 0x7f800000
 800ced6:	d123      	bne.n	800cf20 <scalbnf+0x64>
 800ced8:	4b24      	ldr	r3, [pc, #144]	; (800cf6c <scalbnf+0xb0>)
 800ceda:	eddf 7a25 	vldr	s15, [pc, #148]	; 800cf70 <scalbnf+0xb4>
 800cede:	4298      	cmp	r0, r3
 800cee0:	ee20 0a27 	vmul.f32	s0, s0, s15
 800cee4:	db17      	blt.n	800cf16 <scalbnf+0x5a>
 800cee6:	ee10 3a10 	vmov	r3, s0
 800ceea:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800ceee:	3a19      	subs	r2, #25
 800cef0:	f24c 3150 	movw	r1, #50000	; 0xc350
 800cef4:	4288      	cmp	r0, r1
 800cef6:	dd15      	ble.n	800cf24 <scalbnf+0x68>
 800cef8:	eddf 7a1e 	vldr	s15, [pc, #120]	; 800cf74 <scalbnf+0xb8>
 800cefc:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800cf78 <scalbnf+0xbc>
 800cf00:	ee10 3a10 	vmov	r3, s0
 800cf04:	eeb0 7a67 	vmov.f32	s14, s15
 800cf08:	2b00      	cmp	r3, #0
 800cf0a:	bfb8      	it	lt
 800cf0c:	eef0 7a66 	vmovlt.f32	s15, s13
 800cf10:	ee27 0a87 	vmul.f32	s0, s15, s14
 800cf14:	4770      	bx	lr
 800cf16:	eddf 7a19 	vldr	s15, [pc, #100]	; 800cf7c <scalbnf+0xc0>
 800cf1a:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cf1e:	4770      	bx	lr
 800cf20:	0dd2      	lsrs	r2, r2, #23
 800cf22:	e7e5      	b.n	800cef0 <scalbnf+0x34>
 800cf24:	4410      	add	r0, r2
 800cf26:	28fe      	cmp	r0, #254	; 0xfe
 800cf28:	dce6      	bgt.n	800cef8 <scalbnf+0x3c>
 800cf2a:	2800      	cmp	r0, #0
 800cf2c:	dd06      	ble.n	800cf3c <scalbnf+0x80>
 800cf2e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cf32:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf36:	ee00 3a10 	vmov	s0, r3
 800cf3a:	4770      	bx	lr
 800cf3c:	f110 0f16 	cmn.w	r0, #22
 800cf40:	da09      	bge.n	800cf56 <scalbnf+0x9a>
 800cf42:	eddf 7a0e 	vldr	s15, [pc, #56]	; 800cf7c <scalbnf+0xc0>
 800cf46:	eddf 6a0e 	vldr	s13, [pc, #56]	; 800cf80 <scalbnf+0xc4>
 800cf4a:	ee10 3a10 	vmov	r3, s0
 800cf4e:	eeb0 7a67 	vmov.f32	s14, s15
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	e7d9      	b.n	800cf0a <scalbnf+0x4e>
 800cf56:	3019      	adds	r0, #25
 800cf58:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800cf5c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 800cf60:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800cf84 <scalbnf+0xc8>
 800cf64:	ee07 3a90 	vmov	s15, r3
 800cf68:	e7d7      	b.n	800cf1a <scalbnf+0x5e>
 800cf6a:	bf00      	nop
 800cf6c:	ffff3cb0 	.word	0xffff3cb0
 800cf70:	4c000000 	.word	0x4c000000
 800cf74:	7149f2ca 	.word	0x7149f2ca
 800cf78:	f149f2ca 	.word	0xf149f2ca
 800cf7c:	0da24260 	.word	0x0da24260
 800cf80:	8da24260 	.word	0x8da24260
 800cf84:	33000000 	.word	0x33000000

0800cf88 <with_errnof>:
 800cf88:	b513      	push	{r0, r1, r4, lr}
 800cf8a:	4604      	mov	r4, r0
 800cf8c:	ed8d 0a01 	vstr	s0, [sp, #4]
 800cf90:	f7fe fcb0 	bl	800b8f4 <__errno>
 800cf94:	ed9d 0a01 	vldr	s0, [sp, #4]
 800cf98:	6004      	str	r4, [r0, #0]
 800cf9a:	b002      	add	sp, #8
 800cf9c:	bd10      	pop	{r4, pc}

0800cf9e <xflowf>:
 800cf9e:	b130      	cbz	r0, 800cfae <xflowf+0x10>
 800cfa0:	eef1 7a40 	vneg.f32	s15, s0
 800cfa4:	ee27 0a80 	vmul.f32	s0, s15, s0
 800cfa8:	2022      	movs	r0, #34	; 0x22
 800cfaa:	f7ff bfed 	b.w	800cf88 <with_errnof>
 800cfae:	eef0 7a40 	vmov.f32	s15, s0
 800cfb2:	e7f7      	b.n	800cfa4 <xflowf+0x6>

0800cfb4 <__math_uflowf>:
 800cfb4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cfbc <__math_uflowf+0x8>
 800cfb8:	f7ff bff1 	b.w	800cf9e <xflowf>
 800cfbc:	10000000 	.word	0x10000000

0800cfc0 <__math_oflowf>:
 800cfc0:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800cfc8 <__math_oflowf+0x8>
 800cfc4:	f7ff bfeb 	b.w	800cf9e <xflowf>
 800cfc8:	70000000 	.word	0x70000000

0800cfcc <__ieee754_sqrtf>:
 800cfcc:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800cfd0:	4770      	bx	lr
	...

0800cfd4 <_init>:
 800cfd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfd6:	bf00      	nop
 800cfd8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfda:	bc08      	pop	{r3}
 800cfdc:	469e      	mov	lr, r3
 800cfde:	4770      	bx	lr

0800cfe0 <_fini>:
 800cfe0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cfe2:	bf00      	nop
 800cfe4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cfe6:	bc08      	pop	{r3}
 800cfe8:	469e      	mov	lr, r3
 800cfea:	4770      	bx	lr
