

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_240_20_VITIS_LOOP_241_21'
================================================================
* Date:           Sat Nov 19 15:44:25 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        correlation-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.901 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_240_20_VITIS_LOOP_241_21  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.37>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j_16 = alloca i32 1"   --->   Operation 5 'alloca' 'j_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten41 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_6_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten41"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_16"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc230"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten41_load = load i12 %indvar_flatten41" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 16 'load' 'indvar_flatten41_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.97ns)   --->   "%icmp_ln240 = icmp_eq  i12 %indvar_flatten41_load, i12 2048" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 17 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.80ns)   --->   "%add_ln240 = add i12 %indvar_flatten41_load, i12 1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 18 'add' 'add_ln240' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln240 = br i1 %icmp_ln240, void %for.inc233, void %for.body244.preheader.exitStub" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 19 'br' 'br_ln240' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j_16_load = load i7 %j_16" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 20 'load' 'j_16_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 21 'load' 'i_load' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_16_load, i32 6" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 22 'bitselect' 'tmp' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.36ns)   --->   "%select_ln240 = select i1 %tmp, i7 0, i7 %j_16_load" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 23 'select' 'select_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.77ns)   --->   "%add_ln240_1 = add i7 %i_load, i7 1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 24 'add' 'add_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.36ns)   --->   "%select_ln240_1 = select i1 %tmp, i7 %add_ln240_1, i7 %i_load" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 25 'select' 'select_ln240_1' <Predicate = (!icmp_ln240)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%indvars_iv131_udiv_mid2 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240_1, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 26 'partselect' 'indvars_iv131_udiv_mid2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln240 = zext i5 %indvars_iv131_udiv_mid2" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 27 'zext' 'zext_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln240 = trunc i7 %select_ln240_1" [correlation-max-throughput/src/correlation.cpp:240]   --->   Operation 28 'trunc' 'trunc_ln240' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln240, i32 1, i32 5" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 29 'partselect' 'lshr_ln' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%add_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i5.i6, i5 %lshr_ln, i6 %zext_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 30 'bitconcatenate' 'add_ln6' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln245 = zext i11 %add_ln6" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 31 'zext' 'zext_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 32 'getelementptr' 'reg_file_2_0_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 33 'getelementptr' 'reg_file_2_1_addr' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 34 'load' 'reg_file_2_0_load' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 35 [2/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 35 'load' 'reg_file_2_1_load' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln245 = trunc i7 %select_ln240_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 36 'trunc' 'trunc_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%or_ln245 = or i11 %add_ln6, i11 32" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 37 'or' 'or_ln245' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln245_2 = zext i11 %or_ln245" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 38 'zext' 'zext_ln245_2' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr_7 = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln245_2" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 39 'getelementptr' 'reg_file_2_0_addr_7' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr_7 = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln245_2" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 40 'getelementptr' 'reg_file_2_1_addr_7' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_1 : Operation 41 [2/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 41 'load' 'reg_file_2_0_load_4' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 42 [2/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 42 'load' 'reg_file_2_1_load_4' <Predicate = (!icmp_ln240)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 43 [1/1] (0.77ns)   --->   "%add_ln241 = add i7 %select_ln240, i7 2" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 43 'add' 'add_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.42ns)   --->   "%store_ln241 = store i12 %add_ln240, i12 %indvar_flatten41" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 44 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 45 [1/1] (0.42ns)   --->   "%store_ln241 = store i7 %select_ln240_1, i7 %i" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 45 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln241 = store i7 %add_ln241, i7 %j_16" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 46 'store' 'store_ln241' <Predicate = (!icmp_ln240)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 64 'ret' 'ret_ln0' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_240_20_VITIS_LOOP_241_21_str"   --->   Operation 47 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 48 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%specpipeline_ln244 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_17" [correlation-max-throughput/src/correlation.cpp:244]   --->   Operation 49 'specpipeline' 'specpipeline_ln244' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [correlation-max-throughput/src/correlation.cpp:132]   --->   Operation 50 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/2] (1.23ns)   --->   "%reg_file_2_0_load = load i11 %reg_file_2_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 51 'load' 'reg_file_2_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/2] (1.23ns)   --->   "%reg_file_2_1_load = load i11 %reg_file_2_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 52 'load' 'reg_file_2_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 53 [1/1] (0.42ns)   --->   "%tmp_s = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load, i16 %reg_file_2_1_load, i1 %trunc_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 53 'mux' 'tmp_s' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%add_ln245_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln245, i5 %lshr_ln" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 54 'bitconcatenate' 'add_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln245_1 = zext i11 %add_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 55 'zext' 'zext_ln245_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%reg_file_6_0_addr = getelementptr i16 %reg_file_6_0, i64 0, i64 %zext_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 56 'getelementptr' 'reg_file_6_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %tmp_s, i11 %reg_file_6_0_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 57 'store' 'store_ln245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%reg_file_2_0_load_4 = load i11 %reg_file_2_0_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 58 'load' 'reg_file_2_0_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%reg_file_2_1_load_4 = load i11 %reg_file_2_1_addr_7" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 59 'load' 'reg_file_2_1_load_4' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 60 [1/1] (0.42ns)   --->   "%tmp_67 = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_2_0_load_4, i16 %reg_file_2_1_load_4, i1 %trunc_ln240" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 60 'mux' 'tmp_67' <Predicate = true> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%reg_file_6_1_addr = getelementptr i16 %reg_file_6_1, i64 0, i64 %zext_ln245_1" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 61 'getelementptr' 'reg_file_6_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln245 = store i16 %tmp_67, i11 %reg_file_6_1_addr" [correlation-max-throughput/src/correlation.cpp:245]   --->   Operation 62 'store' 'store_ln245' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln241 = br void %for.inc230" [correlation-max-throughput/src/correlation.cpp:241]   --->   Operation 63 'br' 'br_ln241' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.37ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', correlation-max-throughput/src/correlation.cpp:240) on local variable 'i' [23]  (0 ns)
	'add' operation ('add_ln240_1', correlation-max-throughput/src/correlation.cpp:240) [28]  (0.773 ns)
	'select' operation ('select_ln240_1', correlation-max-throughput/src/correlation.cpp:240) [29]  (0.36 ns)
	'getelementptr' operation ('reg_file_2_0_addr', correlation-max-throughput/src/correlation.cpp:245) [38]  (0 ns)
	'load' operation ('reg_file_2_0_load', correlation-max-throughput/src/correlation.cpp:245) on array 'reg_file_2_0' [40]  (1.24 ns)

 <State 2>: 2.9ns
The critical path consists of the following:
	'load' operation ('reg_file_2_0_load', correlation-max-throughput/src/correlation.cpp:245) on array 'reg_file_2_0' [40]  (1.24 ns)
	'mux' operation ('tmp_s', correlation-max-throughput/src/correlation.cpp:245) [42]  (0.427 ns)
	'store' operation ('store_ln245', correlation-max-throughput/src/correlation.cpp:245) of variable 'tmp_s', correlation-max-throughput/src/correlation.cpp:245 on array 'reg_file_6_0' [47]  (1.24 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
