<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ********************************************************************** -->
<!-- 				    iWave Systems Technologies 				            -->
<!-- ********************************************************************** -->
<!-- SOM Supported	: iW-PRGGG-R2.0											-->
<!-- Date Created	: 29Nov2021												-->
<!-- ********************************************************************** -->

<part_info part_name="xczu4ev-sfvc784-1-e">
	<pins>	  
		<!-- ********************************************************************** -->
		<!-- 				    			DDR4 Pins 					            -->
		<!-- ********************************************************************** -->
		<!-- Address Bus -->
		<pin index="0" 	name ="ddr4_adr0" 		loc="C7"/>
		<pin index="1" 	name ="ddr4_adr1" 		loc="B9"/>
		<pin index="2" 	name ="ddr4_adr2" 		loc="C9"/>
		<pin index="3" 	name ="ddr4_adr3" 		loc="A8"/>
		<pin index="4" 	name ="ddr4_adr4" 		loc="A9"/>
		<pin index="5" 	name ="ddr4_adr5" 		loc="B8"/>
		<pin index="6" 	name ="ddr4_adr6" 		loc="C8"/>
		<pin index="7" 	name ="ddr4_adr7" 		loc="A6"/>
		<pin index="8" 	name ="ddr4_adr8" 		loc="A7"/>
		<pin index="9" 	name ="ddr4_adr9" 		loc="B6"/>
		<pin index="10" name ="ddr4_adr10" 		loc="C6"/>
		<pin index="11" name ="ddr4_adr11" 		loc="A5"/>
		<pin index="12" name ="ddr4_adr12" 		loc="B5"/>
		<pin index="13" name ="ddr4_adr13" 		loc="E7"/>
		<pin index="14" name ="ddr4_adr14" 		loc="D9"/>
		<pin index="15" name ="ddr4_adr15" 		loc="E9"/>
		<pin index="16" name ="ddr4_adr16" 		loc="E8"/>
		<!-- Bank Address -->
		<pin index="17" name ="ddr4_ba0"  		loc="F6"/>
		<pin index="18" name ="ddr4_ba1"  		loc="G6"/>
		<!-- Bank Group -->
		<pin index="19" name ="ddr4_bg0"   		loc="D5"/>
		<pin index="20" name ="ddr4_bg1"   		loc="E5"/>
		<!-- Differential Clock Input -->
		<pin index="21" name ="ddr4_ck_c"  		loc="F7"/>
		<pin index="22" name ="ddr4_ck_t"  		loc="G8"/>
		<!-- Clock Enable -->
		<pin index="23" name ="ddr4_cke"   		loc="F1"/>
		<!-- Chip Select -->
		<pin index="24" name ="ddr4_cs_n"  		loc="D2"/>
		<!-- Data Mask -->
		<pin index="25" name ="ddr4_dm_n0" 		loc="G1"/>
		<pin index="26" name ="ddr4_dm_n1" 		loc="C1"/>
		<pin index="27" name ="ddr4_dm_n2" 		loc="W8"/>
		<pin index="28" name ="ddr4_dm_n3" 		loc="L1"/>
		<!-- Data Bus -->
		<pin index="29" name ="ddr4_dq0"  		loc="E1"/>
		<pin index="30" name ="ddr4_dq1"  		loc="D1"/>
		<pin index="31" name ="ddr4_dq2"  		loc="F2"/>
		<pin index="32" name ="ddr4_dq3"  		loc="E2"/>
		<pin index="33" name ="ddr4_dq4"  		loc="E4"/>
		<pin index="34" name ="ddr4_dq5"  		loc="E3"/>
		<pin index="35" name ="ddr4_dq6"  		loc="G5"/>
		<pin index="36" name ="ddr4_dq7"  		loc="F5"/>
		<pin index="37" name ="ddr4_dq8"  		loc="A2"/>
		<pin index="38" name ="ddr4_dq9"  		loc="A1"/>
		<pin index="39" name ="ddr4_dq10" 		loc="B3"/>
		<pin index="40" name ="ddr4_dq11" 		loc="A3"/>
		<pin index="41" name ="ddr4_dq12" 		loc="D4"/>
		<pin index="42" name ="ddr4_dq13" 		loc="C4"/>
		<pin index="43" name ="ddr4_dq14" 		loc="C3"/>
		<pin index="44" name ="ddr4_dq15" 		loc="C2"/>
		<pin index="45" name ="ddr4_dq16"  		loc="U9"/>
		<pin index="46" name ="ddr4_dq17"  		loc="V9"/>
		<pin index="47" name ="ddr4_dq18"  		loc="U8"/>
		<pin index="48" name ="ddr4_dq19"  		loc="V8"/>
		<pin index="49" name ="ddr4_dq20"  		loc="R7"/>
		<pin index="50" name ="ddr4_dq21"  		loc="T7"/>
		<pin index="51" name ="ddr4_dq22"  		loc="R6"/>
		<pin index="52" name ="ddr4_dq23"  		loc="T6"/>
		<pin index="53" name ="ddr4_dq24"  		loc="J1"/>
		<pin index="54" name ="ddr4_dq25"  		loc="H1"/>
		<pin index="55" name ="ddr4_dq26" 		loc="K2"/>
		<pin index="56" name ="ddr4_dq27" 		loc="J2"/>
		<pin index="57" name ="ddr4_dq28" 		loc="K4"/>
		<pin index="58" name ="ddr4_dq29" 		loc="K3"/>
		<pin index="59" name ="ddr4_dq30" 		loc="L3"/>
		<pin index="60" name ="ddr4_dq31" 		loc="L2"/>
		<!-- Differential Data Strode -->
		<pin index="61" name ="ddr4_dqs_t0"  	loc="G3"/>
		<pin index="62" name ="ddr4_dqs_t1"  	loc="B4"/>
		<pin index="63" name ="ddr4_dqs_t2"  	loc="R8"/>
		<pin index="64" name ="ddr4_dqs_t3"  	loc="H4"/>
		<pin index="65" name ="ddr4_dqs_c0"  	loc="F3"/>
		<pin index="66" name ="ddr4_dqs_c1"  	loc="A4"/>
		<pin index="67" name ="ddr4_dqs_c2"  	loc="T8"/>
		<pin index="68" name ="ddr4_dqs_c3"  	loc="H3"/>
		<!-- On Die Termination -->
		<pin index="69" name ="ddr4_odt" 		loc="B1"/>
		<!-- Activate Command Input -->
		<pin index="70" name ="ddr4_act_n" 		loc="F8"/>
		<!-- Reset -->
		<pin index="71" name ="ddr4_reset_n" 	loc="H2" iostandard="LVCMOS12"/>
		<!-- Reference Clock -->
		<pin index="72" name ="ddr4_sysclk_clk_p" 	loc="D7"/>
		<pin index="73" name ="ddr4_sysclk_clk_n"	loc="D6"/>
	</pins>
</part_info>
