{
  "module_name": "pmu.h",
  "hash_id": "71bafbacbcd2487e77f6027c1fb1205152a496d451974449e8642c2bbec3210a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/nouveau/include/nvkm/subdev/pmu.h",
  "human_readable_source": " \n#ifndef __NVKM_PMU_H__\n#define __NVKM_PMU_H__\n#include <core/subdev.h>\n#include <core/falcon.h>\n\nstruct nvkm_pmu {\n\tconst struct nvkm_pmu_func *func;\n\tstruct nvkm_subdev subdev;\n\tstruct nvkm_falcon falcon;\n\n\tstruct nvkm_falcon_qmgr *qmgr;\n\tstruct nvkm_falcon_cmdq *hpq;\n\tstruct nvkm_falcon_cmdq *lpq;\n\tstruct nvkm_falcon_msgq *msgq;\n\tbool initmsg_received;\n\n\tstruct completion wpr_ready;\n\n\tstruct {\n\t\tstruct mutex mutex;\n\t\tu32 base;\n\t\tu32 size;\n\t} send;\n\n\tstruct {\n\t\tu32 base;\n\t\tu32 size;\n\n\t\tstruct work_struct work;\n\t\twait_queue_head_t wait;\n\t\tu32 process;\n\t\tu32 message;\n\t\tu32 data[2];\n\t} recv;\n};\n\nint nvkm_pmu_send(struct nvkm_pmu *, u32 reply[2], u32 process,\n\t\t  u32 message, u32 data0, u32 data1);\nvoid nvkm_pmu_pgob(struct nvkm_pmu *, bool enable);\nbool nvkm_pmu_fan_controlled(struct nvkm_device *);\n\nint gt215_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gf100_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gf119_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gk104_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gk110_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gk208_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gk20a_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gm107_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gm200_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gm20b_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gp102_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\nint gp10b_pmu_new(struct nvkm_device *, enum nvkm_subdev_type, int inst, struct nvkm_pmu **);\n\n \nstruct nvkm_memx;\nint  nvkm_memx_init(struct nvkm_pmu *, struct nvkm_memx **);\nint  nvkm_memx_fini(struct nvkm_memx **, bool exec);\nvoid nvkm_memx_wr32(struct nvkm_memx *, u32 addr, u32 data);\nvoid nvkm_memx_wait(struct nvkm_memx *, u32 addr, u32 mask, u32 data, u32 nsec);\nvoid nvkm_memx_nsec(struct nvkm_memx *, u32 nsec);\nvoid nvkm_memx_wait_vblank(struct nvkm_memx *);\nvoid nvkm_memx_train(struct nvkm_memx *);\nint  nvkm_memx_train_result(struct nvkm_pmu *, u32 *, int);\nvoid nvkm_memx_block(struct nvkm_memx *);\nvoid nvkm_memx_unblock(struct nvkm_memx *);\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}