<stg><name>copy_tensor</name>


<trans_list>

<trans id="41" from="1" to="2">
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="42" from="2" to="3">
<condition id="20">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="43" from="3" to="4">
<condition id="21">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="3" to="2">
<condition id="30">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="4" to="5">
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="5" to="5">
<condition id="26">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="5" to="3">
<condition id="28">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="16" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([8 x i16]* %in1_V, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %size1_y_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_y)

]]></Node>
<StgValue><ssdm name="size1_y_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %size1_x_read = call i32 @_ssdm_op_Read.ap_auto.i32(i32 %size1_x)

]]></Node>
<StgValue><ssdm name="size1_x_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %in2_1_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in2_1_V_read)

]]></Node>
<StgValue><ssdm name="in2_1_V_read_1"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %in2_0_V_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %in2_0_V_read)

]]></Node>
<StgValue><ssdm name="in2_0_V_read_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %k = phi i2 [ 0, %0 ], [ %k_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit:2  %next_mul = add i32 %phi_mul, %size1_y_read

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:3  %empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_34"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:4  %exitcond2 = icmp eq i2 %k, -2

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:5  %k_1 = add i2 %k, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:6  br i1 %exitcond2, label %2, label %.preheader2.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2">
<![CDATA[
.preheader2.preheader:0  %tmp_24 = trunc i2 %k to i1

]]></Node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="1" op_1_bw="16" op_2_bw="16">
<![CDATA[
.preheader2.preheader:1  %in2_1_V_read_assign = select i1 %tmp_24, i16 %in2_1_V_read_1, i16 %in2_0_V_read_1

]]></Node>
<StgValue><ssdm name="in2_1_V_read_assign"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader:2  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader2:0  %j = phi i1 [ false, %.preheader2.preheader ], [ true, %.preheader2.loopexit ]

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="1">
<![CDATA[
.preheader2:1  %j_cast3 = zext i1 %j to i32

]]></Node>
<StgValue><ssdm name="j_cast3"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2:3  br i1 %j, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="27" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="j" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:0  %tmp = add i32 %j_cast3, %phi_mul

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="29" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:1  %tmp3 = mul i32 %tmp, %size1_x_read

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:2  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="31" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
.preheader:0  %i = phi i1 [ true, %1 ], [ false, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="32" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1">
<![CDATA[
.preheader:1  %i_cast2 = zext i1 %i to i32

]]></Node>
<StgValue><ssdm name="i_cast2"/></StgValue>
</operation>

<operation id="33" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 1, i64 1)

]]></Node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="34" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:3  br i1 %i, label %.preheader2.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_s = add nsw i32 %i_cast2, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="36" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_8 = sext i32 %tmp_s to i64

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="37" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %in1_V_addr = getelementptr [8 x i16]* %in1_V, i64 0, i64 %tmp_8

]]></Node>
<StgValue><ssdm name="in1_V_addr"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="16" op_1_bw="3">
<![CDATA[
:3  store i16 %in2_1_V_read_assign, i16* %in1_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.loopexit:0  br label %.preheader2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="49" name="in1_V" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="in1_V"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="50" name="in2_0_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in2_0_V_read"/></StgValue>
</port>
<port id="51" name="in2_1_V_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="in2_1_V_read"/></StgValue>
</port>
<port id="52" name="size1_x" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size1_x"/></StgValue>
</port>
<port id="53" name="size1_y" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="size1_y"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="55" from="_ssdm_op_SpecMemCore" to="empty" fromId="54" toId="6">
</dataflow>
<dataflow id="56" from="in1_V" to="empty" fromId="49" toId="6">
</dataflow>
<dataflow id="58" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="60" from="RAM_1P_str" to="empty" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="empty" fromId="62" toId="6">
</dataflow>
<dataflow id="64" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="65" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="66" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="67" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="68" from="p_str7" to="empty" fromId="57" toId="6">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.i32" to="size1_y_read" fromId="69" toId="7">
</dataflow>
<dataflow id="71" from="size1_y" to="size1_y_read" fromId="53" toId="7">
</dataflow>
<dataflow id="72" from="_ssdm_op_Read.ap_auto.i32" to="size1_x_read" fromId="69" toId="8">
</dataflow>
<dataflow id="73" from="size1_x" to="size1_x_read" fromId="52" toId="8">
</dataflow>
<dataflow id="75" from="_ssdm_op_Read.ap_auto.i16" to="in2_1_V_read_1" fromId="74" toId="9">
</dataflow>
<dataflow id="76" from="in2_1_V_read" to="in2_1_V_read_1" fromId="51" toId="9">
</dataflow>
<dataflow id="77" from="_ssdm_op_Read.ap_auto.i16" to="in2_0_V_read_1" fromId="74" toId="10">
</dataflow>
<dataflow id="78" from="in2_0_V_read" to="in2_0_V_read_1" fromId="50" toId="10">
</dataflow>
<dataflow id="80" from="StgValue_79" to="k" fromId="79" toId="12">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="StgValue_11" to="k" fromId="11" toId="12">
</dataflow>
<dataflow id="82" from="k_1" to="k" fromId="17" toId="12">
<BackEdge/>
<condition id="37">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="StgValue_28" to="k" fromId="28" toId="12">
<BackEdge/>
</dataflow>
<dataflow id="85" from="StgValue_84" to="phi_mul" fromId="84" toId="13">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="86" from="StgValue_11" to="phi_mul" fromId="11" toId="13">
</dataflow>
<dataflow id="87" from="next_mul" to="phi_mul" fromId="14" toId="13">
<BackEdge/>
<condition id="39">
<or_exp><and_exp><literal name="j" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="88" from="StgValue_28" to="phi_mul" fromId="28" toId="13">
<BackEdge/>
</dataflow>
<dataflow id="89" from="phi_mul" to="next_mul" fromId="13" toId="14">
</dataflow>
<dataflow id="90" from="size1_y_read" to="next_mul" fromId="7" toId="14">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="empty_34" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_93" to="empty_34" fromId="93" toId="15">
</dataflow>
<dataflow id="95" from="StgValue_93" to="empty_34" fromId="93" toId="15">
</dataflow>
<dataflow id="96" from="StgValue_93" to="empty_34" fromId="93" toId="15">
</dataflow>
<dataflow id="97" from="k" to="exitcond2" fromId="12" toId="16">
</dataflow>
<dataflow id="99" from="StgValue_98" to="exitcond2" fromId="98" toId="16">
</dataflow>
<dataflow id="100" from="k" to="k_1" fromId="12" toId="17">
</dataflow>
<dataflow id="102" from="StgValue_101" to="k_1" fromId="101" toId="17">
</dataflow>
<dataflow id="103" from="exitcond2" to="StgValue_18" fromId="16" toId="18">
</dataflow>
<dataflow id="104" from="k" to="tmp_24" fromId="12" toId="19">
</dataflow>
<dataflow id="105" from="tmp_24" to="in2_1_V_read_assign" fromId="19" toId="20">
</dataflow>
<dataflow id="106" from="in2_1_V_read_1" to="in2_1_V_read_assign" fromId="9" toId="20">
</dataflow>
<dataflow id="107" from="in2_0_V_read_1" to="in2_1_V_read_assign" fromId="10" toId="20">
</dataflow>
<dataflow id="109" from="StgValue_108" to="j" fromId="108" toId="23">
<condition id="40">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="110" from="StgValue_21" to="j" fromId="21" toId="23">
</dataflow>
<dataflow id="112" from="StgValue_111" to="j" fromId="111" toId="23">
<condition id="41">
<or_exp><and_exp><literal name="i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="113" from="StgValue_40" to="j" fromId="40" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="114" from="j" to="j_cast3" fromId="23" toId="24">
</dataflow>
<dataflow id="115" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="91" toId="25">
</dataflow>
<dataflow id="117" from="StgValue_116" to="empty_35" fromId="116" toId="25">
</dataflow>
<dataflow id="118" from="StgValue_116" to="empty_35" fromId="116" toId="25">
</dataflow>
<dataflow id="119" from="StgValue_116" to="empty_35" fromId="116" toId="25">
</dataflow>
<dataflow id="120" from="j" to="StgValue_26" fromId="23" toId="26">
</dataflow>
<dataflow id="121" from="j_cast3" to="tmp" fromId="24" toId="27">
</dataflow>
<dataflow id="122" from="phi_mul" to="tmp" fromId="13" toId="27">
</dataflow>
<dataflow id="123" from="tmp" to="tmp3" fromId="27" toId="29">
</dataflow>
<dataflow id="124" from="size1_x_read" to="tmp3" fromId="8" toId="29">
</dataflow>
<dataflow id="125" from="StgValue_111" to="i" fromId="111" toId="31">
<condition id="42">
<or_exp><and_exp><literal name="i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="StgValue_39" to="i" fromId="39" toId="31">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_108" to="i" fromId="108" toId="31">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="StgValue_30" to="i" fromId="30" toId="31">
</dataflow>
<dataflow id="129" from="i" to="i_cast2" fromId="31" toId="32">
</dataflow>
<dataflow id="130" from="_ssdm_op_SpecLoopTripCount" to="empty_36" fromId="91" toId="33">
</dataflow>
<dataflow id="131" from="StgValue_116" to="empty_36" fromId="116" toId="33">
</dataflow>
<dataflow id="132" from="StgValue_116" to="empty_36" fromId="116" toId="33">
</dataflow>
<dataflow id="133" from="StgValue_116" to="empty_36" fromId="116" toId="33">
</dataflow>
<dataflow id="134" from="i" to="StgValue_34" fromId="31" toId="34">
</dataflow>
<dataflow id="135" from="i_cast2" to="tmp_s" fromId="32" toId="35">
</dataflow>
<dataflow id="136" from="tmp3" to="tmp_s" fromId="29" toId="35">
</dataflow>
<dataflow id="137" from="tmp_s" to="tmp_8" fromId="35" toId="36">
</dataflow>
<dataflow id="138" from="in1_V" to="in1_V_addr" fromId="49" toId="37">
</dataflow>
<dataflow id="140" from="StgValue_139" to="in1_V_addr" fromId="139" toId="37">
</dataflow>
<dataflow id="141" from="tmp_8" to="in1_V_addr" fromId="36" toId="37">
</dataflow>
<dataflow id="142" from="in2_1_V_read_assign" to="StgValue_38" fromId="20" toId="38">
</dataflow>
<dataflow id="143" from="in1_V_addr" to="StgValue_38" fromId="37" toId="38">
</dataflow>
<dataflow id="144" from="exitcond2" to="StgValue_2" fromId="16" toId="2">
</dataflow>
<dataflow id="145" from="j" to="StgValue_3" fromId="23" toId="3">
</dataflow>
<dataflow id="146" from="i" to="StgValue_5" fromId="31" toId="5">
</dataflow>
</dataflows>


</stg>
