{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1461626219633 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1461626219638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 25 15:16:59 2016 " "Processing started: Mon Apr 25 15:16:59 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1461626219638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626219638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Encoder1 -c Encoder1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Encoder1 -c Encoder1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626219639 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1461626220100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "850c2898b868/top.v 5 5 " "Found 5 design units, including 5 entities, in source file 850c2898b868/top.v" { { "Info" "ISGN_ENTITY_NAME" "1 firstchange " "Found entity 1: firstchange" {  } { { "850c2898b868/firstchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/firstchange.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234348 ""} { "Info" "ISGN_ENTITY_NAME" "2 endchange " "Found entity 2: endchange" {  } { { "850c2898b868/endchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/endchange.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234348 ""} { "Info" "ISGN_ENTITY_NAME" "3 subkey_generate_better " "Found entity 3: subkey_generate_better" {  } { { "850c2898b868/subkey_generate_better.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/subkey_generate_better.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234348 ""} { "Info" "ISGN_ENTITY_NAME" "4 Encryption " "Found entity 4: Encryption" {  } { { "850c2898b868/Encryption.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/Encryption.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234348 ""} { "Info" "ISGN_ENTITY_NAME" "5 top " "Found entity 5: top" {  } { { "850c2898b868/top.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/top.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234348 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "subkey_generate_better subkey_generate_better.v(21) " "Verilog HDL error at subkey_generate_better.v(21): module \"subkey_generate_better\" cannot be declared more than once" {  } { { "850c2898b868/subkey_generate_better.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/subkey_generate_better.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1461626234351 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "subkey_generate_better subkey_generate_better.v(21) " "HDL info at subkey_generate_better.v(21): see declaration for object \"subkey_generate_better\"" {  } { { "850c2898b868/subkey_generate_better.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/subkey_generate_better.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461626234352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "850c2898b868/subkey_generate_better.v 0 0 " "Found 0 design units, including 0 entities, in source file 850c2898b868/subkey_generate_better.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234352 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "firstchange firstchange.v(21) " "Verilog HDL error at firstchange.v(21): module \"firstchange\" cannot be declared more than once" {  } { { "850c2898b868/firstchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/firstchange.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1461626234354 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "firstchange firstchange.v(21) " "HDL info at firstchange.v(21): see declaration for object \"firstchange\"" {  } { { "850c2898b868/firstchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/firstchange.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461626234354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "850c2898b868/firstchange.v 0 0 " "Found 0 design units, including 0 entities, in source file 850c2898b868/firstchange.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234354 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "endchange endchange.v(21) " "Verilog HDL error at endchange.v(21): module \"endchange\" cannot be declared more than once" {  } { { "850c2898b868/endchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/endchange.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1461626234355 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "endchange endchange.v(21) " "HDL info at endchange.v(21): see declaration for object \"endchange\"" {  } { { "850c2898b868/endchange.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/endchange.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461626234355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "850c2898b868/endchange.v 0 0 " "Found 0 design units, including 0 entities, in source file 850c2898b868/endchange.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234355 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Encryption Encryption.v(21) " "Verilog HDL error at Encryption.v(21): module \"Encryption\" cannot be declared more than once" {  } { { "850c2898b868/Encryption.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/Encryption.v" 21 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1461626234358 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Encryption Encryption.v(21) " "HDL info at Encryption.v(21): see declaration for object \"Encryption\"" {  } { { "850c2898b868/Encryption.v" "" { Text "C:/Users/P/Desktop/Altera/Encoder/850c2898b868/Encryption.v" 21 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1461626234358 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "850c2898b868/encryption.v 0 0 " "Found 0 design units, including 0 entities, in source file 850c2898b868/encryption.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file encoder1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Encoder1 " "Found entity 1: Encoder1" {  } { { "Encoder1.bdf" "" { Schematic "C:/Users/P/Desktop/Altera/Encoder/Encoder1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1461626234362 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234362 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "829 " "Peak virtual memory: 829 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1461626234468 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 25 15:17:14 2016 " "Processing ended: Mon Apr 25 15:17:14 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1461626234468 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1461626234468 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1461626234468 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1461626234468 ""}
