Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Wed Aug  2 14:25:34 2023
| Host         : cadence28 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_vga_basys3_timing_summary_routed.rpt -pb top_vga_basys3_timing_summary_routed.pb -rpx top_vga_basys3_timing_summary_routed.rpx -warn_on_violation
| Design       : top_vga_basys3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                Violations  
---------  ----------------  ---------------------------------------------------------  ----------  
TIMING-51  Critical Warning  No common phase between related clocks from parallel CMBs  2           
TIMING-16  Warning           Large setup violation                                      84          
TIMING-18  Warning           Missing input or output delay                              17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.597     -197.227                     84                 1034        0.095        0.000                      0                 1034        3.000        0.000                       0                   710  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)       Period(ns)      Frequency(MHz)
-----                          ------------       ----------      --------------
clk                            {0.000 5.000}      10.000          100.000         
  clk100MHz_clk_wiz_0          {0.000 5.000}      10.000          100.000         
  clk40MHz_clk_wiz_0           {0.000 12.500}     25.000          40.000          
  clk_65MHz_clk_Projekt_65MHz  {0.000 7.692}      15.385          65.000          
  clkfbout_clk_Projekt_65MHz   {0.000 25.000}     50.000          20.000          
  clkfbout_clk_wiz_0           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                              3.000        0.000                       0                     2  
  clk100MHz_clk_wiz_0                1.972        0.000                      0                  488        0.122        0.000                      0                  488        4.500        0.000                       0                   326  
  clk40MHz_clk_wiz_0                23.153        0.000                      0                    8        0.160        0.000                      0                    8       12.000        0.000                       0                    12  
  clk_65MHz_clk_Projekt_65MHz        7.576        0.000                      0                  488        0.095        0.000                      0                  488        6.712        0.000                       0                   364  
  clkfbout_clk_Projekt_65MHz                                                                                                                                                    47.845        0.000                       0                     3  
  clkfbout_clk_wiz_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_65MHz_clk_Projekt_65MHz  clk100MHz_clk_wiz_0               -2.417      -82.960                     37                   37        0.254        0.000                      0                   37  
clk100MHz_clk_wiz_0          clk_65MHz_clk_Projekt_65MHz       -2.597     -114.268                     47                   47        0.302        0.000                      0                   47  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk100MHz_clk_wiz_0                                       
(none)                       clk40MHz_clk_wiz_0                                        
(none)                       clkfbout_clk_Projekt_65MHz                                
(none)                       clkfbout_clk_wiz_0                                        
(none)                                                    clk100MHz_clk_wiz_0          
(none)                                                    clk_65MHz_clk_Projekt_65MHz  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk100MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             1.972ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.478ns  (logic 2.514ns (33.619%)  route 4.964ns (66.381%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.566     6.595    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                         clock pessimism              0.564     9.070    
                         clock uncertainty           -0.074     8.996    
    SLICE_X3Y25          FDSE (Setup_fdse_C_S)       -0.429     8.567    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                          8.567    
                         arrival time                          -6.595    
  -------------------------------------------------------------------
                         slack                                  1.972    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 2.514ns (34.388%)  route 4.797ns (65.612%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.399     6.428    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X3Y24          FDSE (Setup_fdse_C_S)       -0.429     8.581    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  2.153    

Slack (MET) :             2.153ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/S
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk100MHz_clk_wiz_0 rise@10.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.311ns  (logic 2.514ns (34.388%)  route 4.797ns (65.612%))
  Logic Levels:           9  (CARRY4=4 LUT1=1 LUT2=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.493ns = ( 8.507 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.883ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    -0.883    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    -0.427 f  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.335     0.908    u_top_vga/u_MouseCtl/Q[4]
    SLICE_X12Y18         LUT1 (Prop_lut1_I0_O)        0.124     1.032 r  u_top_vga/u_MouseCtl/i__carry_i_6/O
                         net (fo=1, routed)           0.000     1.032    u_top_vga/u_MouseCtl/i__carry_i_6_n_0
    SLICE_X12Y18         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     1.565 r  u_top_vga/u_MouseCtl/i__carry_i_5__0/CO[3]
                         net (fo=1, routed)           0.000     1.565    u_top_vga/u_MouseCtl/i__carry_i_5__0_n_0
    SLICE_X12Y19         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.784 r  u_top_vga/u_MouseCtl/i__carry__0_i_5__0/O[0]
                         net (fo=1, routed)           0.742     2.526    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1_0[0]
    SLICE_X11Y18         LUT2 (Prop_lut2_I1_O)        0.295     2.821 r  u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4/O
                         net (fo=1, routed)           0.000     2.821    u_top_vga/u_draw_mouse/u_MouseDispaly/i__carry__0_i_1__4_n_0
    SLICE_X11Y18         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.222 r  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.222    u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__0_n_0
    SLICE_X11Y19         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.336 f  u_top_vga/u_draw_mouse/u_MouseDispaly/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.772     4.109    u_top_vga/u_MouseCtl/CO[0]
    SLICE_X10Y19         LUT6 (Prop_lut6_I5_O)        0.124     4.233 f  u_top_vga/u_MouseCtl/rgb_out[11]_i_10/O
                         net (fo=1, routed)           0.806     5.038    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]_3
    SLICE_X10Y23         LUT5 (Prop_lut5_I0_O)        0.124     5.162 f  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out[11]_i_4/O
                         net (fo=13, routed)          0.743     5.905    u_top_vga/u_MouseCtl/rgb_out_reg[0]_2
    SLICE_X3Y24          LUT2 (Prop_lut2_I1_O)        0.124     6.029 r  u_top_vga/u_MouseCtl/rgb_out[11]_i_1/O
                         net (fo=12, routed)          0.399     6.428    u_top_vga/u_draw_mouse/u_MouseDispaly/SS[0]
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    12.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581     6.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.502     8.507    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                         clock pessimism              0.578     9.084    
                         clock uncertainty           -0.074     9.010    
    SLICE_X3Y24          FDSE (Setup_fdse_C_S)       -0.429     8.581    u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]
  -------------------------------------------------------------------
                         required time                          8.581    
                         arrival time                          -6.428    
  -------------------------------------------------------------------
                         slack                                  2.153    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    u_clk_wiz_0_clk_wiz/seq_reg1[0]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)         0.075    -0.960    u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/C
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/FSM_onehot_state_reg[34]/D
                            (rising edge-triggered cell FDCE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.186ns (57.374%)  route 0.138ns (42.626%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y27          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y27          FDCE (Prop_fdce_C_Q)         0.141    -0.457 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[32]/Q
                         net (fo=4, routed)           0.138    -0.319    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[32]
    SLICE_X2Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.274 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/FSM_onehot_state[34]_i_1/O
                         net (fo=1, routed)           0.000    -0.274    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_14
    SLICE_X2Y27          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[34]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.837    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y27          FDCE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[34]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X2Y27          FDCE (Hold_fdce_C_D)         0.121    -0.441    u_top_vga/u_MouseCtl/FSM_onehot_state_reg[34]
  -------------------------------------------------------------------
                         required time                          0.441    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/reset_timeout_cnt_reg/D
                            (rising edge-triggered cell FDPE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.317%)  route 0.128ns (40.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y26          FDPE                                         r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDPE (Prop_fdpe_C_Q)         0.141    -0.457 r  u_top_vga/u_MouseCtl/FSM_onehot_state_reg[0]/Q
                         net (fo=13, routed)          0.128    -0.330    u_top_vga/u_MouseCtl/Inst_Ps2Interface/Q[0]
    SLICE_X2Y26          LUT6 (Prop_lut6_I4_O)        0.045    -0.285 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/reset_timeout_cnt_i_1/O
                         net (fo=1, routed)           0.000    -0.285    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_67
    SLICE_X2Y26          FDPE                                         r  u_top_vga/u_MouseCtl/reset_timeout_cnt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_MouseCtl/CLK
    SLICE_X2Y26          FDPE                                         r  u_top_vga/u_MouseCtl/reset_timeout_cnt_reg/C
                         clock pessimism              0.253    -0.585    
    SLICE_X2Y26          FDPE (Hold_fdpe_C_D)         0.121    -0.464    u_top_vga/u_MouseCtl/reset_timeout_cnt_reg
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.141ns (49.819%)  route 0.142ns (50.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.595    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y29          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/frame_reg[4]/Q
                         net (fo=3, routed)           0.142    -0.312    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CONV_INTEGER[3]
    SLICE_X5Y29          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.853    -0.837    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X5Y29          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]/C
                         clock pessimism              0.274    -0.562    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.070    -0.492    u_top_vga/u_MouseCtl/Inst_Ps2Interface/rx_data_reg[3]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.186ns (64.416%)  route 0.103ns (35.584%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.595    -0.586    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y46          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]/Q
                         net (fo=5, routed)           0.103    -0.343    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[0]
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.045    -0.298 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000    -0.298    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.866    -0.824    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C
                         clock pessimism              0.250    -0.573    
    SLICE_X0Y46          FDRE (Hold_fdre_C_D)         0.092    -0.481    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y46         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    u_clk_wiz_0_clk_wiz/seq_reg1[6]
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout1_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0_en_clk
    SLICE_X35Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y46         FDRE (Hold_fdre_C_D)        -0.006    -1.041    u_clk_wiz_0_clk_wiz/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.189ns (60.884%)  route 0.121ns (39.116%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.832ns
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.589    -0.592    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.141    -0.451 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]/Q
                         net (fo=6, routed)           0.121    -0.330    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[1]
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.048    -0.282 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.282    u_top_vga/u_MouseCtl/Inst_Ps2Interface/plusOp__1[4]
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.858    -0.832    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y32          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]/C
                         clock pessimism              0.252    -0.579    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.107    -0.472    u_top_vga/u_MouseCtl/Inst_Ps2Interface/delay_63clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.485%)  route 0.128ns (47.515%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.591    -0.590    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y35          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/Q
                         net (fo=2, routed)           0.128    -0.322    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.861    -0.829    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y35          FDRE (Hold_fdre_C_D)         0.075    -0.515    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_s_reg
  -------------------------------------------------------------------
                         required time                          0.515    
                         arrival time                          -0.322    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/y_pos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/ypos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.308%)  route 0.139ns (49.692%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.586    -0.595    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y20          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  u_top_vga/u_MouseCtl/y_pos_reg[0]/Q
                         net (fo=6, routed)           0.139    -0.315    u_top_vga/u_MouseCtl/y_pos[0]
    SLICE_X3Y18          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.857    -0.833    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y18          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
                         clock pessimism              0.253    -0.579    
    SLICE_X3Y18          FDRE (Hold_fdre_C_D)         0.066    -0.513    u_top_vga/u_MouseCtl/ypos_reg[0]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/y_pos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_MouseCtl/ypos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.164ns (57.315%)  route 0.122ns (42.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.583    -0.598    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y22          FDRE                                         r  u_top_vga/u_MouseCtl/y_pos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.434 r  u_top_vga/u_MouseCtl/y_pos_reg[8]/Q
                         net (fo=5, routed)           0.122    -0.312    u_top_vga/u_MouseCtl/y_pos[8]
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.852    -0.838    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
                         clock pessimism              0.253    -0.584    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.070    -0.514    u_top_vga/u_MouseCtl/ypos_reg[8]
  -------------------------------------------------------------------
                         required time                          0.514    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.202    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100MHz_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    u_clk_wiz_0_clk_wiz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y0      u_clk_wiz_0_clk_wiz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X35Y46     u_clk_wiz_0_clk_wiz/seq_reg1_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  clk40MHz_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       23.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       12.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             23.153ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.518ns (48.782%)  route 0.544ns (51.217%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 21.914 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.544    -1.087    u_clk_wiz_0_clk_wiz/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_wiz_0_clk_wiz/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.581    21.914    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_wiz_0_clk_wiz/clkout2_buf/I0
                         clock pessimism              0.398    22.312    
                         clock uncertainty           -0.087    22.225    
    BUFGCTRL_X0Y0        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    22.066    u_clk_wiz_0_clk_wiz/clkout2_buf
  -------------------------------------------------------------------
                         required time                         22.066    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                 23.153    

Slack (MET) :             23.600ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.096ns  (logic 0.478ns (43.601%)  route 0.618ns (56.399%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.618    -1.053    u_clk_wiz_0_clk_wiz/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.217    22.546    u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         22.546    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                 23.600    

Slack (MET) :             23.671ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.022ns  (logic 0.478ns (46.760%)  route 0.544ns (53.240%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.544    -1.127    u_clk_wiz_0_clk_wiz/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.220    22.543    u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                         22.543    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                 23.671    

Slack (MET) :             23.740ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.160ns  (logic 0.518ns (44.669%)  route 0.642ns (55.331%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.642    -0.990    u_clk_wiz_0_clk_wiz/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.750    u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                           0.990    
  -------------------------------------------------------------------
                         slack                                 23.740    

Slack (MET) :             23.741ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.703%)  route 0.641ns (55.297%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.641    -0.991    u_clk_wiz_0_clk_wiz/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.013    22.750    u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                         22.750    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                 23.741    

Slack (MET) :             23.852ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.860ns  (logic 0.478ns (55.565%)  route 0.382ns (44.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.289    u_clk_wiz_0_clk_wiz/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.201    22.562    u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                         22.562    
                         arrival time                           1.289    
  -------------------------------------------------------------------
                         slack                                 23.852    

Slack (MET) :             24.041ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.478ns (73.261%)  route 0.174ns (26.739%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.478    -1.671 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.174    -1.497    u_clk_wiz_0_clk_wiz/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.219    22.544    u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                         22.544    
                         arrival time                           1.497    
  -------------------------------------------------------------------
                         slack                                 24.041    

Slack (MET) :             24.189ns  (required time - arrival time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk40MHz_clk_wiz_0 rise@25.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.518ns (73.174%)  route 0.190ns (26.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 22.289 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.229    -3.040    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.764    -2.149    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518    -1.631 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.190    -1.441    u_clk_wiz_0_clk_wiz/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    W5                                                0.000    25.000 r  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    26.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162    27.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    20.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.152    21.484    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.081    21.565 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.724    22.289    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                         clock pessimism              0.561    22.851    
                         clock uncertainty           -0.087    22.763    
    SLICE_X34Y46         FDRE (Setup_fdre_C_D)       -0.016    22.747    u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                         22.747    
                         arrival time                           1.441    
  -------------------------------------------------------------------
                         slack                                 24.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.815    u_clk_wiz_0_clk_wiz/seq_reg2[0]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.060    -0.975    u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.831    u_clk_wiz_0_clk_wiz/seq_reg2[6]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.831    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.768    u_clk_wiz_0_clk_wiz/seq_reg2[1]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.000    -1.035    u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]
  -------------------------------------------------------------------
                         required time                          1.035    
                         arrival time                          -0.768    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.709    u_clk_wiz_0_clk_wiz/seq_reg2[2]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.022    -1.013    u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]
  -------------------------------------------------------------------
                         required time                          1.013    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.451%)  route 0.232ns (58.549%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk_wiz_0_clk_wiz/seq_reg2[3]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.164ns (41.440%)  route 0.232ns (58.560%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.639    u_clk_wiz_0_clk_wiz/seq_reg2[5]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.064    -0.971    u_clk_wiz_0_clk_wiz/seq_reg2_reg[6]
  -------------------------------------------------------------------
                         required time                          0.971    
                         arrival time                          -0.639    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/clkout2_buf/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.164ns (42.948%)  route 0.218ns (57.052%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.871 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[7]/Q
                         net (fo=1, routed)           0.218    -0.653    u_clk_wiz_0_clk_wiz/seq_reg2[7]
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_wiz_0_clk_wiz/clkout2_buf/CE0
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL                                     r  u_clk_wiz_0_clk_wiz/clkout2_buf/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y0        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    u_clk_wiz_0_clk_wiz/clkout2_buf
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  0.351    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Path Group:             clk40MHz_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk40MHz_clk_wiz_0 rise@0.000ns - clk40MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.148ns (38.815%)  route 0.233ns (61.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.366    -1.327    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.272    -1.035    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.887 r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/Q
                         net (fo=1, routed)           0.233    -0.654    u_clk_wiz_0_clk_wiz/seq_reg2[4]
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.407    -1.841    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFHCE_X0Y1          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  u_clk_wiz_0_clk_wiz/clkout2_buf_en/O
                         net (fo=8, routed)           0.497    -1.301    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0_en_clk
    SLICE_X34Y46         FDRE                                         r  u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.023    -1.012    u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                          1.012    
                         arrival time                          -0.654    
  -------------------------------------------------------------------
                         slack                                  0.358    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk40MHz_clk_wiz_0
Waveform(ns):       { 0.000 12.500 }
Period(ns):         25.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         25.000      22.845     BUFGCTRL_X0Y0    u_clk_wiz_0_clk_wiz/clkout2_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         25.000      22.845     BUFHCE_X0Y1      u_clk_wiz_0_clk_wiz/clkout2_buf_en/I
Min Period        n/a     ODDR/C              n/a            1.474         25.000      23.526     OLOGIC_X1Y93     pclk_oddr/C
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         25.000      23.751     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         25.000      24.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       25.000      188.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         12.500      12.000     SLICE_X34Y46     u_clk_wiz_0_clk_wiz/seq_reg2_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk_Projekt_65MHz
  To Clock:  clk_65MHz_clk_Projekt_65MHz

Setup :            0  Failing Endpoints,  Worst Slack        7.576ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.095ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.576ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        7.662ns  (logic 2.056ns (26.832%)  route 5.606ns (73.168%))
  Logic Levels:           9  (CARRY4=3 LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.446ns = ( 13.938 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y31         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y31         FDRE (Prop_fdre_C_Q)         0.456    -0.378 r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/Q
                         net (fo=29, routed)          1.293     0.915    u_top_vga/u_draw_bg/Q[2]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.124     1.039 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_77/O
                         net (fo=1, routed)           0.000     1.039    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_66[2]
    SLICE_X15Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     1.437 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_57/CO[3]
                         net (fo=1, routed)           0.000     1.437    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_57_n_0
    SLICE_X15Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.551 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_36/CO[3]
                         net (fo=1, routed)           0.000     1.551    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_36_n_0
    SLICE_X15Y27         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.665 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_25/CO[3]
                         net (fo=3, routed)           1.409     3.074    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[11]_i_25_n_0
    SLICE_X14Y27         LUT5 (Prop_lut5_I2_O)        0.150     3.224 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_65/O
                         net (fo=1, routed)           0.611     3.834    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_65_n_0
    SLICE_X14Y26         LUT6 (Prop_lut6_I0_O)        0.328     4.162 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_30/O
                         net (fo=2, routed)           0.794     4.956    u_top_vga/u_draw_bg/bg_if_out\\.rgb[3]_i_2_0
    SLICE_X14Y28         LUT6 (Prop_lut6_I5_O)        0.124     5.080 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[3]_i_5/O
                         net (fo=1, routed)           0.830     5.911    u_top_vga/u_vga_timing/bg_if_out\\.rgb_reg[3]
    SLICE_X14Y27         LUT6 (Prop_lut6_I1_O)        0.124     6.035 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2/O
                         net (fo=1, routed)           0.670     6.704    u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_2_n_0
    SLICE_X13Y24         LUT2 (Prop_lut2_I0_O)        0.124     6.828 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     6.828    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]_0
    SLICE_X13Y24         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.436    13.938    u_top_vga/u_draw_bg/clk65MHz
    SLICE_X13Y24         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]/C
                         clock pessimism              0.567    14.505    
                         clock uncertainty           -0.132    14.373    
    SLICE_X13Y24         FDRE (Setup_fdre_C_D)        0.031    14.404    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -6.828    
  -------------------------------------------------------------------
                         slack                                  7.576    

Slack (MET) :             7.721ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 2.687ns (35.631%)  route 4.854ns (64.369%))
  Logic Levels:           8  (CARRY4=2 LUT2=2 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 13.941 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.553    -0.841    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/Q
                         net (fo=16, routed)          1.290     0.927    u_top_vga/u_vga_timing/Q[5]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.296     1.223 r  u_top_vga/u_vga_timing/rgb_nxt3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.223    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_28_0[1]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.773    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__1/O[1]
                         net (fo=5, routed)           1.166     3.273    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_13[1]
    SLICE_X12Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.602 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_42/O
                         net (fo=1, routed)           0.165     3.767    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_4
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.328     4.095 r  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_13/O
                         net (fo=1, routed)           0.611     4.705    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_5
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.829 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           0.985     5.815    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.939 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           0.637     6.576    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X13Y22         LUT2 (Prop_lut2_I1_O)        0.124     6.700 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_2/O
                         net (fo=1, routed)           0.000     6.700    u_top_vga/u_draw_bg/p_1_in[3]
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    13.941    u_top_vga/u_draw_bg/clk65MHz
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]/C
                         clock pessimism              0.581    14.522    
                         clock uncertainty           -0.132    14.390    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.031    14.421    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                         14.421    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  7.721    

Slack (MET) :             7.769ns  (required time - arrival time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        7.537ns  (logic 2.683ns (35.597%)  route 4.854ns (64.403%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 13.941 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.841ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.553    -0.841    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X14Y23         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y23         FDRE (Prop_fdre_C_Q)         0.478    -0.363 r  u_top_vga/u_vga_timing/tim_if_out\\.vcount_reg[5]/Q
                         net (fo=16, routed)          1.290     0.927    u_top_vga/u_vga_timing/Q[5]
    SLICE_X13Y27         LUT2 (Prop_lut2_I0_O)        0.296     1.223 r  u_top_vga/u_vga_timing/rgb_nxt3_carry__0_i_3/O
                         net (fo=1, routed)           0.000     1.223    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_28_0[1]
    SLICE_X13Y27         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.773 r  u_top_vga/u_draw_bg/rgb_nxt3_carry__0/CO[3]
                         net (fo=1, routed)           0.000     1.773    u_top_vga/u_draw_bg/rgb_nxt3_carry__0_n_0
    SLICE_X13Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     2.107 f  u_top_vga/u_draw_bg/rgb_nxt3_carry__1/O[1]
                         net (fo=5, routed)           1.166     3.273    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_13[1]
    SLICE_X12Y28         LUT4 (Prop_lut4_I2_O)        0.329     3.602 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_42/O
                         net (fo=1, routed)           0.165     3.767    u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_4
    SLICE_X12Y28         LUT6 (Prop_lut6_I4_O)        0.328     4.095 f  u_top_vga/u_draw_bg/bg_if_out\\.rgb[11]_i_13/O
                         net (fo=1, routed)           0.611     4.705    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_5
    SLICE_X12Y29         LUT6 (Prop_lut6_I4_O)        0.124     4.829 f  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4/O
                         net (fo=2, routed)           0.985     5.815    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_4_n_0
    SLICE_X12Y27         LUT6 (Prop_lut6_I1_O)        0.124     5.939 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3/O
                         net (fo=2, routed)           0.637     6.576    u_top_vga/u_vga_timing/bg_if_out\\.rgb[11]_i_3_n_0
    SLICE_X13Y22         LUT5 (Prop_lut5_I4_O)        0.120     6.696 r  u_top_vga/u_vga_timing/bg_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     6.696    u_top_vga/u_draw_bg/p_1_in[0]
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    13.941    u_top_vga/u_draw_bg/clk65MHz
    SLICE_X13Y22         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]/C
                         clock pessimism              0.581    14.522    
                         clock uncertainty           -0.132    14.390    
    SLICE_X13Y22         FDRE (Setup_fdre_C_D)        0.075    14.465    u_top_vga/u_draw_bg/bg_if_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.696    
  -------------------------------------------------------------------
                         slack                                  7.769    

Slack (MET) :             8.196ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        7.111ns  (logic 2.747ns (38.631%)  route 4.364ns (61.369%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 13.947 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.688     5.967    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.310     6.277 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[1]_i_1/O
                         net (fo=1, routed)           0.000     6.277    u_top_vga/u_draw_rect/rgb_out[1]
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.445    13.947    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]/C
                         clock pessimism              0.581    14.528    
                         clock uncertainty           -0.132    14.396    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.077    14.473    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -6.277    
  -------------------------------------------------------------------
                         slack                                  8.196    

Slack (MET) :             8.254ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        7.057ns  (logic 2.747ns (38.926%)  route 4.310ns (61.074%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 13.949 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.634     5.913    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.310     6.223 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[0]_i_1/O
                         net (fo=1, routed)           0.000     6.223    u_top_vga/u_draw_rect/rgb_out[0]
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.447    13.949    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[0]/C
                         clock pessimism              0.581    14.530    
                         clock uncertainty           -0.132    14.398    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.079    14.477    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[0]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -6.223    
  -------------------------------------------------------------------
                         slack                                  8.254    

Slack (MET) :             8.416ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        6.894ns  (logic 2.747ns (39.847%)  route 4.147ns (60.153%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.437ns = ( 13.947 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.470     5.750    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y17          LUT6 (Prop_lut6_I2_O)        0.310     6.060 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[6]_i_1/O
                         net (fo=1, routed)           0.000     6.060    u_top_vga/u_draw_rect/rgb_out[6]
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.445    13.947    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y17          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]/C
                         clock pessimism              0.581    14.528    
                         clock uncertainty           -0.132    14.396    
    SLICE_X8Y17          FDRE (Setup_fdre_C_D)        0.079    14.475    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[6]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -6.060    
  -------------------------------------------------------------------
                         slack                                  8.416    

Slack (MET) :             8.492ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        6.816ns  (logic 2.747ns (40.304%)  route 4.069ns (59.696%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 13.945 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.392     5.672    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.310     5.982 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[3]_i_1/O
                         net (fo=1, routed)           0.000     5.982    u_top_vga/u_draw_rect/rgb_out[3]
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.443    13.945    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[3]/C
                         clock pessimism              0.583    14.528    
                         clock uncertainty           -0.132    14.396    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.077    14.473    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[3]
  -------------------------------------------------------------------
                         required time                         14.473    
                         arrival time                          -5.982    
  -------------------------------------------------------------------
                         slack                                  8.492    

Slack (MET) :             8.498ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        6.814ns  (logic 2.747ns (40.315%)  route 4.067ns (59.685%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 13.945 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.583ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.390     5.670    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y18          LUT6 (Prop_lut6_I2_O)        0.310     5.980 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[7]_i_1/O
                         net (fo=1, routed)           0.000     5.980    u_top_vga/u_draw_rect/rgb_out[7]
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.443    13.945    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y18          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]/C
                         clock pessimism              0.583    14.528    
                         clock uncertainty           -0.132    14.396    
    SLICE_X8Y18          FDRE (Setup_fdre_C_D)        0.081    14.477    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[7]
  -------------------------------------------------------------------
                         required time                         14.477    
                         arrival time                          -5.980    
  -------------------------------------------------------------------
                         slack                                  8.498    

Slack (MET) :             8.536ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        6.773ns  (logic 2.747ns (40.558%)  route 4.026ns (59.442%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 13.949 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.350     5.629    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.310     5.939 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[2]_i_1/O
                         net (fo=1, routed)           0.000     5.939    u_top_vga/u_draw_rect/rgb_out[2]
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.447    13.949    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[2]/C
                         clock pessimism              0.581    14.530    
                         clock uncertainty           -0.132    14.398    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.077    14.475    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[2]
  -------------------------------------------------------------------
                         required time                         14.475    
                         arrival time                          -5.939    
  -------------------------------------------------------------------
                         slack                                  8.536    

Slack (MET) :             8.543ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_65MHz_clk_Projekt_65MHz rise@15.385ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        6.770ns  (logic 2.747ns (40.576%)  route 4.023ns (59.424%))
  Logic Levels:           7  (CARRY4=4 LUT1=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.435ns = ( 13.949 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.834ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.255ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y18          FDRE (Prop_fdre_C_Q)         0.456    -0.378 f  u_top_vga/u_draw_rect_ctl/xpos_reg[1]/Q
                         net (fo=5, routed)           1.660     1.281    u_top_vga/u_draw_rect_ctl/xpos_reg[11]_0[1]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.124     1.405 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_11/O
                         net (fo=1, routed)           0.000     1.405    u_top_vga/u_draw_rect_ctl/u_draw_rect/p_0_in[1]
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.955 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     1.955    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_10_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.069 r  u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9/CO[3]
                         net (fo=1, routed)           0.009     2.078    u_top_vga/u_draw_rect_ctl/rgb_out4_carry_i_9_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     2.391 f  u_top_vga/u_draw_rect_ctl/rgb_out4_carry__0_i_6/O[3]
                         net (fo=2, routed)           1.008     3.399    u_top_vga/u_draw_bg/rgb_out5[11]
    SLICE_X6Y24          LUT3 (Prop_lut3_I2_O)        0.306     3.705 r  u_top_vga/u_draw_bg/rgb_out4_carry__0_i_4/O
                         net (fo=1, routed)           0.000     3.705    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[1]_5[1]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     4.279 r  u_top_vga/u_draw_rect/rgb_out4_carry__0/CO[2]
                         net (fo=12, routed)          1.347     5.626    u_top_vga/u_draw_rect/rgb_out4_carry__0_n_1
    SLICE_X8Y15          LUT6 (Prop_lut6_I2_O)        0.310     5.936 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[4]_i_1/O
                         net (fo=1, routed)           0.000     5.936    u_top_vga/u_draw_rect/rgb_out[4]
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    18.034    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    10.830 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    12.411    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    12.502 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.447    13.949    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y15          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]/C
                         clock pessimism              0.581    14.530    
                         clock uncertainty           -0.132    14.398    
    SLICE_X8Y15          FDRE (Setup_fdre_C_D)        0.081    14.479    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[4]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -5.936    
  -------------------------------------------------------------------
                         slack                                  8.543    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.141ns (40.189%)  route 0.210ns (59.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.559    -0.586    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_draw_rect/pixel_addr_reg[8]/Q
                         net (fo=2, routed)           0.210    -0.236    u_top_vga/u_image_rom/sel[8]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.269    -0.514    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.331    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.236    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (40.975%)  route 0.203ns (59.025%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.555    -0.590    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X9Y24          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y24          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_draw_rect/pixel_addr_reg[2]/Q
                         net (fo=2, routed)           0.203    -0.246    u_top_vga/u_image_rom/sel[2]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.534    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183    -0.351    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.246    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.942%)  route 0.231ns (62.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.555    -0.590    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X9Y25          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  u_top_vga/u_draw_rect/pixel_addr_reg[4]/Q
                         net (fo=2, routed)           0.231    -0.219    u_top_vga/u_image_rom/sel[4]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.269    -0.514    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.331    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_clk_65MHz/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_clk_65MHz/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  u_clk_65MHz/clkout1_buf_en/O
                         net (fo=8, routed)           0.273    -0.998    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz_en_clk
    SLICE_X35Y50         FDRE                                         r  u_clk_65MHz/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  u_clk_65MHz/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.801    u_clk_65MHz/seq_reg1[0]
    SLICE_X35Y50         FDRE                                         r  u_clk_65MHz/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  u_clk_65MHz/clkout1_buf_en/O
                         net (fo=8, routed)           0.498    -1.259    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz_en_clk
    SLICE_X35Y50         FDRE                                         r  u_clk_65MHz/seq_reg1_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075    -0.923    u_clk_65MHz/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[2]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.520%)  route 0.204ns (55.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.556    -0.589    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y23          FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  u_top_vga/u_draw_rect/pixel_addr_reg[0]/Q
                         net (fo=2, routed)           0.204    -0.221    u_top_vga/u_image_rom/sel[0]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.249    -0.534    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[2])
                                                      0.183    -0.351    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.221    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.559    -0.586    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X9Y20          FDRE                                         r  u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y20          FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_draw_rect/rgb_nxt2_reg[11]/Q
                         net (fo=1, routed)           0.091    -0.354    u_top_vga/u_draw_rect/rgb_nxt2[11]
    SLICE_X8Y20          LUT6 (Prop_lut6_I1_O)        0.045    -0.309 r  u_top_vga/u_draw_rect/rect_if_out\\.rgb[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.309    u_top_vga/u_draw_rect/rgb_out[11]
    SLICE_X8Y20          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.827    -0.822    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X8Y20          FDRE                                         r  u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]/C
                         clock pessimism              0.248    -0.573    
    SLICE_X8Y20          FDRE (Hold_fdre_C_D)         0.121    -0.452    u_top_vga/u_draw_rect/rect_if_out\\.rgb_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.309    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.677%)  route 0.266ns (65.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.558    -0.587    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X11Y21         FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_rect/pixel_addr_reg[10]/Q
                         net (fo=2, routed)           0.266    -0.181    u_top_vga/u_image_rom/sel[10]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.269    -0.514    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183    -0.331    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.141ns (34.706%)  route 0.265ns (65.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.559    -0.586    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X11Y20         FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  u_top_vga/u_draw_rect/pixel_addr_reg[7]/Q
                         net (fo=2, routed)           0.265    -0.180    u_top_vga/u_image_rom/sel[7]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.269    -0.514    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.331    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.180    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/D
                            (rising edge-triggered cell SRL16E clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.384%)  route 0.139ns (49.616%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.556    -0.589    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X13Y23         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  u_top_vga/u_vga_timing/tim_if_out\\.vblnk_reg/Q
                         net (fo=4, routed)           0.139    -0.310    u_top_vga/u_draw_rect_char/top_bg_in\\.vblnk
    SLICE_X12Y24         SRL16E                                       r  u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.822    -0.827    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X12Y24         SRL16E                                       r  u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
                         clock pessimism              0.249    -0.577    
    SLICE_X12Y24         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.462    u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r
  -------------------------------------------------------------------
                         required time                          0.462    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect/pixel_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.141ns (34.365%)  route 0.269ns (65.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.783ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.472     0.699    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.558    -0.587    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X11Y21         FDRE                                         r  u_top_vga/u_draw_rect/pixel_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  u_top_vga/u_draw_rect/pixel_addr_reg[11]/Q
                         net (fo=2, routed)           0.269    -0.177    u_top_vga/u_image_rom/sel[11]
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.865    -0.783    u_top_vga/u_image_rom/clk65MHz
    RAMB18_X0Y9          RAMB18E1                                     r  u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
                         clock pessimism              0.269    -0.514    
    RAMB18_X0Y9          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    -0.331    u_top_vga/u_image_rom/rgb_reg_1
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_65MHz_clk_Projekt_65MHz
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { u_clk_65MHz/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      u_top_vga/u_font_rom/char_line_pixels_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y3      u_top_vga/u_image_rom/rgb_reg_0/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y9      u_top_vga/u_image_rom/rgb_reg_1/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         15.385      13.229     BUFGCTRL_X0Y16   u_clk_65MHz/clkout1_buf/I0
Min Period        n/a     BUFH/I              n/a            2.155         15.385      13.229     BUFHCE_X0Y12     u_clk_65MHz/clkout1_buf_en/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[0]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/hblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/hsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X12Y24     u_top_vga/u_draw_rect_char/vblnk_nxt_reg_srl5___u_top_vga_u_draw_rect_rect_if_out\\.hsync_reg_r/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X10Y30     u_top_vga/u_draw_rect_char/vsync_nxt_reg_srl6___u_top_vga_u_draw_rect_char_hsync_nxt_reg_r/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X35Y50     u_clk_65MHz/seq_reg1_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_Projekt_65MHz
  To Clock:  clkfbout_clk_Projekt_65MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_Projekt_65MHz
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { u_clk_65MHz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y17   u_clk_65MHz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y1  u_clk_65MHz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    u_clk_wiz_0_clk_wiz/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_65MHz_clk_Projekt_65MHz
  To Clock:  clk100MHz_clk_wiz_0

Setup :           37  Failing Endpoints,  Worst Slack       -2.417ns,  Total Violation      -82.960ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.417ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vblnk_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/blnk_nxt_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        2.108ns  (logic 0.580ns (27.518%)  route 1.528ns (72.482%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.646ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.557ns = ( 168.443 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.841ns = ( 168.390 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.553   168.390    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X9Y23          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vblnk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y23          FDRE (Prop_fdre_C_Q)         0.456   168.846 r  u_top_vga/u_draw_rect_char/out\\.vblnk_reg/Q
                         net (fo=1, routed)           1.528   170.373    u_top_vga/u_draw_rect_char/top_drect_char_in\\.vblnk
    SLICE_X8Y21          LUT2 (Prop_lut2_I1_O)        0.124   170.497 r  u_top_vga/u_draw_rect_char/blnk_nxt_i_1/O
                         net (fo=1, routed)           0.000   170.497    u_top_vga/u_draw_mouse/blnk_nxt_reg_1
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.438   168.443    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y21          FDRE                                         r  u_top_vga/u_draw_mouse/blnk_nxt_reg/C
                         clock pessimism              0.070   168.513    
                         clock uncertainty           -0.510   168.003    
    SLICE_X8Y21          FDRE (Setup_fdre_C_D)        0.077   168.080    u_top_vga/u_draw_mouse/blnk_nxt_reg
  -------------------------------------------------------------------
                         required time                        168.080    
                         arrival time                        -170.497    
  -------------------------------------------------------------------
                         slack                                 -2.417    

Slack (VIOLATED) :        -2.397ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.806ns  (logic 0.419ns (23.204%)  route 1.387ns (76.796%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 168.448 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X9Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDSE (Prop_fdse_C_Q)         0.419   168.819 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[5]/Q
                         net (fo=1, routed)           1.387   170.205    u_top_vga/u_draw_mouse/D[5]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.443   168.448    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[5]/C
                         clock pessimism              0.070   168.518    
                         clock uncertainty           -0.510   168.008    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.200   167.808    u_top_vga/u_draw_mouse/rgb_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                        167.808    
                         arrival time                        -170.205    
  -------------------------------------------------------------------
                         slack                                 -2.397    

Slack (VIOLATED) :        -2.383ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.949ns  (logic 0.456ns (23.396%)  route 1.493ns (76.604%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 168.448 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X9Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDSE (Prop_fdse_C_Q)         0.456   168.856 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[1]/Q
                         net (fo=1, routed)           1.493   170.349    u_top_vga/u_draw_mouse/D[1]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.443   168.448    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[1]/C
                         clock pessimism              0.070   168.518    
                         clock uncertainty           -0.510   168.008    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.043   167.965    u_top_vga/u_draw_mouse/rgb_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                        167.965    
                         arrival time                        -170.349    
  -------------------------------------------------------------------
                         slack                                 -2.383    

Slack (VIOLATED) :        -2.360ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.938ns  (logic 0.456ns (23.524%)  route 1.482ns (76.476%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.552ns = ( 168.448 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X9Y16          FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y16          FDSE (Prop_fdse_C_Q)         0.456   168.856 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[11]/Q
                         net (fo=1, routed)           1.482   170.338    u_top_vga/u_draw_mouse/D[11]
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.443   168.448    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y16          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[11]/C
                         clock pessimism              0.070   168.518    
                         clock uncertainty           -0.510   168.008    
    SLICE_X8Y16          FDRE (Setup_fdre_C_D)       -0.030   167.978    u_top_vga/u_draw_mouse/rgb_nxt_reg[11]
  -------------------------------------------------------------------
                         required time                        167.978    
                         arrival time                        -170.338    
  -------------------------------------------------------------------
                         slack                                 -2.360    

Slack (VIOLATED) :        -2.349ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.913ns  (logic 0.456ns (23.841%)  route 1.457ns (76.159%))
  Logic Levels:           0  
  Clock Path Skew:        -0.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.553ns = ( 168.447 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.832ns = ( 168.399 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.562   168.399    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X13Y17         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y17         FDRE (Prop_fdre_C_Q)         0.456   168.855 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[6]/Q
                         net (fo=1, routed)           1.457   170.311    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[6]
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.442   168.447    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y17         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[6]/C
                         clock pessimism              0.070   168.517    
                         clock uncertainty           -0.510   168.007    
    SLICE_X12Y17         FDRE (Setup_fdre_C_D)       -0.045   167.962    u_top_vga/u_draw_mouse/vcount_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                        167.962    
                         arrival time                        -170.311    
  -------------------------------------------------------------------
                         slack                                 -2.349    

Slack (VIOLATED) :        -2.344ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.914ns  (logic 0.456ns (23.829%)  route 1.458ns (76.171%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 168.449 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X13Y16         FDSE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y16         FDSE (Prop_fdse_C_Q)         0.456   168.856 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[7]/Q
                         net (fo=1, routed)           1.458   170.313    u_top_vga/u_draw_mouse/D[7]
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.444   168.449    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[7]/C
                         clock pessimism              0.070   168.519    
                         clock uncertainty           -0.510   168.009    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)       -0.040   167.969    u_top_vga/u_draw_mouse/rgb_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                        167.969    
                         arrival time                        -170.313    
  -------------------------------------------------------------------
                         slack                                 -2.344    

Slack (VIOLATED) :        -2.339ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.935ns  (logic 0.518ns (26.773%)  route 1.417ns (73.227%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.549ns = ( 168.451 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.518   168.918 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[3]/Q
                         net (fo=1, routed)           1.417   170.334    u_top_vga/u_draw_mouse/D[3]
    SLICE_X10Y14         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.446   168.451    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y14         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[3]/C
                         clock pessimism              0.070   168.521    
                         clock uncertainty           -0.510   168.011    
    SLICE_X10Y14         FDRE (Setup_fdre_C_D)       -0.016   167.995    u_top_vga/u_draw_mouse/rgb_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                        167.995    
                         arrival time                        -170.334    
  -------------------------------------------------------------------
                         slack                                 -2.339    

Slack (VIOLATED) :        -2.328ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.702ns  (logic 0.478ns (28.082%)  route 1.224ns (71.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.551ns = ( 168.449 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.831ns = ( 168.400 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.563   168.400    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y16         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y16         FDRE (Prop_fdre_C_Q)         0.478   168.878 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[2]/Q
                         net (fo=1, routed)           1.224   170.102    u_top_vga/u_draw_mouse/D[2]
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.444   168.449    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y16         FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[2]/C
                         clock pessimism              0.070   168.519    
                         clock uncertainty           -0.510   168.009    
    SLICE_X11Y16         FDRE (Setup_fdre_C_D)       -0.236   167.773    u_top_vga/u_draw_mouse/rgb_nxt_reg[2]
  -------------------------------------------------------------------
                         required time                        167.773    
                         arrival time                        -170.102    
  -------------------------------------------------------------------
                         slack                                 -2.328    

Slack (VIOLATED) :        -2.319ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.862ns  (logic 0.456ns (24.489%)  route 1.406ns (75.511%))
  Logic Levels:           0  
  Clock Path Skew:        -0.650ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.550ns = ( 168.450 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.830ns = ( 168.401 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.564   168.401    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X9Y15          FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y15          FDRE (Prop_fdre_C_Q)         0.456   168.857 r  u_top_vga/u_draw_rect_char/out\\.rgb_reg[8]/Q
                         net (fo=1, routed)           1.406   170.263    u_top_vga/u_draw_mouse/D[8]
    SLICE_X9Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.445   168.450    u_top_vga/u_draw_mouse/CLK
    SLICE_X9Y14          FDRE                                         r  u_top_vga/u_draw_mouse/rgb_nxt_reg[8]/C
                         clock pessimism              0.070   168.520    
                         clock uncertainty           -0.510   168.010    
    SLICE_X9Y14          FDRE (Setup_fdre_C_D)       -0.067   167.943    u_top_vga/u_draw_mouse/rgb_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                        167.943    
                         arrival time                        -170.263    
  -------------------------------------------------------------------
                         slack                                 -2.319    

Slack (VIOLATED) :        -2.311ns  (required time - arrival time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk100MHz_clk_wiz_0 rise@170.000ns - clk_65MHz_clk_Projekt_65MHz rise@169.231ns)
  Data Path Delay:        1.892ns  (logic 0.518ns (27.382%)  route 1.374ns (72.618%))
  Logic Levels:           0  
  Clock Path Skew:        -0.648ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.561ns = ( 168.439 - 170.000 ) 
    Source Clock Delay      (SCD):    -0.843ns = ( 168.388 - 169.231 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                    169.231   169.231 r  
    W5                                                0.000   169.231 r  clk (IN)
                         net (fo=0)                   0.000   169.231    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458   170.689 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336   172.025    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946   165.079 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661   166.740    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096   166.836 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.551   168.388    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y24         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y24         FDRE (Prop_fdre_C_Q)         0.518   168.906 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[7]/Q
                         net (fo=1, routed)           1.374   170.279    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[7]
    SLICE_X10Y25         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                    170.000   170.000 r  
    W5                                                0.000   170.000 r  clk (IN)
                         net (fo=0)                   0.000   170.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388   171.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162   172.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217   165.332 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581   166.914    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   167.005 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.434   168.439    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y25         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[7]/C
                         clock pessimism              0.070   168.509    
                         clock uncertainty           -0.510   167.999    
    SLICE_X10Y25         FDRE (Setup_fdre_C_D)       -0.031   167.968    u_top_vga/u_draw_mouse/hcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                        167.968    
                         arrival time                        -170.279    
  -------------------------------------------------------------------
                         slack                                 -2.311    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.422ns  (logic 0.367ns (25.815%)  route 1.055ns (74.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X15Y21         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.074 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[3]/Q
                         net (fo=1, routed)           1.055    -0.020    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[3]
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[3]/C
                         clock pessimism             -0.070    -1.027    
                         clock uncertainty            0.510    -0.517    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.243    -0.274    u_top_vga/u_draw_mouse/hcount_nxt_reg[3]
  -------------------------------------------------------------------
                         required time                          0.274    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.426ns  (logic 0.418ns (29.307%)  route 1.008ns (70.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.963ns
    Source Clock Delay      (SCD):    -1.444ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.438    -1.444    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X12Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y26         FDRE (Prop_fdre_C_Q)         0.418    -1.026 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[1]/Q
                         net (fo=1, routed)           1.008    -0.018    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[1]
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.549    -0.963    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y25         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[1]/C
                         clock pessimism             -0.070    -1.033    
                         clock uncertainty            0.510    -0.523    
    SLICE_X12Y25         FDRE (Hold_fdre_C_D)         0.232    -0.291    u_top_vga/u_draw_mouse/hcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.291    
                         arrival time                          -0.018    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.418ns (28.854%)  route 1.031ns (71.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.418    -1.025 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[6]/Q
                         net (fo=1, routed)           1.031     0.005    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[6]
    SLICE_X8Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.552    -0.960    u_top_vga/u_draw_mouse/CLK
    SLICE_X8Y22          FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[6]/C
                         clock pessimism             -0.070    -1.030    
                         clock uncertainty            0.510    -0.520    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.236    -0.284    u_top_vga/u_draw_mouse/hcount_nxt_reg[6]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.005    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.449ns  (logic 0.418ns (28.845%)  route 1.031ns (71.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.414ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.960ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y23         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y23         FDRE (Prop_fdre_C_Q)         0.418    -1.025 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[4]/Q
                         net (fo=1, routed)           1.031     0.006    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[4]
    SLICE_X10Y22         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.552    -0.960    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y22         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[4]/C
                         clock pessimism             -0.070    -1.030    
                         clock uncertainty            0.510    -0.520    
    SLICE_X10Y22         FDRE (Hold_fdre_C_D)         0.236    -0.284    u_top_vga/u_draw_mouse/hcount_nxt_reg[4]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                           0.006    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.418ns (29.522%)  route 0.998ns (70.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.956ns
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.442    -1.440    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X12Y19         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.022 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[7]/Q
                         net (fo=1, routed)           0.998    -0.024    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[7]
    SLICE_X13Y20         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.556    -0.956    u_top_vga/u_draw_mouse/CLK
    SLICE_X13Y20         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[7]/C
                         clock pessimism             -0.070    -1.026    
                         clock uncertainty            0.510    -0.516    
    SLICE_X13Y20         FDRE (Hold_fdre_C_D)         0.196    -0.320    u_top_vga/u_draw_mouse/vcount_nxt_reg[7]
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.024    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.367ns (24.521%)  route 1.130ns (75.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -1.441ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X13Y21         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.367    -1.074 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[10]/Q
                         net (fo=1, routed)           1.130     0.055    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[10]
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[10]/C
                         clock pessimism             -0.070    -1.027    
                         clock uncertainty            0.510    -0.517    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.246    -0.271    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                           0.055    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.476ns  (logic 0.418ns (28.315%)  route 1.058ns (71.685%))
  Logic Levels:           0  
  Clock Path Skew:        0.416ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.955ns
    Source Clock Delay      (SCD):    -1.440ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.442    -1.440    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X12Y19         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.022 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[8]/Q
                         net (fo=1, routed)           1.058     0.036    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[8]
    SLICE_X14Y19         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.557    -0.955    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y19         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[8]/C
                         clock pessimism             -0.070    -1.025    
                         clock uncertainty            0.510    -0.515    
    SLICE_X14Y19         FDRE (Hold_fdre_C_D)         0.223    -0.292    u_top_vga/u_draw_mouse/vcount_nxt_reg[8]
  -------------------------------------------------------------------
                         required time                          0.292    
                         arrival time                           0.036    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.483ns  (logic 0.367ns (24.743%)  route 1.116ns (75.257%))
  Logic Levels:           0  
  Clock Path Skew:        0.413ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.961ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X11Y26         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y26         FDRE (Prop_fdre_C_Q)         0.367    -1.076 r  u_top_vga/u_draw_rect_char/out\\.hcount_reg[5]/Q
                         net (fo=1, routed)           1.116     0.040    u_top_vga/u_draw_mouse/hcount_nxt_reg[10]_0[5]
    SLICE_X10Y26         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.551    -0.961    u_top_vga/u_draw_mouse/CLK
    SLICE_X10Y26         FDRE                                         r  u_top_vga/u_draw_mouse/hcount_nxt_reg[5]/C
                         clock pessimism             -0.070    -1.031    
                         clock uncertainty            0.510    -0.521    
    SLICE_X10Y26         FDRE (Hold_fdre_C_D)         0.232    -0.289    u_top_vga/u_draw_mouse/hcount_nxt_reg[5]
  -------------------------------------------------------------------
                         required time                          0.289    
                         arrival time                           0.040    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.454ns  (logic 0.418ns (28.746%)  route 1.036ns (71.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.415ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.950ns
    Source Clock Delay      (SCD):    -1.434ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.448    -1.434    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X10Y15         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y15         FDRE (Prop_fdre_C_Q)         0.418    -1.016 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[1]/Q
                         net (fo=1, routed)           1.036     0.020    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[1]
    SLICE_X11Y15         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.562    -0.950    u_top_vga/u_draw_mouse/CLK
    SLICE_X11Y15         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[1]/C
                         clock pessimism             -0.070    -1.020    
                         clock uncertainty            0.510    -0.510    
    SLICE_X11Y15         FDRE (Hold_fdre_C_D)         0.191    -0.319    u_top_vga/u_draw_mouse/vcount_nxt_reg[1]
  -------------------------------------------------------------------
                         required time                          0.319    
                         arrival time                           0.020    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.344ns  (arrival time - required time)
  Source:                 u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk100MHz_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk100MHz_clk_wiz_0 rise@0.000ns - clk_65MHz_clk_Projekt_65MHz rise@0.000ns)
  Data Path Delay:        1.493ns  (logic 0.367ns (24.582%)  route 1.126ns (75.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.417ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.957ns
    Source Clock Delay      (SCD):    -1.443ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect_char/clk65MHz
    SLICE_X15Y22         FDRE                                         r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y22         FDRE (Prop_fdre_C_Q)         0.367    -1.076 r  u_top_vga/u_draw_rect_char/out\\.vcount_reg[9]/Q
                         net (fo=1, routed)           1.126     0.050    u_top_vga/u_draw_mouse/vcount_nxt_reg[10]_1[9]
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    -0.957    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y21         FDRE                                         r  u_top_vga/u_draw_mouse/vcount_nxt_reg[9]/C
                         clock pessimism             -0.070    -1.027    
                         clock uncertainty            0.510    -0.517    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.223    -0.294    u_top_vga/u_draw_mouse/vcount_nxt_reg[9]
  -------------------------------------------------------------------
                         required time                          0.294    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.344    





---------------------------------------------------------------------------------------------------
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  clk_65MHz_clk_Projekt_65MHz

Setup :           47  Failing Endpoints,  Worst Slack       -2.597ns,  Total Violation     -114.268ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.302ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.597ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.474ns  (logic 0.642ns (25.951%)  route 1.832ns (74.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.328 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 29.043 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    29.043    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518    29.561 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=5, routed)           1.832    31.393    u_top_vga/u_draw_rect_ctl/D[8]
    SLICE_X9Y28          LUT6 (Prop_lut6_I5_O)        0.124    31.517 r  u_top_vga/u_draw_rect_ctl/xpos[8]_i_1/O
                         net (fo=1, routed)           0.000    31.517    u_top_vga/u_draw_rect_ctl/xpos[8]_i_1_n_0
    SLICE_X9Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    29.328    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[8]/C
                         clock pessimism              0.070    29.398    
                         clock uncertainty           -0.510    28.888    
    SLICE_X9Y28          FDRE (Setup_fdre_C_D)        0.032    28.920    u_top_vga/u_draw_rect_ctl/xpos_reg[8]
  -------------------------------------------------------------------
                         required time                         28.920    
                         arrival time                         -31.517    
  -------------------------------------------------------------------
                         slack                                 -2.597    

Slack (VIOLATED) :        -2.583ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.395ns  (logic 0.580ns (24.220%)  route 1.815ns (75.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.480ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 29.326 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    29.106    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y27          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y27          FDRE (Prop_fdre_C_Q)         0.456    29.562 r  u_top_vga/u_MouseCtl/xpos_reg[5]/Q
                         net (fo=5, routed)           1.815    31.377    u_top_vga/u_draw_rect_ctl/D[5]
    SLICE_X9Y27          LUT6 (Prop_lut6_I5_O)        0.124    31.501 r  u_top_vga/u_draw_rect_ctl/xpos[5]_i_1/O
                         net (fo=1, routed)           0.000    31.501    u_top_vga/u_draw_rect_ctl/xpos[5]_i_1_n_0
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    29.326    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y27          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[5]/C
                         clock pessimism              0.070    29.396    
                         clock uncertainty           -0.510    28.886    
    SLICE_X9Y27          FDRE (Setup_fdre_C_D)        0.032    28.918    u_top_vga/u_draw_rect_ctl/xpos_reg[5]
  -------------------------------------------------------------------
                         required time                         28.918    
                         arrival time                         -31.501    
  -------------------------------------------------------------------
                         slack                                 -2.583    

Slack (VIOLATED) :        -2.568ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.492ns  (logic 0.580ns (23.278%)  route 1.912ns (76.722%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 29.395 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.890ns = ( 29.110 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.622    29.110    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y20          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y20          FDRE (Prop_fdre_C_Q)         0.456    29.566 r  u_top_vga/u_MouseCtl/ypos_reg[1]/Q
                         net (fo=8, routed)           1.912    31.478    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[1]
    SLICE_X6Y21          LUT4 (Prop_lut4_I1_O)        0.124    31.602 r  u_top_vga/u_draw_rect_ctl/fallingCtr[1]_i_1/O
                         net (fo=1, routed)           0.000    31.602    u_top_vga/u_draw_rect_ctl/fallingCtr[1]_i_1_n_0
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.508    29.395    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X6Y21          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[1]/C
                         clock pessimism              0.070    29.465    
                         clock uncertainty           -0.510    28.955    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.079    29.034    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[1]
  -------------------------------------------------------------------
                         required time                         29.034    
                         arrival time                         -31.602    
  -------------------------------------------------------------------
                         slack                                 -2.568    

Slack (VIOLATED) :        -2.556ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.432ns  (logic 0.580ns (23.850%)  route 1.852ns (76.150%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 29.399 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.885ns = ( 29.115 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.627    29.115    u_top_vga/u_MouseCtl/CLK
    SLICE_X3Y18          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y18          FDRE (Prop_fdre_C_Q)         0.456    29.571 r  u_top_vga/u_MouseCtl/ypos_reg[0]/Q
                         net (fo=9, routed)           1.852    31.423    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[0]
    SLICE_X0Y18          LUT4 (Prop_lut4_I1_O)        0.124    31.547 r  u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1/O
                         net (fo=1, routed)           0.000    31.547    u_top_vga/u_draw_rect_ctl/fallingCtr[0]_i_1_n_0
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.512    29.399    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X0Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]/C
                         clock pessimism              0.070    29.469    
                         clock uncertainty           -0.510    28.959    
    SLICE_X0Y18          FDRE (Setup_fdre_C_D)        0.032    28.991    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[0]
  -------------------------------------------------------------------
                         required time                         28.991    
                         arrival time                         -31.547    
  -------------------------------------------------------------------
                         slack                                 -2.556    

Slack (VIOLATED) :        -2.551ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.426ns  (logic 0.580ns (23.912%)  route 1.846ns (76.088%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 29.401 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 29.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    29.117    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    29.573 r  u_top_vga/u_MouseCtl/ypos_reg[4]/Q
                         net (fo=6, routed)           1.846    31.419    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[4]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    31.543 r  u_top_vga/u_draw_rect_ctl/fallingCtr[4]_i_1/O
                         net (fo=1, routed)           0.000    31.543    u_top_vga/u_draw_rect_ctl/fallingCtr[4]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.514    29.401    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X3Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]/C
                         clock pessimism              0.070    29.471    
                         clock uncertainty           -0.510    28.961    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.031    28.992    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[4]
  -------------------------------------------------------------------
                         required time                         28.992    
                         arrival time                         -31.543    
  -------------------------------------------------------------------
                         slack                                 -2.551    

Slack (VIOLATED) :        -2.545ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.419ns  (logic 0.580ns (23.974%)  route 1.839ns (76.026%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.416ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.368ns = ( 29.401 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.883ns = ( 29.117 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.629    29.117    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y17          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.456    29.573 r  u_top_vga/u_MouseCtl/ypos_reg[3]/Q
                         net (fo=6, routed)           1.839    31.413    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[3]
    SLICE_X3Y17          LUT4 (Prop_lut4_I1_O)        0.124    31.537 r  u_top_vga/u_draw_rect_ctl/fallingCtr[3]_i_1/O
                         net (fo=1, routed)           0.000    31.537    u_top_vga/u_draw_rect_ctl/fallingCtr[3]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.514    29.401    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X3Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[3]/C
                         clock pessimism              0.070    29.471    
                         clock uncertainty           -0.510    28.961    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.031    28.992    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[3]
  -------------------------------------------------------------------
                         required time                         28.992    
                         arrival time                         -31.537    
  -------------------------------------------------------------------
                         slack                                 -2.545    

Slack (VIOLATED) :        -2.531ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.409ns  (logic 0.580ns (24.078%)  route 1.829ns (75.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.411ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 29.395 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.894ns = ( 29.106 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    29.106    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y22          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y22          FDRE (Prop_fdre_C_Q)         0.456    29.562 r  u_top_vga/u_MouseCtl/ypos_reg[9]/Q
                         net (fo=5, routed)           1.829    31.391    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[9]
    SLICE_X3Y22          LUT4 (Prop_lut4_I1_O)        0.124    31.515 r  u_top_vga/u_draw_rect_ctl/fallingCtr[9]_i_1/O
                         net (fo=1, routed)           0.000    31.515    u_top_vga/u_draw_rect_ctl/fallingCtr[9]_i_1_n_0
    SLICE_X3Y22          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.508    29.395    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X3Y22          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]/C
                         clock pessimism              0.070    29.465    
                         clock uncertainty           -0.510    28.955    
    SLICE_X3Y22          FDRE (Setup_fdre_C_D)        0.029    28.984    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[9]
  -------------------------------------------------------------------
                         required time                         28.984    
                         arrival time                         -31.515    
  -------------------------------------------------------------------
                         slack                                 -2.531    

Slack (VIOLATED) :        -2.524ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.324ns  (logic 0.518ns (22.288%)  route 1.806ns (77.712%))
  Logic Levels:           0  
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns = ( 29.328 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.957ns = ( 29.043 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.555    29.043    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.518    29.561 r  u_top_vga/u_MouseCtl/xpos_reg[8]/Q
                         net (fo=5, routed)           1.806    31.368    u_top_vga/u_draw_rect_ctl/D[8]
    SLICE_X8Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    29.328    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X8Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]/C
                         clock pessimism              0.070    29.398    
                         clock uncertainty           -0.510    28.888    
    SLICE_X8Y28          FDRE (Setup_fdre_C_D)       -0.045    28.843    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[8]
  -------------------------------------------------------------------
                         required time                         28.843    
                         arrival time                         -31.368    
  -------------------------------------------------------------------
                         slack                                 -2.524    

Slack (VIOLATED) :        -2.508ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.436ns  (logic 0.642ns (26.351%)  route 1.794ns (73.649%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns = ( 29.326 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.961ns = ( 29.039 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.551    29.039    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y26          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.518    29.557 r  u_top_vga/u_MouseCtl/xpos_reg[7]/Q
                         net (fo=5, routed)           1.794    31.352    u_top_vga/u_draw_rect_ctl/D[7]
    SLICE_X8Y27          LUT6 (Prop_lut6_I5_O)        0.124    31.476 r  u_top_vga/u_draw_rect_ctl/xpos[7]_i_1/O
                         net (fo=1, routed)           0.000    31.476    u_top_vga/u_draw_rect_ctl/xpos[7]_i_1_n_0
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    29.326    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X8Y27          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[7]/C
                         clock pessimism              0.070    29.396    
                         clock uncertainty           -0.510    28.886    
    SLICE_X8Y27          FDRE (Setup_fdre_C_D)        0.081    28.967    u_top_vga/u_draw_rect_ctl/xpos_reg[7]
  -------------------------------------------------------------------
                         required time                         28.967    
                         arrival time                         -31.476    
  -------------------------------------------------------------------
                         slack                                 -2.508    

Slack (VIOLATED) :        -2.505ns  (required time - arrival time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.769ns  (clk_65MHz_clk_Projekt_65MHz rise@30.769ns - clk100MHz_clk_wiz_0 rise@30.000ns)
  Data Path Delay:        2.381ns  (logic 0.642ns (26.966%)  route 1.739ns (73.034%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.415ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns = ( 29.330 - 30.769 ) 
    Source Clock Delay      (SCD):    -0.955ns = ( 29.045 - 30.000 ) 
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                     30.000    30.000 r  
    W5                                                0.000    30.000 r  clk (IN)
                         net (fo=0)                   0.000    30.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    31.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    32.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    25.731 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    27.392    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    27.488 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.557    29.045    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.518    29.563 r  u_top_vga/u_MouseCtl/xpos_reg[0]/Q
                         net (fo=9, routed)           1.739    31.302    u_top_vga/u_draw_rect_ctl/D[0]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.124    31.426 r  u_top_vga/u_draw_rect_ctl/xpos[0]_i_1/O
                         net (fo=1, routed)           0.000    31.426    u_top_vga/u_draw_rect_ctl/xpos[0]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                     30.769    30.769 r  
    W5                                                0.000    30.769 r  clk (IN)
                         net (fo=0)                   0.000    30.769    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    32.157 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261    33.418    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    26.214 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    27.795    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    27.886 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.443    29.330    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[0]/C
                         clock pessimism              0.070    29.400    
                         clock uncertainty           -0.510    28.890    
    SLICE_X9Y18          FDRE (Setup_fdre_C_D)        0.031    28.921    u_top_vga/u_draw_rect_ctl/xpos_reg[0]
  -------------------------------------------------------------------
                         required time                         28.921    
                         arrival time                         -31.426    
  -------------------------------------------------------------------
                         slack                                 -2.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.302ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/left_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/mouse_state_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.367ns (22.182%)  route 1.288ns (77.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.767ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/CLK
    SLICE_X0Y21          FDRE                                         r  u_top_vga/u_MouseCtl/left_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  u_top_vga/u_MouseCtl/left_reg/Q
                         net (fo=1, routed)           1.288     0.166    u_top_vga/u_draw_rect_ctl/left
    SLICE_X0Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/mouse_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.627    -0.767    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X0Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/mouse_state_reg/C
                         clock pessimism             -0.070    -0.837    
                         clock uncertainty            0.510    -0.328    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.192    -0.136    u_top_vga/u_draw_rect_ctl/mouse_state_reg
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                           0.166    
  -------------------------------------------------------------------
                         slack                                  0.302    

Slack (MET) :             0.381ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.811ns  (logic 0.467ns (25.782%)  route 1.344ns (74.218%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -1.490ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.505    -1.490    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y21          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.367    -1.123 r  u_top_vga/u_MouseCtl/ypos_reg[8]/Q
                         net (fo=5, routed)           1.344     0.221    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[8]
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.100     0.321 r  u_top_vga/u_draw_rect_ctl/fallingCtr[8]_i_1/O
                         net (fo=1, routed)           0.000     0.321    u_top_vga/u_draw_rect_ctl/fallingCtr[8]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.625    -0.769    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]/C
                         clock pessimism             -0.070    -0.839    
                         clock uncertainty            0.510    -0.330    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.270    -0.060    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.321    
  -------------------------------------------------------------------
                         slack                                  0.381    

Slack (MET) :             0.403ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.518ns (28.254%)  route 1.315ns (71.746%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.651ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.834ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.440    -1.555    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=7, routed)           1.315     0.178    u_top_vga/u_draw_rect_ctl/D[2]
    SLICE_X9Y18          LUT6 (Prop_lut6_I5_O)        0.100     0.278 r  u_top_vga/u_draw_rect_ctl/xpos[2]_i_1/O
                         net (fo=1, routed)           0.000     0.278    u_top_vga/u_draw_rect_ctl/xpos[2]_i_1_n_0
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.560    -0.834    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X9Y18          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_reg[2]/C
                         clock pessimism             -0.070    -0.904    
                         clock uncertainty            0.510    -0.395    
    SLICE_X9Y18          FDRE (Hold_fdre_C_D)         0.270    -0.125    u_top_vga/u_draw_rect_ctl/xpos_reg[2]
  -------------------------------------------------------------------
                         required time                          0.125    
                         arrival time                           0.278    
  -------------------------------------------------------------------
                         slack                                  0.403    

Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.817ns  (logic 0.418ns (23.006%)  route 1.399ns (76.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.440    -1.555    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  u_top_vga/u_MouseCtl/xpos_reg[2]/Q
                         net (fo=7, routed)           1.399     0.262    u_top_vga/u_draw_rect_ctl/D[2]
    SLICE_X10Y21         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.557    -0.837    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X10Y21         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]/C
                         clock pessimism             -0.070    -0.907    
                         clock uncertainty            0.510    -0.398    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.236    -0.162    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[2]
  -------------------------------------------------------------------
                         required time                          0.162    
                         arrival time                           0.262    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.833ns  (logic 0.367ns (20.027%)  route 1.466ns (79.973%))
  Logic Levels:           0  
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X9Y29          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.367    -1.189 r  u_top_vga/u_MouseCtl/xpos_reg[9]/Q
                         net (fo=5, routed)           1.466     0.276    u_top_vga/u_draw_rect_ctl/D[9]
    SLICE_X8Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.557    -0.837    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X8Y28          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[9]/C
                         clock pessimism             -0.070    -0.907    
                         clock uncertainty            0.510    -0.398    
    SLICE_X8Y28          FDRE (Hold_fdre_C_D)         0.246    -0.152    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[9]
  -------------------------------------------------------------------
                         required time                          0.152    
                         arrival time                           0.276    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.435ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.864ns  (logic 0.518ns (27.796%)  route 1.346ns (72.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.506    -1.489    u_top_vga/u_MouseCtl/CLK
    SLICE_X6Y19          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDRE (Prop_fdre_C_Q)         0.418    -1.071 r  u_top_vga/u_MouseCtl/ypos_reg[10]/Q
                         net (fo=5, routed)           1.346     0.275    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[10]
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.100     0.375 r  u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u_top_vga/u_draw_rect_ctl/fallingCtr[10]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.625    -0.769    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]/C
                         clock pessimism             -0.070    -0.839    
                         clock uncertainty            0.510    -0.330    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.269    -0.061    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.061    
                         arrival time                           0.375    
  -------------------------------------------------------------------
                         slack                                  0.435    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/ypos_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.875ns  (logic 0.467ns (24.906%)  route 1.408ns (75.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.649ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/CLK
    SLICE_X7Y18          FDRE                                         r  u_top_vga/u_MouseCtl/ypos_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y18          FDRE (Prop_fdre_C_Q)         0.367    -1.121 r  u_top_vga/u_MouseCtl/ypos_reg[7]/Q
                         net (fo=5, routed)           1.408     0.287    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[10]_0[7]
    SLICE_X7Y19          LUT4 (Prop_lut4_I1_O)        0.100     0.387 r  u_top_vga/u_draw_rect_ctl/fallingCtr[7]_i_1/O
                         net (fo=1, routed)           0.000     0.387    u_top_vga/u_draw_rect_ctl/fallingCtr[7]_i_1_n_0
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.625    -0.769    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X7Y19          FDRE                                         r  u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]/C
                         clock pessimism             -0.070    -0.839    
                         clock uncertainty            0.510    -0.330    
    SLICE_X7Y19          FDRE (Hold_fdre_C_D)         0.270    -0.060    u_top_vga/u_draw_rect_ctl/fallingCtr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.060    
                         arrival time                           0.387    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             0.457ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.418ns (22.474%)  route 1.442ns (77.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.650ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.836ns
    Source Clock Delay      (SCD):    -1.556ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.439    -1.556    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y28         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y28         FDRE (Prop_fdre_C_Q)         0.418    -1.138 r  u_top_vga/u_MouseCtl/xpos_reg[6]/Q
                         net (fo=5, routed)           1.442     0.304    u_top_vga/u_draw_rect_ctl/D[6]
    SLICE_X8Y29          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.558    -0.836    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X8Y29          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[6]/C
                         clock pessimism             -0.070    -0.906    
                         clock uncertainty            0.510    -0.397    
    SLICE_X8Y29          FDRE (Hold_fdre_C_D)         0.243    -0.154    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[6]
  -------------------------------------------------------------------
                         required time                          0.154    
                         arrival time                           0.304    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.851ns  (logic 0.418ns (22.582%)  route 1.433ns (77.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.648ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.837ns
    Source Clock Delay      (SCD):    -1.555ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.440    -1.555    u_top_vga/u_MouseCtl/CLK
    SLICE_X10Y19         FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y19         FDRE (Prop_fdre_C_Q)         0.418    -1.137 r  u_top_vga/u_MouseCtl/xpos_reg[1]/Q
                         net (fo=8, routed)           1.433     0.296    u_top_vga/u_draw_rect_ctl/D[1]
    SLICE_X10Y21         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.557    -0.837    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X10Y21         FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[1]/C
                         clock pessimism             -0.070    -0.907    
                         clock uncertainty            0.510    -0.398    
    SLICE_X10Y21         FDRE (Hold_fdre_C_D)         0.232    -0.166    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[1]
  -------------------------------------------------------------------
                         required time                          0.166    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.461    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 u_top_vga/u_MouseCtl/xpos_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_65MHz_clk_Projekt_65MHz
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_65MHz_clk_Projekt_65MHz rise@0.000ns - clk100MHz_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.868ns  (logic 0.418ns (22.381%)  route 1.450ns (77.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.647ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -1.560ns
    Clock Pessimism Removal (CPR):    0.070ns
  Clock Uncertainty:      0.510ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.386ns
    Phase Error              (PE):    0.314ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.435    -1.560    u_top_vga/u_MouseCtl/CLK
    SLICE_X8Y26          FDRE                                         r  u_top_vga/u_MouseCtl/xpos_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y26          FDRE (Prop_fdre_C_Q)         0.418    -1.142 r  u_top_vga/u_MouseCtl/xpos_reg[3]/Q
                         net (fo=6, routed)           1.450     0.308    u_top_vga/u_draw_rect_ctl/D[3]
    SLICE_X8Y25          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336     2.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.551    -0.843    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X8Y25          FDRE                                         r  u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[3]/C
                         clock pessimism             -0.070    -0.913    
                         clock uncertainty            0.510    -0.404    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.243    -0.161    u_top_vga/u_draw_rect_ctl/xpos_freaze_reg[3]
  -------------------------------------------------------------------
                         required time                          0.161    
                         arrival time                           0.308    
  -------------------------------------------------------------------
                         slack                                  0.468    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk100MHz_clk_wiz_0
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Data
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.372ns  (logic 3.978ns (42.445%)  route 5.394ns (57.555%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.626    -0.886    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y30          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_h_reg_inv/Q
                         net (fo=1, routed)           5.394     4.965    PS2Data_IOBUF_inst/T
    B17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.522     8.487 r  PS2Data_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.487    PS2Data
    B17                                                               r  PS2Data (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PS2Clk
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 3.975ns (43.449%)  route 5.173ns (56.551%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.626    -0.886    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X3Y30          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.456    -0.430 f  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_h_reg_inv/Q
                         net (fo=1, routed)           5.173     4.743    PS2Clk_IOBUF_inst/T
    C17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.519     8.262 r  PS2Clk_IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.262    PS2Clk
    C17                                                               r  PS2Clk (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.772ns  (logic 4.124ns (60.904%)  route 2.648ns (39.096%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDSE (Prop_fdse_C_Q)         0.419    -0.475 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[7]/Q
                         net (fo=1, routed)           2.648     2.173    vgaGreen_OBUF[3]
    D17                  OBUF (Prop_obuf_I_O)         3.705     5.879 r  vgaGreen_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.879    vgaGreen[3]
    D17                                                               r  vgaGreen[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.408ns  (logic 4.110ns (64.145%)  route 2.298ns (35.855%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDSE (Prop_fdse_C_Q)         0.419    -0.475 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[9]/Q
                         net (fo=1, routed)           2.298     1.823    vgaRed_OBUF[1]
    H19                  OBUF (Prop_obuf_I_O)         3.691     5.514 r  vgaRed_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.514    vgaRed[1]
    H19                                                               r  vgaRed[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.415ns  (logic 4.155ns (64.774%)  route 2.260ns (35.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.558    -0.954    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y31         FDRE (Prop_fdre_C_Q)         0.478    -0.476 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/Q
                         net (fo=1, routed)           2.260     1.784    Vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.677     5.462 r  Vsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.462    Vsync
    R19                                                               r  Vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.249ns  (logic 3.985ns (63.774%)  route 2.264ns (36.226%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDSE (Prop_fdse_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[6]/Q
                         net (fo=1, routed)           2.264     1.826    vgaGreen_OBUF[2]
    G17                  OBUF (Prop_obuf_I_O)         3.529     5.355 r  vgaGreen_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.355    vgaGreen[2]
    G17                                                               r  vgaGreen[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.211ns  (logic 4.099ns (66.003%)  route 2.112ns (33.997%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.419    -0.475 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/Q
                         net (fo=1, routed)           2.112     1.637    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         3.680     5.318 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.318    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.124ns  (logic 3.980ns (64.983%)  route 2.145ns (35.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDSE (Prop_fdse_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           2.145     1.707    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         3.524     5.231 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.231    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.135ns  (logic 4.015ns (65.441%)  route 2.120ns (34.559%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.558    -0.954    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.518    -0.436 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           2.120     1.685    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497     5.181 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     5.181    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.046ns  (logic 3.980ns (65.827%)  route 2.066ns (34.173%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233     2.691    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.618    -0.894    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.456    -0.438 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           2.066     1.629    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         3.524     5.152 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.152    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.747ns  (logic 1.338ns (76.581%)  route 0.409ns (23.419%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.409    -0.049    vgaBlue_OBUF[0]
    N18                  OBUF (Prop_obuf_I_O)         1.197     1.147 r  vgaBlue_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.147    vgaBlue[0]
    N18                                                               r  vgaBlue[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.801ns  (logic 1.385ns (76.902%)  route 0.416ns (23.098%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[11]/Q
                         net (fo=1, routed)           0.416    -0.055    vgaRed_OBUF[3]
    N19                  OBUF (Prop_obuf_I_O)         1.257     1.201 r  vgaRed_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.201    vgaRed[3]
    N19                                                               r  vgaRed[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.823ns  (logic 1.387ns (76.072%)  route 0.436ns (23.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[1]/Q
                         net (fo=1, routed)           0.436    -0.035    vgaBlue_OBUF[1]
    L18                  OBUF (Prop_obuf_I_O)         1.259     1.223 r  vgaBlue_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.223    vgaBlue[1]
    L18                                                               r  vgaBlue[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.840ns  (logic 1.407ns (76.439%)  route 0.434ns (23.561%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[3]/Q
                         net (fo=1, routed)           0.434    -0.038    vgaBlue_OBUF[3]
    J18                  OBUF (Prop_obuf_I_O)         1.279     1.241 r  vgaBlue_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.241    vgaBlue[3]
    J18                                                               r  vgaBlue[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaBlue[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.846ns  (logic 1.361ns (73.730%)  route 0.485ns (26.270%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.485     0.026    vgaBlue_OBUF[2]
    K18                  OBUF (Prop_obuf_I_O)         1.220     1.246 r  vgaBlue_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.246    vgaBlue[2]
    K18                                                               r  vgaBlue[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.848ns  (logic 1.363ns (73.766%)  route 0.485ns (26.234%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[4]/Q
                         net (fo=1, routed)           0.485     0.026    vgaGreen_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.222     1.248 r  vgaGreen_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.248    vgaGreen[0]
    J17                                                               r  vgaGreen[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.877ns  (logic 1.366ns (72.770%)  route 0.511ns (27.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[10]/Q
                         net (fo=1, routed)           0.511     0.053    vgaRed_OBUF[2]
    J19                  OBUF (Prop_obuf_I_O)         1.225     1.278 r  vgaRed_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.278    vgaRed[2]
    J19                                                               r  vgaRed[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.932ns  (logic 1.362ns (70.492%)  route 0.570ns (29.508%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.559    -0.622    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y31         FDRE (Prop_fdre_C_Q)         0.164    -0.458 r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/Q
                         net (fo=1, routed)           0.570     0.112    Hsync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         1.198     1.309 r  Hsync_OBUF_inst/O
                         net (fo=0)                   0.000     1.309    Hsync
    P19                                                               r  Hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaRed[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.366ns (71.457%)  route 0.546ns (28.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y24          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDSE (Prop_fdse_C_Q)         0.141    -0.458 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[8]/Q
                         net (fo=1, routed)           0.546     0.087    vgaRed_OBUF[0]
    G19                  OBUF (Prop_obuf_I_O)         1.225     1.312 r  vgaRed_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.312    vgaRed[0]
    G19                                                               r  vgaRed[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vgaGreen[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.388ns (72.339%)  route 0.531ns (27.661%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.169ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.582    -0.599    u_top_vga/u_draw_mouse/u_MouseDispaly/CLK
    SLICE_X3Y25          FDSE                                         r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y25          FDSE (Prop_fdse_C_Q)         0.128    -0.471 r  u_top_vga/u_draw_mouse/u_MouseDispaly/rgb_out_reg[5]/Q
                         net (fo=1, routed)           0.531     0.059    vgaGreen_OBUF[1]
    H17                  OBUF (Prop_obuf_I_O)         1.260     1.319 r  vgaGreen_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.319    vgaGreen[1]
    H17                                                               r  vgaGreen[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk40MHz_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (falling edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.978ns  (logic 3.977ns (99.975%)  route 0.001ns (0.025%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 fall edge)
                                                     12.500    12.500 f  
    W5                                                0.000    12.500 f  clk (IN)
                         net (fo=0)                   0.000    12.500    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    13.958 f  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.233    15.191    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961     8.231 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           1.661     9.892    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096     9.988 f  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1, routed)           1.666    11.654    clk40MHz
    OLOGIC_X1Y93         ODDR                                         f  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.472    12.126 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    12.127    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         3.505    15.632 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000    15.632    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pclk_oddr/C
                            (rising edge-triggered cell ODDR clocked by clk40MHz_clk_wiz_0  {rise@0.000ns fall@12.500ns period=25.000ns})
  Destination:            JA1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.384ns  (logic 1.383ns (99.928%)  route 0.001ns (0.072%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.182ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk40MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.440     0.667    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT1
                         net (fo=2, routed)           0.486    -1.207    u_clk_wiz_0_clk_wiz/clk40MHz_clk_wiz_0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  u_clk_wiz_0_clk_wiz/clkout2_buf/O
                         net (fo=1, routed)           0.585    -0.596    clk40MHz
    OLOGIC_X1Y93         ODDR                                         r  pclk_oddr/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X1Y93         ODDR (Prop_oddr_C_Q)         0.177    -0.419 r  pclk_oddr/Q
                         net (fo=1, routed)           0.001    -0.418    JA1_OBUF
    J1                   OBUF (Prop_obuf_I_O)         1.206     0.788 r  JA1_OBUF_inst/O
                         net (fo=0)                   0.000     0.788    JA1
    J1                                                                r  JA1 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_Projekt_65MHz
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_65MHz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_Projekt_65MHz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_clk_65MHz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.318ns  (logic 0.096ns (2.893%)  route 3.222ns (97.107%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_Projekt_65MHz fall edge)
                                                     25.000    25.000 f  
    W5                                                0.000    25.000 f  clk (IN)
                         net (fo=0)                   0.000    25.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458    26.458 f  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.336    27.794    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -6.946    20.848 f  u_clk_65MHz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661    22.509    u_clk_65MHz/clkfbout_clk_Projekt_65MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    22.605 f  u_clk_65MHz/clkf_buf/O
                         net (fo=1, routed)           1.561    24.166    u_clk_65MHz/clkfbout_buf_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   f  u_clk_65MHz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_65MHz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_Projekt_65MHz'  {rise@0.000ns fall@25.000ns period=50.000ns})
  Destination:            u_clk_65MHz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.116ns  (logic 0.091ns (2.921%)  route 3.025ns (97.079%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.388ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.174ns
    Phase Error              (PE):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -2.974    u_clk_65MHz/clkfbout_clk_Projekt_65MHz
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    -2.883 r  u_clk_65MHz/clkf_buf/O
                         net (fo=1, routed)           1.444    -1.439    u_clk_65MHz/clkfbout_buf_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV                                   r  u_clk_65MHz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.375ns  (logic 0.029ns (2.109%)  route 1.346ns (97.891%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     5.414 f  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     5.894    u_clk_wiz_0_clk_wiz/lopt
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.142     2.752 f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.530     3.282    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     3.311 f  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           0.817     4.127    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.129ns  (logic 0.091ns (2.908%)  route 3.038ns (97.092%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.086ns
    Phase Error              (PE):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkf_buf/O
                         net (fo=1, routed)           1.457    -1.538    u_clk_wiz_0_clk_wiz/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk100MHz_clk_wiz_0

Max Delay           144 Endpoints
Min Delay           144 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.441ns (22.867%)  route 4.862ns (77.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.862     6.303    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X14Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.440    -1.555    u_top_vga/u_draw_mouse/CLK
    SLICE_X14Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.vsync_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.009ns  (logic 1.441ns (23.985%)  route 4.568ns (76.015%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.555ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.555ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.568     6.009    u_top_vga/u_draw_mouse/btnC_IBUF
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.440    -1.555    u_top_vga/u_draw_mouse/CLK
    SLICE_X12Y31         FDRE                                         r  u_top_vga/u_draw_mouse/dmouse_if_out\\.hsync_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.619ns  (logic 1.572ns (27.984%)  route 4.047ns (72.016%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           4.047     5.495    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y46          LUT6 (Prop_lut6_I1_O)        0.124     5.619 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1/O
                         net (fo=1, routed)           0.000     5.619    u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count[2]_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/clk_count_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/write_data_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.512ns  (logic 1.565ns (28.400%)  route 3.946ns (71.600%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        -1.489ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.460     4.901    u_top_vga/u_MouseCtl/Inst_Ps2Interface/btnC_IBUF
    SLICE_X3Y30          LUT1 (Prop_lut1_I0_O)        0.124     5.025 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/load_tx_data_i_1/O
                         net (fo=7, routed)           0.486     5.512    u_top_vga/u_MouseCtl/Inst_Ps2Interface_n_0
    SLICE_X4Y29          FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.506    -1.489    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y29          FDRE                                         r  u_top_vga/u_MouseCtl/write_data_reg/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.491ns  (logic 1.576ns (28.702%)  route 3.915ns (71.298%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.915     5.367    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.124     5.491 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1/O
                         net (fo=1, routed)           0.000     5.491    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[1]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.514    -1.481    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[1]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.576ns (28.712%)  route 3.913ns (71.288%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.913     5.365    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y35          LUT6 (Prop_lut6_I1_O)        0.124     5.489 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1/O
                         net (fo=1, routed)           0.000     5.489    u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count[0]_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.514    -1.481    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/data_count_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.565ns (28.537%)  route 3.920ns (71.463%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.256     4.697    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     4.821 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.664     5.485    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.485ns  (logic 1.565ns (28.537%)  route 3.920ns (71.463%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        -1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         3.256     4.697    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X2Y28          LUT6 (Prop_lut6_I5_O)        0.124     4.821 r  u_top_vga/u_MouseCtl/tx_data[7]_i_1/O
                         net (fo=8, routed)           0.664     5.485    u_top_vga/u_MouseCtl/tx_data[7]_i_1_n_0
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.507    -1.488    u_top_vga/u_MouseCtl/CLK
    SLICE_X1Y28          FDRE                                         r  u_top_vga/u_MouseCtl/tx_data_reg[5]/C

Slack:                    inf
  Source:                 PS2Data
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.448ns  (logic 1.700ns (31.202%)  route 3.748ns (68.798%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B17                                               0.000     0.000 r  PS2Data (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Data_IOBUF_inst/IO
    B17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  PS2Data_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.485     4.937    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Data_IBUF
    SLICE_X1Y35          LUT3 (Prop_lut3_I1_O)        0.124     5.061 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2/O
                         net (fo=1, routed)           0.263     5.324    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_2_n_0
    SLICE_X1Y35          LUT6 (Prop_lut6_I4_O)        0.124     5.448 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1/O
                         net (fo=1, routed)           0.000     5.448    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_i_1_n_0
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.514    -1.481    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X1Y35          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_data_clean_reg/C

Slack:                    inf
  Source:                 PS2Clk
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
                            (rising edge-triggered cell FDRE clocked by clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.431ns  (logic 1.696ns (31.236%)  route 3.735ns (68.764%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -1.476ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C17                                               0.000     0.000 r  PS2Clk (INOUT)
                         net (fo=1, unset)            0.000     0.000    PS2Clk_IOBUF_inst/IO
    C17                  IBUF (Prop_ibuf_I_O)         1.448     1.448 r  PS2Clk_IOBUF_inst/IBUF/O
                         net (fo=6, routed)           3.455     4.904    u_top_vga/u_MouseCtl/Inst_Ps2Interface/PS2Clk_IBUF
    SLICE_X0Y46          LUT3 (Prop_lut3_I1_O)        0.124     5.028 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2/O
                         net (fo=1, routed)           0.280     5.307    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_2_n_0
    SLICE_X0Y46          LUT6 (Prop_lut6_I4_O)        0.124     5.431 r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1/O
                         net (fo=1, routed)           0.000     5.431    u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_i_1_n_0
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.162     2.550    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    -4.668 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -3.086    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.995 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         1.519    -1.476    u_top_vga/u_MouseCtl/Inst_Ps2Interface/CLK
    SLICE_X0Y46          FDRE                                         r  u_top_vga/u_MouseCtl/Inst_Ps2Interface/ps2_clk_clean_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_new_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.210ns (24.543%)  route 0.644ns (75.457%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.838ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.644     0.854    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y21          FDCE                                         f  u_top_vga/u_MouseCtl/y_new_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.852    -0.838    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y21          FDCE                                         r  u_top_vga/u_MouseCtl/y_new_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_overflow_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.210ns (22.604%)  route 0.717ns (77.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.717     0.927    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y22          FDCE                                         f  u_top_vga/u_MouseCtl/y_overflow_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y22          FDCE                                         r  u_top_vga/u_MouseCtl/y_overflow_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_sign_reg/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.927ns  (logic 0.210ns (22.604%)  route 0.717ns (77.396%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.839ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.839ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.717     0.927    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y22          FDCE                                         f  u_top_vga/u_MouseCtl/y_sign_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.851    -0.839    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y22          FDCE                                         r  u_top_vga/u_MouseCtl/y_sign_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.210ns (21.094%)  route 0.784ns (78.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.784     0.993    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[0]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.210ns (21.094%)  route 0.784ns (78.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.784     0.993    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[6]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.993ns  (logic 0.210ns (21.094%)  route 0.784ns (78.906%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.784     0.993    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X5Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X5Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[6]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (21.002%)  route 0.788ns (78.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.788     0.998    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[3]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (21.002%)  route 0.788ns (78.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.788     0.998    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[4]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (21.002%)  route 0.788ns (78.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.788     0.998    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[4]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_MouseCtl/y_inc_reg[5]/CLR
                            (removal check against rising-edge clock clk100MHz_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.998ns  (logic 0.210ns (21.002%)  route 0.788ns (78.998%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.841ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.841ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 f  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.788     0.998    u_top_vga/u_MouseCtl/btnC_IBUF
    SLICE_X4Y23          FDCE                                         f  u_top_vga/u_MouseCtl/y_inc_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk100MHz_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.480     0.894    u_clk_wiz_0_clk_wiz/lopt
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  u_clk_wiz_0_clk_wiz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    u_clk_wiz_0_clk_wiz/clk100MHz_clk_wiz_0
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  u_clk_wiz_0_clk_wiz/clkout1_buf/O
                         net (fo=315, routed)         0.849    -0.841    u_top_vga/u_MouseCtl/CLK
    SLICE_X4Y23          FDCE                                         r  u_top_vga/u_MouseCtl/y_inc_reg[5]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_65MHz_clk_Projekt_65MHz

Max Delay           340 Endpoints
Min Delay           340 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.580ns  (logic 1.441ns (21.905%)  route 5.138ns (78.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         5.138     6.580    u_top_vga/u_draw_bg/btnC_IBUF
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_bg/clk65MHz
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_bg/bg_if_out\\.vcount_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt2_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.580ns  (logic 1.441ns (21.905%)  route 5.138ns (78.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         5.138     6.580    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.580ns  (logic 1.441ns (21.905%)  route 5.138ns (78.095%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.443ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.443ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         5.138     6.580    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.439    -1.443    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X14Y27         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt_reg[9]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt2_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.441ns (22.384%)  route 4.998ns (77.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.998     6.439    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt2_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect/vcount_nxt_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.441ns (22.384%)  route 4.998ns (77.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.998     6.439    u_top_vga/u_draw_rect/btnC_IBUF
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_draw_rect/clk65MHz
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_draw_rect/vcount_nxt_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.441ns (22.384%)  route 4.998ns (77.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.998     6.439    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hblnk_reg/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.439ns  (logic 1.441ns (22.384%)  route 4.998ns (77.616%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.441ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.998     6.439    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.441    -1.441    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y28         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[3]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.441ns (22.867%)  route 4.862ns (77.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.862     6.303    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X15Y31         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.443    -1.439    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y31         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[10]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.303ns  (logic 1.441ns (22.867%)  route 4.862ns (77.133%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.439ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.862     6.303    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X15Y31         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.443    -1.439    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y31         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.288ns  (logic 1.441ns (22.921%)  route 4.847ns (77.079%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -1.440ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.440ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         4.847     6.288    u_top_vga/u_vga_timing/btnC_IBUF
    SLICE_X15Y29         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           1.261     2.649    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204    -4.555 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           1.581    -2.974    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    -2.883 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         1.442    -1.440    u_top_vga/u_vga_timing/clk65MHz
    SLICE_X15Y29         FDRE                                         r  u_top_vga/u_vga_timing/tim_if_out\\.hcount_reg[8]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.310%)  route 0.558ns (72.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.558     0.767    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.857    -0.792    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X1Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.767ns  (logic 0.210ns (27.310%)  route 0.558ns (72.690%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.558     0.767    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X1Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.857    -0.792    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X1Y20          FDRE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.255ns (27.865%)  route 0.659ns (72.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.191     0.913    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.858    -0.791    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[17]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.255ns (27.865%)  route 0.659ns (72.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.191     0.913    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.858    -0.791    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[18]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.255ns (27.865%)  route 0.659ns (72.135%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.791ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.191     0.913    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.858    -0.791    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y17          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[19]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.255ns (26.313%)  route 0.713ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.244     0.967    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.859    -0.790    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[13]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.255ns (26.313%)  route 0.713ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.244     0.967    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.859    -0.790    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[14]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.255ns (26.313%)  route 0.713ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.244     0.967    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.859    -0.790    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[15]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/delay_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.967ns  (logic 0.255ns (26.313%)  route 0.713ns (73.687%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        -0.790ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.790ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.468     0.678    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X3Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.723 r  u_top_vga/u_draw_rect_ctl/delay[19]_i_2/O
                         net (fo=20, routed)          0.244     0.967    u_top_vga/u_draw_rect_ctl/delay[19]_i_2_n_0
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.859    -0.790    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X4Y16          FDRE                                         r  u_top_vga/u_draw_rect_ctl/delay_reg[16]/C

Slack:                    inf
  Source:                 btnC
                            (input port)
  Destination:            u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_65MHz_clk_Projekt_65MHz  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.969ns  (logic 0.210ns (21.623%)  route 0.759ns (78.377%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        -0.792ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.792ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btnC (IN)
                         net (fo=0)                   0.000     0.000    btnC
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btnC_IBUF_inst/O
                         net (fo=390, routed)         0.759     0.969    u_top_vga/u_draw_rect_ctl/btnC_IBUF
    SLICE_X6Y18          FDSE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_65MHz_clk_Projekt_65MHz rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    u_clk_65MHz/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  u_clk_65MHz/clkin1_ibufg/O
                         net (fo=2, routed)           0.517     0.931    u_clk_65MHz/clk_in100MHz_clk_Projekt_65MHz
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  u_clk_65MHz/mmcm_adv_inst/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    u_clk_65MHz/clk_65MHz_clk_Projekt_65MHz
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  u_clk_65MHz/clkout1_buf/O
                         net (fo=353, routed)         0.857    -0.792    u_top_vga/u_draw_rect_ctl/clk65MHz
    SLICE_X6Y18          FDSE                                         r  u_top_vga/u_draw_rect_ctl/FSM_onehot_currentState_reg[0]/C





