# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../Project.srcs/sources_1/new/Adder.sv" \
"../../../../Project.srcs/sources_1/new/ArithmeticLogicUnit.sv" \
"../../../../Project.srcs/sources_1/new/Controller.sv" \
"../../../../Project.srcs/sources_1/new/EightBit2to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/EightBit4to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/FiveBit2to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/FourBit2to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/FourBit4to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/InstructionMemory.sv" \
"../../../../Project.srcs/sources_1/new/OneBit2to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/RegisterFile.sv" \
"../../../../Project.srcs/sources_1/new/SevSeg_4digit.sv" \
"../../../../Project.srcs/sources_1/new/SingleCycleProcessor.sv" \
"../../../../Project.srcs/sources_1/new/SixteenBit2to1Mul.sv" \
"../../../../Project.srcs/sources_1/new/dataMemory.sv" \
"../../../../Project.srcs/sources_1/new/debounce.sv" \
"../../../../Project.srcs/sim_1/new/TestSingleCycleProcessor.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
