Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Nov 14 17:51:01 2025
| Host         : zoro running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    19 |
|    Minimum number of control sets                        |    19 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    39 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    19 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     2 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              26 |           15 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             111 |           31 |
| Yes          | No                    | No                     |              72 |           26 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              56 |           18 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                Enable Signal               |          Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+
|  clk_100MHz_IBUF_BUFG   | mapper_inst/tick_10Hz                      | mapper_inst/integral[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  w_200kHz_BUFG          |                                            | master/counter[3]_i_1_n_0          |                2 |              4 |         2.00 |
|  w_200kHz_BUFG          | master/FSM_sequential_state_reg[4]_i_1_n_0 |                                    |                3 |              5 |         1.67 |
|  clk_100MHz_IBUF_BUFG   |                                            | tach_inst/debounce_cnt[6]_i_1_n_0  |                2 |              7 |         3.50 |
|  seg/SEG_reg[0]_i_2_n_0 |                                            |                                    |                3 |              7 |         2.33 |
|  clk_100MHz_IBUF_BUFG   |                                            |                                    |                7 |              8 |         1.14 |
|  clk_100MHz_IBUF_BUFG   |                                            | cgen/clk_reg                       |                3 |              8 |         2.67 |
|  w_200kHz_BUFG          | master/temp_data_reg                       |                                    |                2 |              8 |         4.00 |
|  w_200kHz_BUFG          |                                            |                                    |                5 |             11 |         2.20 |
|  w_200kHz_BUFG          |                                            | master/count[11]_i_1_n_0           |                3 |             11 |         3.67 |
|  clk_100MHz_IBUF_BUFG   | u_pwm_generator/duty_cycle_reg_0           |                                    |                5 |             12 |         2.40 |
|  clk_100MHz_IBUF_BUFG   | mapper_inst/duty_out[11]_i_2_n_0           | mapper_inst/duty_out[11]_i_1_n_0   |                4 |             12 |         3.00 |
|  clk_100MHz_IBUF_BUFG   |                                            | u_pwm_generator/counter[0]_i_1_n_0 |                4 |             16 |         4.00 |
|  clk_100MHz_IBUF_BUFG   | tach_inst/rpm_out_0                        | tach_inst/rpm_out[15]_i_1_n_0      |                7 |             16 |         2.29 |
|  clk_100MHz_IBUF_BUFG   |                                            | seg/anode_select_0                 |                5 |             17 |         3.40 |
|  clk_100MHz_IBUF_BUFG   |                                            | tick10_cnt[0]_i_1_n_0              |                6 |             24 |         4.00 |
|  clk_100MHz_IBUF_BUFG   |                                            | tach_inst/rpm_calc_w_i_1_n_0       |                6 |             24 |         4.00 |
|  clk_100MHz_IBUF_BUFG   | tach_inst/tach_falling_edge                | tach_inst/rpm_calc_w_i_1_n_0       |                6 |             24 |         4.00 |
|  clk_100MHz_IBUF_BUFG   | mapper_inst/tick_10Hz                      |                                    |               18 |             55 |         3.06 |
+-------------------------+--------------------------------------------+------------------------------------+------------------+----------------+--------------+


