

================================================================
== Vitis HLS Report for 'cordiccart2pol'
================================================================
* Date:           Sun Nov 13 22:57:27 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        cordic_HLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.60 ns|  6.581 ns|        0 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       17|       17|  0.112 us|  0.112 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.28>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%y_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %y"   --->   Operation 5 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%x_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %x"   --->   Operation 6 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%theta_out_V_loc = alloca i64 1"   --->   Operation 7 'alloca' 'theta_out_V_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_cordic_V_1_loc = alloca i64 1"   --->   Operation 8 'alloca' 'x_cordic_V_1_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %x_read, i32 14"   --->   Operation 9 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.94ns)   --->   "%x_cordic_V = sub i15 0, i15 %x_read"   --->   Operation 10 'sub' 'x_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (1.94ns)   --->   "%y_cordic_V = sub i15 0, i15 %y_read"   --->   Operation 11 'sub' 'y_cordic_V' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.75ns)   --->   "%select_ln1697 = select i1 %tmp, i15 %y_cordic_V, i15 %y_read"   --->   Operation 12 'select' 'select_ln1697' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.75ns)   --->   "%select_ln1697_1 = select i1 %tmp, i15 %x_cordic_V, i15 %x_read"   --->   Operation 13 'select' 'select_ln1697_1' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 14 [2/2] (1.58ns)   --->   "%call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V"   --->   Operation 14 'call' 'call_ln1697' <Predicate = true> <Delay = 1.58> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln1697 = call void @cordiccart2pol_Pipeline_cordic_loop, i15 %select_ln1697, i15 %select_ln1697_1, i15 %x_cordic_V_1_loc, i15 %theta_out_V_loc, i12 %angles_V"   --->   Operation 15 'call' 'call_ln1697' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 5.47>
ST_3 : Operation 16 [1/1] (0.00ns)   --->   "%x_cordic_V_1_loc_load = load i15 %x_cordic_V_1_loc"   --->   Operation 16 'load' 'x_cordic_V_1_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%theta_out_V_loc_load = load i15 %theta_out_V_loc"   --->   Operation 17 'load' 'theta_out_V_loc_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (0.00ns)   --->   "%r_1 = partselect i14 @_ssdm_op_PartSelect.i14.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 1, i32 14"   --->   Operation 18 'partselect' 'r_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%r_2 = partselect i11 @_ssdm_op_PartSelect.i11.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 4, i32 14"   --->   Operation 19 'partselect' 'r_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln1533 = sext i11 %r_2"   --->   Operation 20 'sext' 'sext_ln1533' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%r_3 = partselect i10 @_ssdm_op_PartSelect.i10.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 5, i32 14"   --->   Operation 21 'partselect' 'r_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1533_1 = sext i10 %r_3"   --->   Operation 22 'sext' 'sext_ln1533_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%r_V = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 7, i32 14"   --->   Operation 23 'partselect' 'r_V' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%sext_ln1533_2 = sext i8 %r_V"   --->   Operation 24 'sext' 'sext_ln1533_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_1 = partselect i7 @_ssdm_op_PartSelect.i7.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 8, i32 14"   --->   Operation 25 'partselect' 'r_V_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%sext_ln1533_3 = sext i7 %r_V_1"   --->   Operation 26 'sext' 'sext_ln1533_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "%r_V_2 = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 10, i32 14"   --->   Operation 27 'partselect' 'r_V_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln1533_4 = sext i5 %r_V_2"   --->   Operation 28 'sext' 'sext_ln1533_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_3 = partselect i4 @_ssdm_op_PartSelect.i4.i15.i32.i32, i15 %x_cordic_V_1_loc_load, i32 11, i32 14"   --->   Operation 29 'partselect' 'r_V_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln1533_5 = sext i4 %r_V_3"   --->   Operation 30 'sext' 'sext_ln1533_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.63ns)   --->   "%add_ln859 = add i12 %sext_ln1533, i12 %sext_ln1533_1"   --->   Operation 31 'add' 'add_ln859' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_2 = add i9 %sext_ln1533_2, i9 %sext_ln1533_3"   --->   Operation 32 'add' 'add_ln859_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 33 [1/1] (1.78ns)   --->   "%add_ln859_3 = add i6 %sext_ln1533_4, i6 %sext_ln1533_5"   --->   Operation 33 'add' 'add_ln859_3' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln859_1 = sext i6 %add_ln859_3"   --->   Operation 34 'sext' 'sext_ln859_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln859_4 = add i9 %sext_ln859_1, i9 %add_ln859_2"   --->   Operation 35 'add' 'add_ln859_4' <Predicate = true> <Delay = 3.69> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i15.i32, i15 %y_read, i32 14" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 36 'bitselect' 'tmp_1' <Predicate = (tmp)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%select_ln56 = select i1 %tmp_1, i15 19900, i15 12868" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 37 'select' 'select_ln56' <Predicate = (tmp)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (1.94ns) (out node of the LUT)   --->   "%add_ln56 = add i15 %select_ln56, i15 %theta_out_V_loc_load" [cordic_HLS/cordiccart2pol.cpp:56]   --->   Operation 38 'add' 'add_ln56' <Predicate = (tmp)> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.75ns)   --->   "%select_ln1697_2 = select i1 %tmp, i15 %add_ln56, i15 %theta_out_V_loc_load"   --->   Operation 39 'select' 'select_ln1697_2' <Predicate = true> <Delay = 0.75> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%write_ln54 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %theta, i15 %select_ln1697_2" [cordic_HLS/cordiccart2pol.cpp:54]   --->   Operation 40 'write' 'write_ln54' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.87>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%spectopmodule_ln20 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [cordic_HLS/cordiccart2pol.cpp:20]   --->   Operation 41 'spectopmodule' 'spectopmodule_ln20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %x"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %x, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %y"   --->   Operation 44 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %y, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %r"   --->   Operation 46 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %r, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i15 %theta"   --->   Operation 48 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i15 %theta, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln1534 = sext i14 %r_1"   --->   Operation 50 'sext' 'sext_ln1534' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%sext_ln859 = sext i12 %add_ln859"   --->   Operation 51 'sext' 'sext_ln859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln859_1 = add i15 %sext_ln859, i15 %sext_ln1534"   --->   Operation 52 'add' 'add_ln859_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln859_2 = sext i9 %add_ln859_4"   --->   Operation 53 'sext' 'sext_ln859_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln859_5 = add i15 %sext_ln859_2, i15 %add_ln859_1"   --->   Operation 54 'add' 'add_ln859_5' <Predicate = true> <Delay = 3.87> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.ap_auto.i15P0A, i15 %r, i15 %add_ln859_5" [cordic_HLS/cordiccart2pol.cpp:53]   --->   Operation 55 'write' 'write_ln53' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln59 = ret" [cordic_HLS/cordiccart2pol.cpp:59]   --->   Operation 56 'ret' 'ret_ln59' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.6ns, clock uncertainty: 0ns.

 <State 1>: 4.29ns
The critical path consists of the following:
	wire read operation ('y_read') on port 'y' [6]  (0 ns)
	'sub' operation ('y_cordic.V') [21]  (1.94 ns)
	'select' operation ('select_ln1697') [22]  (0.754 ns)
	'call' operation ('call_ln1697') to 'cordiccart2pol_Pipeline_cordic_loop' [24]  (1.59 ns)

 <State 2>: 0ns
The critical path consists of the following:

 <State 3>: 5.48ns
The critical path consists of the following:
	'load' operation ('x_cordic_V_1_loc_load') on local variable 'x_cordic_V_1_loc' [25]  (0 ns)
	'add' operation ('add_ln859_3') [45]  (1.78 ns)
	'add' operation ('add_ln859_4') [47]  (3.7 ns)

 <State 4>: 3.87ns
The critical path consists of the following:
	'add' operation ('add_ln859_1') [43]  (0 ns)
	'add' operation ('add_ln859_5') [49]  (3.87 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
