[tasks]
rlc_bmc rlc bmc

[options]
bmc: mode bmc
append 10
expect pass
multiclock on
rlc_bmc: depth 20

[engines]
smtbmc

[script]
rlc: read_verilog -sv -formal rlc.sv sm83_alu.sv
prep -top testbench
assertpmux

[files]
@top_srcdir@/src/cpu/sm83_alu.sv
@srcdir@/alu/alu.svh
rlc: @srcdir@/alu/rlc.sv
