{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711594459829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 27 21:54:19 2024 " "Processing started: Wed Mar 27 21:54:19 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711594459829 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711594459829 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711594459830 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711594460633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711594461354 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711594461354 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711594461376 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711594461376 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "21 " "The Timing Analyzer is analyzing 21 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1711594462905 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711594463937 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Branch iInstAddr\[10\] " "Latch ControlLogic:CL\|o_Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711594464263 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711594464263 "|MIPS_Processor|iInstAddr[10]"}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711594464497 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711594464527 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711594734372 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711594734372 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.824 " "Worst-case setup slack is -19.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594734376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594734376 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.824         -406245.114 iCLK  " "  -19.824         -406245.114 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594734376 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711594734376 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.018 " "Worst-case hold slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774281 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 iCLK  " "    1.018               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774281 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711594774281 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711594774290 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711594774299 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.605 " "Worst-case minimum pulse width slack is 9.605" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774328 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.605               0.000 iCLK  " "    9.605               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711594774328 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711594774328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.824 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -19.824" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920469 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920469 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711594920469 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -19.824 (VIOLATED) " "Path #1: Setup slack is -19.824 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      2.775  R        clock network delay " "     2.775      2.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.232     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     3.007      0.232     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q " "     3.007      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.390      0.383 FF    IC  s_IMemAddr\[3\]~0\|datad " "     3.390      0.383 FF    IC  s_IMemAddr\[3\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.515      0.125 FF  CELL  s_IMemAddr\[3\]~0\|combout " "     3.515      0.125 FF  CELL  s_IMemAddr\[3\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.824      2.309 FF    IC  IMem\|ram~33683\|dataa " "     5.824      2.309 FF    IC  IMem\|ram~33683\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.248      0.424 FF  CELL  IMem\|ram~33683\|combout " "     6.248      0.424 FF  CELL  IMem\|ram~33683\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.519      0.271 FF    IC  IMem\|ram~33684\|datab " "     6.519      0.271 FF    IC  IMem\|ram~33684\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.944      0.425 FF  CELL  IMem\|ram~33684\|combout " "     6.944      0.425 FF  CELL  IMem\|ram~33684\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.350      1.406 FF    IC  IMem\|ram~33692\|dataa " "     8.350      1.406 FF    IC  IMem\|ram~33692\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.774      0.424 FF  CELL  IMem\|ram~33692\|combout " "     8.774      0.424 FF  CELL  IMem\|ram~33692\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.979      2.205 FF    IC  IMem\|ram~33693\|datac " "    10.979      2.205 FF    IC  IMem\|ram~33693\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.260      0.281 FF  CELL  IMem\|ram~33693\|combout " "    11.260      0.281 FF  CELL  IMem\|ram~33693\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.489      0.229 FF    IC  IMem\|ram~33704\|datad " "    11.489      0.229 FF    IC  IMem\|ram~33704\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.639      0.150 FR  CELL  IMem\|ram~33704\|combout " "    11.639      0.150 FR  CELL  IMem\|ram~33704\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.842      0.203 RR    IC  IMem\|ram~33832\|datac " "    11.842      0.203 RR    IC  IMem\|ram~33832\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.129      0.287 RR  CELL  IMem\|ram~33832\|combout " "    12.129      0.287 RR  CELL  IMem\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.184      1.055 RR    IC  IMem\|ram~34003\|datad " "    13.184      1.055 RR    IC  IMem\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.339      0.155 RR  CELL  IMem\|ram~34003\|combout " "    13.339      0.155 RR  CELL  IMem\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.572      0.233 RR    IC  IMem\|ram~34174\|datab " "    13.572      0.233 RR    IC  IMem\|ram~34174\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.006      0.434 RF  CELL  IMem\|ram~34174\|combout " "    14.006      0.434 RF  CELL  IMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.987      1.981 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad " "    15.987      1.981 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.137      0.150 FR  CELL  REG\|mux32_1_1\|Mux13~7\|combout " "    16.137      0.150 FR  CELL  REG\|mux32_1_1\|Mux13~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.339      0.202 RR    IC  REG\|mux32_1_1\|Mux13~8\|datad " "    16.339      0.202 RR    IC  REG\|mux32_1_1\|Mux13~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.494      0.155 RR  CELL  REG\|mux32_1_1\|Mux13~8\|combout " "    16.494      0.155 RR  CELL  REG\|mux32_1_1\|Mux13~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.079      4.585 RR    IC  REG\|mux32_1_1\|Mux13~9\|dataa " "    21.079      4.585 RR    IC  REG\|mux32_1_1\|Mux13~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.437      0.358 RR  CELL  REG\|mux32_1_1\|Mux13~9\|combout " "    21.437      0.358 RR  CELL  REG\|mux32_1_1\|Mux13~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.639      0.202 RR    IC  REG\|mux32_1_1\|Mux13~19\|datac " "    21.639      0.202 RR    IC  REG\|mux32_1_1\|Mux13~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.926      0.287 RR  CELL  REG\|mux32_1_1\|Mux13~19\|combout " "    21.926      0.287 RR  CELL  REG\|mux32_1_1\|Mux13~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.153      0.227 RR    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad " "    22.153      0.227 RR    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.308      0.155 RR  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout " "    22.308      0.155 RR  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.688      0.380 RR    IC  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|datad " "    22.688      0.380 RR    IC  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.843      0.155 RR  CELL  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|combout " "    22.843      0.155 RR  CELL  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.057      0.214 RR    IC  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|datad " "    23.057      0.214 RR    IC  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.212      0.155 RR  CELL  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|combout " "    23.212      0.155 RR  CELL  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.961      0.749 RR    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|datac " "    23.961      0.749 RR    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.248      0.287 RR  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|combout " "    24.248      0.287 RR  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.966      0.718 RR    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|datad " "    24.966      0.718 RR    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.121      0.155 RR  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|combout " "    25.121      0.155 RR  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.330      0.209 RR    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|datac " "    25.330      0.209 RR    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.617      0.287 RR  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|combout " "    25.617      0.287 RR  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.819      0.202 RR    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|datac " "    25.819      0.202 RR    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.106      0.287 RR  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|combout " "    26.106      0.287 RR  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.309      0.203 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad " "    26.309      0.203 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.464      0.155 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout " "    26.464      0.155 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.669      0.205 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|datad " "    26.669      0.205 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.808      0.139 RF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|combout " "    26.808      0.139 RF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.045      0.237 FF    IC  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad " "    27.045      0.237 FF    IC  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.170      0.125 FF  CELL  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout " "    27.170      0.125 FF  CELL  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.778      2.608 FF    IC  DMem\|ram~33280\|dataa " "    29.778      2.608 FF    IC  DMem\|ram~33280\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.202      0.424 FF  CELL  DMem\|ram~33280\|combout " "    30.202      0.424 FF  CELL  DMem\|ram~33280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.206      1.004 FF    IC  DMem\|ram~33281\|datad " "    31.206      1.004 FF    IC  DMem\|ram~33281\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.356      0.150 FR  CELL  DMem\|ram~33281\|combout " "    31.356      0.150 FR  CELL  DMem\|ram~33281\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.029      1.673 RR    IC  DMem\|ram~33284\|datad " "    33.029      1.673 RR    IC  DMem\|ram~33284\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.184      0.155 RR  CELL  DMem\|ram~33284\|combout " "    33.184      0.155 RR  CELL  DMem\|ram~33284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.387      0.203 RR    IC  DMem\|ram~33287\|datad " "    33.387      0.203 RR    IC  DMem\|ram~33287\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.542      0.155 RR  CELL  DMem\|ram~33287\|combout " "    33.542      0.155 RR  CELL  DMem\|ram~33287\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.297      1.755 RR    IC  DMem\|ram~33319\|datad " "    35.297      1.755 RR    IC  DMem\|ram~33319\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.452      0.155 RR  CELL  DMem\|ram~33319\|combout " "    35.452      0.155 RR  CELL  DMem\|ram~33319\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.770      4.318 RR    IC  DMem\|ram~33320\|datad " "    39.770      4.318 RR    IC  DMem\|ram~33320\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.925      0.155 RR  CELL  DMem\|ram~33320\|combout " "    39.925      0.155 RR  CELL  DMem\|ram~33320\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.131      0.206 RR    IC  DMem\|ram~33321\|datad " "    40.131      0.206 RR    IC  DMem\|ram~33321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.286      0.155 RR  CELL  DMem\|ram~33321\|combout " "    40.286      0.155 RR  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.491      0.205 RR    IC  DMem\|ram~33492\|datad " "    40.491      0.205 RR    IC  DMem\|ram~33492\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.646      0.155 RR  CELL  DMem\|ram~33492\|combout " "    40.646      0.155 RR  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.849      0.203 RR    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad " "    40.849      0.203 RR    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.004      0.155 RR  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout " "    41.004      0.155 RR  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.206      0.202 RR    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac " "    41.206      0.202 RR    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.493      0.287 RR  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout " "    41.493      0.287 RR  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    42.808      1.315 RR    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata " "    42.808      1.315 RR    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.214      0.406 RR  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    43.214      0.406 RR  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.392      3.392  R        clock network delay " "    23.392      3.392  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.372     -0.020           clock uncertainty " "    23.372     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.390      0.018     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    23.390      0.018     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.214 " "Data Arrival Time  :    43.214" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.390 " "Data Required Time :    23.390" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -19.824 (VIOLATED) " "Slack              :   -19.824 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594920471 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711594920471 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.018 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711594956060 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.018  " "Path #1: Hold slack is 1.018 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.674      2.674  R        clock network delay " "     2.674      2.674  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.906      0.232     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     2.906      0.232     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.906      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q " "     2.906      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.197      0.291 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad " "     3.197      0.291 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.346      0.149 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout " "     3.346      0.149 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.574      0.228 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa " "     3.574      0.228 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.898      0.324 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout " "     3.898      0.324 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.898      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d " "     3.898      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.967      0.069 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     3.967      0.069 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.775      2.775  R        clock network delay " "     2.775      2.775  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763     -0.012           clock pessimism removed " "     2.763     -0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.763      0.000           clock uncertainty " "     2.763      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.186      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     2.949      0.186      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.967 " "Data Arrival Time  :     3.967" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.949 " "Data Required Time :     2.949" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.018  " "Slack              :     1.018 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711594956060 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711594956060 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711594956061 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711594956142 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711594959630 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Branch iInstAddr\[10\] " "Latch ControlLogic:CL\|o_Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711594961424 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711594961424 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711595067736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711595067736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -16.700 " "Worst-case setup slack is -16.700" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595067742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595067742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -16.700         -320748.463 iCLK  " "  -16.700         -320748.463 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595067742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595067742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.936 " "Worst-case hold slack is 0.936" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.936               0.000 iCLK  " "    0.936               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595107562 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595107567 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595107572 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.545 " "Worst-case minimum pulse width slack is 9.545" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107601 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.545               0.000 iCLK  " "    9.545               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595107601 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595107601 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.700 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -16.700" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256328 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256328 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595256328 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -16.700 (VIOLATED) " "Path #1: Setup slack is -16.700 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.670      2.670  R        clock network delay " "     2.670      2.670  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      0.213     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q " "     2.883      0.213     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:7:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.883      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q " "     2.883      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:7:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.196      0.313 FF    IC  s_IMemAddr\[7\]~5\|datad " "     3.196      0.313 FF    IC  s_IMemAddr\[7\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.306      0.110 FF  CELL  s_IMemAddr\[7\]~5\|combout " "     3.306      0.110 FF  CELL  s_IMemAddr\[7\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.410      2.104 FF    IC  IMem\|ram~33810\|datab " "     5.410      2.104 FF    IC  IMem\|ram~33810\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.788      0.378 FF  CELL  IMem\|ram~33810\|combout " "     5.788      0.378 FF  CELL  IMem\|ram~33810\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.994      0.206 FF    IC  IMem\|ram~33811\|datad " "     5.994      0.206 FF    IC  IMem\|ram~33811\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.128      0.134 FR  CELL  IMem\|ram~33811\|combout " "     6.128      0.134 FR  CELL  IMem\|ram~33811\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.518      2.390 RR    IC  IMem\|ram~33819\|datac " "     8.518      2.390 RR    IC  IMem\|ram~33819\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.783      0.265 RR  CELL  IMem\|ram~33819\|combout " "     8.783      0.265 RR  CELL  IMem\|ram~33819\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.206      1.423 RR    IC  IMem\|ram~33820\|datad " "    10.206      1.423 RR    IC  IMem\|ram~33820\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.350      0.144 RR  CELL  IMem\|ram~33820\|combout " "    10.350      0.144 RR  CELL  IMem\|ram~33820\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.538      0.188 RR    IC  IMem\|ram~33831\|datad " "    10.538      0.188 RR    IC  IMem\|ram~33831\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.682      0.144 RR  CELL  IMem\|ram~33831\|combout " "    10.682      0.144 RR  CELL  IMem\|ram~33831\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.871      0.189 RR    IC  IMem\|ram~33832\|datad " "    10.871      0.189 RR    IC  IMem\|ram~33832\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.015      0.144 RR  CELL  IMem\|ram~33832\|combout " "    11.015      0.144 RR  CELL  IMem\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.997      0.982 RR    IC  IMem\|ram~34003\|datad " "    11.997      0.982 RR    IC  IMem\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.141      0.144 RR  CELL  IMem\|ram~34003\|combout " "    12.141      0.144 RR  CELL  IMem\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.358      0.217 RR    IC  IMem\|ram~34174\|datab " "    12.358      0.217 RR    IC  IMem\|ram~34174\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.753      0.395 RF  CELL  IMem\|ram~34174\|combout " "    12.753      0.395 RF  CELL  IMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.538      1.785 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad " "    14.538      1.785 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.672      0.134 FR  CELL  REG\|mux32_1_1\|Mux13~7\|combout " "    14.672      0.134 FR  CELL  REG\|mux32_1_1\|Mux13~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.858      0.186 RR    IC  REG\|mux32_1_1\|Mux13~8\|datad " "    14.858      0.186 RR    IC  REG\|mux32_1_1\|Mux13~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.002      0.144 RR  CELL  REG\|mux32_1_1\|Mux13~8\|combout " "    15.002      0.144 RR  CELL  REG\|mux32_1_1\|Mux13~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.299      4.297 RR    IC  REG\|mux32_1_1\|Mux13~9\|dataa " "    19.299      4.297 RR    IC  REG\|mux32_1_1\|Mux13~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.627      0.328 RR  CELL  REG\|mux32_1_1\|Mux13~9\|combout " "    19.627      0.328 RR  CELL  REG\|mux32_1_1\|Mux13~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.812      0.185 RR    IC  REG\|mux32_1_1\|Mux13~19\|datac " "    19.812      0.185 RR    IC  REG\|mux32_1_1\|Mux13~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.077      0.265 RR  CELL  REG\|mux32_1_1\|Mux13~19\|combout " "    20.077      0.265 RR  CELL  REG\|mux32_1_1\|Mux13~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.287      0.210 RR    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad " "    20.287      0.210 RR    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.431      0.144 RR  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout " "    20.431      0.144 RR  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.361      0.930 RR    IC  A\|Shifter\|\\MUX2_32:16:MUX2\|o_O~2\|datac " "    21.361      0.930 RR    IC  A\|Shifter\|\\MUX2_32:16:MUX2\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.626      0.265 RR  CELL  A\|Shifter\|\\MUX2_32:16:MUX2\|o_O~2\|combout " "    21.626      0.265 RR  CELL  A\|Shifter\|\\MUX2_32:16:MUX2\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.220      0.594 RR    IC  A\|Shifter\|\\MUX2_32:15:MUX2\|o_O~3\|datad " "    22.220      0.594 RR    IC  A\|Shifter\|\\MUX2_32:15:MUX2\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.364      0.144 RR  CELL  A\|Shifter\|\\MUX2_32:15:MUX2\|o_O~3\|combout " "    22.364      0.144 RR  CELL  A\|Shifter\|\\MUX2_32:15:MUX2\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.572      0.208 RR    IC  A\|Shifter\|\\MUX3_32:11:MUX3\|o_O~0\|datad " "    22.572      0.208 RR    IC  A\|Shifter\|\\MUX3_32:11:MUX3\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.716      0.144 RR  CELL  A\|Shifter\|\\MUX3_32:11:MUX3\|o_O~0\|combout " "    22.716      0.144 RR  CELL  A\|Shifter\|\\MUX3_32:11:MUX3\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.714 RR    IC  A\|Shifter\|\\MUX4_32:3:MUX4\|o_O~2\|datac " "    23.430      0.714 RR    IC  A\|Shifter\|\\MUX4_32:3:MUX4\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.693      0.263 RR  CELL  A\|Shifter\|\\MUX4_32:3:MUX4\|o_O~2\|combout " "    23.693      0.263 RR  CELL  A\|Shifter\|\\MUX4_32:3:MUX4\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.880      0.187 RR    IC  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~2\|datad " "    23.880      0.187 RR    IC  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.024      0.144 RR  CELL  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~2\|combout " "    24.024      0.144 RR  CELL  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.211      0.187 RR    IC  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~3\|datad " "    24.211      0.187 RR    IC  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.355      0.144 RR  CELL  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~3\|combout " "    24.355      0.144 RR  CELL  A\|Shifter\|\\MUX16_32:3:MUX16\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.546      0.191 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad " "    24.546      0.191 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.690      0.144 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout " "    24.690      0.144 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.873      0.183 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac " "    24.873      0.183 RR    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.138      0.265 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout " "    25.138      0.265 RR  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:3:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.348      0.210 RR    IC  A\|luiselection\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad " "    25.348      0.210 RR    IC  A\|luiselection\|\\G_NBit_MUX:3:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.492      0.144 RR  CELL  A\|luiselection\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout " "    25.492      0.144 RR  CELL  A\|luiselection\|\\G_NBit_MUX:3:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.582      2.090 RR    IC  DMem\|ram~33313\|datad " "    27.582      2.090 RR    IC  DMem\|ram~33313\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.726      0.144 RR  CELL  DMem\|ram~33313\|combout " "    27.726      0.144 RR  CELL  DMem\|ram~33313\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.941      2.215 RR    IC  DMem\|ram~33314\|datac " "    29.941      2.215 RR    IC  DMem\|ram~33314\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.206      0.265 RR  CELL  DMem\|ram~33314\|combout " "    30.206      0.265 RR  CELL  DMem\|ram~33314\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.425      0.219 RR    IC  DMem\|ram~33315\|datab " "    30.425      0.219 RR    IC  DMem\|ram~33315\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.806      0.381 RR  CELL  DMem\|ram~33315\|combout " "    30.806      0.381 RR  CELL  DMem\|ram~33315\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.993      0.187 RR    IC  DMem\|ram~33318\|datad " "    30.993      0.187 RR    IC  DMem\|ram~33318\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.137      0.144 RR  CELL  DMem\|ram~33318\|combout " "    31.137      0.144 RR  CELL  DMem\|ram~33318\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.215      1.078 RR    IC  DMem\|ram~33319\|dataa " "    32.215      1.078 RR    IC  DMem\|ram~33319\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.561      0.346 RR  CELL  DMem\|ram~33319\|combout " "    32.561      0.346 RR  CELL  DMem\|ram~33319\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.580      4.019 RR    IC  DMem\|ram~33320\|datad " "    36.580      4.019 RR    IC  DMem\|ram~33320\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.724      0.144 RR  CELL  DMem\|ram~33320\|combout " "    36.724      0.144 RR  CELL  DMem\|ram~33320\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.914      0.190 RR    IC  DMem\|ram~33321\|datad " "    36.914      0.190 RR    IC  DMem\|ram~33321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.058      0.144 RR  CELL  DMem\|ram~33321\|combout " "    37.058      0.144 RR  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.247      0.189 RR    IC  DMem\|ram~33492\|datad " "    37.247      0.189 RR    IC  DMem\|ram~33492\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.391      0.144 RR  CELL  DMem\|ram~33492\|combout " "    37.391      0.144 RR  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.578      0.187 RR    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad " "    37.578      0.187 RR    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.722      0.144 RR  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout " "    37.722      0.144 RR  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.907      0.185 RR    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac " "    37.907      0.185 RR    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.172      0.265 RR  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout " "    38.172      0.265 RR  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.413      1.241 RR    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata " "    39.413      1.241 RR    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.783      0.370 RR  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    39.783      0.370 RR  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.084      3.084  R        clock network delay " "    23.084      3.084  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.064     -0.020           clock uncertainty " "    23.064     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.083      0.019     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    23.083      0.019     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    39.783 " "Data Arrival Time  :    39.783" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.083 " "Data Required Time :    23.083" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -16.700 (VIOLATED) " "Slack              :   -16.700 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595256329 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595256329 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.936 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.936" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595291797 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.936  " "Path #1: Hold slack is 0.936 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.456      2.456  R        clock network delay " "     2.456      2.456  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      0.213     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     2.669      0.213     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.669      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q " "     2.669      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.936      0.267 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad " "     2.936      0.267 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.075      0.139 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout " "     3.075      0.139 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.287      0.212 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa " "     3.287      0.212 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.293 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout " "     3.580      0.293 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.580      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d " "     3.580      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.642      0.062 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     3.642      0.062 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.547      2.547  R        clock network delay " "     2.547      2.547  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535     -0.012           clock pessimism removed " "     2.535     -0.012           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.535      0.000           clock uncertainty " "     2.535      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.706      0.171      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     2.706      0.171      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.642 " "Data Arrival Time  :     3.642" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.706 " "Data Required Time :     2.706" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.936  " "Slack              :     0.936 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595291797 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595291797 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711595291798 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "iInstAddr\[10\] " "Node: iInstAddr\[10\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch ControlLogic:CL\|o_Branch iInstAddr\[10\] " "Latch ControlLogic:CL\|o_Branch is being clocked by iInstAddr\[10\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1711595292777 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1711595292777 "|MIPS_Processor|iInstAddr[10]"}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711595332036 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711595332036 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.090 " "Worst-case setup slack is -1.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595332042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595332042 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.090             -35.506 iCLK  " "   -1.090             -35.506 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595332042 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595332042 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.462 " "Worst-case hold slack is 0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372252 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.462               0.000 iCLK  " "    0.462               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372252 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595372252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595372257 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711595372261 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.404 " "Worst-case minimum pulse width slack is 9.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372292 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.404               0.000 iCLK  " "    9.404               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711595372292 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711595372292 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.090 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.090" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527547 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527547 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595527547 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.090 (VIOLATED) " "Path #1: Setup slack is -1.090 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "To Node      : Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      1.468  R        clock network delay " "     1.468      1.468  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.573      0.105     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     1.573      0.105     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.573      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q " "     1.573      0.000 FF  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.759      0.186 FF    IC  s_IMemAddr\[3\]~0\|datad " "     1.759      0.186 FF    IC  s_IMemAddr\[3\]~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.822      0.063 FF  CELL  s_IMemAddr\[3\]~0\|combout " "     1.822      0.063 FF  CELL  s_IMemAddr\[3\]~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.128      1.306 FF    IC  IMem\|ram~33683\|dataa " "     3.128      1.306 FF    IC  IMem\|ram~33683\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.332      0.204 FF  CELL  IMem\|ram~33683\|combout " "     3.332      0.204 FF  CELL  IMem\|ram~33683\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.466      0.134 FF    IC  IMem\|ram~33684\|datab " "     3.466      0.134 FF    IC  IMem\|ram~33684\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.673      0.207 FF  CELL  IMem\|ram~33684\|combout " "     3.673      0.207 FF  CELL  IMem\|ram~33684\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.445      0.772 FF    IC  IMem\|ram~33692\|dataa " "     4.445      0.772 FF    IC  IMem\|ram~33692\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.649      0.204 FF  CELL  IMem\|ram~33692\|combout " "     4.649      0.204 FF  CELL  IMem\|ram~33692\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.897      1.248 FF    IC  IMem\|ram~33693\|datac " "     5.897      1.248 FF    IC  IMem\|ram~33693\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.030      0.133 FF  CELL  IMem\|ram~33693\|combout " "     6.030      0.133 FF  CELL  IMem\|ram~33693\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.140      0.110 FF    IC  IMem\|ram~33704\|datad " "     6.140      0.110 FF    IC  IMem\|ram~33704\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.203      0.063 FF  CELL  IMem\|ram~33704\|combout " "     6.203      0.063 FF  CELL  IMem\|ram~33704\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.315      0.112 FF    IC  IMem\|ram~33832\|datac " "     6.315      0.112 FF    IC  IMem\|ram~33832\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.448      0.133 FF  CELL  IMem\|ram~33832\|combout " "     6.448      0.133 FF  CELL  IMem\|ram~33832\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.021      0.573 FF    IC  IMem\|ram~34003\|datad " "     7.021      0.573 FF    IC  IMem\|ram~34003\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.084      0.063 FF  CELL  IMem\|ram~34003\|combout " "     7.084      0.063 FF  CELL  IMem\|ram~34003\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.214      0.130 FF    IC  IMem\|ram~34174\|datab " "     7.214      0.130 FF    IC  IMem\|ram~34174\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.406      0.192 FF  CELL  IMem\|ram~34174\|combout " "     7.406      0.192 FF  CELL  IMem\|ram~34174\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.533      1.127 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad " "     8.533      1.127 FF    IC  REG\|mux32_1_1\|Mux13~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.596      0.063 FF  CELL  REG\|mux32_1_1\|Mux13~7\|combout " "     8.596      0.063 FF  CELL  REG\|mux32_1_1\|Mux13~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.702      0.106 FF    IC  REG\|mux32_1_1\|Mux13~8\|datad " "     8.702      0.106 FF    IC  REG\|mux32_1_1\|Mux13~8\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.765      0.063 FF  CELL  REG\|mux32_1_1\|Mux13~8\|combout " "     8.765      0.063 FF  CELL  REG\|mux32_1_1\|Mux13~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.257      2.492 FF    IC  REG\|mux32_1_1\|Mux13~9\|dataa " "    11.257      2.492 FF    IC  REG\|mux32_1_1\|Mux13~9\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.430      0.173 FF  CELL  REG\|mux32_1_1\|Mux13~9\|combout " "    11.430      0.173 FF  CELL  REG\|mux32_1_1\|Mux13~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.541      0.111 FF    IC  REG\|mux32_1_1\|Mux13~19\|datac " "    11.541      0.111 FF    IC  REG\|mux32_1_1\|Mux13~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.674      0.133 FF  CELL  REG\|mux32_1_1\|Mux13~19\|combout " "    11.674      0.133 FF  CELL  REG\|mux32_1_1\|Mux13~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.794      0.120 FF    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad " "    11.794      0.120 FF    IC  \\MUX10_32:18:MUX10\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.857      0.063 FF  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout " "    11.857      0.063 FF  CELL  \\MUX10_32:18:MUX10\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.055      0.198 FF    IC  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|datad " "    12.055      0.198 FF    IC  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.118      0.063 FF  CELL  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|combout " "    12.118      0.063 FF  CELL  A\|Shifter\|\\MUX2_32:18:MUX2\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.235      0.117 FF    IC  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|datad " "    12.235      0.117 FF    IC  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.298      0.063 FF  CELL  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|combout " "    12.298      0.063 FF  CELL  A\|Shifter\|\\MUX2_32:17:MUX2\|o_O~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.710      0.412 FF    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|datac " "    12.710      0.412 FF    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.843      0.133 FF  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|combout " "    12.843      0.133 FF  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.219      0.376 FF    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|datad " "    13.219      0.376 FF    IC  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.282      0.063 FF  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|combout " "    13.282      0.063 FF  CELL  A\|Shifter\|\\MUX5_32:5:MUX5\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.399      0.117 FF    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|datac " "    13.399      0.117 FF    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.532      0.133 FF  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|combout " "    13.532      0.133 FF  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.642      0.110 FF    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|datac " "    13.642      0.110 FF    IC  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.775      0.133 FF  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|combout " "    13.775      0.133 FF  CELL  A\|Shifter\|\\MUX16_32:5:MUX16\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.881      0.106 FF    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad " "    13.881      0.106 FF    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.944      0.063 FF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout " "    13.944      0.063 FF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.054      0.110 FF    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|datad " "    14.054      0.110 FF    IC  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.117      0.063 FF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|combout " "    14.117      0.063 FF  CELL  A\|muxxx\|Mux6\|\\G_NBit_MUX:5:MUXI\|o_O~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.230      0.113 FF    IC  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad " "    14.230      0.113 FF    IC  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.293      0.063 FF  CELL  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout " "    14.293      0.063 FF  CELL  A\|luiselection\|\\G_NBit_MUX:5:MUXI\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.751      1.458 FF    IC  DMem\|ram~33280\|dataa " "    15.751      1.458 FF    IC  DMem\|ram~33280\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.955      0.204 FF  CELL  DMem\|ram~33280\|combout " "    15.955      0.204 FF  CELL  DMem\|ram~33280\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.508      0.553 FF    IC  DMem\|ram~33281\|datad " "    16.508      0.553 FF    IC  DMem\|ram~33281\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.571      0.063 FF  CELL  DMem\|ram~33281\|combout " "    16.571      0.063 FF  CELL  DMem\|ram~33281\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.486      0.915 FF    IC  DMem\|ram~33284\|datad " "    17.486      0.915 FF    IC  DMem\|ram~33284\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.549      0.063 FF  CELL  DMem\|ram~33284\|combout " "    17.549      0.063 FF  CELL  DMem\|ram~33284\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.655      0.106 FF    IC  DMem\|ram~33287\|datad " "    17.655      0.106 FF    IC  DMem\|ram~33287\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.718      0.063 FF  CELL  DMem\|ram~33287\|combout " "    17.718      0.063 FF  CELL  DMem\|ram~33287\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.715      0.997 FF    IC  DMem\|ram~33319\|datad " "    18.715      0.997 FF    IC  DMem\|ram~33319\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.778      0.063 FF  CELL  DMem\|ram~33319\|combout " "    18.778      0.063 FF  CELL  DMem\|ram~33319\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.175      2.397 FF    IC  DMem\|ram~33320\|datad " "    21.175      2.397 FF    IC  DMem\|ram~33320\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.238      0.063 FF  CELL  DMem\|ram~33320\|combout " "    21.238      0.063 FF  CELL  DMem\|ram~33320\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.348      0.110 FF    IC  DMem\|ram~33321\|datad " "    21.348      0.110 FF    IC  DMem\|ram~33321\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.411      0.063 FF  CELL  DMem\|ram~33321\|combout " "    21.411      0.063 FF  CELL  DMem\|ram~33321\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.520      0.109 FF    IC  DMem\|ram~33492\|datad " "    21.520      0.109 FF    IC  DMem\|ram~33492\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.583      0.063 FF  CELL  DMem\|ram~33492\|combout " "    21.583      0.063 FF  CELL  DMem\|ram~33492\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.689      0.106 FF    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad " "    21.689      0.106 FF    IC  \\MUX5_32:0:MUX5\|o_O~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.752      0.063 FF  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout " "    21.752      0.063 FF  CELL  \\MUX5_32:0:MUX5\|o_O~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.863      0.111 FF    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac " "    21.863      0.111 FF    IC  \\MUX5_32:0:MUX5\|o_O~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.996      0.133 FF  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout " "    21.996      0.133 FF  CELL  \\MUX5_32:0:MUX5\|o_O~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.699      0.703 FF    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata " "    22.699      0.703 FF    IC  REG\|\\G_NBit_REG:3:REG\|\\G_NBit_REG:0:DFF\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.874      0.175 FF  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    22.874      0.175 FF  CELL  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.797      1.797  R        clock network delay " "    21.797      1.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.777     -0.020           clock uncertainty " "    21.777     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.784      0.007     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q " "    21.784      0.007     uTsu  Reg32File:REG\|RegFile:\\G_NBit_REG:3:REG\|dffg:\\G_NBit_REG:0:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.874 " "Data Arrival Time  :    22.874" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.784 " "Data Required Time :    21.784" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.090 (VIOLATED) " "Slack              :    -1.090 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595527549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595527549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.462 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.462" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595564549 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.462  " "Path #1: Hold slack is 0.462 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "From Node    : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "To Node      : FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.414      1.414  R        clock network delay " "     1.414      1.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.105     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     1.519      0.105     uTco  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.519      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q " "     1.519      0.000 RR  CELL  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.658      0.139 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad " "     1.658      0.139 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.723      0.065 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout " "     1.723      0.065 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      0.101 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa " "     1.824      0.101 RR    IC  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.152 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout " "     1.976      0.152 RR  CELL  FETCH\|\\MUX3_32:3:MUX3\|o_O~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.976      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d " "     1.976      0.000 RR    IC  FETCH\|PC4\|\\G_NBit_REG:3:DFF\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.007      0.031 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     2.007      0.031 RR  CELL  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.468      1.468  R        clock network delay " "     1.468      1.468  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.461     -0.007           clock pessimism removed " "     1.461     -0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.461      0.000           clock uncertainty " "     1.461      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.545      0.084      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q " "     1.545      0.084      uTh  FetchLogic:FETCH\|PC:PC4\|dffg:\\G_NBit_REG:3:DFF\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.007 " "Data Arrival Time  :     2.007" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.545 " "Data Required Time :     1.545" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.462  " "Slack              :     0.462 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711595564549 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711595564549 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711595583222 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711595602587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 8 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "16956 " "Peak virtual memory: 16956 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711595603976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 27 22:13:23 2024 " "Processing ended: Wed Mar 27 22:13:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711595603976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:19:04 " "Elapsed time: 00:19:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711595603976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "01:05:22 " "Total CPU time (on all processors): 01:05:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711595603976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711595603976 ""}
