// Seed: 2333509244
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wor   id_4;
  logic id_5;
  assign id_2 = id_4++;
endmodule
module module_1 (
    output tri id_0,
    output tri id_1,
    output uwire id_2,
    input uwire id_3,
    input wor id_4,
    input uwire id_5,
    input wor id_6,
    input uwire id_7,
    output supply1 id_8,
    input wire id_9,
    output wire id_10,
    input tri1 id_11,
    input supply1 id_12,
    output tri1 id_13,
    input tri id_14,
    input supply0 id_15,
    input wand id_16,
    output uwire id_17,
    output tri id_18,
    output wand id_19,
    input wire id_20,
    input wor id_21,
    input supply0 id_22
);
  wire id_24 = id_7;
  wire id_25;
  module_0 modCall_1 (
      id_24,
      id_24,
      id_25
  );
  parameter id_26 = 1 == 1;
  supply1 id_27 = -1;
endmodule
