/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [17:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [8:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [9:0] celloutsig_0_18z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [4:0] celloutsig_0_22z;
  wire [7:0] celloutsig_0_26z;
  reg [2:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_29z;
  wire [5:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [9:0] celloutsig_0_32z;
  wire celloutsig_0_36z;
  reg [18:0] celloutsig_0_3z;
  wire celloutsig_0_40z;
  wire celloutsig_0_4z;
  wire celloutsig_0_50z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire [6:0] celloutsig_0_6z;
  reg [11:0] celloutsig_0_71z;
  wire [5:0] celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire [3:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire [2:0] celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [12:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [10:0] celloutsig_1_6z;
  wire [7:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_72z = celloutsig_0_32z[6:1] & { celloutsig_0_31z, celloutsig_0_9z, celloutsig_0_20z, celloutsig_0_40z };
  assign celloutsig_1_1z = in_data[111:99] & { in_data[118:108], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[159:147], celloutsig_1_0z } & { celloutsig_1_1z[8], celloutsig_1_1z };
  assign celloutsig_1_6z = celloutsig_1_1z[11:1] & in_data[164:154];
  assign celloutsig_1_7z = { celloutsig_1_6z[8:6], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_0z } & { celloutsig_1_3z[10:5], celloutsig_1_5z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_5z } & celloutsig_0_3z[13:7];
  assign celloutsig_1_11z = celloutsig_1_6z[9:4] & { celloutsig_1_1z[11:9], celloutsig_1_9z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_1_12z = celloutsig_1_11z[5:2] & celloutsig_1_6z[4:1];
  assign celloutsig_1_13z = { celloutsig_1_6z[2:0], celloutsig_1_1z } & { celloutsig_1_7z[2:0], celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_6z };
  assign celloutsig_1_18z = { celloutsig_1_13z[1:0], celloutsig_1_4z } & { celloutsig_1_6z[4:3], celloutsig_1_5z };
  assign celloutsig_1_19z = { celloutsig_1_1z[3], celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_9z } & celloutsig_1_12z;
  assign celloutsig_0_9z = { celloutsig_0_5z[2:1], celloutsig_0_8z } & celloutsig_0_5z[3:1];
  assign celloutsig_0_12z = { in_data[37:31], celloutsig_0_10z, celloutsig_0_8z } & celloutsig_0_3z[17:9];
  assign celloutsig_0_15z = in_data[76:71] & celloutsig_0_1z[15:10];
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_7z } & { celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_1z = celloutsig_0_0z[16:1] & celloutsig_0_0z[16:1];
  assign celloutsig_0_22z = celloutsig_0_3z[17:13] & celloutsig_0_5z[5:1];
  assign celloutsig_0_26z = { in_data[9:6], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_14z } & celloutsig_0_18z[8:1];
  assign celloutsig_0_29z = celloutsig_0_26z[7:4] & { celloutsig_0_1z[2:0], celloutsig_0_13z };
  assign celloutsig_0_2z = celloutsig_0_1z[13:8] & celloutsig_0_0z[9:4];
  assign celloutsig_0_32z = { celloutsig_0_12z[8:1], celloutsig_0_10z, celloutsig_0_13z } & { celloutsig_0_22z[2:1], celloutsig_0_29z, celloutsig_0_29z };
  assign celloutsig_0_40z = | { celloutsig_0_18z, celloutsig_0_36z, celloutsig_0_21z, celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_29z };
  assign celloutsig_0_50z = | { celloutsig_0_32z[3:2], celloutsig_0_21z };
  assign celloutsig_0_4z = | { celloutsig_0_2z[4:2], celloutsig_0_2z };
  assign celloutsig_0_60z = | celloutsig_0_22z;
  assign celloutsig_1_0z = | in_data[153:136];
  assign celloutsig_1_2z = | { celloutsig_1_1z[10:1], celloutsig_1_0z };
  assign celloutsig_1_4z = | { celloutsig_1_3z[9:8], celloutsig_1_3z };
  assign celloutsig_1_5z = | { celloutsig_1_3z[6:5], celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_9z = | { celloutsig_1_3z[13:11], celloutsig_1_0z };
  assign celloutsig_1_10z = | celloutsig_1_3z[10:3];
  assign celloutsig_0_7z = | { celloutsig_0_0z[8:6], celloutsig_0_6z };
  assign celloutsig_0_8z = | { celloutsig_0_0z[9:7], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_5z };
  assign celloutsig_0_10z = | { celloutsig_0_3z[7:3], celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_4z };
  assign celloutsig_0_11z = | celloutsig_0_2z[5:1];
  assign celloutsig_0_13z = | { celloutsig_0_1z[15:13], celloutsig_0_10z };
  assign celloutsig_0_14z = | { in_data[45:43], celloutsig_0_10z };
  assign celloutsig_0_20z = | { celloutsig_0_0z[12], celloutsig_0_2z, celloutsig_0_14z, celloutsig_0_6z };
  assign celloutsig_0_21z = | in_data[45:6];
  assign celloutsig_0_31z = | in_data[56:36];
  assign celloutsig_0_36z = | { celloutsig_0_6z, celloutsig_0_15z };
  always_latch
    if (clkin_data[32]) celloutsig_0_0z = 18'h00000;
    else if (celloutsig_1_18z[0]) celloutsig_0_0z = in_data[59:42];
  always_latch
    if (clkin_data[32]) celloutsig_0_3z = 19'h00000;
    else if (!clkin_data[0]) celloutsig_0_3z = { celloutsig_0_2z[2:0], celloutsig_0_1z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_5z = 6'h00;
    else if (celloutsig_1_18z[0]) celloutsig_0_5z = celloutsig_0_2z;
  always_latch
    if (clkin_data[32]) celloutsig_0_71z = 12'h000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_71z = { celloutsig_0_0z[12:11], celloutsig_0_31z, celloutsig_0_60z, celloutsig_0_28z, celloutsig_0_29z, celloutsig_0_50z };
  always_latch
    if (clkin_data[32]) celloutsig_0_28z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_28z = celloutsig_0_15z[4:2];
  assign { out_data[130:128], out_data[99:96], out_data[43:32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
