// Seed: 2644080716
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  wire id_3;
  wire id_4;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    output uwire id_5,
    output tri id_6,
    output tri1 id_7,
    input wire id_8,
    output tri id_9,
    input wand id_10,
    input wire id_11,
    output supply1 id_12,
    input tri1 id_13
    , id_25, id_26,
    input wor id_14,
    output tri0 id_15,
    output supply0 id_16,
    input wor id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri id_20,
    input wand id_21,
    input supply1 id_22,
    input tri1 id_23
);
  wire id_27;
  assign id_18 = 1'd0;
  module_0(
      id_26, id_27
  );
endmodule
