Doc_ID,Line_Length,Line_Words,Number_of_Lines,Inline_space_tab,Indent_space_tab,number_of_spaces,number_of_underscores,identifiers_with_underscore,Number_of_Identifiers,Number_of_keywords,Programmer
Doc_1,"(LL_28, 1), (LL_36, 1), (LL_1, 1), (LL_20, 1), (LL_21, 1), (LL_40, 1), (LL_30, 1), (LL_34, 1), (LL_27, 3), (LL_33, 1), (LL_25, 1), (LL_29, 2), (LL_5, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_0, 4), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",19,"(IS_2, 1), (IS_6, 1), (IS_3, 1), (IS_5, 1), (IS_10, 2), (IS_9, 2), (IS_14, 1), (IS_8, 4), (IS_7, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 12)",159,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3), (G1, 1),  (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_2
Doc_2,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_144, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_2
Doc_3,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_144, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_2
Doc_4,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_159, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_2
Doc_5,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_51, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_12, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",83,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_6,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_53, 1), (LL_80, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_12, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",83,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_7,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_8,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_9,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_10,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_51, 1), (LL_80, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",82,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_11,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_1, 1), (LL_38, 1), (LL_31, 1), (LL_53, 1), (LL_36, 1), (LL_92, 1), (LL_27, 1), (LL_68, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",13,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_12,"(LL_28, 1), (LL_52, 1), (LL_1, 3), (LL_32, 1), (LL_24, 1),  (LL_38, 1), (LL_31, 1), (LL_53, 1), (LL_36, 1), (LL_92, 1), (LL_27, 1), (LL_68, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",15,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_2
Doc_13,"(LL_28, 1), (LL_35, 1), (LL_17, 2), (LL_1, 1), (LL_27, 2),  (LL_49, 1), (LL_26, 1), (LL_24, 1), (LL_15, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_3, 2), (LW_4, 3), (LW_0, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_5, 4), (IS_4, 1), (IS_7, 2), (IS_15, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 11)",58,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T2, 2), (T1, 2), (D, 3), (T3, 2)","(module, 1), (output, 1), (input, 1), (assign, 6), (endmodule, 1)",Prog_3
Doc_14,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_50, 1), (LL_78, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_3
Doc_15,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_48, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_3
Doc_16,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_48, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_3
Doc_17,"(LL_33, 1), (LL_42, 1), (LL_12, 1), (LL_20, 1), (LL_1, 2),  (LL_8, 1), (LL_17, 16), (LL_11, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_5, 16)","(IN_0, 3), (IN_2, 4), (IN_4, 16)",165,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_3
Doc_18,"(LL_27, 1), (LL_48, 1), (LL_1, 3), (LL_25, 1), (LL_16, 2),  (LL_19, 1), (LL_46, 1), (LL_7, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_2, 2), (LW_0, 4), (LW_4, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_4, 1), (IS_1, 2), (IS_0, 3), (IS_5, 1)","(IN_0, 3), (IN_1, 5)",34,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_3
Doc_19,"(LL_26, 4), (LL_28, 4), (LL_27, 1), (LL_29, 1), (LL_8, 2),  (LL_15, 1), (LL_22, 1), (LL_13, 1), (LL_17, 1), (LL_1, 1)","(LW_5, 4), (LW_6, 3), (LW_1, 2), (LW_2, 3), (LW_4, 4), (LW_0, 1)",17,"(IS_2, 3), (IS_4, 1), (IS_5, 3), (IS_0, 3), (IS_6, 1), (IS_8, 3), (IS_7, 2)","(IN_0, 2), (IN_5, 8), (IN_4, 6)",148,0,0,"(A, 6), (B, 6), (Y, 5), (input, 1), (3, 1), (0, 2), (reg, 1), (5, 1), (6, 3), (b100011, 1), (b011010, 1), (b010101, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_3
Doc_20,"(LL_26, 3), (LL_24, 3), (LL_25, 1), (LL_6, 1), (LL_23, 2),  (LL_12, 1), (LL_19, 1), (LL_20, 1), (LL_8, 1), (LL_14, 1), (LL_5, 1), (LL_1, 1)","(LW_5, 4), (LW_1, 3), (LW_3, 4), (LW_4, 3), (LW_0, 3)",17,"(IS_2, 5), (IS_4, 1), (IS_3, 5), (IS_0, 3)","(IN_0, 2), (IN_6, 3), (IN_5, 2), (IN_8, 2), (IN_9, 2), (IN_11, 1), (IN_4, 2)",119,0,0,"(A, 6), (B, 6), (Y, 5), (input, 1), (3, 1), (0, 2), (reg, 1), (5, 1), (6, 3), (b100011, 1), (b011010, 1), (b010101, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_3
Doc_21,"(LL_31, 1), (LL_62, 1), (LL_6, 6), (LL_25, 2),  (LL_35, 1), (LL_5, 15), (LL_21, 1), (LL_37, 1), (LL_16, 1), (LL_69, 1), (LL_68, 2), (LL_61, 1), (LL_66, 1), (LL_40, 2), (LL_24, 1), (LL_51, 1), (LL_64, 2), (LL_55, 1), (LL_14, 1), (LL_49, 1), (LL_33, 1), (LL_18, 1), (LL_46, 1), (LL_54, 1), (LL_15, 1)","(LW_5, 3), (LW_7, 3), (LW_3, 1), (LW_4, 5), (LW_0, 22), (LW_2, 4), (LW_10, 4), (LW_11, 1), (LW_9, 4), (LW_1, 2)",49,"(IS_2, 4), (IS_6, 1), (IS_1, 4), (IS_3, 5), (IS_5, 9), (IS_11, 1), (IS_0, 2), (IS_9, 1)","(IN_0, 1), (IN_1, 1), (IN_7, 8), (IN_5, 2), (IN_8, 8), (IN_4, 3), (IN_17, 2), (IN_16, 1), (IN_12, 1)",410,12,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 3), (sum_diff, 3)","(BCD_Adder, 1), (Sum, 6), (Carry_out, 5), (Addend, 6), (Augend, 6), (Carry_in, 3), (3, 10), (0, 11), (Z, 13), (binCar1, 3), (binCar2, 3), (binCar3, 3), (K, 3), (fullAdder, 9), (f1, 1), (f2, 1), (1, 6), (f3, 1), (2, 6), (f4, 1), (finCar1, 3), (finCar2, 3), (finCar3, 3), (unusedOut, 2), (f5, 1), (f6, 1), (f7, 1), (f8, 1), (sum_diff, 3), (Cin, 4), (A, 5), (B, 5), (Cout, 3)","(module, 2), (output, 3), input, 3), (wire, 5), (assign, 3), (endmodule, 2)",Prog_3
Doc_22,"(LL_26, 2), (LL_61, 1), (LL_6, 9), (LL_26, 1),  (LL_25, 1), (LL_37, 1), (LL_23, 1), (LL_9, 1), (LL_7, 2), (LL_24, 2), (LL_41, 1), (LL_18, 2), (LL_5, 5), (LL_72, 2), (LL_70, 1), (LL_62, 1), (LL_66, 3), (LL_43, 1), (LL_53, 1), (LL_59, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 4), (LW_0, 17), (LW_2, 4), (LW_10, 4), (LW_11, 1), (LW_9, 4), (LW_1, 1)",38,"(IS_2, 3), (IS_6, 1), (IS_1, 5), (IS_3, 3), (IS_5, 8), (IS_11, 1), (IS_0, 1)","(IN_0, 2), (IN_8, 6), (IN_7, 2), (IN_9, 4), (IN_10, 4), (IN_11, 2), (IN_12, 1)",333,9,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 3)","BCD_Adder, 1), (Sum, 6), (Carry_out, 5), (Addend, 6), (Augend, 6), (Carry_in, 3), (3, 10), (0, 11), (Z, 13), (binCar1, 3), (binCar2, 3), (binCar3, 3), (K, 3), (fullAdder, 8), (f1, 1), (f2, 1), (1, 6), (f3, 1), (2, 6), (f4, 1), (finCar1, 3), (finCar2, 3), (finCar3, 3), (unusedOut, 2), (f5, 1), (f6, 1), (f7, 1), (f8, 1), ","(module, 1), (output, 2), (input, 2), (wire, 5), (assign, 1), (endmodule, 1)",Prog_3
Doc_23,"(LL_31, 1), (LL_61, 1), (LL_29, 1), (LL_23, 2),  (LL_19, 1), (LL_25, 2), (LL_21, 1), (LL_16, 2), (LL_2, 4), (LL_36, 1), (LL_7, 1), (LL_37, 1), (LL_26, 1), (LL_17, 1), (LL_27, 1), (LL_13, 1), (LL_18, 1), (LL_23, 1), (LL_6, 1), (LL_5, 1), (LL_3, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_4, 9), (LW_0, 5), (LW_2, 4), (LW_1, 4), (LW_3, 1)",27,"(IS_2, 11), (IS_6, 1), (IS_1, 1), (IS_3, 4), (IS_0, 5)","(IN_0, 3), (IN_1, 10), (IN_2, 9)",78,17,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 4), (sum_temp, 7)","(BCD_Adder, 1), (sum, 5), (Carry_out, 5), (Addend, 4), (Augend, 4), (Carry_in, 4), (3, 5), (0, 11), (reg, 3), (4, 1), (sum_temp, 7), (9, 1), (6, 1), (1, 1)","(module, 1), (input, 2), (output, 2), (always, 1), (begin, 3), (if, 1), (end, 3), (else, 1), (endmodule, 1)",Prog_3
Doc_24,"(LL_30, 1), (LL_21, 1), (LL_22, 1), (LL_1, 3),  (LL_57, 1), (LL_11, 1), (LL_32, 3), (LL_40, 1), (LL_31, 1), (LL_19, 2), (LL_36, 4), (LL_24, 2), (LL_9, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_3, 4), (LW_0, 3), (LW_2, 2), (LW_9, 1), (LW_6, 6), (LW_1, 2)",23,"(IS_2, 2), (IS_1, 3), (IS_8, 1), (IS_6, 6), (IS_5, 2), (IS_3, 3), (IS_0, 2)","(IN_0, 8), (IN_1, 4), (IN_2, 2), (IN_6, 6)",120,4,"(default_nettype, 1), (reset_b, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 2), (x, 7), (y, 7), (clk, 2), (reset_b, 3), (reg, 1), (state, 12), (S0, 7), (1, 2), (b0, 1), (S1, 6), (b1, 1), (0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 1), (posedge, 1), (negedge, 1), (if, 7), (else, 7), (case, 1), (endcase, 1), (assign, 1), (endmodule, 1)",Prog_3
Doc_25,"(LL_37, 1), (LL_21, 1), (LL_22, 1), (LL_1, 6),  (LL_74, 1), (LL_58, 1), (LL_49, 5), (LL_28, 1), (LL_40, 1), (LL_31, 1), (LL_30, 1), (LL_29, 1), (LL_17, 1), (LL_53, 8), (LL_35, 4), (LL_16, 1), (LL_10, 1)","(LW_5, 4), (LW_3, 6), (LW_0, 6), (LW_2, 2), (LW_9, 1), (LW_13, 1), (LW_6, 12), (LW_4, 1), (LW_1, 2)",36,"(IS_2, 2), (IS_1, 3), (IS_8, 1), (IS_12, 1), (IS_9, 1), (IS_4, 1), (IS_5, 2), (IS_3, 5), (IS_6, 12), (IS_0, 2)","(IN_0, 10), (IN_1, 1), (IN_4, 2), (IN_8, 5), (IN_12, 12)",330,52,"(default_nettype, 1), (out_z, 2), (in_x, 14), (in_y, 14), (reset_b, 3), (next_state, 18)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (out_z, 2), (in_x, 14), (in_y, 14), (clk, 2), (reset_b, 3), (S0, 11), (2, 4), (b00, 1), (S1, 3), (b01, 1), (S2, 5), (b10, 1), (S3, 8), (b11, 1), (state, 7), (1, 1), (0, 2), (next_state, 18)","(module, 1), (output, 1), (input, 1), (parameter, 1), (assign, 1), (always, 2), (posedge, 1), (negedge, 1), (if, 13), (else, 13), (case, 1), (endcase, 1), (endmodule, 1)",Prog_3
Doc_26,"(LL_31, 3), (LL_61, 1), (LL_32, 1), (LL_94, 1),  (LL_1, 3), (LL_44, 1), (LL_42, 1), (LL_26, 1), (LL_17, 1), (LL_60, 1), (LL_28, 5), (LL_13, 1), (LL_10, 1)","(LW_5, 3), (LW_8, 2), (LW_19, 1), (LW_0, 3), (LW_4, 1), (LW_7, 1), (LW_3, 7), (LW_2, 1), (LW_1, 2)",21,"(IS_2, 1), (IS_6, 1), (IS_3, 9), (IS_18, 1), (IS_5, 1), (IS_1, 1), (IS_0, 3), (IS_8, 1)","(IN_0, 3), (IN_3, 1), (IN_6, 10), (IN_5, 3)",150,17,"(y_out, 2), (x_in, 3), (reset_b, 3), (next_state, 9)","(y_out, 2), (x_in, 3), (clk, 2), (reset_b, 3), (reg, 1), (2, 1), (0, 2), (state, 6), (next_state, 9), (S0, 4), (3, 7), (b000, 2), (S1, 3), (b001, 1), (S2, 3), (b010, 1), (S3, 3), (b011, 1), (S4, 3), (b100, 1), (S5, 3), (b101, 1), (1, 1), (b0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (assign, 1), (always, 2), (posedge, 1), (negedge, 1), (if, 2), (else, 2), (case, 1), (endcase, 1), (endmodule, 1)",Prog_3
Doc_27,"(LL_28, 1), (LL_63, 1), (LL_29, 1), (LL_2, 2),  (LL_89, 1), (LL_41, 1), (LL_31, 1), (LL_28, 1), (LL_3, 2), (LL_18, 2), (LL_15, 1), (LL_25, 1), (LL_24, 5), (LL_10, 2), (LL_17, 1), (LL_1, 1)","(LW_5, 4), (LW_10, 1), (LW_0, 5), (LW_19, 1), (LW_3, 7), (LW_2, 4), (LW_1, 2)",24,"(IS_2, 5), (IS_8, 1), (IS_18, 1), (IS_5, 1), (IS_6, 1), (IS_3, 6), (IS_1, 1), (IS_4, 1), (IS_0, 2)","(IN_0, 3), (IN_1, 5), (IN_2, 5), (IN_3, 6)",109,10,"(Counter_1, 2), (next_state, 8)","(reg, 2), (2, 2), (0, 3), (Count, 2), (clock, 2), (reset, 3), (state, 7), (next_state, 8), (S0, 4), (3, 6), (b000, 1), (S1, 3), (b001, 1), (S2, 3), (b011, 1), (S3, 3), (b111, 1), (S4, 3), (b110, 1), (S5, 3), (b100, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 3), (posedge, 1), (negedge, 1), (if, 1), (else, 1), (case, 1), (endcase, 1), (endmodule, 1)",Prog_3
Doc_28,"(LL_28, 1), (LL_32, 1), (LL_15, 5), (LL_14, 2),  (LL_19, 1), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_17, 1), (LL_10, 1)","(LW_5, 4), (LW_8, 1), (LW_3, 2), (LW_4, 6), (LW_0, 1), (LW_1, 1)",15,"(IS_2, 1), (IS_3, 1), (IS_0, 11), (IS_1, 1), (IT_0, 3), (IT_1, 11)","(IN_0, 3), (IN_1, 11)",28,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 4), (T5, 2)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 2), (not, 1), (endmodule, 1)",Prog_4
Doc_29,"(LL_28, 1), (LL_32, 1), (LL_15, 5), (LL_14, 2),  (LL_19, 2), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_17, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 5), (LW_8, 1), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 12), (IS_1, 1), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",31,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T6, 2), (T7, 2), (T5, 2)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_30,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_19, 1), (LL_17, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_8, 2), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 12), (IS_1, 1), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",30,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_31,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_8, 2), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",28,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_32,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",16,"(IS_2, 2), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",29,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_33,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 2), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",28,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_34,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",29,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_35,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_11, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",16,"(IS_2, 2), (IS_0, 13), (IT_0, 2), (IT_1, 13)","(IN_0, 3), (IN_1, 12)",28,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_36,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",17,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",27,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_37,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",16,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",27,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 4), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_38,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",16,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",66,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_4
Doc_39,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_57, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 3), (IN_1, 12)",65,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_4
Doc_40,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",65,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_4
Doc_41,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",66,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_4
Doc_42,"(LL_28, 1), (LL_51, 1), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_53, 1), (LL_69, 1), (LL_58, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",66,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_4
Doc_43,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_22, 2), (LL_23, 1), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",15,"(IS_2, 2), (IS_6, 1), (IS_3, 3), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1) ","(IN_0, 3), (IN_1, 12)",70,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_5
Doc_44,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_2, 2), (LL_41, 1), (LL_62, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_4, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",33,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_5
Doc_45,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 2), (LL_7, 1), (LL_14, 17), (LL_10, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 2)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 17) ","(IN_0, 2), (IN_1, 4), (IN_2, 17)",136,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1)",Prog_5
Doc_46,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 2), (LL_7, 1), (LL_16, 1), (LL_14, 16), (LL_10, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 2)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 16), (IT_7, 1) ","(IN_0, 3), (IN_1, 4), (IN_2, 16)",136,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (column, 1), (headers, 1), (endprimitive, 1)",Prog_5
Doc_47,"(LL_33, 2), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 1), (LL_7, 1), (LL_16, 1), (LL_14, 17), (LL_10, 1)","(LW_5, 18), (LW_7, 2), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 2), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",139,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_5
Doc_48,"(LL_28, 1), (LL_42, 1), (LL_11, 2), (LL_19, 1), (LL_7, 1), (LL_16, 1), (LL_15, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 20), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",137,3,"(Circuit_1, 1), (UDP_Majority_4, 1)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_5
Doc_49,"(LL_33, 1), (LL_42, 1), (LL_11, 2), (LL_19, 1), (LL_7, 1), (LL_16, 1), (LL_15, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 20), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",137,4,"(UDP_Majority_4, 2)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_5
Doc_50,"(LL_27, 1), (LL_48, 1), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_57, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_13, 1), (IT_0, 4), (IT_1, 4) ","(IN_0, 3), (IN_1, 5)",31,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 5), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_5
Doc_51,"(LL_27, 1), (LL_48, 1), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_73, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_10, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_17, 1), (IT_0, 4), (IT_1, 4) ","(IN_0, 3), (IN_1, 5)",35,3,"(sum_diff, 3)","(sum_diff, 5), (carry, 4), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_5
Doc_52,"(LL_27, 1), (LL_48, 2), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 2), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_12, 1), (IS_7, 1), (IT_0, 5), (IT_1, 4) ","(IN_0, 3), (IN_1, 6)",38,5,"(sum_diff, 5)","(sum_diff, 3), (carry, 5), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_5
Doc_53,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_16, 2), (LL_19, 1), (LL_3, 1), (LL_72, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_10, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_16, 1), (IT_2, 2), (IT_0, 5), (IT_1, 2) ","(IN_0, 4), (IN_1, 5)",38,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 4), (carry, 3), (A, 3), (B, 3), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_5
Doc_54,"(LL_27, 1), (LL_18, 1), (LL_24, 1), (LL_16, 2), (LL_19, 1), (LL_3, 1),  (LL_1, 1), (LL_50, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 3), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_1, 1)",11,"(IS_2, 2), (IS_0, 4), (IS_1, 1), (IS_12, 1), (IS_7, 1), (IT_2, 2), (IT_0, 6), (IT_1, 2) ","(IN_0, 4), (IN_1, 6)",38,4,"(sum_diff, 4)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 1), (B, 1), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_5
Doc_55,"(LL_27, 1), (LL_18, 1), (LL_24, 1), (LL_16, 1), (LL_19, 1), (LL_15, 1),  (LL_3, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 3), (LW_4, 1), (LW_0, 1), (LW_1, 1)",9,"(IS_2, 3), (IS_0, 4), (IS_1, 1), (IS_7, 1), (IT_2, 2), (IT_0, 5), (IT_1, 2) ","(IN_0, 4), (IN_1, 5)",25,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 4), (carry, 3), (A, 1), (B, 1), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_5
Doc_56,"(LL_27, 1), (LL_18, 1), (LL_24, 1), (LL_16, 1), (LL_19, 1), (LL_15, 1),  (LL_3, 1), (LL_1, 1), (LL_48, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 3), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_1, 1)",11,"(IS_2, 3), (IS_0, 4), (IS_1, 1), (IS_12, 1), (IS_7, 1), (IT_2, 2), (IT_0, 6), (IT_1, 2) ","(IN_0, 4), (IN_1, 6)",38,4,"(sum_diff, 4)","(3, 2), (0, 2), (sum_diff, 4), (carry, 3), (A, 1), (B, 1), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_5
Doc_57,"(LL_27, 1), (LL_18, 1), (LL_24, 1), (LL_16, 1), (LL_19, 1), (LL_15, 1),  (LL_3, 1), (LL_1, 1), (LL_49, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 3), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_1, 1)",11,"(IS_2, 3), (IS_0, 4), (IS_1, 1), (IS_13, 1), (IS_7, 1), (IT_2, 2), (IT_0, 6), (IT_1, 2) ","(IN_0, 4), (IN_1, 6)",39,4,"(sum_diff, 4)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_5
Doc_58,"(LL_28, 1), (LL_21, 2), (LL_22, 3), (LL_1, 3), (LL_36, 1), (LL_16, 2), (LL_34, 1),  (LL_23, 1), (LL_22, 2), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_3, 2), (LW_2, 1), (LW_0, 3), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",20,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1) ","(IN_0, 5), (IN_1, 12)",72,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 2), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (t2, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_6
Doc_59,"(LL_28, 1), (LL_21, 2), (LL_22, 2), (LL_1, 3), (LL_36, 1), (LL_16, 2), (LL_34, 1),  (LL_23, 1), (LL_22, 2), (LL_20, 4), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_3, 2), (LW_2, 1), (LW_0, 3), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",20,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1) ","(IN_0, 5), (IN_1, 12)",72,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 2), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (t2, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_6
Doc_60,"(LL_28, 1), (LL_21, 2), (LL_22, 2), (LL_1, 4), (LL_36, 1), (LL_16, 2), (LL_34, 1),  (LL_23, 1), (LL_22, 2), (LL_20, 4), (LL_25, 1), (LL_18, 1)","(LW_5, 6), (LW_3, 2), (LW_2, 1), (LW_0, 4), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3)",20,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5)","(IN_0, 4), (IN_1, 12)",72,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 2), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (t2, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1)",Prog_6
Doc_61,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_1, 2), (LL_23, 1), (LL_22, 2), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_3, 1), (LW_0, 2), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",17,"(IS_2, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",70,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 2), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (t2, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_6
Doc_62,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_1, 2), (LL_23, 1), (LL_22, 2), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_3, 1), (LW_0, 2), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",17,"(IS_2, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",70,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_6
Doc_63,"(LL_28, 2), (LL_52, 1), (LL_18, 1), (LL_1, 1), (LL_40, 1), (LL_50, 1), (LL_45, 2)","(LW_5, 2), (LW_9, 2), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_8, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1)","(IN_0, 7)",28,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 8), (D, 6), ","(module, 1), (output, 1), (input, 1), (assign, 3)",Prog_6
Doc_64,"(LL_28, 1), (LL_52, 1), (LL_34, 1), (LL_24, 1), (LL_7, 1), (LL_46, 1), (LL_56, 1), (LL_51, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 2), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1)","(IN_0, 3), (IN_6, 5)",64,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 8), (D, 6), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_65,"(LL_28, 2), (LL_52, 1), (LL_18, 1), (LL_13, 1), (LL_40, 1), (LL_50, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 2), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1)","(IN_0, 8)",40,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 8), (D, 6), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_66,"(LL_28, 2), (LL_52, 1), (LL_18, 1), (LL_15, 1), (LL_38, 1), (LL_57, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1)","(IN_0, 8)",42,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_67,"(LL_28, 2), (LL_52, 1), (LL_18, 1), (LL_15, 1), (LL_38, 1), (LL_57, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1)","(IN_0, 8)",42,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_68,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_20, 1), (LL_15, 1), (LL_40, 1), (LL_59, 1), (LL_46, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 8)",46,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_69,"(LL_33, 1), (LL_42, 2), (LL_10, 1), (LL_18, 1), (LL_1, 4), (LL_42, 1), (LL_6, 1), (LL_15, 2), (LL_14, 15), (LL_9, 1), (LL_13, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 3), (IS_4, 1), (IS_5, 1), (IS_0, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 8)",46,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_6
Doc_70,"(LL_33, 1), (LL_43, 1), (LL_15, 1), (LL_23, 1), (LL_5, 1), (LL_47, 1), (LL_6, 4), (LL_11, 1), (LL_20, 2), (LL_19, 15), (LL_14, 1), (LL_18, 1)","(LW_5, 19), (LW_8, 1), (LW_2, 1), (LW_0, 5), (LW_6, 1), (LW_1, 3)",30,"(IS_2, 1), (IS_5, 2), (IS_1, 2), (IS_4, 1), (IS_0, 19), (IT_0, 8), (IT_6, 1), (IT_5, 16)","(IN_0, 9), (IN_1, 16)",120,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (A, 1), (B, 1), (C, 1), (D, 1), (Z, 1), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_6
Doc_71,"(LL_33, 1), (LL_43, 1), (LL_15, 1), (LL_23, 1), (LL_5, 1), (LL_48, 1), (LL_6, 4), (LL_11, 1), (LL_20, 2), (LL_19, 15), (LL_14, 1), (LL_18, 1)","(LW_5, 19), (LW_8, 1), (LW_2, 1), (LW_0, 5), (LW_6, 1), (LW_1, 3)",30,"(IS_2, 1), (IS_5, 2), (IS_1, 2), (IS_4, 1), (IS_0, 19), (IT_0, 8), (IT_6, 1), (IT_5, 16)","(IN_0, 2), (IN_5, 7), (IN_6, 16)",259,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (A, 1), (B, 1), (C, 1), (D, 1), (Z, 1), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_6
Doc_72,"(LL_33, 1), (LL_40, 1), (LL_15, 2), (LL_23, 1), (LL_5, 1), (LL_48, 1), (LL_6, 4), (LL_11, 1), (LL_20, 2), (LL_19, 15), (LL_14, 1)","(LW_5, 19), (LW_8, 1), (LW_2, 1), (LW_0, 5), (LW_6, 1), (LW_1, 3)",30,"(IS_2, 1), (IS_5, 2), (IS_1, 2), (IS_4, 1), (IS_0, 19), (IT_0, 8), (IT_6, 1), (IT_5, 16)","(IN_0, 2), (IN_5, 7), (IN_6, 16)",259,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (A, 1), (B, 1), (C, 1), (D, 1), (Z, 1), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_6
Doc_73,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_1, 1), (LL_24, 1), (LL_22, 1), (LL_21, 4), (LL_25, 1), (LL_19, 1), (LL_23, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 7), (IS_6, 2), (IS_1, 2), (IS_3, 3), (IS_0, 1), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",61,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3), (and1, 1), (or1, 1), (and2, 2), (and3, 1), (or2, 1), (not1, 1), (and4, 1), (or3, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_7
Doc_74,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_17, 1), (LL_1, 1), (LL_45, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_0, 2), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",64,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_75,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_17, 1), (LL_1, 1), (LL_45, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_0, 2), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",64,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_76,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_17, 1), (LL_1, 1), (LL_45, 1), (LL_77, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_0, 2), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",64,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_77,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_17, 1), (LL_1, 1), (LL_46, 1), (LL_78, 1), (LL_57, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_0, 2), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",64,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_78,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_21, 1), (LL_1, 1), (LL_46, 1), (LL_78, 1), (LL_57, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",68,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_79,"(LL_28, 1), (LL_52, 1), (LL_30, 1), (LL_20, 1), (LL_1, 1), (LL_46, 1), (LL_78, 1), (LL_57, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_8, 1), (IS_3, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1), (IT_0, 6), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",67,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_7
Doc_80,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 1), (LL_7, 1), (LL_40, 1), (LL_14, 16), (LL_10, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 2), (IS_0, 3), (IS_8, 1), (IS_5, 15), (IT_0, 22), (IT_2, 1), (IT_1, 1)","(IN_0, 4), (IN_1, 20)",123,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), Column, 1), (header, 1), (comment, 1), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_7
Doc_81,"(LL_27, 1), (LL_44, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_3, 1), (LL_1, 2), (LL_8, 1), (LL_49, 1), (LL_40, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 3), (LW_1, 2), (LW_8, 1), (LW_6, 1)",13,"(IS_2, 1), (IS_1, 2), (IS_0, 6), (IS_6, 1), (IS_5, 1), (IT_0, 7), (IT_2, 3), (IT_1, 1)","(IN_0, 4), (IN_1, 5), (IN_2, 2)",31,4,"(sum_diff, 4)","(sum_diff, 4), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2), (1, 1), (carray, 1)","(module, 1), (output, 2), (input, 2), (always, 1), (if, 1), (assign, 2), (else, 1), (endmodule, 1)",Prog_7
Doc_82,"(LL_27, 1), (LL_44, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_1, 2), (IS_0, 4), (IS_7, 1), (IT_0, 4), (IT_2, 3), (IT_1, 1)","(IN_0, 3), (IN_1, 5)",23,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_7
Doc_83,"(LL_27, 1), (LL_48, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_5, 1), (IS_1, 1), (IS_0, 4), (IS_7, 1), (IT_0, 4), (IT_2, 3), (IT_1, 1)","(IN_0, 3), (IN_1, 5)",27,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_7
Doc_84,"(LL_27, 1), (LL_48, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_5, 1), (IS_1, 1), (IS_0, 4), (IS_7, 1), (IT_0, 4), (IT_2, 3), (IT_1, 1)","(IN_0, 3), (IN_1, 5)",27,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_7
Doc_85,"(LL_26, 2), (LL_13, 1), (LL_11, 1), (LL_1, 1), (LL_15, 2), (LL_9, 1), (LL_19, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 1), (LW_2, 2), (LW_0, 1), (LW_4, 3), (LW_1, 1)",10,"(IS_2, 4), (IS_4, 1), (IS_1, 2), (IS_3, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 6)",23,0,0,"(A, 4), (B, 4), (Y, 4), (5, 2), (0, 2)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_7
Doc_86,"(LL_26, 2), (LL_19, 3), (LL_21, 2), (LL_2, 1), (LL_22, 1), (LL_7, 1), (LL_20, 3), (LL_15, 1), (LL_14, 5), (LL_5, 1), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_6, 7), (LW_1, 3), (LW_4, 6)",21,"(IS_2, 1), (IS_4, 2), (IS_3, 8), (IS_0, 3), (IS_1, 6)","(IN_0, 3), (IN_1, 17)",58,0,0,"(A, 9), (B, 9), (Y, 15), (3, 3), (0, 10), (reg, 1), (5, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 2), (begin, 1), (if, 6), (else, 6), (end, 1), (endmodule, 1)",Prog_7
Doc_87,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_1, 3), (LL_23, 1), (LL_22, 2), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 3), (LW_6, 3), (LW_1, 1)",18,"(IS_2, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",70,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (t1, 3), (t2, 3), (t3, 3), (t4, 3), (t5, 3), (t6, 3), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_8
Doc_88,"(LL_28, 1), (LL_52, 2), (LL_32, 1), (LL_22, 1), (LL_1, 1), (LL_81, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",80,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_8
Doc_89,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_19, 1), (LL_1, 1), (LL_10, 1), (LL_26, 1), (LL_27, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_17, 1), (IS_15, 16)","(IN_0, 4), (IN_4, 20)",347,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (A, 1), (B, 1), (C, 1), (D, 1), (Z, 1), (1, 37), (0, 43)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_8
Doc_90,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_30, 1), (LL_33, 2), (LL_42, 2), (LL_13, 1), (LL_6, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 3), (LW_0, 4), (LW_3, 1), (LW_6, 2), (LW_1, 2)",17,"(IS_2, 4), (IS_7, 2), (IS_4, 2), (IS_5, 2), (IS_9, 2), (IS_0, 2)","(IN_0, 3), (IN_4, 7), (IN_8, 4)",122,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 7), (B, 7), (select, 2)","(module, 1), (output, 2), (input, 2), (if, 1), (assign, 4), (else, 1), (endmodule, 1)",Prog_8
Doc_91,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_35, 1), (LL_33, 2), (LL_42, 2), (LL_13, 1), (LL_6, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 4), (LW_0, 4), (LW_6, 2), (LW_1, 2)",17,"(IS_2, 4), (IS_7, 2), (IS_4, 1), (IS_6, 1), (IS_5, 2), (IS_9, 2), (IS_0, 2)","(IN_0, 3), (IN_4, 7), (IN_8, 4)",124,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 7), (B, 7), (select, 2)","(module, 1), (output, 2), (input, 2), (if, 1), (assign, 4), (else, 1), (endmodule, 1)",Prog_8
Doc_92,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_28, 1), (LL_10, 3), (LL_33, 2), (LL_42, 2), (LL_8, 2), (LL_9, 1), (LL_5, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 3), (LW_0, 3), (LW_3, 1), (LW_1, 6), (LW_6, 2)",20,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_3, 1), (IS_0, 6), (IS_5, 2), (IS_9, 2)","(IN_0, 3), (IN_4, 10), (IN_8, 4)",131,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 7), (B, 7), (select, 2)","(module, 1), (output, 2), (input, 2), (if, 1), (begin, 2), (assign, 4), (end, 2), (else, 1), (endmodule, 1)",Prog_8
Doc_93,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_33, 3), (LL_10, 3), (LL_42, 2), (LL_8, 2), (LL_9, 1), (LL_5, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 3), (LW_0, 3), (LW_1, 6), (LW_6, 2)",20,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_0, 6), (IS_5, 3), (IS_9, 2)","(IN_0, 3), (IN_4, 10), (IN_8, 4)",133,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 3), (carry, 3), (A, 7), (B, 7), (select, 2)","(module, 1), (output, 2), (input, 2), (if, 1), (begin, 2), (assign, 4), (end, 2), (else, 1), (endmodule, 1)",Prog_8
Doc_94,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_33, 3), (LL_10, 3), (LL_42, 2), (LL_8, 2), (LL_9, 1), (LL_5, 1)","(LW_5, 2), (LW_2, 2), (LW_4, 5), (LW_0, 3), (LW_1, 6), (LW_6, 2)",20,"(IS_2, 4), (IS_7, 1), (IS_4, 1), (IS_0, 6), (IS_5, 3), (IS_9, 2)","(IN_0, 3), (IN_4, 10), (IN_8, 4)",128,3,"(sum_diff, 3)","(3, 2), (0, 3), (sum_diff, 3), (carry, 3), (A, 7), (B, 7), (select, 2)","(module, 1), (output, 2), (input, 2), (if, 1), (begin, 2), (assign, 4), (end, 2), (else, 1), (endmodule, 1)",Prog_8
Doc_95,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_46, 1), (LL_38, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_6, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_11, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",72,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 5), (B, 5), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_96,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_46, 1), (LL_38, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_6, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_11, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",72,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 5), (B, 5), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_97,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_46, 1), (LL_38, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_6, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_11, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",72,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 5), (B, 5), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_98,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_46, 1), (LL_57, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_9, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_11, 1), (IS_15, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",78,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 6), (B, 6), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_99,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_29, 1), (LL_38, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 2), (LW_0, 3), (LW_6, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_5, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",66,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 4), (B, 4), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_100,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 1), (LL_1, 2), (LL_29, 1), (LL_28, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 3), (LW_0, 3), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_5, 2), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",62,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 3), (B, 3), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_101,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 2), (LL_1, 2), (LL_28, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 2), (LW_3, 1), (LW_0, 3), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_3, 1), (IS_5, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",60,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 3), (B, 2), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_102,"(LL_27, 2), (LL_18, 1), (LL_24, 1), (LL_23, 1), (LL_25, 2), (LL_1, 2), (LL_22, 1), (LL_5, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_3, 2), (LW_0, 3), (LW_1, 1)",12,"(IS_2, 3), (IS_7, 2), (IS_4, 1), (IS_3, 2), (IS_0, 1)","(IN_0, 3), (IN_4, 6)",58,2,"(sum_diff, 2)","(3, 2), (0, 2), (sum_diff, 2), (carry, 2), (A, 3), (B, 1), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",Prog_8
Doc_103,"(LL_28, 1), (LL_31, 1), (LL_15, 1), (LL_14, 1), (LL_59, 1), (LL_26, 1), (LL_17, 3), (LL_19, 1), (LL_24, 1), (LL_21, 1), (LL_18, 1), (LL_23, 1), (LL_10, 1)","(LW_5, 7), (LW_7, 3), (LW_3, 1), (LW_4, 1), (LW_15, 1), (LW_6, 1), (LW_1, 1)",15,"(IS_2, 1), (IS_5, 1), (IS_0, 13), (IT_0, 2), (IT_1, 9), (IT_2, 1), (IT_3, 3) ","(IN_0, 3), (IN_1, 12)",39,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 4), (T5, 3), (T6, 3), (T7, 4), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (R1, 1), (R2, 1), (R3, 1), (N1, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_9
Doc_104,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_25, 1), (LL_37, 1), (LL_27, 1), (LL_44, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 3), (IS_7, 1), (IS_3, 1), (IS_8, 1), (IS_6, 2), (IS_17, 1), (IS_11, 1), (IS_0, 1), (IT_0, 4), (IT_1, 4), (IT_2, 2)","(IN_0, 3), (IN_1, 8)",80,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10), (BCD, 1), (CD, 1), (AB, 1)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_9
Doc_105,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_44, 1), (LL_75, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_7, 1), (IS_3, 1), (IS_8, 1), (IS_6, 1), (IS_15, 1), (IS_11, 1), (IS_0, 1), (IT_0, 2), (IT_1, 4), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",69,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_9
Doc_106,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_45, 1), (LL_76, 1), (LL_55, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_7, 1), (IS_3, 1), (IS_8, 1), (IS_6, 1), (IS_15, 1), (IS_11, 1), (IS_0, 1), (IT_0, 2), (IT_1, 4), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",69,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_9
Doc_107,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_16, 1), (LL_1, 1), (LL_7, 1), (LL_15, 1), (LL_13, 17), (LL_10, 1)","(LW_5, 20), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_0, 22), (IS_0, 5), (IT_1, 2), (IT_6, 1), (IT_5, 16)","(IN_0, 4), (IN_1, 20)",116,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_9
Doc_108,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_16, 1), (LL_2, 1), (LL_7, 1), (LL_15, 1), (LL_14, 16), (LL_10, 1), (LL_13, 1), (LL_1, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 1), (IS_6, 1), (IS_0, 22), (IS_0, 5), (IT_1, 2), (IT_6, 1), (IT_5, 16)","(IN_0, 4), (IN_1, 20)",117,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_9
Doc_109,"(LL_27, 1), (LL_48, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_0, 22), (IS_0, 5), (IT_1, 2), (IT_6, 1), (IT_5, 16)","(IN_0, 3), (IN_1, 5)",24,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_9
Doc_110,"(LL_27, 1), (LL_48, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_3, 1), (IT_0, 4), (IT_1, 2), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",26,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2), ","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_9
Doc_111,"(LL_27, 1), (LL_48, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_5, 1), (IT_0, 4), (IT_1, 2), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",24,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2), ","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_9
Doc_112,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_3, 1), (IT_0, 4), (IT_1, 2), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",24,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2), ","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_9
Doc_113,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_16, 2), (LL_18, 1), (LL_1, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_3, 1), (IT_0, 4), (IT_1, 2), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",24,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2), ","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_9
Doc_114,"(LL_26, 1), (LL_25, 1), (LL_21, 2), (LL_18, 5), (LL_14, 5), (LL_17, 2), (LL_15, 1), (LL_10, 1)","(LW_5, 4), (LW_6, 7), (LW_4, 6), (LW_1, 1)",18,"(IS_2, 1), (IS_6, 1), (IS_1, 2), (IS_0, 3), (IS_3, 1), (IT_0, 4), (IT_1, 2), (IT_2, 2)","(IN_0, 4), (IN_1, 14)",41,0,0,"(A, 9), (B, 9), (Y, 15), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (2, 2), (4, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (or, 2), (if, 6), else, 6), (endmodule, 1)",Prog_9
Doc_115,"(LL_26, 1), (LL_25, 1), (LL_21, 2), (LL_18, 5), (LL_6, 1), (LL_14, 5), (LL_17, 2), (LL_15, 1), (LL_4, 1), (LL_10, 1)","(LW_5, 4), (LW_6, 7), (LW_1, 3), (LW_4, 6)",20,"(IS_2, 1), (IS_3, 1), (IS_0, 3), (IS_4, 1), (IS_1, 12), (IT_0, 15), (IT_3, 1), (IT_2, 1), (IT_1, 1)","(IN_0, 6), (IN_1, 14)",41,0,0,"(A, 9), (B, 9), (Y, 15), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (2, 2), (4, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (or, 2), (begin, 1), (if, 6), else, 6), (end, 1), (endmodule, 1)",Prog_9
Doc_116,"(LL_31, 1), (LL_61, 1), (LL_28, 1), (LL_18, 2), (LL_21, 1), (LL_23, 1), (LL_2, 1), (LL_20, 1), (LL_1, 1), (LL_33, 1), (LL_7, 2), (LL_41, 1), (LL_17, 2), (LL_8, 2), (LL_27, 1), (LL_25, 2), (LL_6, 2), (LL_5, 1), (LL_11, 1)","(LW_5, 3), (LW_7, 1), (LW_2, 4), (LW_0, 2), (LW_4, 5), (LW_1, 8), (LW_3, 2)",25,"(IS_2, 1), (IS_3, 1), (IS_0, 5), (IS_4, 1), (IS_1, 12), (IT_0, 17), (IT_3, 1), (IT_2, 1), (IT_1, 1)","(IN_0, 3), (IN_1, 8), (IN_2, 7), (IN_3, 5)",76,16,"(BCD_Adder, 1), (Carry_out, 4), (Carry_in, 4), (Sum_temp, 7)","(BCD_Adder, 1), (Sum, 4), (Carry_out, 4), (Addend, 4), (Augend, 4), (Carry_in, 4), (3, 4), (0, 6), (reg, 2), (4, 1), (Sum_temp, 7), (9, 1), (6, 1), (1, 1)","(module, 1), (input, 2), (output, 2), (always, 1), (begin, 3), (if, 1), (end, 3), (else, 1), (endmodule, 1)",Prog_9
Doc_117,"(LL_31, 1), (LL_61, 1), (LL_28, 1), (LL_18, 2), (LL_23, 2), (LL_2, 1), (LL_20, 1), (LL_1, 1), (LL_33, 1), (LL_7, 2), (LL_41, 1), (LL_17, 2), (LL_8, 2), (LL_27, 1), (LL_25, 2), (LL_6, 2), (LL_5, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_2, 3), (LW_3, 3), (LW_0, 2), (LW_4, 5), (LW_1, 8)",25,"(IS_2, 3), (IS_3, 1), (IS_0, 5), (IS_4, 1), (IS_1, 12), (IT_0, 17), (IT_3, 1), (IT_2, 1), (IT_1, 1)","(IN_0, 3), (IN_1, 8), (IN_2, 7), (IN_3, 5)",74,16,"(BCD_Adder, 1), (Carry_out, 4), (Carry_in, 4), (Sum_temp, 7)","(BCD_Adder, 1), (Sum, 4), (Carry_out, 4), (Addend, 4), (Augend, 4), (Carry_in, 4), (3, 4), (0, 6), (reg, 2), (4, 1), (Sum_temp, 7), (9, 1), (6, 1), (1, 1)","(module, 1), (input, 2), (output, 2), (always, 1), (begin, 3), (if, 1), (end, 3), (else, 1), (endmodule, 1)",Prog_9
Doc_118,"(LL_28, 1), (LL_33, 1), (LL_14, 1), (LL_16, 2), (LL_34, 1), (LL_1, 3), (LL_22, 1), (LL_19, 3), (LL_24, 1), (LL_21, 1), (LL_20, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 3), (LW_6, 3), (LW_1, 1)",18,"(IS_2, 3), (IS_5, 3), (IS_3, 5), (IS_7, 1), (IS_4, 2), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",63,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (D, 2), (E, 3), (t1, 4), (t2, 4), (t3, 4), (t4, 2), (t5, 2), (t6, 2), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (F, 2), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_119,"(LL_28, 1), (LL_35, 1), (LL_14, 1), (LL_16, 1), (LL_34, 1), (LL_3, 1), (LL_22, 2), (LL_19, 3), (LL_25, 1), (LL_17, 1), (LL_21, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 3), (IS_5, 3), (IS_3, 5), (IS_7, 1), (IS_4, 2), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",65,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 2), (F2, 3), (D, 1), (E, 1), (t1, 4), (t2, 4), (t3, 4), (t4, 2), (t5, 2), (t6, 2), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_120,"(LL_28, 1), (LL_35, 1), (LL_14, 1), (LL_16, 1), (LL_34, 1), (LL_3, 1), (LL_22, 2), (LL_19, 3), (LL_25, 1), (LL_17, 1), (LL_21, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 3), (IS_5, 3), (IS_3, 5), (IS_7, 1), (IS_4, 2), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",65,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 2), (F2, 3), (D, 1), (E, 1), (t1, 4), (t2, 4), (t3, 4), (t4, 2), (t5, 2), (t6, 2), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_121,"(LL_28, 1), (LL_35, 1), (LL_16, 2), (LL_34, 1), (LL_3, 1), (LL_22, 2), (LL_19, 3), (LL_25, 1), (LL_17, 1), (LL_21, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 3), (IS_5, 3), (IS_3, 5), (IS_7, 1), (IS_4, 2), (IS_0, 1)","(IN_0, 3), (IN_1, 12)",65,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (t1, 4), (t2, 4), (t3, 4), (t4, 2), (t5, 2), (t6, 2), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_122,"(LL_28, 1), (LL_35, 1), (LL_17, 2), (LL_35, 1), (LL_3, 1), (LL_23, 2), (LL_20, 3), (LL_26, 1), (LL_18, 1), (LL_22, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 3), (IS_5, 3), (IS_3, 5), (IS_7, 1), (IS_4, 2), (IS_0, 1)","(IN_0, 3), (IN_2, 12)",65,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (t1, 4), (t2, 4), (t3, 4), (t4, 2), (t5, 2), (t6, 2), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_123,"(LL_28, 1), (LL_35, 1), (LL_17, 2), (LL_35, 1), (LL_3, 1), (LL_24, 2), (LL_21, 3), (LL_27, 1), (LL_19, 1), (LL_23, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 2), (IS_5, 3), (IS_3, 2), (IS_7, 1), (IS_6, 2), (IS_4, 4), (IS_0, 1)","(IN_0, 3), (IN_2, 12)",74,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (t1, 3), (t2, 3), (t3, 3), (t4, 3), (t5, 3), (t6, 3), (t7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_10
Doc_124,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_20, 1), (LL_2, 1), (LL_41, 1), (LL_49, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 2), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_5, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",33,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 4), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_10
Doc_125,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_20, 1), (LL_2, 1), (LL_41, 1), (LL_62, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_5, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",33,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_10
Doc_126,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_20, 1), (LL_2, 1), (LL_41, 1), (LL_62, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_5, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",33,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_10
Doc_127,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_47, 1), (LL_7, 1), (LL_48, 1), (LL_28, 16), (LL_10, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 3), (LW_2, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 2), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_25, 1), (IS_15, 16)","(IN_0, 5), (IN_1, 4), (IN_5, 16)",368,4,"(UDP_Majority_4, 2)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_10
Doc_128,"(LL_27, 1), (LL_18, 1), (LL_28, 1), (LL_25, 2), (LL_24, 1), (LL_25, 1), (LL_3, 1), (LL_42, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 2), (LW_4, 2), (LW_0, 1), (LW_6, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_11, 1), (IS_8, 1), (IS_7, 2), (IS_0, 2)","(IN_0, 4), (IN_1, 5)",48,2,"(sum_diff, 2)","(Z, 3), (A, 3), (B, 3), (C, 3), (D, 3), (0, 43), (1, 37) ","(primitive, 1), (output, 1), (input, 2), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_10
Doc_129,"(LL_27, 1), (LL_18, 1), (LL_28, 1), (LL_25, 2), (LL_24, 1), (LL_25, 1), (LL_3, 1), (LL_34, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 2), (LW_4, 2), (LW_0, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_11, 1), (IS_8, 1), (IS_7, 1), (IS_5, 1), (IS_0, 2)","(IN_0, 4), (IN_1, 5)",46,2,"(sum_diff, 2)","(4, 2), (0, 3), (sum_diff, 2), (Carry, 3), (A, 2), (B, 2), (1, 1), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_10
Doc_130,"(LL_27, 1), (LL_18, 1), (LL_28, 1), (LL_25, 2), (LL_24, 1), (LL_25, 1), (LL_3, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 2), (LW_4, 2), (LW_0, 1), (LW_6, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_11, 1), (IS_8, 1), (IS_7, 2), (IS_0, 2)","(IN_0, 4), (IN_1, 5)",48,2,"(sum_diff, 2)","(4, 2), (0, 3), (sum_diff, 2), (Carry, 2), (A, 2), (B, 2), (1, 1), (select, 1)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_10
Doc_131,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_21, 1), (LL_19, 1), (LL_22, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_7, 2), (IS_3, 1), (IS_8, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",40,3,"(sum_diff, 3)","(4, 2), (0, 3), (sum_diff, 2), (Carry, 2), (A, 2), (B, 2), (1, 1), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_10
Doc_132,"(LL_28, 1), (LL_18, 1), (LL_24, 1), (LL_21, 1), (LL_19, 1), (LL_22, 1), (LL_3, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 3), (LW_4, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 3), (IS_7, 2), (IS_3, 1), (IS_8, 1), (IS_0, 2)","(IN_0, 4), (IN_1, 5)",36,3,"(Circuit_1, 1), (sum_diff, 2)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (select, 3), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_10
Doc_133,"(LL_28, 1), (LL_37, 1), (LL_16, 2), (LL_15, 2), (LL_27, 1), (LL_1, 4), (LL_20, 1), (LL_18, 4), (LL_17, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 4), (LW_6, 3), (LW_1, 1)",19,"(IS_2, 1), (IS_1, 4), (IS_0, 10), (IT_0, 2), (IT_2, 12), (IT_3, 1)","(IN_0, 15)",33,1,"(Circuit_1, 1)","(SimpleCircuit, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (z, 3), (G1, 1), (G2, 1), (B1, 1), (B2, 1), (B3, 1), (R1, 1), (N1, 1), (G3, 1), (R2, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_11
Doc_134,"(LL_28, 1), (LL_33, 1), (LL_1, 21), (LL_16, 2), (LL_15, 2), (LL_27, 1), (LL_20, 1), (LL_18, 4), (LL_17, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_0, 20), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",36,"(IS_2, 1), (IS_1, 4), (IS_0, 10), (IT_0, 2), (IT_2, 12), (IT_3, 1)","(IN_0, 15)",33,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (z, 3), (G1, 1), (G2, 1), (B1, 1), (B2, 1), (B3, 1), (R1, 1), (N1, 1), (G3, 1), (R2, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_11
Doc_135,"(LL_28, 1), (LL_33, 1), (LL_1, 21), (LL_16, 2), (LL_15, 2), (LL_27, 1), (LL_20, 1), (LL_18, 3), (LL_17, 2), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_0, 20), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",36,"(IS_2, 1), (IS_1, 4), (IS_0, 10), (IT_0, 2), (IT_2, 11), (IT_3, 1), (IT_1, 1)","(IN_0, 15)",32,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (z, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_11
Doc_136,"(LL_28, 1), (LL_33, 1), (LL_1, 22), (LL_16, 1), (LL_15, 2), (LL_27, 1), (LL_21, 1), (LL_19, 1), (LL_20, 1), (LL_17, 2), (LL_21, 1), (LL_18, 2), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_0, 22), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",37,"(IS_2, 1), (IS_1, 6), (IS_0, 7), (IS_3, 1), (IT_0, 2), (IT_2, 11), (IT_3, 1), (IT_1, 1)","(IN_0, 15)",37,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (z, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_11
Doc_137,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_25, 1), (LL_14, 1), (LL_44, 1), (LL_67, 1), (LL_52, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,10,"(Circuit_2, 2), (Out_1, 2), (Out_2, 3), (Out_3, 3)","(Out_1, 2), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), (Out1, 1)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_138,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_25, 1), (LL_14, 1), (LL_46, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,10,"(Circuit_2, 2), (Out_1, 2), (Out_2, 3), (Out_3, 3)","(Out_1, 2), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), (Out1, 1)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_139,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_14, 1), (LL_46, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_140,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_15, 1), (LL_46, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_141,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_15, 1), (LL_50, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_8, 2), (LW_11, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_15, 1), (IS_13, 2), (IS_0, 1)","(IN_0, 8)",52,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 10), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_142,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_15, 1), (LL_50, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_143,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_15, 1), (LL_45, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_144,"(LL_28, 1), (LL_51, 1), (LL_1, 4), (LL_26, 1), (LL_15, 1), (LL_46, 1), (LL_67, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_0, 4), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_11, 1), (IS_15, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",50,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_11
Doc_145,"(LL_33, 1), (LL_40, 1), (LL_1, 5), (LL_10, 2), (LL_15, 1), (LL_2, 1), (LL_7, 1), (LL_16, 1), (LL_14, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_0, 6), (LW_2, 1), (LW_1, 3)",30,"(IS_2, 1), (IS_4, 1), (IS_1, 3), (IS_0, 19), (IT_0, 7), (IT_6, 1), (IT_5, 16)","(IN_0, 6), (IN_1, 18)",114,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_11
Doc_146,"(LL_33, 1), (LL_40, 1), (LL_1, 5), (LL_11, 2), (LL_16, 2), (LL_2, 1), (LL_7, 1), (LL_14, 16), (LL_13, 1), (LL_10, 1)","(LW_5, 19), (LW_7, 1), (LW_0, 6), (LW_2, 1), (LW_1, 3)",30,"(IS_2, 1), (IS_4, 1), (IS_1, 3), (IS_0, 19), (IT_0, 7), (IT_6, 1), (IT_5, 16)","(IN_0, 4), (IN_1, 20)",116,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_11
Doc_147,"(LL_27, 1), (LL_48, 1), (LL_1, 1), (LL_23, 1), (LL_17, 2), (LL_16, 1), (LL_14, 1), (LL_6, 1), (LL_32, 2), (LL_4, 2), (LL_11, 1), (LL_10, 1)","(LW_5, 4), (LW_7, 1), (LW_0, 1), (LW_4, 1), (LW_2, 3), (LW_3, 1), (LW_1, 4)",15,"(IS_2, 1), (IS_6, 1), (IS_0, 8), (IS_1, 2), (IS_3, 2), (IT_0, 10), (IT_2, 2), (IT_3, 2)","(IN_0, 12), (IN_1, 2)",28,4,"(sum_diff, 4)","(sum_diff, 4), (carry, 4), (A, 4), (B, 4), (select, 3), (3, 2), (0, 3)","(module, 1), (output, 2), (input, 2), (if, 1), (begin, 2), (assign, 2), (end, 2), (else, 1), (endmodule, 1)",Prog_11
Doc_148,"(LL_28, 1), (LL_13, 1), (LL_1, 7), (LL_21, 2), (LL_22, 3), (LL_36, 1), (LL_16, 2), (LL_10, 4), (LL_23, 1), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_1, 2), (LW_0, 7), (LW_3, 2), (LW_2, 4), (LW_7, 1), (LW_4, 2), (LW_6, 3)",27,"(IS_2, 7), (IS_1, 7), (IS_6, 1), (IS_3, 4), (IS_0, 1), (IT_0, 11), (IT_2, 9)","(IN_0, 6), (IN_1, 14)",71,4,"(Circuit_1, 3), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (G1, 1), (G2, 1), (G3, 2), (G6, 4), (G4, 2), (G5, 2), (G7, 2), (G8, 2), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 3), (and, 5), (or, 2), (not, 1),  (endmodule, 1)",Prog_12
Doc_149,"(LL_28, 1), (LL_13, 1), (LL_1, 7), (LL_21, 2), (LL_22, 3), (LL_36, 1), (LL_16, 2), (LL_10, 4), (LL_23, 1), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_1, 2), (LW_0, 7), (LW_3, 2), (LW_2, 4), (LW_7, 1), (LW_4, 2), (LW_6, 3)",27,,"(IN_0, 6), (IN_1, 14)",71,4,"(Circuit_1, 3), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (G1, 1), (G2, 1), (G3, 2), (G6, 4), (G4, 2), (G5, 2), (G7, 2), (G8, 2), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 3), (and, 5), (or, 2), (not, 1),  (endmodule, 1)",Prog_12
Doc_150,"(LL_28, 1), (LL_13, 1), (LL_1, 7), (LL_21, 2), (LL_22, 3), (LL_36, 1), (LL_16, 2), (LL_10, 4), (LL_23, 1), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_1, 2), (LW_0, 7), (LW_3, 2), (LW_2, 4), (LW_7, 1), (LW_4, 2), (LW_6, 3)",27,"(IS_2, 7), (IS_1, 7), (IS_6, 1), (IS_3, 4), (IS_0, 1), (IT_0, 11), (IT_2, 9)","(IN_0, 6), (IN_1, 14)",71,4,"(Circuit_1, 3), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (G1, 1), (G2, 1), (G3, 2), (G6, 4), (G4, 2), (G5, 2), (G7, 2), (G8, 2), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 3), (and, 5), (or, 2), (not, 1),  (endmodule, 1)",Prog_12
Doc_151,"(LL_28, 1), (LL_13, 1), (LL_1, 8), (LL_21, 2), (LL_22, 3), (LL_36, 1), (LL_16, 2), (LL_10, 8), (LL_23, 1), (LL_22, 2), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_10, 1)","(LW_5, 6), (LW_1, 2), (LW_0, 8), (LW_3, 2), (LW_2, 7), (LW_7, 1), (LW_4, 2), (LW_6, 3)",32,"(IS_2, 7), (IS_1, 11), (IS_6, 1), (IS_3, 4), (IS_0, 1), (IT_0, 15), (IT_2, 9)","(IN_0, 6), (IN_1, 18)",79,4,"(Circuit_1, 3), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (G1, 1), (or, 3), (G2, 1), (T4, 3), (T5, 3), (T6, 3), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (T7, 3), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 7), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_12
Doc_152,"(LL_28, 1), (LL_13, 1), (LL_1, 3), (LL_21, 1), (LL_22, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_45, 1), (LL_72, 1), (LL_51, 1), (LL_10, 1)","(LW_5, 2), (LW_1, 2), (LW_0, 3), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1)",14,"(IS_2, 1), (IS_1, 3), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 5)",68,13,"(Circuit_2, 2), (default_nettype, 1), (Circuit_1, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_12
Doc_153,"(LL_28, 1), (LL_13, 1), (LL_1, 3), (LL_21, 1), (LL_22, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_45, 1), (LL_72, 1), (LL_51, 1), (LL_10, 1)","(LW_5, 2), (LW_1, 2), (LW_0, 3), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1)",14,"(IS_2, 1), (IS_1, 3), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 5)",68,13,"(Circuit_2, 3), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_12
Doc_154,"(LL_28, 1), (LL_13, 1), (LL_1, 3), (LL_21, 1), (LL_22, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_45, 1), (LL_72, 1), (LL_51, 1), (LL_10, 1)","(LW_5, 2), (LW_1, 2), (LW_0, 3), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1)",14,"(IS_2, 1), (IS_1, 3), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 5)",68,13,"(Circuit_2, 3), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_12
Doc_155,"(LL_33, 1), (LL_36, 1), (LL_14, 1), (LL_22, 1), (LL_1, 1), (LL_10, 1), (LL_30, 1), (LL_31, 16), (LL_13, 2)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 17)","(IN_0, 3), (IN_4, 4), (IN_8, 17)",420,3,"(UDP_Majority_4, 1), (UDP_02467, 1)","(UDP_02467, 1), (z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_12
Doc_156,"(LL_33, 1), (LL_38, 1), (LL_14, 1), (LL_22, 1), (LL_1, 3), (LL_40, 1), (LL_18, 1), (LL_26, 1), (LL_14, 1), (LL_34, 1), (L_35, 16), (LL_17, 2), (LL_10, 1)","(LW_5, 20), (LW_7, 2), (LW_2, 2), (LW_0, 3), (LW_1, 4)",31,"(IS_2, 1), (IS_6, 2), (IS_1, 2), (IS_4, 2), (IS_0, 4), (IS_15, 17)","(IN_0, 3), (IN_4, 4), (IN_8, 4), (IN_12, 17) ",531,5,"(UDP_Majority_4, 2), (UDP_02467, 1)","(z, 5), (a, 5), (b, 5), (c, 5), (d, 5), (UDP_02467, 1), (0, 43), (1, 37)","(module, 1), (output, 2), (input, 2), (primitive, 1), (endtable, 1), (endprimitive, 1), (endmodule, 1)",Prog_12
Doc_157,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 2), (LL_10, 1), (LL_30, 1), (LL_31, 16), (LL_13, 2)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 1), (IS_7, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 17)","(IN_0, 3), (IN_4, 4), (IN_8, 17) ",421,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_12
Doc_158,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 2), (LL_10, 1), (LL_30, 1), (LL_31, 16), (LL_13, 2)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_17, 1), (IS_15, 16)","(IN_0, 3), (IN_4, 5), (IN_8, 16) ",418,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_12
Doc_159,"(LL_27, 1), (LL_48, 1), (LL_30, 1), (LL_13, 1), (LL_1, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_3, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_5, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 3)",26,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 2), (0, 1), (3, 1)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_12
Doc_160,"(LL_27, 1), (LL_48, 1), (LL_30, 1), (LL_13, 1), (LL_1, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_3, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_5, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 3)",26,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 2), (0, 1), (3, 1)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_12
Doc_161,"(LL_27, 1), (LL_48, 1), (LL_30, 1), (LL_13, 1), (LL_1, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_3, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_5, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 3)",26,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 2), (0, 1), (3, 1)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_12
Doc_162,"(LL_27, 1), (LL_48, 1), (LL_30, 1), (LL_23, 1), (LL_1, 2), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 2), (LW_0, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 3), (IS_5, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 3)",26,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 2), (0, 1), (3, 3)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_12
Doc_163,"(LL_28, 1), (LL_35, 1), (LL_15, 2), (LL_33, 1), (LL_1, 1), (LL_24, 1), (LL_22, 1), (LL_21, 3), (LL_25, 1), (LL_18, 1), (LL_23, 1), (LL_20, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 3), (IS_5, 4), (IS_3, 2), (IS_7, 1), (IS_4, 4), (IS_0, 1)","(IN_0, 15)",55,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_13
Doc_164,"(LL_28, 2), (LL_52, 1), (LL_19, 1), (LL_1, 1), (LL_40, 1), (LL_61, 1), (LL_44, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_5, 1), (IS_0, 1)","(IN_0, 8)",27,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_13
Doc_165,"(LL_33, 1), (LL_42, 1), (LL_10, 1), (LL_18, 1), (LL_6, 1), (LL_15, 1), (LL_14, 15), (LL_9, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_1, 3)",23,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 7), (IT_6, 1), (IT_5, 15)","(IN_0, 8), (IN_1, 15)",109,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_13
Doc_166,"(LL_33, 1), (LL_42, 1), (LL_10, 1), (LL_18, 1), (LL_6, 1), (LL_15, 1), (LL_14, 15), (LL_9, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_1, 3)",23,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 7), (IT_6, 1), (IT_5, 15)","(IN_0, 8), (IN_1, 15)",109,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_13
Doc_167,"(LL_33, 1), (LL_42, 1), (LL_10, 1), (LL_18, 1), (LL_6, 1), (LL_15, 1), (LL_14, 15), (LL_9, 1), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 7), (IT_6, 1), (IT_5, 15)","(IN_0, 8), (IN_1, 16)",115,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_13
Doc_168,"(LL_27, 1), (LL_49, 1), (LL_26, 1), (LL_23, 1), (LL_22, 1), (LL_24, 1), (LL_44, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_6, 1), (IS_5, 2), (IS_10, 1), (IS_7, 1), (IS_11, 1), (IS_0, 1)","(IN_0, 8)",46,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_13
Doc_169,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_14, 1), (LL_22, 12), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_3, 1), (LW_6, 6), (LW_4, 6), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_1, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",116,0,0,"(A, 9), (B, 9), (Y, 8), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (y, 6), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_170,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_14, 1), (LL_22, 12), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_3, 1), (LW_6, 6), (LW_4, 6), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_1, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",116,0,0,"(A, 9), (B, 9), (Y, 14), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_171,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_14, 1), (LL_22, 12), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_3, 1), (LW_6, 6), (LW_4, 6), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_1, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",116,0,0,"(A, 9), (B, 9), (Y, 14), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_172,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_14, 1), (LL_22, 12), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_3, 1), (LW_6, 6), (LW_4, 6), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_1, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",115,0,0,"(A, 9), (B, 9), (Y, 14), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_173,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_17, 1), (LL_22, 12), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_6, 6), (LW_4, 7), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_1, 1), (IS_6, 3), (IS_5, 1), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",118,0,0,"(A, 9), (B, 9), (Y, 14), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (or, 1), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_174,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_22, 13), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_6, 7), (LW_4, 6), (LW_1, 1)",19,"(IS_2, 1), (IS_4, 1), (IS_3, 2), (IS_8, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 18)",120,0,0,"(A, 9), (B, 9), (Y, 15), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (or, 2), (if, 6), (else, 6), (endmodule, 1)",Prog_13
Doc_175,"(LL_26, 2), (LL_20, 1), (LL_23, 1), (LL_1, 1), (LL_17, 1), (LL_6, 1), (LL_22, 6), (LL_15, 6), (LL_4, 10), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_4, 7), (LW_1, 3), (LW_6, 6)",21,"(IS_2, 1), (IS_4, 1), (IS_3, 1), (IS_8, 1), (IS_5, 1), (IS_6, 4), (IS_10, 6), (IS_7, 2), (IS_0, 1)","(IN_0, 20)",76,0,0,"(A, 9), (B, 9), (Y, 14), (reg, 1), (5, 3), (0, 10), (3, 3), (1, 8), (4, 2), (2, 2)","(module, 1), (output, 1), (input, 1), (always, 1), (or, 2), (begin, 1), (if, 6), (else, 6), (end, 1), (endmodule, 1)",Prog_13
Doc_176,"(LL_31, 1), (LL_57, 1), (LL_18, 4), (LL_28, 2), (LL_16, 3), (LL_1, 2), (LL_54, 1), (LL_10, 2), (LL_61, 1), (LL_28, 1), (LL_17, 1), (LL_48, 1), (LL_20, 2), (LL_24, 1), (LL_44, 1), (LL_32, 1)","(LW_5, 6), (LW_7, 4), (LW_4, 2), (LW_2, 4), (LW_0, 2), (LW_6, 3), (LW_1, 2), (LW_8, 1)",24,"(IS_2, 1), (IS_4, 1), (IS_3, 8), (IS_8, 1), (IS_0, 3), (IS_6, 4), (IS_7, 2)","(IN_0, 22)",57,17,"(Carry_out, 8), (Carry_in, 6), (BCD_Adder, 1), (Adder_0, 1), (Adder_1, 1)","(Adder, 3), (Sum, 5), (Carry_out, 8), (Addend, 6), (Augend, 6), (Carry_in, 6), (3, 7), (0, 6), (BCD_Adder, 1), (Z, 7), (S, 3), (k, 3), (w1, 3), (w2, 3), (w3, 2), (Adder_0, 1), (2, 1), (1, 3), (b0, 2), (Adder_1, 1), (F, 1)","(module, 2), (output, 4), (input, 4), (assign, 2), (endmodule, 2), (wire, 2), (and, 2), (or, 1)",Prog_13
Doc_177,"(LL_31, 1), (LL_57, 1), (LL_18, 4), (LL_28, 2), (LL_16, 3), (LL_1, 2), (LL_54, 1), (LL_10, 2), (LL_61, 1), (LL_28, 1), (LL_17, 1), (LL_48, 1), (LL_20, 2), (LL_24, 1), (LL_44, 1), (LL_34, 1)","(LW_5, 6), (LW_7, 4), (LW_4, 2), (LW_2, 4), (LW_0, 2), (LW_6, 3), (LW_1, 2), (LW_8, 1)",24,"(IS_2, 4), (IS_6, 4), (IS_1, 8), (IS_3, 3), (IS_8, 1), (IS_0, 2)","(IN_0, 22)",57,17,"(Carry_out, 8), (Carry_in, 6), (BCD_Adder, 1), (Adder_0, 1), (Adder_1, 1)","(Adder, 3), (Sum, 6), (Carry_out, 8), (Addend, 6), (Augend, 6), (Carry_in, 6), (3, 7), (0, 6), (BCD_Adder, 1), (Z, 7), (S, 3), (k, 3), (w1, 3), (w2, 3), (w3, 2), (Adder_0, 1), (2, 1), (1, 3), (b0, 2), (Adder_1, 1)","(module, 2), (output, 4), (input, 4), (assign, 2), (endmodule, 2), (wire, 2), (and, 2), (or, 1)",Prog_13
Doc_178,"(LL_28, 1), (LL_31, 1), (LL_16, 2), (LL_30, 1), (LL_1, 5), (LL_22, 1), (LL_20, 2), (LL_23, 1), (LL_19, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 6), (LW_6, 3), (LW_1, 1)",21,"(IS_2, 1), (IS_1, 4), (IS_0, 10), (IT_0, 3), (IT_1, 1), (IT_2, 11)","(IN_0, 3), (IN_2, 12)",55,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (w5, 3), (w6, 3), (w7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_14
Doc_179,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_1, 1), (LL_41, 1), (LL_62, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_4, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",31,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_14
Doc_180,"(LL_33, 1), (LL_38, 1), (LL_12, 1), (LL_18, 2), (LL_1, 1), (LL_8, 1), (LL_19, 16), (LL_11, 1), (LL_14, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 3), (IS_1, 2), (IS_0, 2), (IS_9, 1), (IS_5, 16)","(IN_0, 4), (IN_2, 4), (IN_6, 16)",201,4,"(UDP_Majority_4, 2)","(Z, 3), (A, 3), (B, 3), (C, 3), (D, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_14
Doc_181,"(LL_28, 1), (LL_48, 1), (LL_24, 1), (LL_21, 1), (LL_20, 1), (LL_22, 1), (LL_43, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_3, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_7, 1), (IS_9, 1), (IS_8, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",42,4,"(Circuit_1, 1), (sum_diff, 3)","(AdderSub, 1), (sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 1), (0, 1)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_14
Doc_182,"(LL_28, 1), (LL_31, 1), (LL_15, 1), (LL_14, 1), (LL_29, 2), (LL_21, 1), (LL_19, 3), (LL_2, 1), (LL_18, 2), (LL_1, 2), (LL_17, 1), (LL_27, 1), (LL_10, 1)","(LW_5, 5), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 4), (LW_0, 3), (LW_1, 1)",18,"(IS_2, 2), (IS_1, 4), (IS_0, 8), (IS_8, 1), (IT_0, 3), (IT_2, 10), (IT_1, 1), (IT_3, 1)","(IN_0, 7), (IN_1, 7), (IN_4, 1)",52,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (w5, 3), (w6, 3), (w7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (19, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_14
Doc_183,"(LL_28, 1), (LL_31, 1), (LL_15, 1), (LL_14, 1), (LL_29, 2), (LL_21, 1), (LL_19, 3), (LL_2, 1), (LL_18, 3), (LL_1, 2), (LL_17, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_0, 3), (LW_1, 1)",18,"(IS_2, 1), (IS_1, 4), (IS_0, 9), (IS_8, 1), (IT_0, 3), (IT_2, 11), (IT_1, 1)","(IN_0, 8), (IN_1, 7)",45,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (w5, 3), (w6, 3), (w7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_14
Doc_184,"(LL_27, 1), (LL_48, 1), (LL_23, 1), (LL_20, 1), (LL_19, 1), (LL_21, 1), (LL_42, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_3, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_7, 1), (IS_9, 1), (IS_8, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 8)",37,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (3, 1), (0, 1)","(module, 1), (select, 3), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_14
Doc_185,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_21, 1), (LL_20, 1), (LL_22, 1), (LL_46, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_3, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 2), (IS_7, 1), (IS_9, 1), (IS_8, 1), (IS_0, 1)","(IN_0, 5), (IN_1, 5)",45,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (3, 1), (0, 1)","(module, 1), (select, 3), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_14
Doc_186,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_21, 1), (LL_20, 1), (LL_22, 1), (LL_46, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 2), (IS_7, 1), (IS_4, 1), (IS_8, 1), (IS_0, 1)","(IN_0, 5), (IN_1, 5)",40,0,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (3, 2), (0, 2)","(module, 1), (select, 3), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_14
Doc_187,"(LL_26, 2), (LL_20, 1), (LL_22, 1), (LL_1, 1), (LL_19, 3), (LL_8, 1), (LL_15, 1), (LL_21, 3), (LL_6, 1), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_4, 3), (LW_1, 3), (LW_3, 4)",15,"(IS_2, 5), (IS_4, 1), (IS_3, 5), (IS_0, 3), (IS_8, 1), (IS_0, 1)","(IN_0, 3), (IN_2, 5), (IN_4, 3), (IN_6, 3)",69,17,0,"(A, 6), (B, 6), (Y, 5), (input, 1), (3, 1), (0, 2), (5, 1), (6, 3) ","(module, 1), (input, 1), (output, 1), (reg, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_14
Doc_188,"(LL_31, 1), (LL_61, 1), (LL_29, 1), (LL_23, 2), (LL_19, 1), (LL_25, 2), (LL_21, 1), (LL_16, 2), (LL_2, 4), (LL_36, 1), (LL_7, 1), (LL_37, 1), (LL_26, 1), (LL_17, 1), (LL_13, 1), (LL_18, 1), (LL_6, 1), (LL_5, 1), (LL_3, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_4, 9), (LW_2, 4), (LW_0, 5), (LW_1, 4), (LW_3, 1)",27,"(IS_2, 11), (IS_6, 1), (IS_3, 4), (IS_1, 1), (IS_0, 5), (IT_0, 19), (IT_1, 3)","(IN_0, 3), (IN_1, 10), (IN_2, 9)",78,4,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 4), (sum_temp, 7)","(BCD_Adder, 1), (sum, 5), (Carry_out, 5), (Addend, 4), (Augend, 4), (Carry_in, 4), (3, 5), (0, 11), (reg, 3), (4, 1), (sum_temp, 7), (9, 1), (6, 1), (1, 1)","(module, 1), (input, 2), (output, 2), (always, 1), (begin, 3), (if, 1), (end, 3), (else, 1), (endmodule, 1)",Prog_14
Doc_189,"(LL_30, 1), (LL_22, 1), (LL_1, 3), (LL_57, 1), (LL_11, 1), (LL_32, 3), (LL_40, 1), (LL_31, 1), (LL_19, 2), (LL_36, 4), (LL_24, 2), (LL_9, 1), (LL_10, 1)","(LW_5, 3), (LW_2, 2), (LW_0, 3), (LW_9, 1), (LW_7, 1), (LW_3, 4), (LW_6, 6), (LW_1, 2)",22,"(IS_2, 2), (IS_1, 2), (IS_8, 1), (IS_6, 7), (IS_5, 2), (IS_3, 3), (IS_0, 2)","(IN_0, 7), (IN_1, 4), (IN_2, 2), (IN_6, 6)",119,3,"(default_nettype, 1), (reset_b, 3)","(default_nettype, 1), (none, 1), (A, 2), (x, 7), (y, 7), (clk, 2), (reset_b, 3), (reg, 1), (state, 12), (S0, 7), (1, 2), (b0, 1), (S1, 6), (b1, 1), (posedge, 1), (negedge, 1), (0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 1), (if, 7), (else, 7), (case, 1), (endcase, 1), (assign, 1), (endmodule, 1)",Prog_14
Doc_190,"(LL_30, 1), (LL_57, 1), (LL_1, 2), (LL_11, 1), (LL_32, 3), (LL_40, 1), (LL_31, 1), (LL_19, 2), (LL_36, 4), (LL_24, 2), (LL_9, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_0, 2), (LW_2, 1), (LW_7, 1), (LW_3, 4), (LW_6, 6), (LW_1, 2)",20,"(IS_2, 2), (IS_8, 1), (IS_1, 1), (IS_6, 7), (IS_5, 2), (IS_3, 3), (IS_0, 2)","(IN_0, 6), (IN_1, 4), (IN_2, 2), (IN_6, 6)",118,0,"(reset_b, 3)","(A, 2), (x, 7), (y, 7), (clk, 2), (reset_b, 3), (reg, 1), (state, 12), (S0, 7), (1, 2), (b0, 1), (S1, 6), (b1, 1), (0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 1), (if, 7), (else, 7), (case, 1), (endcase, 1), (assign, 1), (endmodule, 1)",Prog_14
Doc_191,"(LL_26, 1), (LL_25, 1), (LL_20, 1), (LL_22, 1), (LL_1, 2), (LL_19, 3), (LL_8, 1), (LL_15, 1), (LL_21, 3), (LL_19, 2), (LL_6, 1), (LL_10, 1)","(LW_5, 4), (LW_0, 2), (LW_4, 3), (LW_1, 3), (LW_3, 4)",16,"(IS_2, 5), (IS_3, 6), (IS_0, 3)","(IN_0, 3), (IN_2, 5), (IN_4, 3), (IN_6, 3)",68,1,0,"(X, 6), (Y, 6), (Z, 5), (3, 1), (0, 2), (reg, 1), (5, 1), (Begin, 1), (6, 3), (Y100011, 1), (Y010101, 1), (Y011010, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_14
Doc_192,"(LL_26, 1), (LL_17, 1), (LL_1, 3), (LL_25, 1), (LL_20, 1), (LL_22, 1), (LL_19, 1), (LL_8, 1), (LL_15, 1) (LL_21, 3), (LL_19, 2), (LL_6, 1), (LL_10, 1)","(LW_5, 4), (LW_1, 4), (LW_0, 3), (LW_4, 3), (LW_3, 4)",18,"(IS_2, 5), (IS_0, 4), (IS_3, 6)","(IN_0, 4), (IN_2, 5), (IN_4, 3), (IN_6, 3)",68,0,"(default_nettype, 1)","(default_nettype, 1), (X, 6), (Y, 6), (Z, 5), (3, 1), (0, 2), (reg, 1), (5, 1), (Begin, 1), (6, 3), (Y100011, 1), (Y010101, 1), (Y011010, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_14
Doc_193,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_36, 1), (LL_15, 1), (LL_14, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 1), (LW_7, 1), (LW_4, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 7)",15,3,"(Circuit_1, 1), (default_nettype, 1), (Simple_C1, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Simple_C1, 1), (A, 2), (B, 2), (C, 2), (F1, 2), (F2, 2)","(module, 1), (output, 1), (input, 1), (endmodule, 1)",Prog_15
Doc_194,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_36, 1), (LL_15, 1), (LL_14, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 1), (LW_7, 1), (LW_4, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 7)",15,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 2), (B, 2), (C, 2), (F1, 2), (F2, 2)","(module, 1), (output, 1), (input, 1), (endmodule, 1)",Prog_15
Doc_195,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_36, 1), (LL_15, 1), (LL_15, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 1), (LW_7, 1), (LW_4, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 7)",15,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 2), (B, 2), (C, 2), (F1, 2), (F2, 2)","(module, 1), (output, 1), (input, 1), (endmodule, 1)",Prog_15
Doc_196,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_36, 1), (LL_15, 1), (LL_14, 1), (LL_33, 1), (LL_80, 1), (LL_56, 1), (LL_16, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 1), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_22, 1), (LW_15, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_7, 1), (IS_17, 1), (IS_11, 1), (IS_0, 1)","(IN_0, 11)",52,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1), ","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 1), (or, 1), (not, 1), (endmodule, 1)",Prog_15
Doc_197,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_36, 1), (LL_15, 1), (LL_15, 1), (LL_33, 1), (LL_80, 1), (LL_56, 1), (LL_16, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 1), (LW_7, 1), (LW_4, 2), (LW_8, 1), (LW_22, 1), (LW_15, 1), (LW_1, 1)",12,"(IS_2, 3), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_7, 1), (IS_17, 1), (IS_11, 1), (IS_0, 1)","(IN_0, 11)",52,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1), ","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 1), (or, 1), (not, 1), (endmodule, 1)",Prog_15
Doc_198,"(LL_28, 1), (LL_21, 2), (LL_22, 1), (LL_49, 2), (LL_18, 1), (LL_77, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 2), (LW_2, 1), (LW_9, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 10)",59,11,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_15
Doc_199,"(LL_28, 1), (LL_21, 2), (LL_22, 1), (LL_49, 2), (LL_18, 1), (LL_77, 1), (LL_53, 1), (LL_1, 3), (LL_10, 1)","(LW_5, 2), (LW_3, 2), (LW_2, 1), (LW_9, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_0, 3), (LW_1, 1)",13,"(IS_2, 2), (IS_1, 2), (IS_6, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 10)",59,11,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_15
Doc_200,"(LL_28, 2), (LL_21, 1), (LL_22, 1), (LL_49, 2), (LL_19, 1), (LL_77, 1), (LL_53, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_5, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 10)",61,12,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_15
Doc_201,"(LL_28, 2), (LL_21, 1), (LL_22, 1), (LL_51, 1), (LL_19, 1), (LL_49, 1), (LL_77, 1), (LL_53, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_1, 2), (IS_7, 1), (IS_3, 1), (IS_5, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 10)",62,12,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_15
Doc_202,"(LL_28, 2), (LL_21, 1), (LL_22, 1), (LL_51, 1), (LL_19, 1), (LL_50, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 1), (LW_2, 1), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_1, 2), (IS_7, 1), (IS_3, 1), (IS_5, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 10)",62,12,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 2), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_15
Doc_203,"(LL_33, 1), (LL_21, 1), (LL_22, 1), (LL_1, 1), (LL_10, 16), (LL_18, 1), (LL_6, 1), (LL_15, 1), (LL_11, 1), (LL_9, 1), (LL_13, 1)","(LW_5, 19), (LW_3, 1), (LW_2, 2), (LW_0, 1), (LW_7, 1), (LW_1, 3)",27,"(IS_2, 1), (IS_1, 3), (IS_7, 1), (IS_4, 16), (IS_0, 3), (IS_6, 1), (IS_5, 1)","(IN_0, 26)",87,5,"(UDP_Majority_4, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_15
Doc_204,"(LL_33, 1), (LL_43, 1), (LL_10, 1), (LL_18, 1), (LL_6, 1), (LL_15, 1), (LL_17, 16), (LL_9, 1), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_7, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_6, 1), (IS_5, 16)","(IN_0, 8), (IN_4, 16)",164,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_15
Doc_205,"(LL_27, 1), (LL_49, 2), (LL_18, 1), (LL_14, 2), (LL_23, 1), (LL_1, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_2, 2), (LW_4, 1), (LW_8, 1), (LW_0, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_3, 1), (IS_1, 2), (IS_8, 1), (IS_0, 1)","(IN_0, 8)",23,2,"(sum_diff, 2)","(sum_diff, 2), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (input, 2), (output, 2), (assign, 2), (endmodule, 1)",Prog_15
Doc_206,"(LL_27, 1), (LL_49, 1), (LL_18, 1), (LL_14, 2), (LL_23, 1), (LL_47, 1), (LL_1, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_2, 2), (LW_4, 1), (LW_8, 1), (LW_0, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_3, 1), (IS_1, 2), (IS_8, 1), (IS_0, 1)","(IN_0, 8)",23,3,"(sum_diff, 3)","(sum_diff, 2), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (input, 2), (output, 2), (assign, 2), (endmodule, 1)",Prog_15
Doc_207,"(LL_26, 2), (LL_20, 1), (LL_22, 1), (LL_1, 1), (LL_19, 3), (LL_8, 1), (LL_15, 1), (LL_21, 3), (LL_6, 1), (LL_10, 1)","(LW_5, 4), (LW_0, 1), (LW_4, 3), (LW_1, 3), (LW_3, 4)",15,"(IS_2, 5), (IS_4, 1), (IS_3, 5), (IS_0, 3)","(IN_0, 3), (IN_2, 5), (IN_4, 3), (IN_6, 3)",69,0,0,"(A, 6), (B, 6), (Y, 5), (3, 1), (0, 2), (reg, 1), (5, 1), (6, 3), (b100011, 1), (b011010, 1), (b010101, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",Prog_15
Doc_208,"(LL_28, 2), (LL_36, 1), (LL_19, 2), (LL_37, 1), (LL_1, 1), (LL_26, 1), (LL_25, 2), (LL_23, 3), (LL_21, 1), (LL_24, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_0, 1), (LW_6, 3), (LW_1, 1)",16,"(IS_2, 2), (IS_6, 1), (IS_3, 2), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1)","(IN_0, 3), (IN_4, 12)",106,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (w5, 3), (w6, 3), (w7, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",Prog_16
Doc_209,"(LL_28, 1), (LL_52, 1), (LL_48, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 1), (LW_9, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",65,8,"(Circuit_2, 2), (Out_1, 2), (Out_2, 2), (Out_3, 2)","(Out_1, 2), (Out_2, 2), (Out_3, 2), (A, 4), (B, 6), (C, 8), (D, 6)","(module, 1), (assign, 3), (endmodule, 1)",Prog_16
Doc_210,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_22, 1), (LL_6, 1), (LL_48, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",85,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_16
Doc_211,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 1), (LL_10, 1), (LL_20, 6), (LL_13, 2)","(LW_5, 8), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",14,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_5, 6)","(IN_0, 3), (IN_4, 4), (IN_8, 6)",107,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 4), (1, 21)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_212,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 1), (LL_10, 1), (LL_30, 6), (LL_13, 2)","(LW_5, 8), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",14,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 6)","(IN_0, 3), (IN_4, 4), (IN_8, 6)",167,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 4), (1, 21)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_213,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 1), (LL_10, 1), (LL_30, 1), (LL_31, 5), (LL_13, 2)","(LW_5, 8), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",14,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 6)","(IN_0, 3), (IN_4, 4), (IN_8, 6)",167,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 4), (1, 21)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_214,"(LL_33, 1), (LL_42, 1), (LL_14, 1), (LL_22, 1), (LL_1, 2), (LL_10, 1), (LL_30, 1), (LL_31, 16), (LL_13, 2)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 17)","(IN_0, 3), (IN_4, 4), (IN_8, 17)",420,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_215,"(LL_33, 1), (LL_41, 1), (LL_14, 1), (LL_22, 1), (LL_1, 2), (LL_10, 1), (LL_31, 17), (LL_13, 2)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 1), (IS_5, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 17)","(IN_0, 3), (IN_4, 4), (IN_8, 17)",419,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_216,"(LL_33, 1), (LL_41, 1), (LL_14, 1), (LL_22, 1), (LL_1, 2), (LL_10, 1), (LL_31, 16), (LL_13, 2)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 1), (IS_5, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_15, 16)","(IN_0, 3), (IN_4, 4), (IN_8, 16)",396,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_16
Doc_217,"(LL_27, 1), (LL_49, 1), (LL_33, 1), (LL_34, 1), (LL_1, 1), (LL_55, 1)","(LW_5, 2), (LW_7, 1), (LW_8, 2), (LW_0, 1)",6,"(IS_2, 2), (IS_6, 1), (IS_3, 1), (IS_10, 1)","(IN_0, 2), (IN_4, 3)",35,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 3), (0, 3)","(module, 1), (output, 1), (input, 1), (assign, 1)",Prog_16
Doc_218,"(LL_27, 1), (LL_49, 1), (LL_33, 1), (LL_34, 1), (LL_1, 1), (LL_55, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_8, 2), (LW_0, 1), (LW_1, 1)",7,"(IS_2, 2), (IS_6, 1), (IS_3, 1), (IS_10, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",35,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 3), (0, 3)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_16
Doc_219,"(LL_27, 1), (LL_49, 1), (LL_34, 1), (LL_36, 1), (LL_1, 1), (LL_55, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_8, 2), (LW_0, 1), (LW_1, 1)",7,"(IS_2, 1), (IS_6, 1), (IS_3, 1), (IS_5, 1), (IS_10, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",38,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 3), (0, 3)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_16
Doc_220,"(LL_27, 1), (LL_18, 1), (LL_34, 1), (LL_35, 1), (LL_7, 1), (LL_1, 1), (LL_55, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 1), (LW_8, 2), (LW_0, 2), (LW_1, 1)",8,"(IS_2, 2), (IS_3, 1), (IS_5, 1), (IS_10, 1), (IS_0, 2)","(IN_0, 3), (IN_4, 4)",38,2,"(sum_diff, 2)","(3, 3), (0, 3), (sum_diff, 2), (carry, 2), (A, 3), (B, 3), (select, 2)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_16
Doc_221,"(LL_27, 1), (LL_18, 1), (LL_34, 1), (LL_35, 1), (LL_7, 1), (LL_1, 1), (LL_53, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 1), (LW_8, 2), (LW_0, 2), (LW_1, 1)",8,"(IS_2, 2), (IS_3, 1), (IS_5, 1), (IS_10, 1), (IS_0, 2)","(IN_0, 3), (IN_4, 4)",38,2,"(sum_diff, 2)","(3, 3), (0, 3), (sum_diff, 2), (carry, 2), (A, 3), (B, 3), (select, 2)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_16
Doc_222,"(LL_27, 1), (LL_18, 1), (LL_34, 1), (LL_36, 1), (LL_16, 1), (LL_7, 1), (LL_1, 1), (LL_23, 2), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_2, 1), (LW_8, 1), (LW_3, 1), (LW_0, 2), (LW_4, 2), (LW_6, 1), (LW_1, 1)",11,"(IS_2, 3), (IS_3, 1), (IS_5, 3), (IS_0, 2), (IS_6, 1)","(IN_0, 3), (IN_4, 7)",58,2,"(sum_diff, 2)","(3, 3), (0, 3), (sum_diff, 2), (carry, 2), (A, 3), (B, 3), (select, 2), (w1, 3), (w2, 3)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",Prog_16
Doc_223,"(LL_28, 1), (LL_36, 1), (LL_16, 3), (LL_20, 1), (LL_19, 3), (LL_18, 4), (LL_22, 1), (LL_17, 1), (LL_10, 1), (LL_1, 1)","(LW_5, 7), (LW_7, 1), (LW_3, 1), (LW_4, 3), (LW_6, 3), (LW_1, 1), (LW_0, 1)",17,"(IS_2, 9), (IS_6, 1), (IS_3, 1), (IS_1, 4), (IS_0, 1)","(IN_0, 3), (IN_1, 13)",44,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (G1, 1), (G2, 1), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G3, 1), (G5, 1), (G6, 1), (G4, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 2), (and, 5), (or, 3), (not, 1),  (endmodule, 1)",Prog_17
Doc_224,"(LL_28, 1), (LL_51, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_38, 1), (LL_56, 1), (LL_40, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_7, 1), (IS_12, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",47,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_225,"(LL_28, 1), (LL_53, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_38, 1), (LL_56, 1), (LL_40, 1), (LL_10, 1)","(LW_5, 2), (LW_10, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_7, 1), (IS_12, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",47,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_226,"(LL_28, 1), (LL_54, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_38, 1), (LL_56, 1), (LL_40, 1), (LL_10, 1)","(LW_5, 2), (LW_10, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_7, 1), (IS_12, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",47,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_227,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_38, 1), (LL_56, 1), (LL_40, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_7, 1), (IS_12, 1), (IS_9, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",47,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_228,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_42, 1), (LL_67, 1), (LL_44, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_20, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",63,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_229,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_1, 3), (LL_44, 1), (LL_70, 1), (LL_46, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_20, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 6), (IN_1, 2)",63,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",Prog_17
Doc_230,"(LL_33, 1), (LL_36, 1), (LL_12, 1), (LL_15, 1), (LL_1, 1), (LL_13, 2), (LL_14, 15), (LL_11, 1)","(LW_5, 17), (LW_7, 1), (LW_2, 1), (LW_4, 1), (LW_0, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_1, 3), (IS_0, 19), (IT_0, 7), (IT_5, 16)","(IN_0, 3), (IN_2, 4), (IN_1, 16)",109,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 1), (A, 1), (B, 1), (C, 1), (D, 1), (Z, 1), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_231,"(LL_33, 1), (LL_36, 1), (LL_12, 1), (LL_15, 1), (LL_1, 2), (LL_8, 1), (LL_13, 2), (LL_14, 15), (LL_11, 1)","(LW_5, 17), (LW_7, 1), (LW_2, 1), (LW_4, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 1), (IS_1, 3), (IS_0, 19), (IT_0, 7), (IT_5, 16)","(IN_0, 3), (IN_2, 4), (IN_1, 16)",109,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 2), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_232,"(LL_33, 1), (LL_38, 1), (LL_12, 1), (LL_15, 1), (LL_1, 2), (LL_8, 1), (LL_13, 2), (LL_14, 15), (LL_11, 1)","(LW_5, 17), (LW_7, 1), (LW_2, 1), (LW_4, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 7), (IT_5, 16)","(IN_0, 3), (IN_2, 4), (IN_1, 16)",110,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 2), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_233,"(LL_33, 1), (LL_38, 1), (LL_13, 2), (LL_18, 1), (LL_2, 2), (LL_9, 1), (LL_14, 1), (LL_15, 15), (LL_12, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 7), (IT_5, 16)","(IN_0, 3), (IN_3, 4), (IN_2, 16)",132,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_234,"(LL_33, 1), (LL_38, 1), (LL_13, 2), (LL_18, 1), (LL_2, 2), (LL_9, 1), (LL_16, 1), (LL_15, 15), (LL_12, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 7), (IT_5, 16)","(IN_0, 3), (IN_3, 4), (IN_2, 16)",132,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_235,"(LL_33, 1), (LL_38, 1), (LL_13, 1), (LL_18, 1), (LL_2, 2), (LL_9, 1), (LL_16, 1), (LL_15, 15), (LL_25, 1), (LL_12, 1), (LL_14, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",26,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IS_15, 1), (IT_0, 8), (IT_5, 16)","(IN_0, 3), (IN_3, 4), (IN_2, 17)",150,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_17
Doc_236,"(LL_27, 1), (LL_49, 1), (LL_1, 4), (LL_23, 1), (LL_14, 2), (LL_18, 1), (LL_51, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_0, 4), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 2), (IS_6, 1), (IS_1, 2), (IS_3, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 2), (IN_3, 4), (IN_2, 17), (IN_1, 1)",27,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",Prog_17
Doc_237,"(LL_31, 1), (LL_61, 1), (LL_21, 2), (LL_17, 1), (LL_19, 2), (LL_1, 3), (LL_14, 2), (LL_22, 1), (LL_26, 1), (LL_13, 2), (LL_6, 1), (LL_34, 1), (LL_13, 1), (LL_7, 1), (LL_5, 1), (LL_4, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_0, 4), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",22,"(IS_2, 6), (IS_6, 2), (IS_1, 2), (IS_3, 3), (IS_0, 5), (IS_4, 1)","(IN_0, 8)",49,7,"(BCD_Adder, 1), (Carry_out, 3), (Carry_in, 3)","(BCD_Adder, 1), (Sum, 3), (Carry_out, 3), (Addend, 3), (Augend, 3), (Carry_in, 3), (3, 4), (0, 5), (reg, 1), (4, 2), (d3, 7), (9, 1), (6, 1)","(module, 1), (input, 3), (output, 2), (assign, 2), (always, 1), (begin, 2), (if, 1), (end, 2), (endmodule, 1)",Prog_17
Doc_238,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 2), (LL_36, 1), (LL_17, 2), (LL_39, 1), (LL_86, 1), (LL_18, 1), (LL_60, 1), (LL_10, 1)","(LW_5, 1), (LW_3, 2), (LW_2, 1), (LW_0, 2), (LW_7, 1), (LW_4, 2), (LW_9, 1), (LW_22, 1), (LW_1, 1)",13,"(IS_2, 3), (IS_1, 2), (IS_6, 1), (IS_3, 1), (IS_8, 1), (IS_21, 1), (IS_13, 1), (IS_0, 1), (IT_0, 5), (IT_1, 6) ","(IN_0, 5), (IN_1, 6)",71,3,"(Circuit_1, 2), (default_nettype, 1)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 1), (w5, 3), (G1, 1), (G6, 1), (G7, 1), (G9, 1), (G4, 1), (G5, 1), (or, 1), (G3, 1), (G8, 1), (G2, 1)","(module, 1), (input, 1), (output, 1), (wire, 1), (and, 1), (not, 1), (or, 1), (endmodule, 1)",Prog_18
Doc_239,"(LL_28, 1), (LL_52, 1), (LL_19, 1), (LL_29, 1), (LL_142, 1), (LL_10, 1), (LL_1, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1), (LW_0, 1)",7,"(IS_2, 1), (IS_8, 1), (IS_4, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",63,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_18
Doc_240,"(LL_28, 1), (LL_52, 1), (LL_19, 1), (LL_29, 1), (LL_45, 1), (LL_66, 1), (LL_47, 1), (LL_10, 1), (LL_1, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1), (LW_0, 1)",9,"(IS_2, 1), (IS_8, 1), (IS_4, 1), (IS_3, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",65,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_18
Doc_241,"(LL_28, 1), (LL_52, 1), (LL_19, 1), (LL_29, 1), (LL_45, 1), (LL_66, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_4, 1), (IS_3, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 15)",65,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",Prog_18
Doc_242,"(LL_33, 1), (LL_38, 1), (LL_11, 1), (LL_16, 1), (LL_1, 2), (LL_7, 1), (LL_16, 1), (LL_15, 15), (LL_10, 1), (LL_14, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 6), (IT_7, 1), (IT_5, 15), (IS_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 15)",123,4,"(UDP_Majority_4, 2)","(z, 2), (a, 3), (b, 3), (c, 3), (d, 4), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_18
Doc_243,"(LL_33, 1), (LL_38, 1), (LL_11, 1), (LL_16, 1), (LL_1, 1), (LL_7, 1), (LL_16, 1), (LL_15, 15), (LL_10, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",24,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 7), (IT_7, 1), (IT_5, 15) ","(IN_0, 4), (IN_1, 4), (IN_2, 15)",122,4,"(UDP_Majority_4, 2)","(z, 2), (a, 3), (b, 3), (c, 3), (d, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_18
Doc_244,"(LL_33, 1), (LL_38, 1), (LL_11, 1), (LL_16, 1), (LL_1, 1), (LL_7, 1), (LL_16, 1), (LL_15, 15), (LL_10, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",24,"(IS_2, 2), (IS_1, 2), (IS_0, 19), (IT_0, 7), (IT_7, 1), (IT_5, 15) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",122,4,"(UDP_Majority_4, 2)","(z, 2), (A, 3), (B, 3), (C, 3), (D, 3), (0, 40), (1, 35)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_18
Doc_245,"(LL_33, 1), (LL_38, 1), (LL_11, 1), (LL_16, 1), (LL_1, 1), (LL_7, 1), (LL_16, 1), (LL_15, 16), (LL_10, 1), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 2), (IS_1, 2), (IS_0, 20), (IT_0, 7), (IT_7, 1), (IT_5, 16) ","(IN_0, 3), (IN_1, 4)",129,4,"(UDP_Majority_4, 2)","(z, 2), (A, 3), (B, 3), (C, 3), (D, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",Prog_18
Doc_246,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_22, 1), (LL_19, 1), (LL_60, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_3, 1), (LW_9, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_6, 1), (IS_3, 1), (IS_15, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 4)",34,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 4), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_247,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_22, 1), (LL_19, 1), (LL_60, 1), (LL_10, 1)","(LW_5, 3), (LW_8, 1), (LW_3, 1), (LW_9, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_6, 1), (IS_3, 1), (IS_15, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 4)",34,1,"(sum_diff, 1)","(sum, 2), (diff, 2), (carry, 4), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_248,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_22, 1), (LL_19, 1), (LL_60, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_3, 1), (LW_9, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_6, 1), (IS_3, 1), (IS_15, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 4)",34,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 4), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_249,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_22, 1), (LL_19, 1), (LL_60, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_3, 1), (LW_9, 1), (LW_1, 1)",7,"(IS_2, 3), (IS_6, 1), (IS_3, 1), (IS_15, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",34,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 4), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_250,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_15, 2), (LL_19, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_1, 2), (IS_3, 1), (IS_12, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",32,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_251,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_15, 2), (LL_19, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_1, 2), (IS_3, 1), (IS_12, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 9), (IN_2, 6)",32,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (0, 2), (3, 2)","(module, 1), (output, 1), (input, 2), (assign, 1), (endmodule, 1)",Prog_18
Doc_252,"(LL_26, 2), (LL_18, 4), (LL_16, 1), (LL_2, 1), (LL_8, 1), (LL_13, 1), (LL_12, 6), (LL_17, 2), (LL_10, 1), (LL_1, 1)","(LW_5, 3), (LW_4, 6), (LW_0, 2), (LW_2, 1), (LW_3, 7), (LW_1, 1)",20,"(IS_2, 9), (IS_4, 6), (IS_1, 1), (IS_3, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 9), (IN_2, 6)",68,0,0,"(A, 8), (B, 8), (Y, 9), (input, 1), (3, 2), (0, 4), (5, 2), (if, 6), (1, 7), (4, 1), (2, 1)","(module, 1), (input, 1), (output, 1), (else, 5), (endmodule, 1)",Prog_18
Doc_253,"(LL_37, 2), (LL_100, 1), (LL_27, 1), (LL_28, 2), (LL_26, 3), (LL_17, 1), (LL_7, 1), (LL_48, 1), (LL_12, 1), (LL_21, 1), (LL_16, 1), (LL_18, 1), (LL_9, 4), (LL_23, 1), (LL_35, 1), (LL_30, 2), (LL_20, 1), (LL_6, 2), (LL_33, 1), (LL_45, 1), (LL_15, 1)","(LW_5, 1), (LW_13, 1), (LW_4, 8), (LW_3, 2), (LW_2, 7), (LW_0, 3), (LW_6, 1), (LW_7, 1)",30,"(IS_2, 8), (IS_12, 1), (IS_1, 4), (IS_4, 1), (IS_0, 7), (IS_3, 4), (IS_5, 2)","(IN_0, 1), (IN_2, 1), (IN_6, 7), (IN_5, 18)",179,21,"(Serial_Twos_Comp, 1), (shift_control, 2), (reset_b, 3), (shift_reg, 6), (f_out, 5), (f_in, 3)","(Serial_Twos_Comp, 1), (y, 3), (7, 5), (0, 9), (data, 2), (load, 2), (shift_control, 2), (Clock, 2), (reset_b, 3), (shift_reg, 6), (nextShift, 4), (nextBit, 5), (f_out, 5), (f_in, 3), (6, 1), (1, 1)","(module, 1), (output, 1), (input, 2), (reg, 2), (wire, 2), (always, 1), (posedge, 1), (or, 1), (negedge, 1), (begin, 4), (if, 3), (end, 4), (else, 2), (assign, 4), (endmodule, 1)",
Doc_254,"(LL_37, 2), (LL_100, 1), (LL_27, 1), (LL_28, 2), (LL_26, 3), (LL_17, 1), (LL_7, 1), (LL_48, 1), (LL_12, 1), (LL_21, 1), (LL_16, 1), (LL_18, 1), (LL_9, 4), (LL_23, 1), (LL_35, 1), (LL_30, 2), (LL_20, 1), (LL_6, 2), (LL_33, 1), (LL_45, 1), (LL_15, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_7, 1), (IS_1, 2), (IS_4, 1), (IS_0, 2), (IS_5, 16)","(IN_0, 5), (IN_1, 18)",95,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",
Doc_255,"(LL_37, 2), (LL_100, 1), (LL_27, 1), (LL_28, 2), (LL_26, 3), (LL_17, 1), (LL_7, 1), (LL_48, 1), (LL_12, 1), (LL_21, 1), (LL_16, 1), (LL_18, 1), (LL_9, 4), (LL_23, 1), (LL_35, 1), (LL_30, 2), (LL_20, 1), (LL_6, 2), (LL_33, 1), (LL_45, 1), (LL_15, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_7, 1), (IS_3, 1), (IS_6, 1), (IS_15, 1), (IS_11, 1), (IS_0, 1), (IT_0, 2), (IT_1, 4), (IT_2, 2)","(IN_0, 3), (IN_1, 5)",46,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_256,"(LL_37, 2), (LL_100, 1), (LL_27, 1), (LL_28, 2), (LL_26, 3), (LL_17, 1), (LL_7, 1), (LL_48, 1), (LL_12, 1), (LL_21, 1), (LL_16, 1), (LL_18, 1), (LL_9, 4), (LL_23, 1), (LL_35, 1), (LL_30, 2), (LL_20, 1), (LL_6, 2), (LL_33, 1), (LL_45, 1), (LL_15, 1)","(LW_5, 18), (LW_7, 3), (LW_2, 1), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 2), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_25, 1), (IS_15, 16)","(IN_0, 5), (IN_1, 4), (IN_5, 16)",368,4,"(UDP_Majority_4, 2)","(Z, 3), (A, 3), (B, 3), (C, 3), (D, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 2), (table, 1), (endtable, 1), (endprimitive, 1)",
Doc_257,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_21, 1), (LL_20, 1), (LL_22, 1), (LL_46, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_3, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 2), (IS_7, 1), (IS_9, 1), (IS_8, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",45,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 1), (0, 1)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_258,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_15, 1), (LL_15, 1), (LL_19, 1), (LL_52, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_5, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 2), (IS_6, 1), (IS_1, 2), (IS_3, 1), (IS_12, 1), (IS_0, 1)","(IN_0, 3), (IN_1, 5)",32,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_259,"(LL_28, 1), (LL_52, 1), (LL_33, 1), (LL_21, 1), (LL_5, 1), (LL_44, 1), (LL_59, 1), (LL_46, 1), (LL_4, 1), (LL_10, 1)","(LW_5, 2), (LW_10, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_7, 2), (IS_4, 1), (IS_3, 3), (IS_7, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",56,11,"(Circuit_2, 1), (Cicuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Cicuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_260,"(LL_28, 1), (LL_21, 1), (LL_22, 1), (LL_1, 2), (LL_52, 1), (LL_26, 1), (LL_18, 1), (LL_48, 1), (LL_71, 1), (LL_49, 1), (LL_10, 1)","(LW_5, 2), (LW_3, 1), (LW_2, 1), (LW_0, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_1, 3), (IS_8, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_14, 1), (IS_0, 1)","(IN_0, 10)",61,12,"(Circuit_2, 2), (default_nettype, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_261,"(LL_27, 1), (LL_49, 1), (LL_33, 1), (LL_34, 1), (LL_1, 1), (LL_55, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_8, 2), (LW_0, 1), (LW_1, 1)",7,"(IS_2, 2), (IS_6, 1), (IS_3, 1), (IS_10, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",35,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 3), (0, 3)","(module, 1), (output, 1), (input, 1), (assign, 1), (endmodule, 1)",
Doc_262,"(LL_21, 1), (LL_22, 1), (LL_1, 2), (LL_52, 2), (LL_28, 1), (LL_18, 1), (LL_46, 1), (LL_77, 1), (LL_2, 1), (LL_9, 1)","(LW_3, 1), (LW_2, 1), (LW_0, 3), (LW_9, 1), (LW_4, 1), (LW_5, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_1, 2), (IS_8, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 9)",60,11,"(default_nettype, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7), ","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_263,"(LL_28, 1), (LL_36, 1), (LL_1, 1), (LL_20, 1), (LL_21, 1), (LL_40, 1), (LL_30, 1), (LL_34, 1), (LL_27, 3), (LL_33, 1), (LL_25, 1), (LL_29, 2), (LL_5, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_0, 4), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",19,"(IS_2, 1), (IS_6, 1), (IS_3, 1), (IS_5, 1), (IS_10, 2), (IS_9, 2), (IS_14, 1), (IS_8, 4), (IS_7, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 12)",159,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3), (G1, 1),  (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_264,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_144, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",
Doc_265,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_144, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",
Doc_266,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_159, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_24, 1), (LW_1, 1)",6,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_43, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 3)",74,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 1), (endmodule, 1)",
Doc_267,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_51, 1), (LL_75, 1), (LL_56, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_12, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",83,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 3), (endmodule, 1)",
Doc_268,"(LL_28, 1), (LL_52, 1), (LL_24, 1), (LL_32, 1), (LL_53, 1), (LL_80, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_12, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",83,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (input, 1), (output, 1), (assign, 3), (endmodule, 1)",
Doc_269,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_270,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_271,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_38, 1), (LL_31, 1), (LL_51, 1), (LL_36, 1), (LL_80, 1), (LL_27, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_272,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_51, 1), (LL_80, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",8,"(IS_2, 1), (IS_8, 1), (IS_6, 1), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 3), (IN_4, 5)",82,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_273,"(LL_28, 1), (LL_52, 1), (LL_32, 1), (LL_24, 1), (LL_1, 1), (LL_38, 1), (LL_31, 1), (LL_53, 1), (LL_36, 1), (LL_92, 1), (LL_27, 1), (LL_68, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",13,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_274,"(LL_28, 1), (LL_52, 1), (LL_1, 3), (LL_32, 1), (LL_24, 1),  (LL_38, 1), (LL_31, 1), (LL_53, 1), (LL_36, 1), (LL_92, 1), (LL_27, 1), (LL_68, 1), (LL_10, 1)","(LW_5, 3), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_6, 2), (LW_7, 2), (LW_11, 1), (LW_8, 1), (LW_1, 1)",15,"(IS_2, 1), (IS_8, 2), (IS_6, 2), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 7), (IN_4, 5)",110,14,"(Circuit_2, 2), (Out_1, 4), (Out_2, 4), (Out_3, 4)","(Out_1, 4), (Out_2, 4), (Out_3, 4), (A, 7), (B, 10), (C, 14), (D, 10)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_275,"(LL_28, 1), (LL_35, 1), (LL_17, 2), (LL_1, 1), (LL_27, 2),  (LL_49, 1), (LL_26, 1), (LL_24, 1), (LL_15, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_3, 2), (LW_4, 3), (LW_0, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_5, 4), (IS_4, 1), (IS_7, 2), (IS_15, 1), (IS_3, 1), (IS_0, 1)","(IN_0, 11)",58,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T2, 2), (T1, 2), (D, 3), (T3, 2)","(module, 1), (output, 1), (input, 1), (assign, 6), (endmodule, 1)",
Doc_276,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_50, 1), (LL_78, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_277,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_48, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_278,"(LL_28, 2), (LL_46, 1), (LL_18, 1), (LL_1, 1),  (LL_48, 1), (LL_77, 1), (LL_54, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 1), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_3, 1), (IS_4, 1), (IS_11, 1), (IS_19, 1), (IS_13, 1), (IS_0, 1)","(IN_0, 8)",54,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)","(Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_279,"(LL_33, 1), (LL_42, 1), (LL_12, 1), (LL_20, 1), (LL_1, 2),  (LL_8, 1), (LL_17, 16), (LL_11, 1), (LL_13, 1)","(LW_5, 18), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 3)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 3), (IS_5, 16)","(IN_0, 3), (IN_2, 4), (IN_4, 16)",165,4,"(UDP_Majority_4, 2)","(z, 2), (a, 2), (b, 2), (c, 2), (d, 2), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",
Doc_280,"(LL_27, 1), (LL_48, 1), (LL_1, 3), (LL_25, 1), (LL_16, 2),  (LL_19, 1), (LL_46, 1), (LL_7, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_2, 2), (LW_0, 4), (LW_4, 1), (LW_8, 1), (LW_1, 1)",12,"(IS_2, 1), (IS_4, 1), (IS_1, 2), (IS_0, 3), (IS_5, 1)","(IN_0, 3), (IN_1, 5)",34,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_281,"(LL_26, 4), (LL_28, 4), (LL_27, 1), (LL_29, 1), (LL_8, 2),  (LL_15, 1), (LL_22, 1), (LL_13, 1), (LL_17, 1), (LL_1, 1)","(LW_5, 4), (LW_6, 3), (LW_1, 2), (LW_2, 3), (LW_4, 4), (LW_0, 1)",17,"(IS_2, 3), (IS_4, 1), (IS_5, 3), (IS_0, 3), (IS_6, 1), (IS_8, 3), (IS_7, 2)","(IN_0, 2), (IN_5, 8), (IN_4, 6)",148,3,"(sum_diff, 3)","(A, 6), (B, 6), (Y, 5), (input, 1), (3, 1), (0, 2), (reg, 1), (5, 1), (6, 3), (b100011, 1), (b011010, 1), (b010101, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",
Doc_282,"(LL_26, 3), (LL_24, 3), (LL_25, 1), (LL_6, 1), (LL_23, 2),  (LL_12, 1), (LL_19, 1), (LL_20, 1), (LL_8, 1), (LL_14, 1), (LL_5, 1), (LL_1, 1)","(LW_5, 4), (LW_1, 3), (LW_3, 4), (LW_4, 3), (LW_0, 3)",17,"(IS_2, 5), (IS_4, 1), (IS_3, 5), (IS_0, 3)","(IN_0, 2), (IN_6, 3), (IN_5, 2), (IN_8, 2), (IN_9, 2), (IN_11, 1), (IN_4, 2)",119,4,"(sum_diff, 3)","(A, 6), (B, 6), (Y, 5), (input, 1), (3, 1), (0, 2), (reg, 1), (5, 1), (6, 3), (b100011, 1), (b011010, 1), (b010101, 1)","(module, 1), (input, 1), (output, 1), (always, 1), (or, 1), (begin, 1), (if, 3), (else, 2), (end, 1), (endmodule, 1)",
Doc_283,"(LL_31, 1), (LL_62, 1), (LL_6, 6), (LL_25, 2),  (LL_35, 1), (LL_5, 15), (LL_21, 1), (LL_37, 1), (LL_16, 1), (LL_69, 1), (LL_68, 2), (LL_61, 1), (LL_66, 1), (LL_40, 2), (LL_24, 1), (LL_51, 1), (LL_64, 2), (LL_55, 1), (LL_14, 1), (LL_49, 1), (LL_33, 1), (LL_18, 1), (LL_46, 1), (LL_54, 1), (LL_15, 1)","(LW_5, 3), (LW_7, 3), (LW_3, 1), (LW_4, 5), (LW_0, 22), (LW_2, 4), (LW_10, 4), (LW_11, 1), (LW_9, 4), (LW_1, 2)",49,"(IS_2, 4), (IS_6, 1), (IS_1, 4), (IS_3, 5), (IS_5, 9), (IS_11, 1), (IS_0, 2), (IS_9, 1)","(IN_0, 1), (IN_1, 1), (IN_7, 8), (IN_5, 2), (IN_8, 8), (IN_4, 3), (IN_17, 2), (IN_16, 1), (IN_12, 1)",410,12,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 3), (sum_diff, 3)","(BCD_Adder, 1), (Sum, 6), (Carry_out, 5), (Addend, 6), (Augend, 6), (Carry_in, 3), (3, 10), (0, 11), (Z, 13), (binCar1, 3), (binCar2, 3), (binCar3, 3), (K, 3), (fullAdder, 9), (f1, 1), (f2, 1), (1, 6), (f3, 1), (2, 6), (f4, 1), (finCar1, 3), (finCar2, 3), (finCar3, 3), (unusedOut, 2), (f5, 1), (f6, 1), (f7, 1), (f8, 1), (sum_diff, 3), (Cin, 4), (A, 5), (B, 5), (Cout, 3)","(module, 2), (output, 3), input, 3), (wire, 5), (assign, 3), (endmodule, 2)",
Doc_284,"(LL_26, 2), (LL_61, 1), (LL_6, 9), (LL_26, 1),  (LL_25, 1), (LL_37, 1), (LL_23, 1), (LL_9, 1), (LL_7, 2), (LL_24, 2), (LL_41, 1), (LL_18, 2), (LL_5, 5), (LL_72, 2), (LL_70, 1), (LL_62, 1), (LL_66, 3), (LL_43, 1), (LL_53, 1), (LL_59, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 4), (LW_0, 17), (LW_2, 4), (LW_10, 4), (LW_11, 1), (LW_9, 4), (LW_1, 1)",38,"(IS_2, 3), (IS_6, 1), (IS_1, 5), (IS_3, 3), (IS_5, 8), (IS_11, 1), (IS_0, 1)","(IN_0, 2), (IN_8, 6), (IN_7, 2), (IN_9, 4), (IN_10, 4), (IN_11, 2), (IN_12, 1)",333,9,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 3)","BCD_Adder, 1), (Sum, 6), (Carry_out, 5), (Addend, 6), (Augend, 6), (Carry_in, 3), (3, 10), (0, 11), (Z, 13), (binCar1, 3), (binCar2, 3), (binCar3, 3), (K, 3), (fullAdder, 8), (f1, 1), (f2, 1), (1, 6), (f3, 1), (2, 6), (f4, 1), (finCar1, 3), (finCar2, 3), (finCar3, 3), (unusedOut, 2), (f5, 1), (f6, 1), (f7, 1), (f8, 1), ","(module, 1), (output, 2), (input, 2), (wire, 5), (assign, 1), (endmodule, 1)",
Doc_285,"(LL_31, 1), (LL_61, 1), (LL_29, 1), (LL_23, 2),  (LL_19, 1), (LL_25, 2), (LL_21, 1), (LL_16, 2), (LL_2, 4), (LL_36, 1), (LL_7, 1), (LL_37, 1), (LL_26, 1), (LL_17, 1), (LL_27, 1), (LL_13, 1), (LL_18, 1), (LL_23, 1), (LL_6, 1), (LL_5, 1), (LL_3, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_4, 9), (LW_0, 5), (LW_2, 4), (LW_1, 4), (LW_3, 1)",27,"(IS_2, 11), (IS_6, 1), (IS_1, 1), (IS_3, 4), (IS_0, 5)","(IN_0, 3), (IN_1, 10), (IN_2, 9)",78,17,"(BCD_Adder, 1), (Carry_out, 5), (Carry_in, 4), (sum_temp, 7)","(BCD_Adder, 1), (sum, 5), (Carry_out, 5), (Addend, 4), (Augend, 4), (Carry_in, 4), (3, 5), (0, 11), (reg, 3), (4, 1), (sum_temp, 7), (9, 1), (6, 1), (1, 1)","(module, 1), (input, 2), (output, 2), (always, 1), (begin, 3), (if, 1), (end, 3), (else, 1), (endmodule, 1)",
Doc_286,"(LL_30, 1), (LL_21, 1), (LL_22, 1), (LL_1, 3),  (LL_57, 1), (LL_11, 1), (LL_32, 3), (LL_40, 1), (LL_31, 1), (LL_19, 2), (LL_36, 4), (LL_24, 2), (LL_9, 1), (LL_10, 1)","(LW_5, 3), (LW_7, 1), (LW_3, 4), (LW_0, 3), (LW_2, 2), (LW_9, 1), (LW_6, 6), (LW_1, 2)",23,"(IS_2, 2), (IS_1, 3), (IS_8, 1), (IS_6, 6), (IS_5, 2), (IS_3, 3), (IS_0, 2)","(IN_0, 8), (IN_1, 4), (IN_2, 2), (IN_6, 6)",120,4,"(default_nettype, 1), (reset_b, 3)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (A, 2), (x, 7), (y, 7), (clk, 2), (reset_b, 3), (reg, 1), (state, 12), (S0, 7), (1, 2), (b0, 1), (S1, 6), (b1, 1), (0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 1), (posedge, 1), (negedge, 1), (if, 7), (else, 7), (case, 1), (endcase, 1), (assign, 1), (endmodule, 1)",
Doc_287,"(LL_37, 1), (LL_21, 1), (LL_22, 1), (LL_1, 6),  (LL_74, 1), (LL_58, 1), (LL_49, 5), (LL_28, 1), (LL_40, 1), (LL_31, 1), (LL_30, 1), (LL_29, 1), (LL_17, 1), (LL_53, 8), (LL_35, 4), (LL_16, 1), (LL_10, 1)","(LW_5, 4), (LW_3, 6), (LW_0, 6), (LW_2, 2), (LW_9, 1), (LW_13, 1), (LW_6, 12), (LW_4, 1), (LW_1, 2)",36,"(IS_2, 2), (IS_1, 3), (IS_8, 1), (IS_12, 1), (IS_9, 1), (IS_4, 1), (IS_5, 2), (IS_3, 5), (IS_6, 12), (IS_0, 2)","(IN_0, 10), (IN_1, 1), (IN_4, 2), (IN_8, 5), (IN_12, 12)",330,52,"(default_nettype, 1), (out_z, 2), (in_x, 14), (in_y, 14), (reset_b, 3), (next_state, 18)","(timescale, 1), (1ns, 1), (100ps, 1), (default_nettype, 1), (none, 1), (out_z, 2), (in_x, 14), (in_y, 14), (clk, 2), (reset_b, 3), (S0, 11), (2, 4), (b00, 1), (S1, 3), (b01, 1), (S2, 5), (b10, 1), (S3, 8), (b11, 1), (state, 7), (1, 1), (0, 2), (next_state, 18)","(module, 1), (output, 1), (input, 1), (parameter, 1), (assign, 1), (always, 2), (posedge, 1), (negedge, 1), (if, 13), (else, 13), (case, 1), (endcase, 1), (endmodule, 1)",
Doc_288,"(LL_31, 3), (LL_61, 1), (LL_32, 1), (LL_94, 1),  (LL_1, 3), (LL_44, 1), (LL_42, 1), (LL_26, 1), (LL_17, 1), (LL_60, 1), (LL_28, 5), (LL_13, 1), (LL_10, 1)","(LW_5, 3), (LW_8, 2), (LW_19, 1), (LW_0, 3), (LW_4, 1), (LW_7, 1), (LW_3, 7), (LW_2, 1), (LW_1, 2)",21,"(IS_2, 1), (IS_6, 1), (IS_3, 9), (IS_18, 1), (IS_5, 1), (IS_1, 1), (IS_0, 3), (IS_8, 1)","(IN_0, 3), (IN_3, 1), (IN_6, 10), (IN_5, 3)",150,17,"(y_out, 2), (x_in, 3), (reset_b, 3), (next_state, 9)","(y_out, 2), (x_in, 3), (clk, 2), (reset_b, 3), (reg, 1), (2, 1), (0, 2), (state, 6), (next_state, 9), (S0, 4), (3, 7), (b000, 2), (S1, 3), (b001, 1), (S2, 3), (b010, 1), (S3, 3), (b011, 1), (S4, 3), (b100, 1), (S5, 3), (b101, 1), (1, 1), (b0, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (assign, 1), (always, 2), (posedge, 1), (negedge, 1), (if, 2), (else, 2), (case, 1), (endcase, 1), (endmodule, 1)",
Doc_289,"(LL_28, 1), (LL_63, 1), (LL_29, 1), (LL_2, 2),  (LL_89, 1), (LL_41, 1), (LL_31, 1), (LL_28, 1), (LL_3, 2), (LL_18, 2), (LL_15, 1), (LL_25, 1), (LL_24, 5), (LL_10, 2), (LL_17, 1), (LL_1, 1)","(LW_5, 4), (LW_10, 1), (LW_0, 5), (LW_19, 1), (LW_3, 7), (LW_2, 4), (LW_1, 2)",24,"(IS_2, 5), (IS_8, 1), (IS_18, 1), (IS_5, 1), (IS_6, 1), (IS_3, 6), (IS_1, 1), (IS_4, 1), (IS_0, 2)","(IN_0, 3), (IN_1, 5), (IN_2, 5), (IN_3, 6)",109,10,"(Counter_1, 2), (next_state, 8)","(reg, 2), (2, 2), (0, 3), (Count, 2), (clock, 2), (reset, 3), (state, 7), (next_state, 8), (S0, 4), (3, 6), (b000, 1), (S1, 3), (b001, 1), (S2, 3), (b011, 1), (S3, 3), (b111, 1), (S4, 3), (b110, 1), (S5, 3), (b100, 1)","(module, 1), (output, 1), (input, 1), (parameter, 1), (always, 3), (posedge, 1), (negedge, 1), (if, 1), (else, 1), (case, 1), (endcase, 1), (endmodule, 1)",
Doc_290,"(LL_28, 1), (LL_32, 1), (LL_15, 5), (LL_14, 2),  (LL_19, 1), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_17, 1), (LL_10, 1)","(LW_5, 4), (LW_8, 1), (LW_3, 2), (LW_4, 6), (LW_0, 1), (LW_1, 1)",15,"(IS_2, 1), (IS_3, 1), (IS_0, 11), (IS_1, 1), (IT_0, 3), (IT_1, 11)","(IN_0, 3), (IN_1, 11)",28,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 4), (T5, 2)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 2), (not, 1), (endmodule, 1)",
Doc_291,"(LL_28, 1), (LL_32, 1), (LL_15, 5), (LL_14, 2),  (LL_19, 2), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_17, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 5), (LW_8, 1), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 12), (IS_1, 1), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",31,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T6, 2), (T7, 2), (T5, 2)","(module, 1), (output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_292,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_18, 1), (LL_16, 1), (LL_19, 1), (LL_17, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_8, 2), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 12), (IS_1, 1), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",30,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_293,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_8, 2), (LW_3, 2), (LW_4, 6), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_3, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",28,1,"(Circuit_1, 1)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_294,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",16,"(IS_2, 2), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",29,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_295,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 2), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",28,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_296,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",17,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",29,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_297,"(LL_28, 2), (LL_32, 1), (LL_15, 5), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 1), (LL_19, 1), (LL_11, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 2), (LW_1, 1)",16,"(IS_2, 2), (IS_0, 13), (IT_0, 2), (IT_1, 13)","(IN_0, 3), (IN_1, 12)",28,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_298,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",17,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",27,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 4), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_299,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1)","(LW_5, 4), (LW_7, 1), (LW_3, 2), (LW_4, 6), (LW_8, 1), (LW_0, 1), (LW_1, 1)",16,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",27,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 3), (T1, 3), (T2, 4), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_300,"(LL_28, 2), (LL_31, 1), (LL_15, 4), (LL_14, 2), (LL_1, 1), (LL_17, 2), (LL_16, 2), (LL_19, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",16,"(IS_2, 1), (IS_1, 1), (IS_0, 13), (IT_0, 3), (IT_1, 12)","(IN_0, 3), (IN_1, 12)",66,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (T4, 3), (T5, 3), (T6, 3), (T7, 3)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_301,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_57, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 3), (IN_1, 12)",65,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_302,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",65,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_303,"(LL_28, 1), (LL_51, 2), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_69, 1), (LL_58, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",66,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_304,"(LL_28, 1), (LL_51, 1), (LL_30, 1), (LL_20, 1), (LL_1, 2), (LL_53, 1), (LL_69, 1), (LL_58, 1), (LL_10, 1), (LL_2, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 3), (LW_7, 1), (LW_10, 1), (LW_8, 1), (LW_1, 1)",11,"(IS_2, 1), (IS_7, 1), (IS_3, 1), (IS_4, 1), (IS_10, 1), (IS_16, 1), (IS_13, 1), (IS_0, 1), (IT_0, 3), (IT_2, 5) ","(IN_0, 8)",66,11,"(Circuit_1, 1), (Circuit_2, 1), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 6), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_305,"(LL_28, 1), (LL_36, 1), (LL_16, 2), (LL_34, 1), (LL_22, 2), (LL_23, 1), (LL_20, 3), (LL_25, 1), (LL_18, 1), (LL_21, 1), (LL_10, 1)","(LW_5, 6), (LW_7, 1), (LW_3, 1), (LW_4, 2), (LW_8, 1), (LW_6, 3), (LW_1, 1)",15,"(IS_2, 2), (IS_6, 1), (IS_3, 3), (IS_7, 1), (IS_5, 3), (IS_4, 5), (IS_0, 1) ","(IN_0, 3), (IN_1, 12)",70,2,"(Circuit_1, 2)","(A, 6), (B, 6), (C, 6), (F1, 3), (F2, 4), (T1, 3), (T2, 3), (T3, 3), (w1, 3), (w2, 3), (w3, 3), (w4, 3), (G1, 1), (G2, 1), (G3, 1), (G4, 1), (G5, 1), (G6, 1), (G7, 1), (G8, 1), (G9, 1)","(module, 1), output, 1), (input, 1), (wire, 1), (and, 5), (or, 3), (not, 1), (endmodule, 1)",
Doc_306,"(LL_28, 1), (LL_52, 1), (LL_29, 1), (LL_19, 1), (LL_2, 2), (LL_41, 1), (LL_62, 1), (LL_45, 1), (LL_10, 1)","(LW_5, 2), (LW_9, 1), (LW_4, 1), (LW_0, 2), (LW_7, 1), (LW_11, 1), (LW_8, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_8, 1), (IS_3, 4), (IS_4, 1), (IS_0, 1) ","(IN_0, 3), (IN_1, 5)",33,11,"(Circuit_2, 2), (Out_1, 3), (Out_2, 3), (Out_3, 3)"," (Out_1, 3), (Out_2, 3), (Out_3, 3), (A, 5), (B, 7), (C, 9), (D, 7)","(module, 1), (output, 1), (input, 1), (assign, 3), (endmodule, 1)",
Doc_307,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 2), (LL_7, 1), (LL_14, 17), (LL_10, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 2)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 17) ","(IN_0, 2), (IN_1, 4), (IN_2, 17)",136,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1)",
Doc_308,"(LL_33, 1), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 2), (LL_7, 1), (LL_16, 1), (LL_14, 16), (LL_10, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_0, 2), (LW_1, 2)",25,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 16), (IT_7, 1) ","(IN_0, 3), (IN_1, 4), (IN_2, 16)",136,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (column, 1), (headers, 1), (endprimitive, 1)",
Doc_309,"(LL_33, 2), (LL_42, 1), (LL_11, 1), (LL_19, 1), (LL_1, 1), (LL_7, 1), (LL_16, 1), (LL_14, 17), (LL_10, 1)","(LW_5, 18), (LW_7, 2), (LW_2, 1), (LW_0, 1), (LW_1, 3)",25,"(IS_2, 2), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 19), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",139,4,"(UDP_Majority_4, 2)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",
Doc_310,"(LL_28, 1), (LL_42, 1), (LL_11, 2), (LL_19, 1), (LL_7, 1), (LL_16, 1), (LL_15, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 20), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",137,3,"(Circuit_1, 1), (UDP_Majority_4, 1)","(z, 3), (a, 3), (b, 3), (c, 3), (d, 3), (0, 43), (1, 37)","(primitive, 1), (output, 1), (input, 1), (table, 1), (endtable, 1), (endprimitive, 1)",
Doc_311,"(LL_33, 1), (LL_42, 1), (LL_11, 2), (LL_19, 1), (LL_7, 1), (LL_16, 1), (LL_15, 16), (LL_13, 1)","(LW_5, 19), (LW_7, 1), (LW_2, 1), (LW_1, 3)",24,"(IS_2, 1), (IS_6, 1), (IS_1, 1), (IS_4, 1), (IS_0, 20), (IT_0, 6), (IT_5, 16), (IT_7, 1), (IT_1, 1) ","(IN_0, 4), (IN_1, 4), (IN_2, 16)",137,4,"(UDP_Majority_4, 2)","(sum_diff, 3), (carry, 3), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_312,"(LL_27, 1), (LL_48, 1), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_57, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_8, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_13, 1), (IT_0, 4), (IT_1, 4) ","(IN_0, 3), (IN_1, 5)",31,3,"(sum_diff, 3)","(sum_diff, 3), (carry, 5), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_313,"(LL_27, 1), (LL_48, 1), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_73, 1), (LL_10, 1)","(LW_5, 1), (LW_7, 1), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_10, 1), (LW_1, 1)",9,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_17, 1), (IT_0, 4), (IT_1, 4) ","(IN_0, 3), (IN_1, 5)",35,3,"(sum_diff, 3)","(sum_diff, 5), (carry, 4), (A, 4), (B, 4), (select, 3)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",
Doc_314,"(LL_27, 1), (LL_48, 2), (LL_18, 1), (LL_15, 2), (LL_13, 1), (LL_1, 1), (LL_47, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 2), (LW_2, 3), (LW_3, 1), (LW_0, 1), (LW_1, 1)",10,"(IS_2, 1), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_12, 1), (IS_7, 1), (IT_0, 5), (IT_1, 4) ","(IN_0, 3), (IN_1, 6)",38,5,"(sum_diff, 5)","(sum_diff, 3), (carry, 5), (A, 4), (B, 4), (select, 3), (3, 2), (0, 2)","(module, 1), (output, 2), (input, 2), (assign, 1), (endmodule, 1)",
Doc_315,"(LL_27, 1), (LL_49, 1), (LL_24, 1), (LL_16, 2), (LL_19, 1), (LL_3, 1), (LL_72, 1), (LL_10, 1)","(LW_5, 2), (LW_7, 1), (LW_4, 1), (LW_2, 2), (LW_0, 1), (LW_10, 1), (LW_1, 1)",9,"(IS_2, 2), (IS_6, 1), (IS_0, 4), (IS_1, 1), (IS_16, 1), (IT_2, 2), (IT_0, 5), (IT_1, 2) ","(IN_0, 4), (IN_1, 5)",38,3,"(sum_diff, 3)","(3, 2), (0, 2), (sum_diff, 4), (carry, 3), (A, 3), (B, 3), (select, 2)","(module, 1), (output, 2), (input, 2), (assign, 2), (endmodule, 1)",
