-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ViT_act_dataflow_in_loop_ln131_for_each_patch is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    m_axi_inout2_AWVALID : OUT STD_LOGIC;
    m_axi_inout2_AWREADY : IN STD_LOGIC;
    m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WVALID : OUT STD_LOGIC;
    m_axi_inout2_WREADY : IN STD_LOGIC;
    m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_WLAST : OUT STD_LOGIC;
    m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARVALID : OUT STD_LOGIC;
    m_axi_inout2_ARREADY : IN STD_LOGIC;
    m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RVALID : IN STD_LOGIC;
    m_axi_inout2_RREADY : OUT STD_LOGIC;
    m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout2_RLAST : IN STD_LOGIC;
    m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BVALID : IN STD_LOGIC;
    m_axi_inout2_BREADY : OUT STD_LOGIC;
    m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    patch : IN STD_LOGIC_VECTOR (7 downto 0);
    x : IN STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWVALID : OUT STD_LOGIC;
    m_axi_inout1_AWREADY : IN STD_LOGIC;
    m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WVALID : OUT STD_LOGIC;
    m_axi_inout1_WREADY : IN STD_LOGIC;
    m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_WLAST : OUT STD_LOGIC;
    m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARVALID : OUT STD_LOGIC;
    m_axi_inout1_ARREADY : IN STD_LOGIC;
    m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
    m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
    m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
    m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
    m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RVALID : IN STD_LOGIC;
    m_axi_inout1_RREADY : OUT STD_LOGIC;
    m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
    m_axi_inout1_RLAST : IN STD_LOGIC;
    m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
    m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BVALID : IN STD_LOGIC;
    m_axi_inout1_BREADY : OUT STD_LOGIC;
    m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
    m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
    m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
    out_r : IN STD_LOGIC_VECTOR (63 downto 0);
    weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_ce0 : OUT STD_LOGIC;
    weights_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    weights_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_we0 : OUT STD_LOGIC;
    weights_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    weights_ce1 : OUT STD_LOGIC;
    weights_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    weights_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    weights_we1 : OUT STD_LOGIC;
    bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_ce0 : OUT STD_LOGIC;
    bias_d0 : OUT STD_LOGIC_VECTOR (127 downto 0);
    bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    bias_we0 : OUT STD_LOGIC;
    bias_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    bias_ce1 : OUT STD_LOGIC;
    bias_d1 : OUT STD_LOGIC_VECTOR (127 downto 0);
    bias_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    bias_we1 : OUT STD_LOGIC;
    norm_eps_V : IN STD_LOGIC_VECTOR (2 downto 0);
    patch_ap_vld : IN STD_LOGIC;
    x_ap_vld : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    out_r_ap_vld : IN STD_LOGIC;
    norm_eps_V_ap_vld : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC );
end;


architecture behav of ViT_act_dataflow_in_loop_ln131_for_each_patch is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv256_lc_1 : STD_LOGIC_VECTOR (255 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv9_0 : STD_LOGIC_VECTOR (8 downto 0) := "000000000";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv3_0 : STD_LOGIC_VECTOR (2 downto 0) := "000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_boolean_1 : BOOLEAN := true;

attribute shreg_extract : string;
    signal x_patch_data_M_elems_V_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_1_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_1_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_2_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_2_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_3_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_3_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_4_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_4_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_5_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_5_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_6_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_6_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_7_i_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal x_patch_data_M_elems_V_7_t_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_ap_start : STD_LOGIC;
    signal layernorm_accumulate_U0_ap_done : STD_LOGIC;
    signal layernorm_accumulate_U0_ap_continue : STD_LOGIC;
    signal layernorm_accumulate_U0_ap_idle : STD_LOGIC;
    signal layernorm_accumulate_U0_ap_ready : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_AWVALID : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_WVALID : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_WLAST : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARVALID : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_accumulate_U0_m_axi_inout2_RREADY : STD_LOGIC;
    signal layernorm_accumulate_U0_m_axi_inout2_BREADY : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_ap_return_0 : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_accumulate_U0_ap_return_1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_channel_done_mean_sq_V : STD_LOGIC;
    signal mean_sq_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_sq_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_sq_V : STD_LOGIC;
    signal ap_channel_done_mean_V : STD_LOGIC;
    signal mean_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_mean_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_mean_V : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_7 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_7 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_6 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_6 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_5 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_5 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_4 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_4 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_3 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_3 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_2 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_2 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V_1 : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V_1 : STD_LOGIC;
    signal ap_channel_done_x_patch_data_M_elems_V : STD_LOGIC;
    signal layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_x_patch_data_M_elems_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_x_patch_data_M_elems_V : STD_LOGIC;
    signal layernorm_output_U0_ap_start : STD_LOGIC;
    signal layernorm_output_U0_ap_done : STD_LOGIC;
    signal layernorm_output_U0_ap_continue : STD_LOGIC;
    signal layernorm_output_U0_ap_idle : STD_LOGIC;
    signal layernorm_output_U0_ap_ready : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_AWVALID : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_AWADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_AWUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_WVALID : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_WDATA : STD_LOGIC_VECTOR (255 downto 0);
    signal layernorm_output_U0_m_axi_inout1_WSTRB : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_output_U0_m_axi_inout1_WLAST : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_WID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_WUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARVALID : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_ARADDR : STD_LOGIC_VECTOR (63 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARID : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARLEN : STD_LOGIC_VECTOR (31 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARSIZE : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARBURST : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARLOCK : STD_LOGIC_VECTOR (1 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARCACHE : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARPROT : STD_LOGIC_VECTOR (2 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARQOS : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARREGION : STD_LOGIC_VECTOR (3 downto 0);
    signal layernorm_output_U0_m_axi_inout1_ARUSER : STD_LOGIC_VECTOR (0 downto 0);
    signal layernorm_output_U0_m_axi_inout1_RREADY : STD_LOGIC;
    signal layernorm_output_U0_m_axi_inout1_BREADY : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V1_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V1_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_12_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_12_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_23_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_23_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_34_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_34_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_45_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_45_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_56_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_56_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_67_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_67_ce0 : STD_LOGIC;
    signal layernorm_output_U0_x_patch_data_M_elems_V_78_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_x_patch_data_M_elems_V_78_ce0 : STD_LOGIC;
    signal layernorm_output_U0_weights_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_weights_ce0 : STD_LOGIC;
    signal layernorm_output_U0_bias_address0 : STD_LOGIC_VECTOR (4 downto 0);
    signal layernorm_output_U0_bias_ce0 : STD_LOGIC;
    signal x_patch_data_M_elems_V_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_1_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_1_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_2_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_2_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_3_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_3_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_4_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_4_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_5_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_5_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_6_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_6_t_empty_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_7_i_full_n : STD_LOGIC;
    signal x_patch_data_M_elems_V_7_t_empty_n : STD_LOGIC;
    signal mean_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal mean_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal mean_V_empty_n : STD_LOGIC;
    signal mean_sq_V_dout : STD_LOGIC_VECTOR (31 downto 0);
    signal mean_sq_V_num_data_valid : STD_LOGIC_VECTOR (1 downto 0);
    signal mean_sq_V_fifo_cap : STD_LOGIC_VECTOR (1 downto 0);
    signal mean_sq_V_empty_n : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_layernorm_accumulate_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_layernorm_accumulate_U0_ap_ready : STD_LOGIC;
    signal ap_sync_reg_layernorm_output_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_layernorm_output_U0_ap_ready : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ViT_act_layernorm_accumulate IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout2_AWVALID : OUT STD_LOGIC;
        m_axi_inout2_AWREADY : IN STD_LOGIC;
        m_axi_inout2_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WVALID : OUT STD_LOGIC;
        m_axi_inout2_WREADY : IN STD_LOGIC;
        m_axi_inout2_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_WLAST : OUT STD_LOGIC;
        m_axi_inout2_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARVALID : OUT STD_LOGIC;
        m_axi_inout2_ARREADY : IN STD_LOGIC;
        m_axi_inout2_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout2_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout2_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout2_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout2_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RVALID : IN STD_LOGIC;
        m_axi_inout2_RREADY : OUT STD_LOGIC;
        m_axi_inout2_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout2_RLAST : IN STD_LOGIC;
        m_axi_inout2_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout2_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BVALID : IN STD_LOGIC;
        m_axi_inout2_BREADY : OUT STD_LOGIC;
        m_axi_inout2_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout2_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout2_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch : IN STD_LOGIC_VECTOR (7 downto 0);
        x : IN STD_LOGIC_VECTOR (63 downto 0);
        x_patch_data_M_elems_V1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V1_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V1_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_12_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_12_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_12_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_23_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_23_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_23_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_34_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_34_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_34_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_45_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_45_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_45_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_56_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_56_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_56_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_67_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_67_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_67_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_67_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_78_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_78_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_78_we0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_78_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ViT_act_layernorm_output IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        m_axi_inout1_AWVALID : OUT STD_LOGIC;
        m_axi_inout1_AWREADY : IN STD_LOGIC;
        m_axi_inout1_AWADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_AWID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_AWLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_AWSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_AWCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_AWQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_AWUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WVALID : OUT STD_LOGIC;
        m_axi_inout1_WREADY : IN STD_LOGIC;
        m_axi_inout1_WDATA : OUT STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_WSTRB : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_WLAST : OUT STD_LOGIC;
        m_axi_inout1_WID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_WUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARVALID : OUT STD_LOGIC;
        m_axi_inout1_ARREADY : IN STD_LOGIC;
        m_axi_inout1_ARADDR : OUT STD_LOGIC_VECTOR (63 downto 0);
        m_axi_inout1_ARID : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_ARLEN : OUT STD_LOGIC_VECTOR (31 downto 0);
        m_axi_inout1_ARSIZE : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARBURST : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARLOCK : OUT STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_ARCACHE : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARPROT : OUT STD_LOGIC_VECTOR (2 downto 0);
        m_axi_inout1_ARQOS : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARREGION : OUT STD_LOGIC_VECTOR (3 downto 0);
        m_axi_inout1_ARUSER : OUT STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RVALID : IN STD_LOGIC;
        m_axi_inout1_RREADY : OUT STD_LOGIC;
        m_axi_inout1_RDATA : IN STD_LOGIC_VECTOR (255 downto 0);
        m_axi_inout1_RLAST : IN STD_LOGIC;
        m_axi_inout1_RID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RFIFONUM : IN STD_LOGIC_VECTOR (8 downto 0);
        m_axi_inout1_RUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_RRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BVALID : IN STD_LOGIC;
        m_axi_inout1_BREADY : OUT STD_LOGIC;
        m_axi_inout1_BRESP : IN STD_LOGIC_VECTOR (1 downto 0);
        m_axi_inout1_BID : IN STD_LOGIC_VECTOR (0 downto 0);
        m_axi_inout1_BUSER : IN STD_LOGIC_VECTOR (0 downto 0);
        patch : IN STD_LOGIC_VECTOR (7 downto 0);
        out_r : IN STD_LOGIC_VECTOR (63 downto 0);
        x_patch_data_M_elems_V1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V1_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_12_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_23_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_34_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_34_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_34_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_45_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_45_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_45_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_56_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_56_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_56_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_67_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_67_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_67_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        x_patch_data_M_elems_V_78_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        x_patch_data_M_elems_V_78_ce0 : OUT STD_LOGIC;
        x_patch_data_M_elems_V_78_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        weights_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        weights_ce0 : OUT STD_LOGIC;
        weights_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        bias_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        bias_ce0 : OUT STD_LOGIC;
        bias_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        norm_eps_V : IN STD_LOGIC_VECTOR (2 downto 0) );
    end component;


    component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        i_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        i_ce0 : IN STD_LOGIC;
        i_we0 : IN STD_LOGIC;
        i_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        i_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        t_address0 : IN STD_LOGIC_VECTOR (4 downto 0);
        t_ce0 : IN STD_LOGIC;
        t_we0 : IN STD_LOGIC;
        t_d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        t_q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        i_ce : IN STD_LOGIC;
        t_ce : IN STD_LOGIC;
        i_full_n : OUT STD_LOGIC;
        i_write : IN STD_LOGIC;
        t_empty_n : OUT STD_LOGIC;
        t_read : IN STD_LOGIC );
    end component;


    component ViT_act_fifo_w32_d2_S IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (31 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (31 downto 0);
        if_num_data_valid : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_fifo_cap : OUT STD_LOGIC_VECTOR (1 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    x_patch_data_M_elems_V_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0,
        i_q0 => x_patch_data_M_elems_V_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V1_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V1_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V,
        t_empty_n => x_patch_data_M_elems_V_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_1_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0,
        i_q0 => x_patch_data_M_elems_V_1_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_12_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_12_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_1_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_1_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_1,
        t_empty_n => x_patch_data_M_elems_V_1_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_2_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0,
        i_q0 => x_patch_data_M_elems_V_2_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_23_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_23_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_2_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_2_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_2,
        t_empty_n => x_patch_data_M_elems_V_2_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_3_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0,
        i_q0 => x_patch_data_M_elems_V_3_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_34_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_34_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_3_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_3_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_3,
        t_empty_n => x_patch_data_M_elems_V_3_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_4_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0,
        i_q0 => x_patch_data_M_elems_V_4_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_45_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_45_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_4_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_4_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_4,
        t_empty_n => x_patch_data_M_elems_V_4_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_5_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0,
        i_q0 => x_patch_data_M_elems_V_5_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_56_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_56_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_5_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_5_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_5,
        t_empty_n => x_patch_data_M_elems_V_5_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_6_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0,
        i_q0 => x_patch_data_M_elems_V_6_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_67_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_67_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_6_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_6_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_6,
        t_empty_n => x_patch_data_M_elems_V_6_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    x_patch_data_M_elems_V_7_U : component ViT_act_dataflow_in_loop_ln131_for_each_patch_x_patch_data_M_elems_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 24,
        AddressWidth => 5)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        i_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0,
        i_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0,
        i_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0,
        i_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0,
        i_q0 => x_patch_data_M_elems_V_7_i_q0,
        t_address0 => layernorm_output_U0_x_patch_data_M_elems_V_78_address0,
        t_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_78_ce0,
        t_we0 => ap_const_logic_0,
        t_d0 => ap_const_lv32_0,
        t_q0 => x_patch_data_M_elems_V_7_t_q0,
        i_ce => ap_const_logic_1,
        t_ce => ap_const_logic_1,
        i_full_n => x_patch_data_M_elems_V_7_i_full_n,
        i_write => ap_channel_done_x_patch_data_M_elems_V_7,
        t_empty_n => x_patch_data_M_elems_V_7_t_empty_n,
        t_read => layernorm_output_U0_ap_ready);

    layernorm_accumulate_U0 : component ViT_act_layernorm_accumulate
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_accumulate_U0_ap_start,
        ap_done => layernorm_accumulate_U0_ap_done,
        ap_continue => layernorm_accumulate_U0_ap_continue,
        ap_idle => layernorm_accumulate_U0_ap_idle,
        ap_ready => layernorm_accumulate_U0_ap_ready,
        m_axi_inout2_AWVALID => layernorm_accumulate_U0_m_axi_inout2_AWVALID,
        m_axi_inout2_AWREADY => ap_const_logic_0,
        m_axi_inout2_AWADDR => layernorm_accumulate_U0_m_axi_inout2_AWADDR,
        m_axi_inout2_AWID => layernorm_accumulate_U0_m_axi_inout2_AWID,
        m_axi_inout2_AWLEN => layernorm_accumulate_U0_m_axi_inout2_AWLEN,
        m_axi_inout2_AWSIZE => layernorm_accumulate_U0_m_axi_inout2_AWSIZE,
        m_axi_inout2_AWBURST => layernorm_accumulate_U0_m_axi_inout2_AWBURST,
        m_axi_inout2_AWLOCK => layernorm_accumulate_U0_m_axi_inout2_AWLOCK,
        m_axi_inout2_AWCACHE => layernorm_accumulate_U0_m_axi_inout2_AWCACHE,
        m_axi_inout2_AWPROT => layernorm_accumulate_U0_m_axi_inout2_AWPROT,
        m_axi_inout2_AWQOS => layernorm_accumulate_U0_m_axi_inout2_AWQOS,
        m_axi_inout2_AWREGION => layernorm_accumulate_U0_m_axi_inout2_AWREGION,
        m_axi_inout2_AWUSER => layernorm_accumulate_U0_m_axi_inout2_AWUSER,
        m_axi_inout2_WVALID => layernorm_accumulate_U0_m_axi_inout2_WVALID,
        m_axi_inout2_WREADY => ap_const_logic_0,
        m_axi_inout2_WDATA => layernorm_accumulate_U0_m_axi_inout2_WDATA,
        m_axi_inout2_WSTRB => layernorm_accumulate_U0_m_axi_inout2_WSTRB,
        m_axi_inout2_WLAST => layernorm_accumulate_U0_m_axi_inout2_WLAST,
        m_axi_inout2_WID => layernorm_accumulate_U0_m_axi_inout2_WID,
        m_axi_inout2_WUSER => layernorm_accumulate_U0_m_axi_inout2_WUSER,
        m_axi_inout2_ARVALID => layernorm_accumulate_U0_m_axi_inout2_ARVALID,
        m_axi_inout2_ARREADY => m_axi_inout2_ARREADY,
        m_axi_inout2_ARADDR => layernorm_accumulate_U0_m_axi_inout2_ARADDR,
        m_axi_inout2_ARID => layernorm_accumulate_U0_m_axi_inout2_ARID,
        m_axi_inout2_ARLEN => layernorm_accumulate_U0_m_axi_inout2_ARLEN,
        m_axi_inout2_ARSIZE => layernorm_accumulate_U0_m_axi_inout2_ARSIZE,
        m_axi_inout2_ARBURST => layernorm_accumulate_U0_m_axi_inout2_ARBURST,
        m_axi_inout2_ARLOCK => layernorm_accumulate_U0_m_axi_inout2_ARLOCK,
        m_axi_inout2_ARCACHE => layernorm_accumulate_U0_m_axi_inout2_ARCACHE,
        m_axi_inout2_ARPROT => layernorm_accumulate_U0_m_axi_inout2_ARPROT,
        m_axi_inout2_ARQOS => layernorm_accumulate_U0_m_axi_inout2_ARQOS,
        m_axi_inout2_ARREGION => layernorm_accumulate_U0_m_axi_inout2_ARREGION,
        m_axi_inout2_ARUSER => layernorm_accumulate_U0_m_axi_inout2_ARUSER,
        m_axi_inout2_RVALID => m_axi_inout2_RVALID,
        m_axi_inout2_RREADY => layernorm_accumulate_U0_m_axi_inout2_RREADY,
        m_axi_inout2_RDATA => m_axi_inout2_RDATA,
        m_axi_inout2_RLAST => m_axi_inout2_RLAST,
        m_axi_inout2_RID => m_axi_inout2_RID,
        m_axi_inout2_RFIFONUM => m_axi_inout2_RFIFONUM,
        m_axi_inout2_RUSER => m_axi_inout2_RUSER,
        m_axi_inout2_RRESP => m_axi_inout2_RRESP,
        m_axi_inout2_BVALID => ap_const_logic_0,
        m_axi_inout2_BREADY => layernorm_accumulate_U0_m_axi_inout2_BREADY,
        m_axi_inout2_BRESP => ap_const_lv2_0,
        m_axi_inout2_BID => ap_const_lv1_0,
        m_axi_inout2_BUSER => ap_const_lv1_0,
        patch => patch,
        x => x,
        x_patch_data_M_elems_V1_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_address0,
        x_patch_data_M_elems_V1_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_ce0,
        x_patch_data_M_elems_V1_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_we0,
        x_patch_data_M_elems_V1_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V1_d0,
        x_patch_data_M_elems_V_12_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_address0,
        x_patch_data_M_elems_V_12_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_ce0,
        x_patch_data_M_elems_V_12_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_we0,
        x_patch_data_M_elems_V_12_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_12_d0,
        x_patch_data_M_elems_V_23_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_address0,
        x_patch_data_M_elems_V_23_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_ce0,
        x_patch_data_M_elems_V_23_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_we0,
        x_patch_data_M_elems_V_23_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_23_d0,
        x_patch_data_M_elems_V_34_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_address0,
        x_patch_data_M_elems_V_34_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_ce0,
        x_patch_data_M_elems_V_34_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_we0,
        x_patch_data_M_elems_V_34_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_34_d0,
        x_patch_data_M_elems_V_45_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_address0,
        x_patch_data_M_elems_V_45_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_ce0,
        x_patch_data_M_elems_V_45_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_we0,
        x_patch_data_M_elems_V_45_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_45_d0,
        x_patch_data_M_elems_V_56_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_address0,
        x_patch_data_M_elems_V_56_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_ce0,
        x_patch_data_M_elems_V_56_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_we0,
        x_patch_data_M_elems_V_56_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_56_d0,
        x_patch_data_M_elems_V_67_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_address0,
        x_patch_data_M_elems_V_67_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_ce0,
        x_patch_data_M_elems_V_67_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_we0,
        x_patch_data_M_elems_V_67_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_67_d0,
        x_patch_data_M_elems_V_78_address0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_address0,
        x_patch_data_M_elems_V_78_ce0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_ce0,
        x_patch_data_M_elems_V_78_we0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_we0,
        x_patch_data_M_elems_V_78_d0 => layernorm_accumulate_U0_x_patch_data_M_elems_V_78_d0,
        ap_return_0 => layernorm_accumulate_U0_ap_return_0,
        ap_return_1 => layernorm_accumulate_U0_ap_return_1);

    layernorm_output_U0 : component ViT_act_layernorm_output
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => layernorm_output_U0_ap_start,
        ap_done => layernorm_output_U0_ap_done,
        ap_continue => layernorm_output_U0_ap_continue,
        ap_idle => layernorm_output_U0_ap_idle,
        ap_ready => layernorm_output_U0_ap_ready,
        m_axi_inout1_AWVALID => layernorm_output_U0_m_axi_inout1_AWVALID,
        m_axi_inout1_AWREADY => m_axi_inout1_AWREADY,
        m_axi_inout1_AWADDR => layernorm_output_U0_m_axi_inout1_AWADDR,
        m_axi_inout1_AWID => layernorm_output_U0_m_axi_inout1_AWID,
        m_axi_inout1_AWLEN => layernorm_output_U0_m_axi_inout1_AWLEN,
        m_axi_inout1_AWSIZE => layernorm_output_U0_m_axi_inout1_AWSIZE,
        m_axi_inout1_AWBURST => layernorm_output_U0_m_axi_inout1_AWBURST,
        m_axi_inout1_AWLOCK => layernorm_output_U0_m_axi_inout1_AWLOCK,
        m_axi_inout1_AWCACHE => layernorm_output_U0_m_axi_inout1_AWCACHE,
        m_axi_inout1_AWPROT => layernorm_output_U0_m_axi_inout1_AWPROT,
        m_axi_inout1_AWQOS => layernorm_output_U0_m_axi_inout1_AWQOS,
        m_axi_inout1_AWREGION => layernorm_output_U0_m_axi_inout1_AWREGION,
        m_axi_inout1_AWUSER => layernorm_output_U0_m_axi_inout1_AWUSER,
        m_axi_inout1_WVALID => layernorm_output_U0_m_axi_inout1_WVALID,
        m_axi_inout1_WREADY => m_axi_inout1_WREADY,
        m_axi_inout1_WDATA => layernorm_output_U0_m_axi_inout1_WDATA,
        m_axi_inout1_WSTRB => layernorm_output_U0_m_axi_inout1_WSTRB,
        m_axi_inout1_WLAST => layernorm_output_U0_m_axi_inout1_WLAST,
        m_axi_inout1_WID => layernorm_output_U0_m_axi_inout1_WID,
        m_axi_inout1_WUSER => layernorm_output_U0_m_axi_inout1_WUSER,
        m_axi_inout1_ARVALID => layernorm_output_U0_m_axi_inout1_ARVALID,
        m_axi_inout1_ARREADY => ap_const_logic_0,
        m_axi_inout1_ARADDR => layernorm_output_U0_m_axi_inout1_ARADDR,
        m_axi_inout1_ARID => layernorm_output_U0_m_axi_inout1_ARID,
        m_axi_inout1_ARLEN => layernorm_output_U0_m_axi_inout1_ARLEN,
        m_axi_inout1_ARSIZE => layernorm_output_U0_m_axi_inout1_ARSIZE,
        m_axi_inout1_ARBURST => layernorm_output_U0_m_axi_inout1_ARBURST,
        m_axi_inout1_ARLOCK => layernorm_output_U0_m_axi_inout1_ARLOCK,
        m_axi_inout1_ARCACHE => layernorm_output_U0_m_axi_inout1_ARCACHE,
        m_axi_inout1_ARPROT => layernorm_output_U0_m_axi_inout1_ARPROT,
        m_axi_inout1_ARQOS => layernorm_output_U0_m_axi_inout1_ARQOS,
        m_axi_inout1_ARREGION => layernorm_output_U0_m_axi_inout1_ARREGION,
        m_axi_inout1_ARUSER => layernorm_output_U0_m_axi_inout1_ARUSER,
        m_axi_inout1_RVALID => ap_const_logic_0,
        m_axi_inout1_RREADY => layernorm_output_U0_m_axi_inout1_RREADY,
        m_axi_inout1_RDATA => ap_const_lv256_lc_1,
        m_axi_inout1_RLAST => ap_const_logic_0,
        m_axi_inout1_RID => ap_const_lv1_0,
        m_axi_inout1_RFIFONUM => ap_const_lv9_0,
        m_axi_inout1_RUSER => ap_const_lv1_0,
        m_axi_inout1_RRESP => ap_const_lv2_0,
        m_axi_inout1_BVALID => m_axi_inout1_BVALID,
        m_axi_inout1_BREADY => layernorm_output_U0_m_axi_inout1_BREADY,
        m_axi_inout1_BRESP => m_axi_inout1_BRESP,
        m_axi_inout1_BID => m_axi_inout1_BID,
        m_axi_inout1_BUSER => m_axi_inout1_BUSER,
        patch => patch,
        out_r => out_r,
        x_patch_data_M_elems_V1_address0 => layernorm_output_U0_x_patch_data_M_elems_V1_address0,
        x_patch_data_M_elems_V1_ce0 => layernorm_output_U0_x_patch_data_M_elems_V1_ce0,
        x_patch_data_M_elems_V1_q0 => x_patch_data_M_elems_V_t_q0,
        x_patch_data_M_elems_V_12_address0 => layernorm_output_U0_x_patch_data_M_elems_V_12_address0,
        x_patch_data_M_elems_V_12_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_12_ce0,
        x_patch_data_M_elems_V_12_q0 => x_patch_data_M_elems_V_1_t_q0,
        x_patch_data_M_elems_V_23_address0 => layernorm_output_U0_x_patch_data_M_elems_V_23_address0,
        x_patch_data_M_elems_V_23_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_23_ce0,
        x_patch_data_M_elems_V_23_q0 => x_patch_data_M_elems_V_2_t_q0,
        x_patch_data_M_elems_V_34_address0 => layernorm_output_U0_x_patch_data_M_elems_V_34_address0,
        x_patch_data_M_elems_V_34_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_34_ce0,
        x_patch_data_M_elems_V_34_q0 => x_patch_data_M_elems_V_3_t_q0,
        x_patch_data_M_elems_V_45_address0 => layernorm_output_U0_x_patch_data_M_elems_V_45_address0,
        x_patch_data_M_elems_V_45_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_45_ce0,
        x_patch_data_M_elems_V_45_q0 => x_patch_data_M_elems_V_4_t_q0,
        x_patch_data_M_elems_V_56_address0 => layernorm_output_U0_x_patch_data_M_elems_V_56_address0,
        x_patch_data_M_elems_V_56_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_56_ce0,
        x_patch_data_M_elems_V_56_q0 => x_patch_data_M_elems_V_5_t_q0,
        x_patch_data_M_elems_V_67_address0 => layernorm_output_U0_x_patch_data_M_elems_V_67_address0,
        x_patch_data_M_elems_V_67_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_67_ce0,
        x_patch_data_M_elems_V_67_q0 => x_patch_data_M_elems_V_6_t_q0,
        x_patch_data_M_elems_V_78_address0 => layernorm_output_U0_x_patch_data_M_elems_V_78_address0,
        x_patch_data_M_elems_V_78_ce0 => layernorm_output_U0_x_patch_data_M_elems_V_78_ce0,
        x_patch_data_M_elems_V_78_q0 => x_patch_data_M_elems_V_7_t_q0,
        p_read => mean_V_dout,
        p_read1 => mean_sq_V_dout,
        weights_address0 => layernorm_output_U0_weights_address0,
        weights_ce0 => layernorm_output_U0_weights_ce0,
        weights_q0 => weights_q0,
        bias_address0 => layernorm_output_U0_bias_address0,
        bias_ce0 => layernorm_output_U0_bias_ce0,
        bias_q0 => bias_q0,
        norm_eps_V => norm_eps_V);

    mean_V_U : component ViT_act_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_accumulate_U0_ap_return_0,
        if_full_n => mean_V_full_n,
        if_write => ap_channel_done_mean_V,
        if_dout => mean_V_dout,
        if_num_data_valid => mean_V_num_data_valid,
        if_fifo_cap => mean_V_fifo_cap,
        if_empty_n => mean_V_empty_n,
        if_read => layernorm_output_U0_ap_ready);

    mean_sq_V_U : component ViT_act_fifo_w32_d2_S
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => layernorm_accumulate_U0_ap_return_1,
        if_full_n => mean_sq_V_full_n,
        if_write => ap_channel_done_mean_sq_V,
        if_dout => mean_sq_V_dout,
        if_num_data_valid => mean_sq_V_num_data_valid,
        if_fifo_cap => mean_sq_V_fifo_cap,
        if_empty_n => mean_sq_V_empty_n,
        if_read => layernorm_output_U0_ap_ready);





    ap_sync_reg_channel_write_mean_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_V <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_V <= ap_sync_channel_write_mean_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_mean_sq_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_mean_sq_V <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_mean_sq_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_mean_sq_V <= ap_sync_channel_write_mean_sq_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V <= ap_sync_channel_write_x_patch_data_M_elems_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 <= ap_sync_channel_write_x_patch_data_M_elems_V_1;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 <= ap_sync_channel_write_x_patch_data_M_elems_V_2;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 <= ap_sync_channel_write_x_patch_data_M_elems_V_3;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 <= ap_sync_channel_write_x_patch_data_M_elems_V_4;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 <= ap_sync_channel_write_x_patch_data_M_elems_V_5;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 <= ap_sync_channel_write_x_patch_data_M_elems_V_6;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_x_patch_data_M_elems_V_7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= ap_const_logic_0;
            else
                if (((layernorm_accumulate_U0_ap_done and layernorm_accumulate_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 <= ap_sync_channel_write_x_patch_data_M_elems_V_7;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_layernorm_accumulate_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_layernorm_accumulate_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_layernorm_accumulate_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_layernorm_accumulate_U0_ap_ready <= ap_sync_layernorm_accumulate_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_layernorm_output_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_layernorm_output_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_layernorm_output_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_layernorm_output_U0_ap_ready <= ap_sync_layernorm_output_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;

    ap_channel_done_mean_V <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_mean_V xor ap_const_logic_1));
    ap_channel_done_mean_sq_V <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_mean_sq_V xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_1 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_1 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_2 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_2 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_3 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_3 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_4 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_4 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_5 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_5 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_6 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_6 xor ap_const_logic_1));
    ap_channel_done_x_patch_data_M_elems_V_7 <= (layernorm_accumulate_U0_ap_done and (ap_sync_reg_channel_write_x_patch_data_M_elems_V_7 xor ap_const_logic_1));
    ap_done <= layernorm_output_U0_ap_done;
    ap_idle <= (layernorm_output_U0_ap_idle and layernorm_accumulate_U0_ap_idle and (mean_sq_V_empty_n xor ap_const_logic_1) and (mean_V_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_7_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_6_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_5_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_4_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_3_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_2_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_1_t_empty_n xor ap_const_logic_1) and (x_patch_data_M_elems_V_t_empty_n xor ap_const_logic_1));
    ap_ready <= ap_sync_ready;
    ap_sync_channel_write_mean_V <= ((mean_V_full_n and ap_channel_done_mean_V) or ap_sync_reg_channel_write_mean_V);
    ap_sync_channel_write_mean_sq_V <= ((mean_sq_V_full_n and ap_channel_done_mean_sq_V) or ap_sync_reg_channel_write_mean_sq_V);
    ap_sync_channel_write_x_patch_data_M_elems_V <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n and ap_channel_done_x_patch_data_M_elems_V) or ap_sync_reg_channel_write_x_patch_data_M_elems_V);
    ap_sync_channel_write_x_patch_data_M_elems_V_1 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n and ap_channel_done_x_patch_data_M_elems_V_1) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_1);
    ap_sync_channel_write_x_patch_data_M_elems_V_2 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n and ap_channel_done_x_patch_data_M_elems_V_2) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_2);
    ap_sync_channel_write_x_patch_data_M_elems_V_3 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n and ap_channel_done_x_patch_data_M_elems_V_3) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_3);
    ap_sync_channel_write_x_patch_data_M_elems_V_4 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n and ap_channel_done_x_patch_data_M_elems_V_4) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_4);
    ap_sync_channel_write_x_patch_data_M_elems_V_5 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n and ap_channel_done_x_patch_data_M_elems_V_5) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_5);
    ap_sync_channel_write_x_patch_data_M_elems_V_6 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n and ap_channel_done_x_patch_data_M_elems_V_6) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_6);
    ap_sync_channel_write_x_patch_data_M_elems_V_7 <= ((layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n and ap_channel_done_x_patch_data_M_elems_V_7) or ap_sync_reg_channel_write_x_patch_data_M_elems_V_7);
    ap_sync_layernorm_accumulate_U0_ap_ready <= (layernorm_accumulate_U0_ap_ready or ap_sync_reg_layernorm_accumulate_U0_ap_ready);
    ap_sync_layernorm_output_U0_ap_ready <= (layernorm_output_U0_ap_ready or ap_sync_reg_layernorm_output_U0_ap_ready);
    ap_sync_ready <= (ap_sync_layernorm_output_U0_ap_ready and ap_sync_layernorm_accumulate_U0_ap_ready);
    bias_address0 <= layernorm_output_U0_bias_address0;
    bias_address1 <= ap_const_lv5_0;
    bias_ce0 <= layernorm_output_U0_bias_ce0;
    bias_ce1 <= ap_const_logic_0;
    bias_d0 <= ap_const_lv128_lc_1;
    bias_d1 <= ap_const_lv128_lc_1;
    bias_we0 <= ap_const_logic_0;
    bias_we1 <= ap_const_logic_0;
    layernorm_accumulate_U0_ap_continue <= (ap_sync_channel_write_x_patch_data_M_elems_V_7 and ap_sync_channel_write_x_patch_data_M_elems_V_6 and ap_sync_channel_write_x_patch_data_M_elems_V_5 and ap_sync_channel_write_x_patch_data_M_elems_V_4 and ap_sync_channel_write_x_patch_data_M_elems_V_3 and ap_sync_channel_write_x_patch_data_M_elems_V_2 and ap_sync_channel_write_x_patch_data_M_elems_V_1 and ap_sync_channel_write_x_patch_data_M_elems_V and ap_sync_channel_write_mean_sq_V and ap_sync_channel_write_mean_V);
    layernorm_accumulate_U0_ap_start <= ((ap_sync_reg_layernorm_accumulate_U0_ap_ready xor ap_const_logic_1) and ap_start);
    layernorm_accumulate_U0_x_patch_data_M_elems_V1_full_n <= x_patch_data_M_elems_V_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_12_full_n <= x_patch_data_M_elems_V_1_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_23_full_n <= x_patch_data_M_elems_V_2_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_34_full_n <= x_patch_data_M_elems_V_3_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_45_full_n <= x_patch_data_M_elems_V_4_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_56_full_n <= x_patch_data_M_elems_V_5_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_67_full_n <= x_patch_data_M_elems_V_6_i_full_n;
    layernorm_accumulate_U0_x_patch_data_M_elems_V_78_full_n <= x_patch_data_M_elems_V_7_i_full_n;
    layernorm_output_U0_ap_continue <= ap_continue;
    layernorm_output_U0_ap_start <= (x_patch_data_M_elems_V_t_empty_n and x_patch_data_M_elems_V_7_t_empty_n and x_patch_data_M_elems_V_6_t_empty_n and x_patch_data_M_elems_V_5_t_empty_n and x_patch_data_M_elems_V_4_t_empty_n and x_patch_data_M_elems_V_3_t_empty_n and x_patch_data_M_elems_V_2_t_empty_n and x_patch_data_M_elems_V_1_t_empty_n and mean_sq_V_empty_n and mean_V_empty_n and (ap_sync_reg_layernorm_output_U0_ap_ready xor ap_const_logic_1) and ap_start);
    m_axi_inout1_ARADDR <= ap_const_lv64_0;
    m_axi_inout1_ARBURST <= ap_const_lv2_0;
    m_axi_inout1_ARCACHE <= ap_const_lv4_0;
    m_axi_inout1_ARID <= ap_const_lv1_0;
    m_axi_inout1_ARLEN <= ap_const_lv32_0;
    m_axi_inout1_ARLOCK <= ap_const_lv2_0;
    m_axi_inout1_ARPROT <= ap_const_lv3_0;
    m_axi_inout1_ARQOS <= ap_const_lv4_0;
    m_axi_inout1_ARREGION <= ap_const_lv4_0;
    m_axi_inout1_ARSIZE <= ap_const_lv3_0;
    m_axi_inout1_ARUSER <= ap_const_lv1_0;
    m_axi_inout1_ARVALID <= ap_const_logic_0;
    m_axi_inout1_AWADDR <= layernorm_output_U0_m_axi_inout1_AWADDR;
    m_axi_inout1_AWBURST <= layernorm_output_U0_m_axi_inout1_AWBURST;
    m_axi_inout1_AWCACHE <= layernorm_output_U0_m_axi_inout1_AWCACHE;
    m_axi_inout1_AWID <= layernorm_output_U0_m_axi_inout1_AWID;
    m_axi_inout1_AWLEN <= layernorm_output_U0_m_axi_inout1_AWLEN;
    m_axi_inout1_AWLOCK <= layernorm_output_U0_m_axi_inout1_AWLOCK;
    m_axi_inout1_AWPROT <= layernorm_output_U0_m_axi_inout1_AWPROT;
    m_axi_inout1_AWQOS <= layernorm_output_U0_m_axi_inout1_AWQOS;
    m_axi_inout1_AWREGION <= layernorm_output_U0_m_axi_inout1_AWREGION;
    m_axi_inout1_AWSIZE <= layernorm_output_U0_m_axi_inout1_AWSIZE;
    m_axi_inout1_AWUSER <= layernorm_output_U0_m_axi_inout1_AWUSER;
    m_axi_inout1_AWVALID <= layernorm_output_U0_m_axi_inout1_AWVALID;
    m_axi_inout1_BREADY <= layernorm_output_U0_m_axi_inout1_BREADY;
    m_axi_inout1_RREADY <= ap_const_logic_0;
    m_axi_inout1_WDATA <= layernorm_output_U0_m_axi_inout1_WDATA;
    m_axi_inout1_WID <= layernorm_output_U0_m_axi_inout1_WID;
    m_axi_inout1_WLAST <= layernorm_output_U0_m_axi_inout1_WLAST;
    m_axi_inout1_WSTRB <= layernorm_output_U0_m_axi_inout1_WSTRB;
    m_axi_inout1_WUSER <= layernorm_output_U0_m_axi_inout1_WUSER;
    m_axi_inout1_WVALID <= layernorm_output_U0_m_axi_inout1_WVALID;
    m_axi_inout2_ARADDR <= layernorm_accumulate_U0_m_axi_inout2_ARADDR;
    m_axi_inout2_ARBURST <= layernorm_accumulate_U0_m_axi_inout2_ARBURST;
    m_axi_inout2_ARCACHE <= layernorm_accumulate_U0_m_axi_inout2_ARCACHE;
    m_axi_inout2_ARID <= layernorm_accumulate_U0_m_axi_inout2_ARID;
    m_axi_inout2_ARLEN <= layernorm_accumulate_U0_m_axi_inout2_ARLEN;
    m_axi_inout2_ARLOCK <= layernorm_accumulate_U0_m_axi_inout2_ARLOCK;
    m_axi_inout2_ARPROT <= layernorm_accumulate_U0_m_axi_inout2_ARPROT;
    m_axi_inout2_ARQOS <= layernorm_accumulate_U0_m_axi_inout2_ARQOS;
    m_axi_inout2_ARREGION <= layernorm_accumulate_U0_m_axi_inout2_ARREGION;
    m_axi_inout2_ARSIZE <= layernorm_accumulate_U0_m_axi_inout2_ARSIZE;
    m_axi_inout2_ARUSER <= layernorm_accumulate_U0_m_axi_inout2_ARUSER;
    m_axi_inout2_ARVALID <= layernorm_accumulate_U0_m_axi_inout2_ARVALID;
    m_axi_inout2_AWADDR <= ap_const_lv64_0;
    m_axi_inout2_AWBURST <= ap_const_lv2_0;
    m_axi_inout2_AWCACHE <= ap_const_lv4_0;
    m_axi_inout2_AWID <= ap_const_lv1_0;
    m_axi_inout2_AWLEN <= ap_const_lv32_0;
    m_axi_inout2_AWLOCK <= ap_const_lv2_0;
    m_axi_inout2_AWPROT <= ap_const_lv3_0;
    m_axi_inout2_AWQOS <= ap_const_lv4_0;
    m_axi_inout2_AWREGION <= ap_const_lv4_0;
    m_axi_inout2_AWSIZE <= ap_const_lv3_0;
    m_axi_inout2_AWUSER <= ap_const_lv1_0;
    m_axi_inout2_AWVALID <= ap_const_logic_0;
    m_axi_inout2_BREADY <= ap_const_logic_0;
    m_axi_inout2_RREADY <= layernorm_accumulate_U0_m_axi_inout2_RREADY;
    m_axi_inout2_WDATA <= ap_const_lv256_lc_1;
    m_axi_inout2_WID <= ap_const_lv1_0;
    m_axi_inout2_WLAST <= ap_const_logic_0;
    m_axi_inout2_WSTRB <= ap_const_lv32_0;
    m_axi_inout2_WUSER <= ap_const_lv1_0;
    m_axi_inout2_WVALID <= ap_const_logic_0;
    weights_address0 <= layernorm_output_U0_weights_address0;
    weights_address1 <= ap_const_lv5_0;
    weights_ce0 <= layernorm_output_U0_weights_ce0;
    weights_ce1 <= ap_const_logic_0;
    weights_d0 <= ap_const_lv128_lc_1;
    weights_d1 <= ap_const_lv128_lc_1;
    weights_we0 <= ap_const_logic_0;
    weights_we1 <= ap_const_logic_0;
end behav;
