
istflow -prj "/home/diamond/SharedFolder/DiamondProjFolder/test_dvi.rvl" -design "dvi403_impl4.rvp" 
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd(27): " arg1="components" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd" arg3="27"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/cae_library/vhdl_packages/../../ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(36): " arg1="test_dvi" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg3="36"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(54): " arg1="arc" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg3="54"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(36): " arg1="test_DVI" arg2="arc" arg3="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg4="36"  />
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="100"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "/usr/local/diamond/3.11_x64/tcltk/bin/tclsh" "/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_dvi_generate.tcl".
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi/core_la0_sim.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi/core_la0_sim.vhd(13): " arg1="core_la0" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi/core_la0_sim.vhd" arg3="13"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi/core_la0_sim.vhd(32): " arg1="core_la0_u" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi/core_la0_sim.vhd" arg3="32"  />
all messages logged in file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_error.log

Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd(9): " arg1="standard" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/standard.vhd" arg3="9"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(15): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="15"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd(178): " arg1="std_logic_1164" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_1164.vhd" arg3="178"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(18): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="18"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd(753): " arg1="qsim_logic" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mgc_qsim.vhd" arg3="753"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(54): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="54"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd(834): " arg1="numeric_bit" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_bit.vhd" arg3="834"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(57): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="57"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd(874): " arg1="numeric_std" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/numeric_std.vhd" arg3="874"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(13): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg3="13"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd(114): " arg1="textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/textio.vhd" arg3="114"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(26): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="26"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd(72): " arg1="std_logic_textio" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/std_logic_textio.vhd" arg3="72"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(30): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="30"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd(182): " arg1="std_logic_misc" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_misc.vhd" arg3="182"  />
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(56): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="56"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="./.__tmp_vxr_0_(685): " arg1="math_real" arg2="./.__tmp_vxr_0_" arg3="685"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(9): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="9"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd(88): " arg1="vl_types" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/mixed_lang_vltype.vhd" arg3="88"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(25): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="25"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd(206): " arg1="std_logic_arith" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_arit.vhd" arg3="206"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd(39): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_attr.vhd" arg3="39"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(35): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd(96): " arg1="std_logic_signed" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_sign.vhd" arg3="96"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(35): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="35"  />
    <postMsg mid="35921013" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd(94): " arg1="std_logic_unsigned" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/syn_unsi.vhd" arg3="94"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd(27): " arg1="components" arg2="/usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.vhd" arg3="27"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd(35): " arg1="orcacomp" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/orca4.vhd" arg3="35"  />
Analyzing VHDL file /usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd. VHDL-1481
    <postMsg mid="35921014" type="Info"    dynamic="2" navigation="2" arg0="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd(50): " arg1="attributes" arg2="/usr/local/diamond/3.11_x64/ispfpga/vhdl_packages/synattr.vhd" arg3="50"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(6): " arg1="reveal_coretop" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="6"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(22): " arg1="one" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="22"  />
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(36): " arg1="test_dvi" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg3="36"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(54): " arg1="arc" arg2="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg3="54"  />
    <postMsg mid="35921067" type="Info"    dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd(36): " arg1="test_DVI" arg2="arc" arg3="/home/diamond/SharedFolder/DiamondProjFolder/test_DVI.vhd" arg4="36"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="clk"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(8): " arg1="clk" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="8"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="reset_n"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(9): " arg1="reset_n" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="9"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trigger_din"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(10): " arg1="trigger_din" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="10"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trigger_en"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(11): " arg1="trigger_en" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="11"  />
    <postMsg mid="35929000" type="Info"    dynamic="2" navigation="0" arg0="" arg1="trace_din"  />
    <postMsg mid="35921259" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd(13): " arg1="trace_din" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_reveal_coretop.vhd" arg3="13"  />
Pretty printing all units in library work to file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd. VHDL-1490
Lpf file '/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf' is updated.

synthesis -f "dvi403_impl4_lattice.synproj"
synthesis:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 29 18:50:25 2021


Command Line:  synthesis -f dvi403_impl4_lattice.synproj -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml 

    <postMsg mid="35002000" type="Info"    dynamic="0" navigation="0"  />
Synthesis options:
The -a option is LatticeECP3.
The -s option is 7.
The -t option is FPBGA672.
The -d option is LFE3-70EA.
Using package FPBGA672.
Using performance grade 7.
                                                          

##########################################################

### Lattice Family : LatticeECP3

### Device  : LFE3-70EA

### Package : FPBGA672

### Speed   : 7

##########################################################

                                                          

    <postMsg mid="35001781" type="Info"    dynamic="0" navigation="0"  />
Optimization goal = Timing
Top-level module name = test_DVI.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.11_x64/ispfpga/ep5c00/data (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl4 (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi (searchpath added)
Key file = /usr/local/diamond/3.11_x64/module/reveal/document/reveal_test.dat
Mixed language design
File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_trig_gen.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_gen.v
VHDL library = work
VHDL design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd
NGD file = dvi403_impl4.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_trig_gen.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_gen.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd. VHDL-1481
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(4): " arg1="reveal_coretop" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="4"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(18): " arg1="one" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="18"  />
    <postMsg mid="35921012" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(165): " arg1="test_dvi" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="165"  />
    <postMsg mid="35921010" type="Info"    dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(381): " arg1="arc" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="381"  />
unit test_DVI is not yet analyzed. VHDL-1485
    <postMsg mid="35921504" type="Info"    dynamic="2" navigation="0" arg0="" arg1="/home/diamond/SharedFolder/DiamondProjFolder/impl4"  />
Top module language type = VHDL.
unit test_DVI is not yet analyzed. VHDL-1485
/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(165): executing test_DVI(arc)

    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(518): " arg1="d_detect" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="518"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(518): " arg1="detect" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="518"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(523): " arg1="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg2="523"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(530): " arg1="d_detect_de" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="530"  />
    <postMsg mid="35921251" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(530): " arg1="detect_de" arg2="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg3="530"  />
    <postMsg mid="35921613" type="Warning" dynamic="1" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(535): " arg1="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg2="535"  />
    <postMsg mid="35921205" type="Warning" dynamic="3" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(379): " arg1="test_DVI" arg2="arc" arg3="/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd" arg4="379"  />
Top module name (VHDL, mixed language): test_DVI
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Top-level module name = test_DVI.
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="rising_Hsync"  />
    <postMsg mid="35001771" type="Warning" dynamic="1" navigation="0" arg0="falling_DE"  />



######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Applying 200.000000 MHz constraint to all clocks

    <postMsg mid="35001611" type="Warning" dynamic="0" navigation="0"  />
test_DVI_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in test_DVI_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr112112115216de.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr991416384991416384122adcc5.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5chub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="test_dvi_reveal_coretop_instance/jupdate[0]" arg2="test_dvi_reveal_coretop_instance/jupdate[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/tdoa" arg2="ep5chub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/cdn" arg2="ep5chub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/ip_enable_15" arg2="ep5chub/ip_enable_15"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u_1" arg2="ep5chub/genblk5_un1_jtage_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="ep5chub/genblk5_un1_jtage_u" arg2="ep5chub/genblk5_un1_jtage_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="6"  />

Design Results:
   2056 blocks expanded
completed the first expansion
All blocks are expanded and NGD expansion is successful.
Writing NGD file dvi403_impl4.ngd.

################### Begin Area Report (test_DVI)######################
Number of register bits => 761 of 52176 (1 % )
CCU2C => 108
FD1P3AX => 34
FD1P3BX => 34
FD1P3DX => 433
FD1P3IX => 97
FD1S3AX => 4
FD1S3DX => 143
FD1S3IX => 16
GSR => 1
IB => 4
INV => 1
L6MUX21 => 1
LUT4 => 743
OB => 96
PFUMX => 35
pmi_ram_dpEbnonesadr112112115216de => 1
pmi_ram_dpEbnonesadr991416384991416384122adcc5 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : ODCK_N, loads : 417
  Net : test_dvi_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 56
Top 10 highest fanout Clock Enables:
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_36, loads : 109
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_183, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_133, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_298, loads : 35
  Net : ODCK_c_enable_86, loads : 32
  Net : test_dvi_reveal_coretop_instance/core0/tm_u/sample_en_d, loads : 18
  Net : ODCK_c_enable_90, loads : 16
  Net : ODCK_c_enable_87, loads : 16
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_422_enable_297, loads : 16
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_26, loads : 16
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : test_dvi_reveal_coretop_instance/jtck_N_422, loads : 348
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/te_0/jrstn_N_420, loads : 343
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/tcnt_0/n10478, loads : 264
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/n10475, loads : 119
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_36, loads : 111
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/n15, loads : 99
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/addr[0], loads : 54
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_133, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_183, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_233, loads : 49
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\test_dvi_reveal_coretop_instance/jtck[0|             |             |
]]                                      |  200.000 MHz|   92.464 MHz|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets ODCK_N]                  |  200.000 MHz|  103.413 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 330.340  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.763  secs
--------------------------------------------------------------

map -a "LatticeECP3" -p LFE3-70EA -t FPBGA672 -s 7 -oc Commercial   "dvi403_impl4.ngd" -o "dvi403_impl4_map.ncd" -pr "dvi403_impl4.prf" -mp "dvi403_impl4.mrp" -lpf "/home/diamond/SharedFolder/DiamondProjFolder/impl4/dvi403_impl4.lpf" -lpf "/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf"            
map:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: dvi403_impl4.ngd
   Picdevice="LFE3-70EA"

   Pictype="FPBGA672"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE3-70EAFPBGA672, Performance used: 7.

Your license expires in 3 days.

A new map free license can be generated from the Lattice website. A map subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on map software refer to http://www.latticesemi.com/latticediamond .
    <postMsg mid="1100523" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf(18): Semantic error in &quot;FREQUENCY PORT &quot;Clk_FPGA&quot; 125.000000 MHz ;&quot;: " arg1="&quot;Clk_FPGA&quot; matches no ports in the design. " arg2="/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf" arg3="18"  />
    <postMsg mid="1100679" type="Warning" dynamic="2" navigation="2" arg0="/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf(17): Semantic error in &quot;LOCATE COMP &quot;Clk_FPGA&quot; SITE &quot;M3&quot; ;&quot;: " arg1="Clk_FPGA" arg2="/home/diamond/SharedFolder/DiamondProjFolder/dvi403.lpf" arg3="17"  />
Loading device for application map from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Running general design DRC...

Removing unused logic...

Optimizing...

482 CCU2 constant inputs absorbed.

logic GND cell test_dvi_reveal_coretop_instance/core0/trig_u/te_0/pmi_ram_dpECP3binarynonespeedasyncdisablereg112112/scuba_vlo_inst is replaced by device GND cell GND_INST

logic GND cell test_dvi_reveal_coretop_instance/core0/tm_u/pmi_ram_dpECP3binarynonespeedasyncdisablereg991416384991416384/scuba_vlo_inst is replaced by device GND cell GND_INST

logic VCC cell i2 is replaced by device VCC cell VCC_INST

logic VCC cell ep5chub/VCC_0 is replaced by device VCC cell VCC_INST




Design Summary:
   Number of registers:    817 out of 52176 (2%)
      PFU registers:          817 out of 49896 (2%)
      PIO registers:            0 out of  2280 (0%)
   Number of SLICEs:       952 out of 33264 (3%)
      SLICEs as Logic/ROM:    952 out of 33264 (3%)
      SLICEs as RAM:            0 out of  6804 (0%)
      SLICEs as Carry:        116 out of 33264 (0%)
   Number of LUT4s:        1386 out of 66528 (2%)
      Number used as logic LUTs:        1154
      Number used as distributed RAM:     0
      Number used as ripple logic:      232
      Number used as shift registers:     0
   Number of PIO sites used: 100 out of 380 (26%)
   Number of PIO FIXEDDELAY:    0
   Number of PCS (SerDes):  0 out of 2 (0%) with bonded PIO sites
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of PLLs:  0 out of 10 (0%)
   Number of DLLs:  0 out of 2 (0%)
   Number of block RAMs:  89 out of 240 (37%)
   Number of CLKDIVs:  0 out of 2 (0%)
   Number of GSRs:  0 out of 1 (0%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18C          0
   MULT9X9C            0
   ALU54A              0
   ALU24A              0
   --------------------------------
   Number of Used DSP MULT Sites:  0 out of 256 (0 %)
   Number of Used DSP ALU Sites:  0 out of 128 (0 %)
   Number of clocks:  2
     Net ODCK_N: 336 loads, 336 rising, 0 falling (Driver: PIO ODCK )
     Net jtaghub16_jtck: 365 loads, 0 rising, 365 falling (Driver: ep5chub/genblk5_jtage_u )
   Number of Clock Enables:  59
     Net DE_N: 9 loads, 9 LSLICEs
     Net ODCK_c_enable_86: 16 loads, 16 LSLICEs
     Net ODCK_c_enable_97: 9 loads, 9 LSLICEs
     Net ODCK_c_enable_90: 9 loads, 9 LSLICEs
     Net rising_Hsync: 9 loads, 9 LSLICEs
     Net ODCK_c_enable_87: 9 loads, 9 LSLICEs
     Net ODCK_c_enable_88: 9 loads, 9 LSLICEs
     Net ODCK_c_enable_91: 1 loads, 1 LSLICEs
     Net clk_N_keep_enable_34: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/jtck_N_422_enable_86: 8 loads, 8 LSLICEs
     Net jtaghub16_jupdate: 8 loads, 8 LSLICEs
     Net jtaghub16_ip_enable0: 15 loads, 15 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/op_code_2__N_956: 3 loads, 3 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/tu_0/clk_N_keep_enable_134: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/tu_0/clk_N_keep_enable_135: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_32: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/clk_N_keep_enable_9: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_422_enable_297: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_36: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/clk_N_keep_enable_15: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_118: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_117: 2 loads, 2 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/te_0/clk_N_keep_enable_139: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/clk_N_keep_enable_136: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/trig_u/clk_N_keep_enable_119: 2 loads, 2 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/reg0_read_N_1261: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_2: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_5: 2 loads, 2 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_4: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_233: 50 loads, 50 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_50: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_33: 2 loads, 2 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_63: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/trace_dout_int_98__N_1499: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_76: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_89: 8 loads, 8 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_102: 7 loads, 7 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_115: 7 loads, 7 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/sample_en_d: 4 loads, 4 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_132: 7 loads, 7 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_35: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_282: 49 loads, 49 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_133: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_140: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_137: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/tm_u/clk_N_keep_enable_138: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_35: 2 loads, 2 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_26: 9 loads, 9 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_11: 4 loads, 4 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_133: 26 loads, 26 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_298: 26 loads, 26 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jupdate_d1: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_183: 25 loads, 25 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_34: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_38: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_40: 1 loads, 1 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_184: 1 loads, 1 LSLICEs
     Net ep5chub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net ep5chub/N_5_i: 10 loads, 10 LSLICEs
   Number of LSRs:  8
     Net DE_N: 19 loads, 19 LSLICEs
     Net ODCK_c_enable_86: 9 loads, 9 LSLICEs
     Net n3802: 9 loads, 9 LSLICEs
     Net n10506: 9 loads, 9 LSLICEs
     Net n10496: 9 loads, 9 LSLICEs
     Net Vsync_N: 9 loads, 9 LSLICEs
     Net jtaghub16_jrstn: 272 loads, 272 LSLICEs
     Net test_dvi_reveal_coretop_instance/core0/n10478: 332 loads, 156 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net test_dvi_reveal_coretop_instance/core0/tm_u/pmi_ram_dpECP3binarynonespeedasyncdisablereg991416384991416384/raddr11_ff2: 396 loads
     Net test_dvi_reveal_coretop_instance/core0/n10478: 332 loads
     Net jtaghub16_jrstn: 276 loads
     Net test_dvi_reveal_coretop_instance/core0/tm_u/pmi_ram_dpECP3binarynonespeedasyncdisablereg991416384991416384/raddr12_ff2: 198 loads
     Net VCC_net: 182 loads
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/n10475: 119 loads
     Net test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_36: 112 loads
     Net test_dvi_reveal_coretop_instance/core0/jtag_int_u/n15: 99 loads
     Net test_dvi_reveal_coretop_instance/core0/tm_u/pmi_ram_dpECP3binarynonespeedasyncdisablereg991416384991416384/raddr13_ff2: 99 loads
     Net test_dvi_reveal_coretop_instance/core0/tm_u/trace_dout_int_98__N_1499: 96 loads
 

   Number of warnings:  2
   Number of errors:    0



Total CPU Time: 3 secs  
Total REAL Time: 4 secs  
Peak Memory Usage: 573 MB

Dumping design to file dvi403_impl4_map.ncd.

ncd2vdb "dvi403_impl4_map.ncd" ".vdbs/dvi403_impl4_map.vdb"

Loading device for application ncd2vdb from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.

trce -f "dvi403_impl4.mt" -o "dvi403_impl4.tw1" "dvi403_impl4_map.ncd" "dvi403_impl4.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file dvi403_impl4_map.ncd.
Design name: test_DVI
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:50:46 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dvi403_impl4.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml dvi403_impl4_map.ncd dvi403_impl4.prf 
Design file:     dvi403_impl4_map.ncd
Preference file: dvi403_impl4.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1311  Score: 921209
Cumulative negative slack: 921209

Constraints cover 16302 paths, 2 nets, and 11743 connections (97.83% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:50:47 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o dvi403_impl4.tw1 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml dvi403_impl4_map.ncd dvi403_impl4.prf 
Design file:     dvi403_impl4_map.ncd
Preference file: dvi403_impl4.prf
Device,speed:    LFE3-70EA,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 16302 paths, 2 nets, and 11734 connections (97.75% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1311 (setup), 0 (hold)
Score: 921209 (setup), 0 (hold)
Cumulative negative slack: 921209 (921209+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 3 secs 
Total REAL Time: 4 secs 
Peak Memory Usage: 561 MB


mpartrce -p "dvi403_impl4.p2t" -f "dvi403_impl4.p3t" -tf "dvi403_impl4.pt" "dvi403_impl4_map.ncd" "dvi403_impl4.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "dvi403_impl4_map.ncd"
Mon Mar 29 18:50:48 2021

PAR: Place And Route Diamond (64-bit) 3.11.3.469.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml -exp parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF dvi403_impl4_map.ncd dvi403_impl4.dir/5_1.ncd dvi403_impl4.prf
Preference file: dvi403_impl4.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file dvi403_impl4_map.ncd.
Design name: test_DVI
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application par from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Your license expires in 3 days.

A new par free license can be generated from the Lattice website. A par subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on par software refer to http://www.latticesemi.com/latticediamond .
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)     100/524          19% used
                    100/380          26% bonded

   SLICE            952/33264         2% used

   JTAG               1/1           100% used
   EBR               89/240          37% used


Set delay estimator push_ratio: 95
Number of Signals: 2952
Number of Connections: 12004

Pin Constraint Summary:
   4 out of 100 pins locked (4% locked).

The following 2 signals are selected to use the primary clock routing resources:
    jtaghub16_jtck (driver: ep5chub/genblk5_jtage_u, clk load #: 453)
    ODCK_N (driver: ODCK, clk load #: 426)


The following 5 signals are selected to use the secondary clock routing resources:
    test_dvi_reveal_coretop_instance/core0/n10478 (driver: test_dvi_reveal_coretop_instance/core0/trig_u/tcnt_0/SLICE_808, clk load #: 0, sr load #: 332, ce load #: 0)
    jtaghub16_jrstn (driver: ep5chub/genblk5_jtage_u, clk load #: 0, sr load #: 272, ce load #: 0)
    test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_233 (driver: test_dvi_reveal_coretop_instance/core0/jtag_int_u/SLICE_758, clk load #: 0, sr load #: 0, ce load #: 50)
    test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_282 (driver: test_dvi_reveal_coretop_instance/core0/jtag_int_u/SLICE_755, clk load #: 0, sr load #: 0, ce load #: 49)
    DE_N (driver: DE, clk load #: 0, sr load #: 19, ce load #: 9)

No signal is selected as Global Set/Reset.
.
Starting Placer Phase 0.
..............
Finished Placer Phase 0.  REAL time: 7 secs 

Starting Placer Phase 1.
..................
Placer score = 2321236.
Finished Placer Phase 1.  REAL time: 21 secs 

Starting Placer Phase 2.
.
Starting Placer Optimization. REAL time: 22 secs 
..  ..
Placer score =  5736487
Finished Placer Phase 2.  REAL time: 24 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 1 out of 6 (16%)
  General PIO: 1 out of 520 (0%)
  PLL        : 0 out of 10 (0%)
  DCS        : 0 out of 8 (0%)

Global Clocks:
  PRIMARY "jtaghub16_jtck" from JTCK on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 453
  PRIMARY "ODCK_N" from comp "ODCK" on CLK_PIN site "U20 (PR46A)", clk load = 428
  SECONDARY "test_dvi_reveal_coretop_instance/core0/n10478" from F0 on comp "test_dvi_reveal_coretop_instance/core0/trig_u/tcnt_0/SLICE_808" on site "R85C75A", clk load = 0, ce load = 0, sr load = 334
  SECONDARY "jtaghub16_jrstn" from JRSTN on comp "ep5chub/genblk5_jtage_u" on site "JTAG", clk load = 0, ce load = 0, sr load = 272
  SECONDARY "test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_233" from F0 on comp "test_dvi_reveal_coretop_instance/core0/jtag_int_u/SLICE_758" on site "R86C74C", clk load = 0, ce load = 50, sr load = 0
  SECONDARY "test_dvi_reveal_coretop_instance/core0/jtck_N_422_enable_282" from F0 on comp "test_dvi_reveal_coretop_instance/core0/jtag_int_u/SLICE_755" on site "R83C74D", clk load = 0, ce load = 49, sr load = 0
  SECONDARY "DE_N" from comp "DE" on PIO site "AD1 (PL95A)", clk load = 0, ce load = 9, sr load = 19

  PRIMARY  : 2 out of 8 (25%)
     DCS   : 0 out of 2 (0%)
     DCC   : 2 out of 6 (33%)
  SECONDARY: 5 out of 8 (62%)

Edge Clocks:
  No edge clock selected.

Regional Secondary Clocks:
  No regional secondary clock selected.

--------------- End of Clock Report ---------------


I/O Usage Summary (final):
   100 out of 524 (19.1%) PIO sites used.
   100 out of 380 (26.3%) bonded PIO sites used.
   Number of PIO comps: 100; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
----------+------------------+-------+-----------------+----------------
 I/O Bank | Usage            | Vccio |  Vref1 / Vref2  |  Vtt
----------+------------------+-------+-----------------+----------------
    0     |  11 / 60  ( 18%) | 3.3V  |    OFF / OFF    |               
    1     |  20 / 48  ( 41%) | 3.3V  |    OFF / OFF    |               
    2     |   1 / 42  (  2%) | 3.3V  |    OFF / OFF    |               
    3     |  33 / 71  ( 46%) | 3.3V  |    OFF / OFF    |               
    6     |  35 / 79  ( 44%) | 3.3V  |    OFF / OFF    |               
    7     |   0 / 56  (  0%) |  OFF  |    OFF / OFF    |               
    8     |   0 / 24  (  0%) |  OFF  |    OFF / OFF    |               
----------+------------------+-------+-----------------+----------------

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

DSP Slice #:          33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64
# of MULT9X9C                                                                                                        
# of MULT18X18C                                                                                                      
# of ALU24A                                                                                                          
# of ALU54A                                                                                                          

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 24 secs 

Dumping design to file dvi403_impl4.dir/5_1.ncd.

0 connections routed; 12010 unrouted.
Starting router resource preassignment
    <postMsg mid="62131014" type="Warning" dynamic="1" navigation="0" arg0="DE_N"  />

Completed router resource preassignment. Real time: 47 secs 

Start NBR router at Mon Mar 29 18:51:35 UTC 2021

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at Mon Mar 29 18:51:36 UTC 2021

Start NBR section for initial routing at Mon Mar 29 18:51:36 UTC 2021
Level 1, iteration 1
104(0.00%) conflicts; 9276(77.24%) untouched conns; 284762 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.601ns/-284.763ns; real time: 50 secs 
Level 2, iteration 1
177(0.00%) conflicts; 7872(65.55%) untouched conns; 397188 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -2.607ns/-397.189ns; real time: 52 secs 
Level 3, iteration 1
926(0.02%) conflicts; 1887(15.71%) untouched conns; 294843 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.281ns/-294.844ns; real time: 1 mins 1 secs 
Level 4, iteration 1
738(0.02%) conflicts; 10(0.08%) untouched conns; 292312 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.253ns/-292.313ns; real time: 1 mins 18 secs 
Level 4, iteration 2
272(0.01%) conflicts; 0(0.00%) untouched conn; 274832 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -1.253ns/-274.833ns; real time: 1 mins 20 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at Mon Mar 29 18:52:08 UTC 2021
Level 1, iteration 1
236(0.01%) conflicts; 128(1.07%) untouched conns; 249158 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.961ns/-249.158ns; real time: 1 mins 21 secs 
Level 1, iteration 2
162(0.00%) conflicts; 304(2.53%) untouched conns; 199969 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.897ns/-199.970ns; real time: 1 mins 22 secs 
Level 1, iteration 3
125(0.00%) conflicts; 411(3.42%) untouched conns; 197235 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.960ns/-197.236ns; real time: 1 mins 22 secs 
Level 1, iteration 4
59(0.00%) conflicts; 474(3.95%) untouched conns; 197235 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.960ns/-197.236ns; real time: 1 mins 23 secs 
Level 1, iteration 5
21(0.00%) conflicts; 496(4.13%) untouched conns; 200359 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-200.360ns; real time: 1 mins 23 secs 
Level 1, iteration 6
16(0.00%) conflicts; 499(4.15%) untouched conns; 200359 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-200.360ns; real time: 1 mins 23 secs 
Level 1, iteration 7
16(0.00%) conflicts; 499(4.15%) untouched conns; 199944 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-199.945ns; real time: 1 mins 23 secs 
Level 2, iteration 1
42(0.00%) conflicts; 444(3.70%) untouched conns; 205111 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-205.112ns; real time: 1 mins 24 secs 
Level 2, iteration 2
32(0.00%) conflicts; 452(3.76%) untouched conns; 207357 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-207.358ns; real time: 1 mins 24 secs 
Level 3, iteration 1
103(0.00%) conflicts; 153(1.27%) untouched conns; 200533 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-200.534ns; real time: 1 mins 25 secs 
Level 4, iteration 1
78(0.00%) conflicts; 0(0.00%) untouched conn; 215150 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-215.151ns; real time: 1 mins 25 secs 
Level 4, iteration 2
36(0.00%) conflicts; 0(0.00%) untouched conn; 218263 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.264ns; real time: 1 mins 26 secs 
Level 4, iteration 3
9(0.00%) conflicts; 0(0.00%) untouched conn; 215528 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-215.529ns; real time: 1 mins 26 secs 
Level 4, iteration 4
12(0.00%) conflicts; 0(0.00%) untouched conn; 215528 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-215.529ns; real time: 1 mins 26 secs 
Level 4, iteration 5
3(0.00%) conflicts; 0(0.00%) untouched conn; 218892 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.893ns; real time: 1 mins 27 secs 
Level 4, iteration 6
2(0.00%) conflicts; 0(0.00%) untouched conn; 218892 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.893ns; real time: 1 mins 27 secs 
Level 4, iteration 7
1(0.00%) conflict; 0(0.00%) untouched conn; 220672 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-220.673ns; real time: 1 mins 27 secs 
Level 4, iteration 8
3(0.00%) conflicts; 0(0.00%) untouched conn; 220672 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-220.673ns; real time: 1 mins 27 secs 
Level 4, iteration 9
4(0.00%) conflicts; 0(0.00%) untouched conn; 218122 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.123ns; real time: 1 mins 27 secs 
Level 4, iteration 10
2(0.00%) conflicts; 0(0.00%) untouched conn; 218122 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.123ns; real time: 1 mins 27 secs 
Level 4, iteration 11
3(0.00%) conflicts; 0(0.00%) untouched conn; 218645 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.646ns; real time: 1 mins 28 secs 
Level 4, iteration 12
3(0.00%) conflicts; 0(0.00%) untouched conn; 218645 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-218.646ns; real time: 1 mins 28 secs 
Level 4, iteration 13
2(0.00%) conflicts; 0(0.00%) untouched conn; 219391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-219.392ns; real time: 1 mins 28 secs 
Level 4, iteration 14
0(0.00%) conflict; 0(0.00%) untouched conn; 219391 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-219.392ns; real time: 1 mins 28 secs 

Start NBR section for performance tuning (iteration 1) at Mon Mar 29 18:52:16 UTC 2021
Level 4, iteration 1
4(0.00%) conflicts; 0(0.00%) untouched conn; 216692 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-216.692ns; real time: 1 mins 28 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 215647 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-215.647ns; real time: 1 mins 28 secs 
Level 4, iteration 3
1(0.00%) conflict; 0(0.00%) untouched conn; 216680 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-216.681ns; real time: 1 mins 28 secs 
Level 4, iteration 4
1(0.00%) conflict; 0(0.00%) untouched conn; 216680 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-216.681ns; real time: 1 mins 28 secs 
Level 4, iteration 5
1(0.00%) conflict; 0(0.00%) untouched conn; 217916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-217.916ns; real time: 1 mins 29 secs 
Level 4, iteration 6
1(0.00%) conflict; 0(0.00%) untouched conn; 217916 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-217.916ns; real time: 1 mins 29 secs 
Level 4, iteration 7
0(0.00%) conflict; 0(0.00%) untouched conn; 220510 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-220.511ns; real time: 1 mins 29 secs 

Start NBR section for re-routing at Mon Mar 29 18:52:17 UTC 2021
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 219146 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -0.969ns/-219.146ns; real time: 1 mins 29 secs 

Start NBR section for post-routing at Mon Mar 29 18:52:17 UTC 2021

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 510 (4.25%)
  Estimated worst slack<setup> : -0.969ns
  Timing score<setup> : 524013
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 1 mins 32 secs 
Total REAL time: 1 mins 33 secs 
Completely routed.
End of route.  12010 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 524013 

Dumping design to file dvi403_impl4.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -0.969
PAR_SUMMARY::Timing score<setup/<ns>> = 524.013
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.046
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 1 mins 35 secs 
Total REAL time to completion: 1 mins 35 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "dvi403_impl4.pt" -o "dvi403_impl4.twr" "dvi403_impl4.ncd" "dvi403_impl4.prf"
trce:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file dvi403_impl4.ncd.
Design name: test_DVI
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application trce from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:52:27 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o dvi403_impl4.twr -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml dvi403_impl4.ncd dvi403_impl4.prf 
Design file:     dvi403_impl4.ncd
Preference file: dvi403_impl4.prf
Device,speed:    LFE3-70EA,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

Report Type:     based on TRACE automatically generated preferences
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 1578  Score: 524013
Cumulative negative slack: 524013

Constraints cover 16378 paths, 2 nets, and 11751 connections (97.84% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.11.3.469
Mon Mar 29 18:52:28 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o dvi403_impl4.twr -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml dvi403_impl4.ncd dvi403_impl4.prf 
Design file:     dvi403_impl4.ncd
Preference file: dvi403_impl4.prf
Device,speed:    LFE3-70EA,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK INTERCLOCKDOMAIN PATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 16378 paths, 2 nets, and 11751 connections (97.84% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 1578 (setup), 0 (hold)
Score: 524013 (setup), 0 (hold)
Cumulative negative slack: 524013 (524013+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 4 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 534 MB


ltxt2ptxt  -path "/home/diamond/SharedFolder/DiamondProjFolder" "dvi403_impl4.ncd"

Loading design for application ltxt2ptxt from file dvi403_impl4.ncd.
Design name: test_DVI
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application ltxt2ptxt from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

tmcheck -par "dvi403_impl4.par" 

bitgen -w "dvi403_impl4.ncd" -f "dvi403_impl4.t2b" -e -s "/home/diamond/SharedFolder/DiamondProjFolder/dvi403.sec" -k "/home/diamond/SharedFolder/DiamondProjFolder/dvi403.bek" "dvi403_impl4.prf"
Your license expires in 3 days.

A new bitgen free license can be generated from the Lattice website. A bitgen subscription license can be purchased from your local Lattice sales representative or from the Lattice website. For more information on bitgen software refer to http://www.latticesemi.com/latticediamond .


BITGEN: Bitstream Generator Diamond (64-bit) 3.11.3.469
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file dvi403_impl4.ncd.
Design name: test_DVI
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE3-70EA
Package:     FPBGA672
Performance: 7
Loading device for application Bitgen from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Performance Hardware Data Status:   Final          Version 36.22.

Running DRC.
DRC detected 0 errors and 0 warnings.
Reading Preference File from dvi403_impl4.prf.

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.5**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                          SPI**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                     PERSISTENT  |                          OFF**  |
+---------------------------------+---------------------------------+
|                   WAKE_ON_LOCK  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     ENABLE_NDR  |                          OFF**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                         STRTUP  |                     EXTERNAL**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 1.40.
 
Saving bit stream in "dvi403_impl4.bit".
Total CPU Time: 31 secs 
Total REAL Time: 31 secs 
Peak Memory Usage: 1454 MB
