INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series/logic_gates/logic_gates.srcs/sources_1/new/logic_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/fpga_series/logic_gates/logic_gates.srcs/sim_1/new/logic_gates_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module logic_gates_tb
