# //  Questa Sim-64
# //  Version 10.5c_2 linux_x86_64 Oct 17 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vlib work
vmap work work
# QuestaSim-64 vmap 10.5c_2 Lib Mapping Utility 2016.10 Oct 17 2016
# vmap work work 
# Copying /opt/EDA/questasim/linux_x86_64/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 13:53:39 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bloc_comptage_n
# -- Compiling architecture comport of bloc_comptage_n
# End time: 13:53:40 on Dec 07,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 14:04:06 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bloc_comptage_n
# -- Compiling architecture comport of bloc_comptage_n
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(35): (vcom-1136) Unknown identifier "N".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(35): (vcom-1136) Unknown identifier "BITS".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(35): ** Error: (vcom-1590) Bad expression in left operand of infix expression '-'.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(35): ** Error: (vcom-1591) Bad expression in left bound of range expression.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(35): Type error in range expression.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(38): Integer literal 0 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(53): VHDL Compiler exiting
# End time: 14:04:06 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 14:04:18 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bloc_comptage_n
# -- Compiling architecture comport of bloc_comptage_n
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(38): Integer literal 0 is not of type ieee.NUMERIC_STD.SIGNED.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd(53): VHDL Compiler exiting
# End time: 14:04:18 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 14:04:47 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/bloc_comptage_n.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity bloc_comptage_n
# -- Compiling architecture comport of bloc_comptage_n
# End time: 14:04:47 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 14:15:09 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity det_err
# -- Compiling architecture comport of det_err
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd(49): Illegal target for signal assignment.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd(49): (vcom-1136) Unknown identifier "err_o".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd(50): VHDL Compiler exiting
# End time: 14:15:09 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 14:15:18 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/det_err.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity det_err
# -- Compiling architecture comport of det_err
# End time: 14:15:18 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:07:16 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Compiling entity mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(15): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(16): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(17): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(18): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(19): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(20): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(21): (vcom-1136) Unknown identifier "std_logic".
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(23): VHDL Compiler exiting
# End time: 15:07:16 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:07:40 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(73): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(74): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(75): near "when": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(79): VHDL Compiler exiting
# End time: 15:07:40 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 5, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:08:28 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(73): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(74): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(75): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(76): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(79): VHDL Compiler exiting
# End time: 15:08:28 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:10:59 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(73): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(74): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(75): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(76): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(79): VHDL Compiler exiting
# End time: 15:10:59 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:11:00 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(73): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(74): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(75): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(76): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(79): VHDL Compiler exiting
# End time: 15:11:00 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:12:27 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(73): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(74): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(75): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(76): Illegal sequential statement.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(79): VHDL Compiler exiting
# End time: 15:12:27 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 6, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:17:33 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(70): (vcom-1339) Case statement choices cover only 1 out of 59049 cases.
# ** Error: /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd(84): VHDL Compiler exiting
# End time: 15:17:33 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:18:17 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# End time: 15:18:17 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd
# QuestaSim-64 vcom 10.5c_2 Compiler 2016.10 Oct 17 2016
# Start time: 15:56:05 on Dec 07,2019
# vcom -reportprogress 300 -work work /cours_REDS/CSN/CSN/Labos/Labo4/src/mss.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity mss
# -- Compiling architecture M_Etat of mss
# End time: 15:56:05 on Dec 07,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
