<profile>

<section name = "Vivado HLS Report for 'fir'" level="0">
<item name = "Date">Sun Nov 21 11:48:23 2021
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">firExample.prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">aartix7</item>
<item name = "Target device">xa7a12tcsg325-1q</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Target clock period (ns)">10.00</item>
<item name = "Clock uncertainty (ns)">1.25</item>
<item name = "Estimated clock period (ns)">8.470</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">2, 2, 2, 2, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, 14, 0, 353</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 21</column>
<column name="Register">-, -, 609, -</column>
<specialColumn name="Available">40, 40, 16000, 8000</specialColumn>
<specialColumn name="Utilization (%)">0, 35, 3, 4</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="tmp_4_2_fu_159_p2">*, 2, 0, 21, 32, 8</column>
<column name="tmp_4_4_fu_185_p2">*, 2, 0, 21, 32, 9</column>
<column name="tmp_4_5_fu_59_p2">*, 2, 0, 21, 32, 9</column>
<column name="tmp_4_6_fu_75_p2">*, 2, 0, 21, 32, 9</column>
<column name="tmp_4_8_fu_101_p2">*, 2, 0, 21, 32, 8</column>
<column name="tmp_4_fu_133_p2">*, 2, 0, 21, 32, 6</column>
<column name="tmp_6_fu_117_p2">*, 2, 0, 21, 32, 6</column>
<column name="tmp1_fu_210_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp2_fu_204_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp3_fu_196_p2">+, 0, 0, 32, 32, 32</column>
<column name="tmp4_fu_200_p2">+, 0, 0, 39, 32, 32</column>
<column name="tmp_fu_214_p2">+, 0, 0, 32, 32, 32</column>
<column name="y">+, 0, 0, 32, 32, 32</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">21, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="shift_reg_0">32, 0, 32, 0</column>
<column name="shift_reg_1">32, 0, 32, 0</column>
<column name="shift_reg_2">32, 0, 32, 0</column>
<column name="shift_reg_3">32, 0, 32, 0</column>
<column name="shift_reg_4">32, 0, 32, 0</column>
<column name="shift_reg_4_load_reg_225">32, 0, 32, 0</column>
<column name="shift_reg_5">32, 0, 32, 0</column>
<column name="shift_reg_6">32, 0, 32, 0</column>
<column name="shift_reg_7">32, 0, 32, 0</column>
<column name="shift_reg_8">32, 0, 32, 0</column>
<column name="shift_reg_9">32, 0, 32, 0</column>
<column name="tmp2_reg_265">32, 0, 32, 0</column>
<column name="tmp_4_2_reg_255">32, 0, 32, 0</column>
<column name="tmp_4_4_reg_260">32, 0, 32, 0</column>
<column name="tmp_4_5_reg_230">30, 0, 32, 2</column>
<column name="tmp_4_6_reg_235">32, 0, 32, 0</column>
<column name="tmp_4_8_reg_240">32, 0, 32, 0</column>
<column name="tmp_4_reg_250">32, 0, 32, 0</column>
<column name="tmp_6_reg_245">32, 0, 32, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, fir, return value</column>
<column name="y">out, 32, ap_vld, y, pointer</column>
<column name="y_ap_vld">out, 1, ap_vld, y, pointer</column>
<column name="x">in, 32, ap_none, x, scalar</column>
</table>
</item>
</section>

<section name = "Critical Path" level="0">
<item name = "Max Delay">8.47</item>
<item name = "Critical Path Table"><table name="Critical Path Table" hasTotal="0">
<keys size="15">Name, Operator, Delay, Accumulated Delay, Store Source, Resource, Core, Interface, Type, Port, Array, Scope, Pointer, Callee, Phi Node</keys>
<column name="'x', fir.c:7">read, 0.00, 0.00, -, -, -, wire, read, &apos;x&apos;, -, -, -, -, -</column>
<column name="'tmp_6', fir.c:79">mul, 8.47, 8.47, -, -, -, -, -, -, -, -, -, -, -</column>
</table>
</item>
</section>
</profile>
