Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Wed Dec 25 18:48:18 2024
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_drc -file DAQ_digital_drc_routed.rpt -pb DAQ_digital_drc_routed.pb -rpx DAQ_digital_drc_routed.rpx
| Design       : DAQ_digital
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 19
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| PDRC-153    | Warning  | Gated clock check                                           | 13         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 5          |
| RPBF-3      | Warning  | IO port buffering is incomplete                             | 1          |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
PDRC-153#1 Warning
Gated clock check  
Net CI0/incrementa_direccion_reg_i_2_n_0 is a gated clock net sourced by a combinational pin CI0/incrementa_direccion_reg_i_2/O, cell CI0/incrementa_direccion_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#2 Warning
Gated clock check  
Net CI0/load_reg_i_1_n_0 is a gated clock net sourced by a combinational pin CI0/load_reg_i_1/O, cell CI0/load_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#3 Warning
Gated clock check  
Net CI0/max_value_reg[15]_i_2_n_0 is a gated clock net sourced by a combinational pin CI0/max_value_reg[15]_i_2/O, cell CI0/max_value_reg[15]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#4 Warning
Gated clock check  
Net CI0/nibble1_reg_i_1_n_0 is a gated clock net sourced by a combinational pin CI0/nibble1_reg_i_1/O, cell CI0/nibble1_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#5 Warning
Gated clock check  
Net CI0/nibble2_reg_i_1_n_0 is a gated clock net sourced by a combinational pin CI0/nibble2_reg_i_1/O, cell CI0/nibble2_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#6 Warning
Gated clock check  
Net CI1/FMS00/CLK is a gated clock net sourced by a combinational pin CI1/FMS00/Load_R_prev[4]_i_1/O, cell CI1/FMS00/Load_R_prev[4]_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#7 Warning
Gated clock check  
Net CI1/FMS00/incrementa_iteraciones__0 is a gated clock net sourced by a combinational pin CI1/FMS00/incrementa_iteraciones_reg_i_1/O, cell CI1/FMS00/incrementa_iteraciones_reg_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#8 Warning
Gated clock check  
Net CI1/TIMER1/Count0/CLK0_out is a gated clock net sourced by a combinational pin CI1/TIMER1/Count0/t_cnt[7]_i_3/O, cell CI1/TIMER1/Count0/t_cnt[7]_i_3. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#9 Warning
Gated clock check  
Net CI1/TIMER2/Count0/CLK0_out is a gated clock net sourced by a combinational pin CI1/TIMER2/Count0/t_cnt[7]_i_3__0/O, cell CI1/TIMER2/Count0/t_cnt[7]_i_3__0. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#10 Warning
Gated clock check  
Net CI1/TIMER3/Count0/CLK0_out is a gated clock net sourced by a combinational pin CI1/TIMER3/Count0/t_cnt[7]_i_3__1/O, cell CI1/TIMER3/Count0/t_cnt[7]_i_3__1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#11 Warning
Gated clock check  
Net CI1/TIMER4/Count0/CLK0_out is a gated clock net sourced by a combinational pin CI1/TIMER4/Count0/t_cnt[7]_i_3__2/O, cell CI1/TIMER4/Count0/t_cnt[7]_i_3__2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#12 Warning
Gated clock check  
Net I2C0/set0/data_wr_reg[7]_i_2_n_0 is a gated clock net sourced by a combinational pin I2C0/set0/data_wr_reg[7]_i_2/O, cell I2C0/set0/data_wr_reg[7]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PDRC-153#13 Warning
Gated clock check  
Net I2C0/set0/ena_reg_i_2_n_0 is a gated clock net sourced by a combinational pin I2C0/set0/ena_reg_i_2/O, cell I2C0/set0/ena_reg_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CI1/FMS00/Load_R_prev[4]_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
CI1/muestra_ready_reg[0], CI1/muestra_ready_reg[1]
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CI1/TIMER1/Count0/t_cnt[7]_i_3 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CI1/TIMER1/Count0/t_cnt_reg[0], CI1/TIMER1/Count0/t_cnt_reg[1],
CI1/TIMER1/Count0/t_cnt_reg[2], CI1/TIMER1/Count0/t_cnt_reg[3],
CI1/TIMER1/Count0/t_cnt_reg[4], CI1/TIMER1/Count0/t_cnt_reg[5],
CI1/TIMER1/Count0/t_cnt_reg[6], CI1/TIMER1/Count0/t_cnt_reg[7]
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CI1/TIMER2/Count0/t_cnt[7]_i_3__0 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CI1/TIMER2/Count0/t_cnt_reg[0], CI1/TIMER2/Count0/t_cnt_reg[1],
CI1/TIMER2/Count0/t_cnt_reg[2], CI1/TIMER2/Count0/t_cnt_reg[3],
CI1/TIMER2/Count0/t_cnt_reg[4], CI1/TIMER2/Count0/t_cnt_reg[5],
CI1/TIMER2/Count0/t_cnt_reg[6], CI1/TIMER2/Count0/t_cnt_reg[7]
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CI1/TIMER3/Count0/t_cnt[7]_i_3__1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CI1/TIMER3/Count0/t_cnt_reg[0], CI1/TIMER3/Count0/t_cnt_reg[1],
CI1/TIMER3/Count0/t_cnt_reg[2], CI1/TIMER3/Count0/t_cnt_reg[3],
CI1/TIMER3/Count0/t_cnt_reg[4], CI1/TIMER3/Count0/t_cnt_reg[5],
CI1/TIMER3/Count0/t_cnt_reg[6], CI1/TIMER3/Count0/t_cnt_reg[7]
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CI1/TIMER4/Count0/t_cnt[7]_i_3__2 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CI1/TIMER4/Count0/t_cnt_reg[0], CI1/TIMER4/Count0/t_cnt_reg[1],
CI1/TIMER4/Count0/t_cnt_reg[2], CI1/TIMER4/Count0/t_cnt_reg[3],
CI1/TIMER4/Count0/t_cnt_reg[4], CI1/TIMER4/Count0/t_cnt_reg[5],
CI1/TIMER4/Count0/t_cnt_reg[6], CI1/TIMER4/Count0/t_cnt_reg[7]
Related violations: <none>

RPBF-3#1 Warning
IO port buffering is incomplete  
Device port I2C[1] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


