 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : System_TOP
Version: K-2015.06
Date   : Fri Aug 16 02:39:33 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: DUT_REGFILE/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[0]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][5]/CK (DFFRQX4M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][5]/Q (DFFRQX4M)               0.59       0.59 f
  DUT_REGFILE/U5/Y (BUFX32M)                              0.21       0.80 f
  DUT_REGFILE/REG1[5] (RegFile)                           0.00       0.80 f
  DUT_ALU/B[5] (ALU)                                      0.00       0.80 f
  DUT_ALU/div_50/b[5] (ALU_DW_div_uns_0)                  0.00       0.80 f
  DUT_ALU/div_50/U17/Y (CLKINVX40M)                       0.10       0.90 r
  DUT_ALU/div_50/U33/Y (AND3X12M)                         0.23       1.13 r
  DUT_ALU/div_50/U34/Y (AND2X12M)                         0.22       1.35 r
  DUT_ALU/div_50/U24/Y (AND4X4M)                          0.37       1.72 r
  DUT_ALU/div_50/U27/Y (MX2X8M)                           0.41       2.13 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.55 f
  DUT_ALU/div_50/U9/Y (AND2X12M)                          0.23       2.78 f
  DUT_ALU/div_50/U47/Y (INVX2M)                           0.26       3.04 r
  DUT_ALU/div_50/U31/Y (NAND2X6M)                         0.18       3.22 f
  DUT_ALU/div_50/U44/Y (NAND2X12M)                        0.22       3.44 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.84 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.05 r
  DUT_ALU/div_50/U46/Y (AND2X1M)                          0.41       4.47 r
  DUT_ALU/div_50/U12/Y (BUFX10M)                          0.30       4.77 r
  DUT_ALU/div_50/U8/Y (MX2X12M)                           0.39       5.16 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.58 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.27       5.86 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.29       6.15 f
  DUT_ALU/div_50/U11/Y (CLKAND2X3M)                       0.32       6.47 f
  DUT_ALU/div_50/U10/Y (BUFX18M)                          0.24       6.71 f
  DUT_ALU/div_50/U36/Y (MX2X6M)                           0.34       7.05 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       7.48 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       7.77 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.27       8.04 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4M)
                                                          0.47       8.51 f
  DUT_ALU/div_50/U14/Y (NAND3X3M)                         0.30       8.81 r
  DUT_ALU/div_50/U13/Y (INVX12M)                          0.20       9.01 f
  DUT_ALU/div_50/U22/Y (MX2X6M)                           0.37       9.38 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.68      10.06 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.47      10.53 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.38      10.91 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.47      11.38 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)
                                                          0.46      11.84 r
  DUT_ALU/div_50/U15/Y (AND2X12M)                         0.21      12.05 r
  DUT_ALU/div_50/U6/Y (CLKINVX32M)                        0.09      12.13 f
  DUT_ALU/div_50/U7/Y (INVX32M)                           0.13      12.26 r
  DUT_ALU/div_50/U43/Y (MX2X6M)                           0.36      12.62 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.43      13.05 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.28      13.33 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.28      13.62 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.27      13.89 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)
                                                          0.50      14.38 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.30      14.68 f
  DUT_ALU/div_50/U5/Y (AND2X12M)                          0.20      14.88 f
  DUT_ALU/div_50/U1/Y (CLKINVX40M)                        0.09      14.97 r
  DUT_ALU/div_50/U2/Y (INVX14M)                           0.05      15.01 f
  DUT_ALU/div_50/U4/Y (MX2X3M)                            0.24      15.26 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_1/CO (ADDFX2M)
                                                          0.60      15.86 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_2/CO (ADDFX2M)
                                                          0.51      16.37 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_3/CO (ADDFHX2M)
                                                          0.39      16.76 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_4/CO (ADDFX2M)
                                                          0.49      17.25 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_5/CO (ADDFX2M)
                                                          0.51      17.76 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_6/CO (ADDFX4M)
                                                          0.54      18.29 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_0_7/CO (ADDFHX8M)
                                                          0.30      18.59 f
  DUT_ALU/div_50/quotient[0] (ALU_DW_div_uns_0)           0.00      18.59 f
  DUT_ALU/U18/Y (AOI222X4M)                               0.66      19.25 r
  DUT_ALU/U4/Y (AOI31X4M)                                 0.32      19.56 f
  DUT_ALU/ALU_OUT_reg[0]/D (DFFRQX2M)                     0.00      19.56 f
  data arrival time                                                 19.56

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[0]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -19.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: DUT_REGFILE/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[1]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][5]/CK (DFFRQX4M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][5]/Q (DFFRQX4M)               0.59       0.59 f
  DUT_REGFILE/U5/Y (BUFX32M)                              0.21       0.80 f
  DUT_REGFILE/REG1[5] (RegFile)                           0.00       0.80 f
  DUT_ALU/B[5] (ALU)                                      0.00       0.80 f
  DUT_ALU/div_50/b[5] (ALU_DW_div_uns_0)                  0.00       0.80 f
  DUT_ALU/div_50/U17/Y (CLKINVX40M)                       0.10       0.90 r
  DUT_ALU/div_50/U33/Y (AND3X12M)                         0.23       1.13 r
  DUT_ALU/div_50/U34/Y (AND2X12M)                         0.22       1.35 r
  DUT_ALU/div_50/U24/Y (AND4X4M)                          0.37       1.72 r
  DUT_ALU/div_50/U27/Y (MX2X8M)                           0.41       2.13 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.55 f
  DUT_ALU/div_50/U9/Y (AND2X12M)                          0.23       2.78 f
  DUT_ALU/div_50/U47/Y (INVX2M)                           0.26       3.04 r
  DUT_ALU/div_50/U31/Y (NAND2X6M)                         0.18       3.22 f
  DUT_ALU/div_50/U44/Y (NAND2X12M)                        0.22       3.44 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.84 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.05 r
  DUT_ALU/div_50/U46/Y (AND2X1M)                          0.41       4.47 r
  DUT_ALU/div_50/U12/Y (BUFX10M)                          0.30       4.77 r
  DUT_ALU/div_50/U8/Y (MX2X12M)                           0.39       5.16 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.58 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.27       5.86 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.29       6.15 f
  DUT_ALU/div_50/U11/Y (CLKAND2X3M)                       0.32       6.47 f
  DUT_ALU/div_50/U10/Y (BUFX18M)                          0.24       6.71 f
  DUT_ALU/div_50/U36/Y (MX2X6M)                           0.38       7.09 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.42       7.51 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.23       7.74 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.22       7.96 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4M)
                                                          0.41       8.37 r
  DUT_ALU/div_50/U14/Y (NAND3X3M)                         0.30       8.66 f
  DUT_ALU/div_50/U13/Y (INVX12M)                          0.32       8.99 r
  DUT_ALU/div_50/U22/Y (MX2X6M)                           0.39       9.37 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.61       9.98 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.51      10.49 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.39      10.88 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.49      11.37 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)
                                                          0.52      11.89 f
  DUT_ALU/div_50/U15/Y (AND2X12M)                         0.22      12.11 f
  DUT_ALU/div_50/U6/Y (CLKINVX32M)                        0.07      12.18 r
  DUT_ALU/div_50/U7/Y (INVX32M)                           0.07      12.25 f
  DUT_ALU/div_50/U43/Y (MX2X6M)                           0.37      12.61 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_1/CO (ADDFHX8M)
                                                          0.42      13.03 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_2/CO (ADDFHX8M)
                                                          0.23      13.26 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_3/CO (ADDFHX8M)
                                                          0.23      13.50 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_4/CO (ADDFHX8M)
                                                          0.22      13.72 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_5/CO (ADDFX4M)
                                                          0.44      14.16 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_1_6/CO (ADDFHX8M)
                                                          0.24      14.39 r
  DUT_ALU/div_50/U5/Y (AND2X12M)                          0.20      14.59 r
  DUT_ALU/div_50/U1/Y (CLKINVX40M)                        0.10      14.69 f
  DUT_ALU/div_50/U3/Y (INVX32M)                           0.13      14.82 r
  DUT_ALU/div_50/quotient[1] (ALU_DW_div_uns_0)           0.00      14.82 r
  DUT_ALU/U26/Y (NAND2XLM)                                0.54      15.36 f
  DUT_ALU/U10/Y (AND3X2M)                                 0.50      15.86 f
  DUT_ALU/U9/Y (AOI31X2M)                                 0.50      16.36 r
  DUT_ALU/ALU_OUT_reg[1]/D (DFFRQX2M)                     0.00      16.36 r
  data arrival time                                                 16.36

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[1]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.39      19.41
  data required time                                                19.41
  --------------------------------------------------------------------------
  data required time                                                19.41
  data arrival time                                                -16.36
  --------------------------------------------------------------------------
  slack (MET)                                                        3.05


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[15]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U24/Y (OA21X1M)                    0.74      11.01 r
  DUT_ALU/mult_47/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.91 r
  DUT_ALU/mult_47/FS_1/U21/Y (OA21X1M)                    0.78      12.69 r
  DUT_ALU/mult_47/FS_1/U2/Y (OAI21BX4M)                   0.46      13.15 f
  DUT_ALU/mult_47/FS_1/U16/Y (OAI21X1M)                   0.73      13.88 r
  DUT_ALU/mult_47/FS_1/U15/Y (OAI2BB1X1M)                 0.50      14.38 f
  DUT_ALU/mult_47/FS_1/U8/Y (CLKXOR2X2M)                  0.53      14.91 r
  DUT_ALU/mult_47/FS_1/SUM[13] (ALU_DW01_add_1)           0.00      14.91 r
  DUT_ALU/mult_47/PRODUCT[15] (ALU_DW02_mult_0)           0.00      14.91 r
  DUT_ALU/U47/Y (OAI2BB1X2M)                              0.33      15.24 r
  DUT_ALU/ALU_OUT_reg[15]/D (DFFRQX2M)                    0.00      15.24 r
  data arrival time                                                 15.24

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[15]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -15.24
  --------------------------------------------------------------------------
  slack (MET)                                                        4.21


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[14]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U24/Y (OA21X1M)                    0.74      11.01 r
  DUT_ALU/mult_47/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.91 r
  DUT_ALU/mult_47/FS_1/U21/Y (OA21X1M)                    0.78      12.69 r
  DUT_ALU/mult_47/FS_1/U2/Y (OAI21BX4M)                   0.46      13.15 f
  DUT_ALU/mult_47/FS_1/U17/Y (XOR3XLM)                    0.74      13.89 r
  DUT_ALU/mult_47/FS_1/SUM[12] (ALU_DW01_add_1)           0.00      13.89 r
  DUT_ALU/mult_47/PRODUCT[14] (ALU_DW02_mult_0)           0.00      13.89 r
  DUT_ALU/U48/Y (OAI2BB1X2M)                              0.36      14.26 r
  DUT_ALU/ALU_OUT_reg[14]/D (DFFRQX2M)                    0.00      14.26 r
  data arrival time                                                 14.26

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[14]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -14.26
  --------------------------------------------------------------------------
  slack (MET)                                                        5.19


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[13]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U24/Y (OA21X1M)                    0.74      11.01 r
  DUT_ALU/mult_47/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.91 r
  DUT_ALU/mult_47/FS_1/U21/Y (OA21X1M)                    0.78      12.69 r
  DUT_ALU/mult_47/FS_1/U18/Y (XNOR2X1M)                   0.62      13.31 r
  DUT_ALU/mult_47/FS_1/SUM[11] (ALU_DW01_add_1)           0.00      13.31 r
  DUT_ALU/mult_47/PRODUCT[13] (ALU_DW02_mult_0)           0.00      13.31 r
  DUT_ALU/U49/Y (OAI2BB1X2M)                              0.37      13.69 r
  DUT_ALU/ALU_OUT_reg[13]/D (DFFRQX2M)                    0.00      13.69 r
  data arrival time                                                 13.69

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[13]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -13.69
  --------------------------------------------------------------------------
  slack (MET)                                                        5.76


  Startpoint: DUT_REGFILE/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[2]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][5]/CK (DFFRQX4M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][5]/Q (DFFRQX4M)               0.59       0.59 f
  DUT_REGFILE/U5/Y (BUFX32M)                              0.21       0.80 f
  DUT_REGFILE/REG1[5] (RegFile)                           0.00       0.80 f
  DUT_ALU/B[5] (ALU)                                      0.00       0.80 f
  DUT_ALU/div_50/b[5] (ALU_DW_div_uns_0)                  0.00       0.80 f
  DUT_ALU/div_50/U17/Y (CLKINVX40M)                       0.10       0.90 r
  DUT_ALU/div_50/U33/Y (AND3X12M)                         0.23       1.13 r
  DUT_ALU/div_50/U34/Y (AND2X12M)                         0.22       1.35 r
  DUT_ALU/div_50/U24/Y (AND4X4M)                          0.37       1.72 r
  DUT_ALU/div_50/U27/Y (MX2X8M)                           0.41       2.13 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.55 f
  DUT_ALU/div_50/U9/Y (AND2X12M)                          0.23       2.78 f
  DUT_ALU/div_50/U47/Y (INVX2M)                           0.26       3.04 r
  DUT_ALU/div_50/U31/Y (NAND2X6M)                         0.18       3.22 f
  DUT_ALU/div_50/U44/Y (NAND2X12M)                        0.22       3.44 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.84 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.05 r
  DUT_ALU/div_50/U46/Y (AND2X1M)                          0.41       4.47 r
  DUT_ALU/div_50/U12/Y (BUFX10M)                          0.30       4.77 r
  DUT_ALU/div_50/U8/Y (MX2X12M)                           0.39       5.16 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.58 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.27       5.86 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.29       6.15 f
  DUT_ALU/div_50/U11/Y (CLKAND2X3M)                       0.32       6.47 f
  DUT_ALU/div_50/U10/Y (BUFX18M)                          0.24       6.71 f
  DUT_ALU/div_50/U36/Y (MX2X6M)                           0.38       7.09 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.42       7.51 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.23       7.74 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.22       7.96 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4M)
                                                          0.41       8.37 r
  DUT_ALU/div_50/U14/Y (NAND3X3M)                         0.30       8.66 f
  DUT_ALU/div_50/U13/Y (INVX12M)                          0.32       8.99 r
  DUT_ALU/div_50/U22/Y (MX2X6M)                           0.39       9.37 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_1/CO (ADDFX2M)
                                                          0.61       9.98 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_2/CO (ADDFX2M)
                                                          0.51      10.49 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_3/CO (ADDFHX2M)
                                                          0.39      10.88 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_4/CO (ADDFX2M)
                                                          0.49      11.37 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_2_5/CO (ADDFX4M)
                                                          0.52      11.89 f
  DUT_ALU/div_50/U15/Y (AND2X12M)                         0.22      12.11 f
  DUT_ALU/div_50/U6/Y (CLKINVX32M)                        0.07      12.18 r
  DUT_ALU/div_50/U7/Y (INVX32M)                           0.07      12.25 f
  DUT_ALU/div_50/quotient[2] (ALU_DW_div_uns_0)           0.00      12.25 f
  DUT_ALU/U97/Y (AOI222X2M)                               0.89      13.14 r
  DUT_ALU/U94/Y (AOI31X2M)                                0.49      13.64 f
  DUT_ALU/ALU_OUT_reg[2]/D (DFFRQX2M)                     0.00      13.64 f
  data arrival time                                                 13.64

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[2]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -13.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.92


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[12]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U24/Y (OA21X1M)                    0.74      11.01 r
  DUT_ALU/mult_47/FS_1/U3/Y (AOI2BB1X2M)                  0.91      11.91 r
  DUT_ALU/mult_47/FS_1/U22/Y (CLKXOR2X2M)                 0.60      12.51 r
  DUT_ALU/mult_47/FS_1/SUM[10] (ALU_DW01_add_1)           0.00      12.51 r
  DUT_ALU/mult_47/PRODUCT[12] (ALU_DW02_mult_0)           0.00      12.51 r
  DUT_ALU/U50/Y (OAI2BB1X2M)                              0.33      12.84 r
  DUT_ALU/ALU_OUT_reg[12]/D (DFFRQX2M)                    0.00      12.84 r
  data arrival time                                                 12.84

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[12]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -12.84
  --------------------------------------------------------------------------
  slack (MET)                                                        6.60


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[11]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U24/Y (OA21X1M)                    0.74      11.01 r
  DUT_ALU/mult_47/FS_1/U11/Y (XNOR2X1M)                   0.61      11.62 r
  DUT_ALU/mult_47/FS_1/SUM[9] (ALU_DW01_add_1)            0.00      11.62 r
  DUT_ALU/mult_47/PRODUCT[11] (ALU_DW02_mult_0)           0.00      11.62 r
  DUT_ALU/U52/Y (OAI2BB1X2M)                              0.37      12.00 r
  DUT_ALU/ALU_OUT_reg[11]/D (DFFRQX2M)                    0.00      12.00 r
  data arrival time                                                 12.00

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[11]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -12.00
  --------------------------------------------------------------------------
  slack (MET)                                                        7.45


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[10]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U15/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U53/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_2/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_2/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_2/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_2/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_2/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_2/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U38/Y (CLKXOR2X2M)                      0.68       9.41 f
  DUT_ALU/mult_47/FS_1/A[8] (ALU_DW01_add_1)              0.00       9.41 f
  DUT_ALU/mult_47/FS_1/U4/Y (NOR2X2M)                     0.86      10.27 r
  DUT_ALU/mult_47/FS_1/U14/Y (NAND2BX1M)                  0.44      10.72 r
  DUT_ALU/mult_47/FS_1/U13/Y (CLKXOR2X2M)                 0.48      11.20 f
  DUT_ALU/mult_47/FS_1/SUM[8] (ALU_DW01_add_1)            0.00      11.20 f
  DUT_ALU/mult_47/PRODUCT[10] (ALU_DW02_mult_0)           0.00      11.20 f
  DUT_ALU/U51/Y (OAI2BB1X2M)                              0.40      11.59 f
  DUT_ALU/ALU_OUT_reg[10]/D (DFFRQX2M)                    0.00      11.59 f
  data arrival time                                                 11.59

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[10]/CK (DFFRQX2M)                   0.00      19.80 r
  library setup time                                     -0.22      19.58
  data required time                                                19.58
  --------------------------------------------------------------------------
  data required time                                                19.58
  data arrival time                                                -11.59
  --------------------------------------------------------------------------
  slack (MET)                                                        7.98


  Startpoint: DUT_REGFILE/regArr_reg[1][5]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[3]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[1][5]/CK (DFFRQX4M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[1][5]/Q (DFFRQX4M)               0.59       0.59 f
  DUT_REGFILE/U5/Y (BUFX32M)                              0.21       0.80 f
  DUT_REGFILE/REG1[5] (RegFile)                           0.00       0.80 f
  DUT_ALU/B[5] (ALU)                                      0.00       0.80 f
  DUT_ALU/div_50/b[5] (ALU_DW_div_uns_0)                  0.00       0.80 f
  DUT_ALU/div_50/U17/Y (CLKINVX40M)                       0.10       0.90 r
  DUT_ALU/div_50/U33/Y (AND3X12M)                         0.23       1.13 r
  DUT_ALU/div_50/U34/Y (AND2X12M)                         0.22       1.35 r
  DUT_ALU/div_50/U24/Y (AND4X4M)                          0.37       1.72 r
  DUT_ALU/div_50/U27/Y (MX2X8M)                           0.41       2.13 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_6_1/CO (ADDFHX8M)
                                                          0.42       2.55 f
  DUT_ALU/div_50/U9/Y (AND2X12M)                          0.23       2.78 f
  DUT_ALU/div_50/U47/Y (INVX2M)                           0.26       3.04 r
  DUT_ALU/div_50/U31/Y (NAND2X6M)                         0.18       3.22 f
  DUT_ALU/div_50/U44/Y (NAND2X12M)                        0.22       3.44 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_1/CO (ADDFHX8M)
                                                          0.40       3.84 r
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_5_2/CO (ADDFHX8M)
                                                          0.21       4.05 r
  DUT_ALU/div_50/U46/Y (AND2X1M)                          0.41       4.47 r
  DUT_ALU/div_50/U12/Y (BUFX10M)                          0.30       4.77 r
  DUT_ALU/div_50/U8/Y (MX2X12M)                           0.39       5.16 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_1/CO (ADDFHX8M)
                                                          0.42       5.58 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_2/CO (ADDFHX8M)
                                                          0.27       5.86 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_4_3/CO (ADDFHX4M)
                                                          0.29       6.15 f
  DUT_ALU/div_50/U11/Y (CLKAND2X3M)                       0.32       6.47 f
  DUT_ALU/div_50/U10/Y (BUFX18M)                          0.24       6.71 f
  DUT_ALU/div_50/U36/Y (MX2X6M)                           0.34       7.05 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_1/CO (ADDFHX8M)
                                                          0.43       7.48 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_2/CO (ADDFHX8M)
                                                          0.28       7.77 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_3/CO (ADDFHX8M)
                                                          0.27       8.04 f
  DUT_ALU/div_50/u_div/u_fa_PartRem_0_3_4/CO (ADDFX4M)
                                                          0.47       8.51 f
  DUT_ALU/div_50/U14/Y (NAND3X3M)                         0.30       8.81 r
  DUT_ALU/div_50/U13/Y (INVX12M)                          0.20       9.01 f
  DUT_ALU/div_50/quotient[3] (ALU_DW_div_uns_0)           0.00       9.01 f
  DUT_ALU/U105/Y (AOI222X2M)                              0.92       9.93 r
  DUT_ALU/U102/Y (AOI31X2M)                               0.49      10.42 f
  DUT_ALU/ALU_OUT_reg[3]/D (DFFRQX2M)                     0.00      10.42 f
  data arrival time                                                 10.42

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[3]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                -10.42
  --------------------------------------------------------------------------
  slack (MET)                                                        9.13


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[9]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U17/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U58/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_1/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_1/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_1/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_1/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_1/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_1/CO (ADDFX2M)                       0.93       8.73 r
  DUT_ALU/mult_47/U37/Y (CLKXOR2X2M)                      0.69       9.42 f
  DUT_ALU/mult_47/FS_1/A[7] (ALU_DW01_add_1)              0.00       9.42 f
  DUT_ALU/mult_47/FS_1/U10/Y (CLKXOR2X2M)                 0.48       9.90 r
  DUT_ALU/mult_47/FS_1/SUM[7] (ALU_DW01_add_1)            0.00       9.90 r
  DUT_ALU/mult_47/PRODUCT[9] (ALU_DW02_mult_0)            0.00       9.90 r
  DUT_ALU/U53/Y (OAI2BB1X2M)                              0.33      10.23 r
  DUT_ALU/ALU_OUT_reg[9]/D (DFFRQX2M)                     0.00      10.23 r
  data arrival time                                                 10.23

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[9]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.35      19.45
  data required time                                                19.45
  --------------------------------------------------------------------------
  data required time                                                19.45
  data arrival time                                                -10.23
  --------------------------------------------------------------------------
  slack (MET)                                                        9.22


  Startpoint: DUT_REGFILE/regArr_reg[0][1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[8]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00       0.00 r
  DUT_REGFILE/regArr_reg[0][1]/Q (DFFRQX2M)               0.85       0.85 r
  DUT_REGFILE/REG0[1] (RegFile)                           0.00       0.85 r
  DUT_ALU/A[1] (ALU)                                      0.00       0.85 r
  DUT_ALU/U138/Y (INVX2M)                                 0.45       1.31 f
  DUT_ALU/U99/Y (INVX4M)                                  0.67       1.98 r
  DUT_ALU/mult_47/A[1] (ALU_DW02_mult_0)                  0.00       1.98 r
  DUT_ALU/mult_47/U40/Y (INVX4M)                          0.62       2.60 f
  DUT_ALU/mult_47/U17/Y (NOR2X2M)                         0.87       3.48 r
  DUT_ALU/mult_47/U58/Y (XOR2X1M)                         0.69       4.17 r
  DUT_ALU/mult_47/S2_2_1/CO (ADDFX2M)                     0.56       4.73 r
  DUT_ALU/mult_47/S2_3_1/CO (ADDFX2M)                     0.77       5.49 r
  DUT_ALU/mult_47/S2_4_1/CO (ADDFX2M)                     0.77       6.26 r
  DUT_ALU/mult_47/S2_5_1/CO (ADDFX2M)                     0.77       7.03 r
  DUT_ALU/mult_47/S2_6_1/CO (ADDFX2M)                     0.77       7.80 r
  DUT_ALU/mult_47/S4_1/S (ADDFX2M)                        0.89       8.69 f
  DUT_ALU/mult_47/U60/Y (CLKXOR2X2M)                      0.52       9.20 r
  DUT_ALU/mult_47/FS_1/A[6] (ALU_DW01_add_1)              0.00       9.20 r
  DUT_ALU/mult_47/FS_1/SUM[6] (ALU_DW01_add_1)            0.00       9.20 r
  DUT_ALU/mult_47/PRODUCT[8] (ALU_DW02_mult_0)            0.00       9.20 r
  DUT_ALU/U126/Y (AOI2BB2X2M)                             0.27       9.47 f
  DUT_ALU/U124/Y (AOI21X2M)                               0.53      10.01 r
  DUT_ALU/ALU_OUT_reg[8]/D (DFFRQX2M)                     0.00      10.01 r
  data arrival time                                                 10.01

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[8]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.38      19.42
  data required time                                                19.42
  --------------------------------------------------------------------------
  data required time                                                19.42
  data arrival time                                                -10.01
  --------------------------------------------------------------------------
  slack (MET)                                                        9.41


  Startpoint: DUT_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[7]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)          0.53       0.53 r
  DUT_SYS_CTRL/U72/Y (INVX2M)                             0.30       0.83 f
  DUT_SYS_CTRL/U37/Y (INVX4M)                             0.70       1.54 r
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.09 f
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       2.94 f
  DUT_SYS_CTRL/U42/Y (NOR2X2M)                            0.62       3.56 r
  DUT_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                      0.00       3.56 r
  DUT_ALU/ALU_FUN[3] (ALU)                                0.00       3.56 r
  DUT_ALU/U129/Y (CLKBUFX6M)                              0.85       4.41 r
  DUT_ALU/U34/Y (NOR2X2M)                                 0.46       4.87 f
  DUT_ALU/U62/Y (INVX2M)                                  0.66       5.53 r
  DUT_ALU/U14/Y (OR2X2M)                                  0.60       6.13 r
  DUT_ALU/U45/Y (INVX4M)                                  0.60       6.73 f
  DUT_ALU/U149/Y (AOI221X2M)                              0.87       7.60 r
  DUT_ALU/U148/Y (OAI222X1M)                              0.79       8.40 f
  DUT_ALU/U122/Y (AOI221X2M)                              0.95       9.35 r
  DUT_ALU/U120/Y (AOI31X2M)                               0.45       9.79 f
  DUT_ALU/ALU_OUT_reg[7]/D (DFFRQX2M)                     0.00       9.79 f
  data arrival time                                                  9.79

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[7]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.79
  --------------------------------------------------------------------------
  slack (MET)                                                        9.77


  Startpoint: DUT_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[4]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)          0.53       0.53 r
  DUT_SYS_CTRL/U72/Y (INVX2M)                             0.30       0.83 f
  DUT_SYS_CTRL/U37/Y (INVX4M)                             0.70       1.54 r
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.09 f
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       2.94 f
  DUT_SYS_CTRL/U42/Y (NOR2X2M)                            0.62       3.56 r
  DUT_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                      0.00       3.56 r
  DUT_ALU/ALU_FUN[3] (ALU)                                0.00       3.56 r
  DUT_ALU/U129/Y (CLKBUFX6M)                              0.85       4.41 r
  DUT_ALU/U34/Y (NOR2X2M)                                 0.46       4.87 f
  DUT_ALU/U62/Y (INVX2M)                                  0.66       5.53 r
  DUT_ALU/U14/Y (OR2X2M)                                  0.60       6.13 r
  DUT_ALU/U46/Y (INVX4M)                                  0.56       6.69 f
  DUT_ALU/U152/Y (AOI221X2M)                              0.85       7.54 r
  DUT_ALU/U151/Y (OAI222X1M)                              0.79       8.34 f
  DUT_ALU/U109/Y (AOI221X2M)                              0.95       9.29 r
  DUT_ALU/U107/Y (AOI31X2M)                               0.44       9.73 f
  DUT_ALU/ALU_OUT_reg[4]/D (DFFRQX2M)                     0.00       9.73 f
  data arrival time                                                  9.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[4]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.83


  Startpoint: DUT_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[5]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)          0.53       0.53 r
  DUT_SYS_CTRL/U72/Y (INVX2M)                             0.30       0.83 f
  DUT_SYS_CTRL/U37/Y (INVX4M)                             0.70       1.54 r
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.09 f
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       2.94 f
  DUT_SYS_CTRL/U42/Y (NOR2X2M)                            0.62       3.56 r
  DUT_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                      0.00       3.56 r
  DUT_ALU/ALU_FUN[3] (ALU)                                0.00       3.56 r
  DUT_ALU/U129/Y (CLKBUFX6M)                              0.85       4.41 r
  DUT_ALU/U34/Y (NOR2X2M)                                 0.46       4.87 f
  DUT_ALU/U62/Y (INVX2M)                                  0.66       5.53 r
  DUT_ALU/U14/Y (OR2X2M)                                  0.60       6.13 r
  DUT_ALU/U46/Y (INVX4M)                                  0.56       6.69 f
  DUT_ALU/U155/Y (AOI221X2M)                              0.85       7.54 r
  DUT_ALU/U154/Y (OAI222X1M)                              0.79       8.34 f
  DUT_ALU/U118/Y (AOI221X2M)                              0.95       9.28 r
  DUT_ALU/U116/Y (AOI31X2M)                               0.44       9.73 f
  DUT_ALU/ALU_OUT_reg[5]/D (DFFRQX2M)                     0.00       9.73 f
  data arrival time                                                  9.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[5]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.83


  Startpoint: DUT_SYS_CTRL/Current_State_reg[3]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/ALU_OUT_reg[6]
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[3]/CK (DFFRQX2M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[3]/Q (DFFRQX2M)          0.53       0.53 r
  DUT_SYS_CTRL/U72/Y (INVX2M)                             0.30       0.83 f
  DUT_SYS_CTRL/U37/Y (INVX4M)                             0.70       1.54 r
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.09 f
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       2.94 f
  DUT_SYS_CTRL/U42/Y (NOR2X2M)                            0.62       3.56 r
  DUT_SYS_CTRL/ALU_FUN[3] (SYS_CTRL)                      0.00       3.56 r
  DUT_ALU/ALU_FUN[3] (ALU)                                0.00       3.56 r
  DUT_ALU/U129/Y (CLKBUFX6M)                              0.85       4.41 r
  DUT_ALU/U34/Y (NOR2X2M)                                 0.46       4.87 f
  DUT_ALU/U62/Y (INVX2M)                                  0.66       5.53 r
  DUT_ALU/U14/Y (OR2X2M)                                  0.60       6.13 r
  DUT_ALU/U46/Y (INVX4M)                                  0.56       6.69 f
  DUT_ALU/U132/Y (AOI221X2M)                              0.85       7.54 r
  DUT_ALU/U131/Y (OAI222X1M)                              0.79       8.34 f
  DUT_ALU/U68/Y (AOI221X2M)                               0.95       9.28 r
  DUT_ALU/U66/Y (AOI31X2M)                                0.44       9.73 f
  DUT_ALU/ALU_OUT_reg[6]/D (DFFRQX2M)                     0.00       9.73 f
  data arrival time                                                  9.73

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/ALU_OUT_reg[6]/CK (DFFRQX2M)                    0.00      19.80 r
  library setup time                                     -0.24      19.56
  data required time                                                19.56
  --------------------------------------------------------------------------
  data required time                                                19.56
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.83


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_ALU/OUT_VALID_reg
            (rising edge-triggered flip-flop clocked by ALU_CLK)
  Path Group: ALU_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U7/Y (NAND4X4M)                            0.79       2.43 f
  DUT_SYS_CTRL/U48/Y (INVX2M)                             0.83       3.27 r
  DUT_SYS_CTRL/U26/Y (NAND2X2M)                           0.86       4.13 f
  DUT_SYS_CTRL/U24/Y (NAND2X2M)                           1.08       5.21 r
  DUT_SYS_CTRL/ALU_EN (SYS_CTRL)                          0.00       5.21 r
  DUT_ALU/EN (ALU)                                        0.00       5.21 r
  DUT_ALU/OUT_VALID_reg/D (DFFRQX4M)                      0.00       5.21 r
  data arrival time                                                  5.21

  clock ALU_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_ALU/OUT_VALID_reg/CK (DFFRQX4M)                     0.00      19.80 r
  library setup time                                     -0.47      19.33
  data required time                                                19.33
  --------------------------------------------------------------------------
  data required time                                                19.33
  data arrival time                                                 -5.21
  --------------------------------------------------------------------------
  slack (MET)                                                       14.13


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.69      54.95 r
  DUT_UART/RX_IN_S (UART)                                 0.00      54.95 r
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_fsm/RX_IN (RX_FSM)              0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_fsm/U45/Y (OAI33X4M)            0.35      55.30 f
  DUT_UART/U0_UART_RX/DUT_fsm/U34/Y (AOI31X2M)            0.54      55.84 r
  DUT_UART/U0_UART_RX/DUT_fsm/U32/Y (OAI221X1M)           0.65      56.49 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/D (DFFRX2M)
                                                          0.00      56.49 f
  data arrival time                                                 56.49

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/CK (DFFRX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                -56.49
  --------------------------------------------------------------------------
  slack (MET)                                                      214.31


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.69      54.95 r
  DUT_UART/RX_IN_S (UART)                                 0.00      54.95 r
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/D (EDFFX1M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.80


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.69      54.95 r
  DUT_UART/RX_IN_S (UART)                                 0.00      54.95 r
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/D (EDFFX1M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.80


  Startpoint: RX_IN (input port clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                   54.26      54.26 r
  RX_IN (in)                                              0.69      54.95 r
  DUT_UART/RX_IN_S (UART)                                 0.00      54.95 r
  DUT_UART/U0_UART_RX/RX_IN (UART_RX)                     0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/RX_IN (data_sampling)
                                                          0.00      54.95 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/D (EDFFX1M)
                                                          0.00      54.95 r
  data arrival time                                                 54.95

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                -54.95
  --------------------------------------------------------------------------
  slack (MET)                                                      215.80


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.84       4.65 r
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.65 r
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.65 r
  DUT_REGFILE/U19/Y (INVX2M)                              0.64       5.29 f
  DUT_REGFILE/U99/Y (INVX2M)                              0.94       6.23 r
  DUT_REGFILE/U93/Y (BUFX2M)                              0.94       7.17 r
  DUT_REGFILE/U68/Y (BUFX2M)                              0.79       7.95 r
  DUT_REGFILE/U32/Y (CLKBUFX8M)                           1.04       8.99 r
  DUT_REGFILE/U24/Y (MX4XLM)                              0.88       9.87 f
  DUT_REGFILE/U271/Y (MX4XLM)                             0.84      10.71 f
  DUT_REGFILE/U270/Y (AO22X1M)                            0.67      11.38 f
  DUT_REGFILE/RdData_reg[4]/D (DFFRQX2M)                  0.00      11.38 f
  data arrival time                                                 11.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[4]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.21


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.84       4.65 r
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.65 r
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.65 r
  DUT_REGFILE/U19/Y (INVX2M)                              0.64       5.29 f
  DUT_REGFILE/U99/Y (INVX2M)                              0.94       6.23 r
  DUT_REGFILE/U93/Y (BUFX2M)                              0.94       7.17 r
  DUT_REGFILE/U68/Y (BUFX2M)                              0.79       7.95 r
  DUT_REGFILE/U32/Y (CLKBUFX8M)                           1.04       8.99 r
  DUT_REGFILE/U268/Y (MX4XLM)                             0.88       9.87 f
  DUT_REGFILE/U267/Y (MX4XLM)                             0.84      10.71 f
  DUT_REGFILE/U266/Y (AO22X1M)                            0.67      11.38 f
  DUT_REGFILE/RdData_reg[3]/D (DFFRQX2M)                  0.00      11.38 f
  data arrival time                                                 11.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[3]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.21


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.84       4.65 r
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.65 r
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.65 r
  DUT_REGFILE/U19/Y (INVX2M)                              0.64       5.29 f
  DUT_REGFILE/U99/Y (INVX2M)                              0.94       6.23 r
  DUT_REGFILE/U93/Y (BUFX2M)                              0.94       7.17 r
  DUT_REGFILE/U68/Y (BUFX2M)                              0.79       7.95 r
  DUT_REGFILE/U32/Y (CLKBUFX8M)                           1.04       8.99 r
  DUT_REGFILE/U23/Y (MX4XLM)                              0.88       9.87 f
  DUT_REGFILE/U264/Y (MX4XLM)                             0.84      10.71 f
  DUT_REGFILE/U263/Y (AO22X1M)                            0.67      11.38 f
  DUT_REGFILE/RdData_reg[2]/D (DFFRQX2M)                  0.00      11.38 f
  data arrival time                                                 11.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[2]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.21


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.84       4.65 r
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.65 r
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.65 r
  DUT_REGFILE/U19/Y (INVX2M)                              0.64       5.29 f
  DUT_REGFILE/U99/Y (INVX2M)                              0.94       6.23 r
  DUT_REGFILE/U93/Y (BUFX2M)                              0.94       7.17 r
  DUT_REGFILE/U68/Y (BUFX2M)                              0.79       7.95 r
  DUT_REGFILE/U32/Y (CLKBUFX8M)                           1.04       8.99 r
  DUT_REGFILE/U21/Y (MX4XLM)                              0.88       9.87 f
  DUT_REGFILE/U258/Y (MX4XLM)                             0.84      10.71 f
  DUT_REGFILE/U257/Y (AO22X1M)                            0.67      11.38 f
  DUT_REGFILE/RdData_reg[0]/D (DFFRQX2M)                  0.00      11.38 f
  data arrival time                                                 11.38

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[0]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.38
  --------------------------------------------------------------------------
  slack (MET)                                                        8.21


  Startpoint: DUT_SYS_CTRL/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[2]/Q (DFFRQX4M)          0.92       0.92 r
  DUT_SYS_CTRL/U10/Y (CLKINVX4M)                          0.95       1.87 f
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.42 r
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       3.27 r
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.96       4.23 r
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.74       4.96 f
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.96 f
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.96 f
  DUT_REGFILE/U19/Y (INVX2M)                              0.82       5.78 r
  DUT_REGFILE/U99/Y (INVX2M)                              0.68       6.46 f
  DUT_REGFILE/U93/Y (BUFX2M)                              0.69       7.16 f
  DUT_REGFILE/U58/Y (BUFX2M)                              0.50       7.66 f
  DUT_REGFILE/U57/Y (CLKBUFX8M)                           0.94       8.60 f
  DUT_REGFILE/U27/Y (MX4XLM)                              1.09       9.69 f
  DUT_REGFILE/U280/Y (MX4XLM)                             0.84      10.53 f
  DUT_REGFILE/U279/Y (AO22X1M)                            0.67      11.20 f
  DUT_REGFILE/RdData_reg[7]/D (DFFRQX2M)                  0.00      11.20 f
  data arrival time                                                 11.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[7]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        8.39


  Startpoint: DUT_SYS_CTRL/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[2]/Q (DFFRQX4M)          0.92       0.92 r
  DUT_SYS_CTRL/U10/Y (CLKINVX4M)                          0.95       1.87 f
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.42 r
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       3.27 r
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.96       4.23 r
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.74       4.96 f
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.96 f
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.96 f
  DUT_REGFILE/U19/Y (INVX2M)                              0.82       5.78 r
  DUT_REGFILE/U99/Y (INVX2M)                              0.68       6.46 f
  DUT_REGFILE/U93/Y (BUFX2M)                              0.69       7.16 f
  DUT_REGFILE/U58/Y (BUFX2M)                              0.50       7.66 f
  DUT_REGFILE/U57/Y (CLKBUFX8M)                           0.94       8.60 f
  DUT_REGFILE/U26/Y (MX4XLM)                              1.09       9.69 f
  DUT_REGFILE/U277/Y (MX4XLM)                             0.84      10.53 f
  DUT_REGFILE/U276/Y (AO22X1M)                            0.67      11.20 f
  DUT_REGFILE/RdData_reg[6]/D (DFFRQX2M)                  0.00      11.20 f
  data arrival time                                                 11.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[6]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        8.39


  Startpoint: DUT_SYS_CTRL/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[2]/Q (DFFRQX4M)          0.92       0.92 r
  DUT_SYS_CTRL/U10/Y (CLKINVX4M)                          0.95       1.87 f
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.42 r
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       3.27 r
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.96       4.23 r
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.74       4.96 f
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.96 f
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.96 f
  DUT_REGFILE/U19/Y (INVX2M)                              0.82       5.78 r
  DUT_REGFILE/U99/Y (INVX2M)                              0.68       6.46 f
  DUT_REGFILE/U93/Y (BUFX2M)                              0.69       7.16 f
  DUT_REGFILE/U58/Y (BUFX2M)                              0.50       7.66 f
  DUT_REGFILE/U57/Y (CLKBUFX8M)                           0.94       8.60 f
  DUT_REGFILE/U25/Y (MX4XLM)                              1.09       9.69 f
  DUT_REGFILE/U274/Y (MX4XLM)                             0.84      10.53 f
  DUT_REGFILE/U273/Y (AO22X1M)                            0.67      11.20 f
  DUT_REGFILE/RdData_reg[5]/D (DFFRQX2M)                  0.00      11.20 f
  data arrival time                                                 11.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[5]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        8.39


  Startpoint: DUT_SYS_CTRL/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/RdData_reg[1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[2]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[2]/Q (DFFRQX4M)          0.92       0.92 r
  DUT_SYS_CTRL/U10/Y (CLKINVX4M)                          0.95       1.87 f
  DUT_SYS_CTRL/U14/Y (NAND4X2M)                           0.55       2.42 r
  DUT_SYS_CTRL/U25/Y (CLKBUFX6M)                          0.85       3.27 r
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.96       4.23 r
  DUT_SYS_CTRL/U45/Y (OAI221X1M)                          0.74       4.96 f
  DUT_SYS_CTRL/Address[0] (SYS_CTRL)                      0.00       4.96 f
  DUT_REGFILE/Address[0] (RegFile)                        0.00       4.96 f
  DUT_REGFILE/U19/Y (INVX2M)                              0.82       5.78 r
  DUT_REGFILE/U99/Y (INVX2M)                              0.68       6.46 f
  DUT_REGFILE/U93/Y (BUFX2M)                              0.69       7.16 f
  DUT_REGFILE/U58/Y (BUFX2M)                              0.50       7.66 f
  DUT_REGFILE/U57/Y (CLKBUFX8M)                           0.94       8.60 f
  DUT_REGFILE/U22/Y (MX4XLM)                              1.09       9.69 f
  DUT_REGFILE/U261/Y (MX4XLM)                             0.84      10.53 f
  DUT_REGFILE/U260/Y (AO22X1M)                            0.67      11.20 f
  DUT_REGFILE/RdData_reg[1]/D (DFFRQX2M)                  0.00      11.20 f
  data arrival time                                                 11.20

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/RdData_reg[1]/CK (DFFRQX2M)                 0.00      19.80 r
  library setup time                                     -0.21      19.59
  data required time                                                19.59
  --------------------------------------------------------------------------
  data required time                                                19.59
  data arrival time                                                -11.20
  --------------------------------------------------------------------------
  slack (MET)                                                        8.39


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U45/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U130/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[5][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U43/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U128/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[7][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U44/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U129/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[6][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U29/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U131/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[4][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U60/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U209/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[3][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U63/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U211/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[0][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U210/Y (OAI2BB2X1M)                         0.74       9.94 r
  DUT_REGFILE/regArr_reg[1][0]/D (DFFRQX2M)               0.00       9.94 r
  data arrival time                                                  9.94

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][0]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.94
  --------------------------------------------------------------------------
  slack (MET)                                                        9.44


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U46/Y (BUFX4M)                              0.65       9.09 f
  DUT_REGFILE/U113/Y (OAI2BB2X1M)                         0.76       9.85 r
  DUT_REGFILE/regArr_reg[15][0]/D (DFFRQX2M)              0.00       9.85 r
  data arrival time                                                  9.85

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.85
  --------------------------------------------------------------------------
  slack (MET)                                                        9.53


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U224/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][4]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][4]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U225/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][6]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][6]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U216/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][1]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][1]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U212/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][3]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][3]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U217/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][2]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][2]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U64/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U226/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[3][7]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][7]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U66/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U231/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[1][5]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][5]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U66/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U230/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[1][4]/D (DFFRQX4M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][4]/CK (DFFRQX4M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U204/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][7]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U203/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][6]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U202/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][5]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U201/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][4]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U141/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][3]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U162/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][2]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[5][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U86/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U55/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U161/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[5][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[5][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U196/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][7]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U195/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][6]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U194/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][5]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U193/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][4]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U139/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][3]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U158/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][2]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[7][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U84/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U53/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U157/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[7][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[7][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U200/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][7]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U199/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][6]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U198/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][5]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U197/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][4]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U140/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][3]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U160/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][2]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[6][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U85/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U54/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U159/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[6][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[6][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U208/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][7]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][7]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U207/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][6]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][6]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U206/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][5]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U205/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][4]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U142/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][3]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U164/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][2]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[4][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U35/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U31/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U163/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[4][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[4][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U65/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U218/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[2][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U67/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U215/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[0][3]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][3]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U67/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U223/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[0][2]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][2]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U67/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U222/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[0][1]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][1]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U67/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U234/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[0][4]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][4]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U67/Y (BUFX4M)                              0.57       9.12 f
  DUT_REGFILE/U235/Y (OAI2BB2X1M)                         0.72       9.84 r
  DUT_REGFILE/regArr_reg[0][5]/D (DFFRQX2M)               0.00       9.84 r
  data arrival time                                                  9.84

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][5]/CK (DFFRQX2M)              0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.84
  --------------------------------------------------------------------------
  slack (MET)                                                        9.54


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U42/Y (BUFX4M)                              0.65       9.09 f
  DUT_REGFILE/U122/Y (OAI2BB2X1M)                         0.74       9.83 r
  DUT_REGFILE/regArr_reg[13][0]/D (DFFRQX2M)              0.00       9.83 r
  data arrival time                                                  9.83

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.83
  --------------------------------------------------------------------------
  slack (MET)                                                        9.55


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U28/Y (BUFX4M)                              0.65       9.09 f
  DUT_REGFILE/U123/Y (OAI2BB2X1M)                         0.74       9.83 r
  DUT_REGFILE/regArr_reg[12][0]/D (DFFRQX2M)              0.00       9.83 r
  data arrival time                                                  9.83

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.83
  --------------------------------------------------------------------------
  slack (MET)                                                        9.55


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U238/Y (OAI2BB2X1M)                         0.67       9.86 f
  DUT_REGFILE/regArr_reg[2][0]/D (DFFSQX4M)               0.00       9.86 f
  data arrival time                                                  9.86

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][0]/CK (DFFSQX4M)              0.00      19.80 r
  library setup time                                     -0.37      19.43
  data required time                                                19.43
  --------------------------------------------------------------------------
  data required time                                                19.43
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U214/Y (OAI2BB2X1M)                         0.67       9.87 f
  DUT_REGFILE/regArr_reg[1][3]/D (DFFRHQX2M)              0.00       9.87 f
  data arrival time                                                  9.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][3]/CK (DFFRHQX2M)             0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[3][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U89/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U60/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U239/Y (OAI2BB2X1M)                         0.67       9.86 f
  DUT_REGFILE/regArr_reg[3][5]/D (DFFSQX4M)               0.00       9.86 f
  data arrival time                                                  9.86

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[3][5]/CK (DFFSQX4M)              0.00      19.80 r
  library setup time                                     -0.36      19.44
  data required time                                                19.44
  --------------------------------------------------------------------------
  data required time                                                19.44
  data arrival time                                                 -9.86
  --------------------------------------------------------------------------
  slack (MET)                                                        9.57


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U240/Y (OAI2BB2X1M)                         0.67       9.87 f
  DUT_REGFILE/regArr_reg[2][5]/D (DFFSHQX8M)              0.00       9.87 f
  data arrival time                                                  9.87

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][5]/CK (DFFSHQX8M)             0.00      19.80 r
  library setup time                                     -0.33      19.47
  data required time                                                19.47
  --------------------------------------------------------------------------
  data required time                                                19.47
  data arrival time                                                 -9.87
  --------------------------------------------------------------------------
  slack (MET)                                                        9.60


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][0]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U83/Y (NAND2X2M)                            0.60       8.38 f
  DUT_REGFILE/U41/Y (BUFX4M)                              0.65       9.03 f
  DUT_REGFILE/U121/Y (OAI2BB2X1M)                         0.74       9.77 r
  DUT_REGFILE/regArr_reg[14][0]/D (DFFRQX2M)              0.00       9.77 r
  data arrival time                                                  9.77

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[14][0]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.77
  --------------------------------------------------------------------------
  slack (MET)                                                        9.60


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U233/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[1][7]/D (DFFRHQX4M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][7]/CK (DFFRHQX4M)             0.00      19.80 r
  library setup time                                     -0.29      19.51
  data required time                                                19.51
  --------------------------------------------------------------------------
  data required time                                                19.51
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.63


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U120/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][7]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U119/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][6]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U118/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][5]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U117/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][4]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U114/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][3]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U116/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][2]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[15][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U87/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U56/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U115/Y (OAI2BB2X1M)                         0.73       9.74 r
  DUT_REGFILE/regArr_reg[15][1]/D (DFFRQX2M)              0.00       9.74 r
  data arrival time                                                  9.74

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[15][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.74
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U220/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[1][1]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][1]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U229/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[2][7]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][7]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U228/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[2][6]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][6]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U227/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[2][4]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][4]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U213/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[2][3]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][3]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[2][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U90/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U61/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U219/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[2][2]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[2][2]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U63/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U236/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[0][6]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][6]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[0][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U11/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U92/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U63/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U237/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[0][7]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[0][7]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U221/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[1][2]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][2]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[1][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[1]/CK (DFFRQX4M)         0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[1]/Q (DFFRQX4M)          0.81       0.81 f
  DUT_SYS_CTRL/U73/Y (INVX4M)                             0.83       1.64 r
  DUT_SYS_CTRL/U84/Y (NAND3X2M)                           0.75       2.39 f
  DUT_SYS_CTRL/U49/Y (INVX2M)                             0.61       3.00 r
  DUT_SYS_CTRL/U33/Y (NAND2X2M)                           0.62       3.62 f
  DUT_SYS_CTRL/U30/Y (INVX2M)                             0.61       4.24 r
  DUT_SYS_CTRL/U35/Y (NOR2X2M)                            0.37       4.61 f
  DUT_SYS_CTRL/U34/Y (INVX2M)                             0.67       5.28 r
  DUT_SYS_CTRL/WrEn (SYS_CTRL)                            0.00       5.28 r
  DUT_REGFILE/WrEn (RegFile)                              0.00       5.28 r
  DUT_REGFILE/U101/Y (NOR2BX4M)                           0.74       6.02 r
  DUT_REGFILE/U98/Y (NOR2BX2M)                            0.90       6.92 r
  DUT_REGFILE/U14/Y (NOR2BX4M)                            0.97       7.89 r
  DUT_REGFILE/U91/Y (NAND2X2M)                            0.66       8.55 f
  DUT_REGFILE/U62/Y (BUFX4M)                              0.65       9.20 f
  DUT_REGFILE/U232/Y (OAI2BB2X1M)                         0.68       9.88 f
  DUT_REGFILE/regArr_reg[1][6]/D (DFFRHQX8M)              0.00       9.88 f
  data arrival time                                                  9.88

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[1][6]/CK (DFFRHQX8M)             0.00      19.80 r
  library setup time                                     -0.28      19.52
  data required time                                                19.52
  --------------------------------------------------------------------------
  data required time                                                19.52
  data arrival time                                                 -9.88
  --------------------------------------------------------------------------
  slack (MET)                                                        9.64


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U172/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][7]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U171/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][6]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U170/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][5]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U169/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][4]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U133/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][3]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U146/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][2]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[13][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U88/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U52/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U145/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[13][1]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[13][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][7]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U176/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][7]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][7]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][6]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U175/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][6]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][6]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][5]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U174/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][5]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][5]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][4]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U173/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][4]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][4]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U134/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][3]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U148/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][2]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[12][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U13/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U36/Y (NAND2X2M)                            0.65       8.44 f
  DUT_REGFILE/U30/Y (BUFX4M)                              0.57       9.01 f
  DUT_REGFILE/U147/Y (OAI2BB2X1M)                         0.72       9.73 r
  DUT_REGFILE/regArr_reg[12][1]/D (DFFRQX2M)              0.00       9.73 r
  data arrival time                                                  9.73

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[12][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.73
  --------------------------------------------------------------------------
  slack (MET)                                                        9.65


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][3]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U83/Y (NAND2X2M)                            0.60       8.38 f
  DUT_REGFILE/U51/Y (BUFX4M)                              0.57       8.95 f
  DUT_REGFILE/U132/Y (OAI2BB2X1M)                         0.72       9.67 r
  DUT_REGFILE/regArr_reg[14][3]/D (DFFRQX2M)              0.00       9.67 r
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[14][3]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        9.71


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][2]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U83/Y (NAND2X2M)                            0.60       8.38 f
  DUT_REGFILE/U51/Y (BUFX4M)                              0.57       8.95 f
  DUT_REGFILE/U144/Y (OAI2BB2X1M)                         0.72       9.67 r
  DUT_REGFILE/regArr_reg[14][2]/D (DFFRQX2M)              0.00       9.67 r
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[14][2]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        9.71


  Startpoint: DUT_SYS_CTRL/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by REF_CLK)
  Endpoint: DUT_REGFILE/regArr_reg[14][1]
            (rising edge-triggered flip-flop clocked by REF_CLK)
  Path Group: REF_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock REF_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_SYS_CTRL/Current_State_reg[0]/CK (DFFRX4M)          0.00       0.00 r
  DUT_SYS_CTRL/Current_State_reg[0]/Q (DFFRX4M)           1.01       1.01 f
  DUT_SYS_CTRL/U9/Y (NOR2X4M)                             0.91       1.92 r
  DUT_SYS_CTRL/U12/Y (NAND2X2M)                           0.98       2.91 f
  DUT_SYS_CTRL/U39/Y (AND4X2M)                            0.90       3.80 f
  DUT_SYS_CTRL/U20/Y (OAI22X1M)                           0.85       4.65 r
  DUT_SYS_CTRL/U19/Y (CLKBUFX6M)                          1.04       5.70 r
  DUT_SYS_CTRL/Address[2] (SYS_CTRL)                      0.00       5.70 r
  DUT_REGFILE/Address[2] (RegFile)                        0.00       5.70 r
  DUT_REGFILE/U10/Y (CLKINVX1M)                           1.01       6.70 f
  DUT_REGFILE/U16/Y (NOR2X4M)                             1.08       7.79 r
  DUT_REGFILE/U83/Y (NAND2X2M)                            0.60       8.38 f
  DUT_REGFILE/U51/Y (BUFX4M)                              0.57       8.95 f
  DUT_REGFILE/U143/Y (OAI2BB2X1M)                         0.72       9.67 r
  DUT_REGFILE/regArr_reg[14][1]/D (DFFRQX2M)              0.00       9.67 r
  data arrival time                                                  9.67

  clock REF_CLK (rise edge)                              20.00      20.00
  clock network delay (ideal)                             0.00      20.00
  clock uncertainty                                      -0.20      19.80
  DUT_REGFILE/regArr_reg[14][1]/CK (DFFRQX2M)             0.00      19.80 r
  library setup time                                     -0.42      19.38
  data required time                                                19.38
  --------------------------------------------------------------------------
  data required time                                                19.38
  data arrival time                                                 -9.67
  --------------------------------------------------------------------------
  slack (MET)                                                        9.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: parity_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/Q (DFFRQX1M)
                                                          0.65       0.65 f
  DUT_UART/U0_UART_RX/DUT_par_chk/U5/Y (INVXLM)           0.55       1.21 r
  DUT_UART/U0_UART_RX/DUT_par_chk/U2/Y (CLKINVX4M)        0.92       2.13 f
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err (parity_check)
                                                          0.00       2.13 f
  DUT_UART/U0_UART_RX/parr_err (UART_RX)                  0.00       2.13 f
  DUT_UART/parr_err (UART)                                0.00       2.13 f
  parity_error (out)                                      0.00       2.13 f
  data arrival time                                                  2.13

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -2.13
  --------------------------------------------------------------------------
  slack (MET)                                                      214.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: framing_error
            (output port clocked by RX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/Q (DFFRQX4M)
                                                          0.87       0.87 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err (stp_check)     0.00       0.87 r
  DUT_UART/U0_UART_RX/Framing_error (UART_RX)             0.00       0.87 r
  DUT_UART/Framing_error (UART)                           0.00       0.87 r
  framing_error (out)                                     0.00       0.87 r
  data arrival time                                                  0.87

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  output external delay                                 -54.26     216.84
  data required time                                               216.84
  --------------------------------------------------------------------------
  data required time                                               216.84
  data arrival time                                                 -0.87
  --------------------------------------------------------------------------
  slack (MET)                                                      215.96


  Startpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: TX_OUT (output port clocked by TX_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/Q (DFFSQX2M)     1.03       1.03 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT (MUX)                0.00       1.03 r
  DUT_UART/U0_UART_TX/TX_OUT (UART_TX)                    0.00       1.03 r
  DUT_UART/TX_OUT_S (UART)                                0.00       1.03 r
  TX_OUT (out)                                            0.00       1.03 r
  data arrival time                                                  1.03

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  output external delay                                 -54.26    8627.04
  data required time                                              8627.04
  --------------------------------------------------------------------------
  data required time                                              8627.04
  data arrival time                                                 -1.03
  --------------------------------------------------------------------------
  slack (MET)                                                     8626.00


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U57/Y (CLKINVX1M)     0.96       3.02 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U56/Y (OAI2BB2X1M)
                                                          0.79       3.81 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U7/Y (AOI222X2M)      0.98       4.79 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U55/Y (OAI2BB2X1M)
                                                          0.59       5.38 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U54/Y (OA21X1M)       0.67       6.06 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U53/Y (OAI2BB1X1M)
                                                          0.63       6.69 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U15/Y (OAI21X2M)      0.54       7.23 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U44/Y (CLKNAND2X2M)
                                                          0.63       7.86 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U42/Y (NOR4X1M)       0.98       8.84 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/E (EDFFX1M)
                                                          0.00       8.84 r
  data arrival time                                                  8.84

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit3_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.51     270.59
  data required time                                               270.59
  --------------------------------------------------------------------------
  data required time                                               270.59
  data arrival time                                                 -8.84
  --------------------------------------------------------------------------
  slack (MET)                                                      261.75


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U57/Y (CLKINVX1M)     0.96       3.02 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U56/Y (OAI2BB2X1M)
                                                          0.79       3.81 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U7/Y (AOI222X2M)      0.98       4.79 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U55/Y (OAI2BB2X1M)
                                                          0.59       5.38 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U54/Y (OA21X1M)       0.67       6.06 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U53/Y (OAI2BB1X1M)
                                                          0.63       6.69 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U15/Y (OAI21X2M)      0.54       7.23 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U52/Y (AND3X1M)       0.76       8.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U50/Y (OAI211X1M)     0.62       8.61 f
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/D (DFFSQX4M)
                                                          0.00       8.61 f
  data arrival time                                                  8.61

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/sampled_bit_reg/CK (DFFSQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -8.61
  --------------------------------------------------------------------------
  slack (MET)                                                      262.09


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U13/Y (INVX2M)            0.67       5.91 r
  DUT_UART/U0_UART_RX/DUT_deser/U20/Y (NAND2X4M)          0.54       6.45 f
  DUT_UART/U0_UART_RX/DUT_deser/U17/Y (NAND2BX2M)         0.90       7.35 f
  DUT_UART/U0_UART_RX/DUT_deser/U32/Y (OAI21X2M)          0.71       8.07 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/D (DFFRX4M)
                                                          0.00       8.07 r
  data arrival time                                                  8.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[6]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.07
  --------------------------------------------------------------------------
  slack (MET)                                                      262.70


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U13/Y (INVX2M)            0.67       5.91 r
  DUT_UART/U0_UART_RX/DUT_deser/U20/Y (NAND2X4M)          0.54       6.45 f
  DUT_UART/U0_UART_RX/DUT_deser/U17/Y (NAND2BX2M)         0.90       7.35 f
  DUT_UART/U0_UART_RX/DUT_deser/U36/Y (OAI21X2M)          0.71       8.07 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/D (DFFRX4M)
                                                          0.00       8.07 r
  data arrival time                                                  8.07

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[4]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.07
  --------------------------------------------------------------------------
  slack (MET)                                                      262.70


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U13/Y (INVX2M)            0.67       5.91 r
  DUT_UART/U0_UART_RX/DUT_deser/U20/Y (NAND2X4M)          0.54       6.45 f
  DUT_UART/U0_UART_RX/DUT_deser/U17/Y (NAND2BX2M)         0.90       7.35 f
  DUT_UART/U0_UART_RX/DUT_deser/U28/Y (OAI21X2M)          0.66       8.01 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/D (DFFRX4M)
                                                          0.00       8.01 r
  data arrival time                                                  8.01

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[5]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.01
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U13/Y (INVX2M)            0.67       5.91 r
  DUT_UART/U0_UART_RX/DUT_deser/U20/Y (NAND2X4M)          0.54       6.45 f
  DUT_UART/U0_UART_RX/DUT_deser/U17/Y (NAND2BX2M)         0.90       7.35 f
  DUT_UART/U0_UART_RX/DUT_deser/U24/Y (OAI21X2M)          0.66       8.01 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/D (DFFRX4M)
                                                          0.00       8.01 r
  data arrival time                                                  8.01

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[7]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -8.01
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U57/Y (CLKINVX1M)     0.96       3.02 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U56/Y (OAI2BB2X1M)
                                                          0.79       3.81 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U7/Y (AOI222X2M)      0.98       4.79 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U55/Y (OAI2BB2X1M)
                                                          0.59       5.38 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U54/Y (OA21X1M)       0.67       6.06 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U53/Y (OAI2BB1X1M)
                                                          0.63       6.69 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U15/Y (OAI21X2M)      0.54       7.23 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U52/Y (AND3X1M)       0.76       8.00 r
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/D (DFFRX4M)
                                                          0.00       8.00 r
  data arrival time                                                  8.00

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/Done_reg/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -8.00
  --------------------------------------------------------------------------
  slack (MET)                                                      262.76


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U40/CO (ADDHX1M)
                                                          0.46       5.78 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U41/CO (ADDHX1M)
                                                          0.45       6.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U42/CO (ADDHX1M)
                                                          0.45       6.68 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U44/CO (ADDHX1M)
                                                          0.45       7.13 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U56/Y (CLKXOR2X2M)
                                                          0.39       7.52 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U43/Y (AND2X1M)
                                                          0.41       7.93 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/D (DFFRQX1M)
                                                          0.00       7.93 r
  data arrival time                                                  7.93

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[5]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.93
  --------------------------------------------------------------------------
  slack (MET)                                                      262.79


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/edge_cnt[0] (RX_FSM)        0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/U16/Y (NOR2BX2M)            0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_fsm/U47/Y (OAI2B2X1M)           0.78       3.35 r
  DUT_UART/U0_UART_RX/DUT_fsm/U49/Y (NAND3X1M)            0.76       4.10 f
  DUT_UART/U0_UART_RX/DUT_fsm/U7/Y (NOR4X4M)              0.86       4.96 r
  DUT_UART/U0_UART_RX/DUT_fsm/U37/Y (AND4X1M)             0.81       5.77 r
  DUT_UART/U0_UART_RX/DUT_fsm/U39/Y (AND2X2M)             0.71       6.48 r
  DUT_UART/U0_UART_RX/DUT_fsm/U33/Y (AOI32X1M)            0.49       6.97 f
  DUT_UART/U0_UART_RX/DUT_fsm/U32/Y (OAI221X1M)           0.88       7.85 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/D (DFFRX2M)
                                                          0.00       7.85 r
  data arrival time                                                  7.85

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[0]/CK (DFFRX2M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.85
  --------------------------------------------------------------------------
  slack (MET)                                                      262.87


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U9/Y (NOR2X2M)            1.05       6.29 r
  DUT_UART/U0_UART_RX/DUT_deser/U21/Y (NAND2X2M)          0.92       7.22 f
  DUT_UART/U0_UART_RX/DUT_deser/U34/Y (OAI21X2M)          0.67       7.88 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/D (DFFRX4M)
                                                          0.00       7.88 r
  data arrival time                                                  7.88

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[0]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                      262.89


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U9/Y (NOR2X2M)            1.05       6.29 r
  DUT_UART/U0_UART_RX/DUT_deser/U21/Y (NAND2X2M)          0.92       7.22 f
  DUT_UART/U0_UART_RX/DUT_deser/U30/Y (OAI21X2M)          0.67       7.88 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/D (DFFRX4M)
                                                          0.00       7.88 r
  data arrival time                                                  7.88

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[2]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                      262.89


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U9/Y (NOR2X2M)            1.05       6.29 r
  DUT_UART/U0_UART_RX/DUT_deser/U21/Y (NAND2X2M)          0.92       7.22 f
  DUT_UART/U0_UART_RX/DUT_deser/U26/Y (OAI21X2M)          0.67       7.88 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/D (DFFRX4M)
                                                          0.00       7.88 r
  data arrival time                                                  7.88

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[1]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                      262.89


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U9/Y (NOR2X2M)            1.05       6.29 r
  DUT_UART/U0_UART_RX/DUT_deser/U21/Y (NAND2X2M)          0.92       7.22 f
  DUT_UART/U0_UART_RX/DUT_deser/U22/Y (OAI21X2M)          0.67       7.88 r
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/D (DFFRX4M)
                                                          0.00       7.88 r
  data arrival time                                                  7.88

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/P_DATA_reg[3]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.32     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -7.88
  --------------------------------------------------------------------------
  slack (MET)                                                      262.89


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/edge_cnt[0] (RX_FSM)        0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/U16/Y (NOR2BX2M)            0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_fsm/U47/Y (OAI2B2X1M)           0.78       3.35 r
  DUT_UART/U0_UART_RX/DUT_fsm/U49/Y (NAND3X1M)            0.76       4.10 f
  DUT_UART/U0_UART_RX/DUT_fsm/U7/Y (NOR4X4M)              0.86       4.96 r
  DUT_UART/U0_UART_RX/DUT_fsm/U37/Y (AND4X1M)             0.81       5.77 r
  DUT_UART/U0_UART_RX/DUT_fsm/U39/Y (AND2X2M)             0.71       6.48 r
  DUT_UART/U0_UART_RX/DUT_fsm/U27/Y (AOI21X2M)            0.40       6.88 f
  DUT_UART/U0_UART_RX/DUT_fsm/U25/Y (AOI31X2M)            0.56       7.44 r
  DUT_UART/U0_UART_RX/DUT_fsm/U24/Y (OAI21X2M)            0.36       7.80 f
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/D (DFFRQX4M)
                                                          0.00       7.80 f
  data arrival time                                                  7.80

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.23     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.80
  --------------------------------------------------------------------------
  slack (MET)                                                      263.07


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U40/CO (ADDHX1M)
                                                          0.46       5.78 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U41/CO (ADDHX1M)
                                                          0.45       6.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U42/CO (ADDHX1M)
                                                          0.45       6.68 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U44/S (ADDHX1M)
                                                          0.51       7.19 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U38/Y (AND2X1M)
                                                          0.46       7.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]/D (DFFRQX1M)
                                                          0.00       7.64 r
  data arrival time                                                  7.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[4]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.64
  --------------------------------------------------------------------------
  slack (MET)                                                      263.07


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U9/Y (NOR2X2M)            1.05       6.29 r
  DUT_UART/U0_UART_RX/DUT_deser/U12/Y (INVX4M)            0.57       6.86 f
  DUT_UART/U0_UART_RX/DUT_deser/U18/Y (OAI2B2X1M)         0.77       7.64 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/D (DFFRX4M)      0.00       7.64 r
  data arrival time                                                  7.64

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[2]/CK (DFFRX4M)     0.00     271.10 r
  library setup time                                     -0.36     270.73
  data required time                                               270.73
  --------------------------------------------------------------------------
  data required time                                               270.73
  data arrival time                                                 -7.64
  --------------------------------------------------------------------------
  slack (MET)                                                      263.09


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/edge_cnt[0] (RX_FSM)        0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_fsm/U16/Y (NOR2BX2M)            0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_fsm/U47/Y (OAI2B2X1M)           0.78       3.35 r
  DUT_UART/U0_UART_RX/DUT_fsm/U49/Y (NAND3X1M)            0.76       4.10 f
  DUT_UART/U0_UART_RX/DUT_fsm/U7/Y (NOR4X4M)              0.86       4.96 r
  DUT_UART/U0_UART_RX/DUT_fsm/U37/Y (AND4X1M)             0.81       5.77 r
  DUT_UART/U0_UART_RX/DUT_fsm/U39/Y (AND2X2M)             0.71       6.48 r
  DUT_UART/U0_UART_RX/DUT_fsm/U22/Y (NAND3X2M)            0.46       6.94 f
  DUT_UART/U0_UART_RX/DUT_fsm/U21/Y (OAI211X2M)           0.35       7.29 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/D (DFFRQX4M)
                                                          0.00       7.29 r
  data arrival time                                                  7.29

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.40     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -7.29
  --------------------------------------------------------------------------
  slack (MET)                                                      263.40


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U40/CO (ADDHX1M)
                                                          0.46       5.78 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U41/CO (ADDHX1M)
                                                          0.45       6.23 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U42/S (ADDHX1M)
                                                          0.51       6.74 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U37/Y (AND2X1M)
                                                          0.46       7.20 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       7.20 r
  data arrival time                                                  7.20

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -7.20
  --------------------------------------------------------------------------
  slack (MET)                                                      263.52


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U50/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[2]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U51/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[1]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U53/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[5]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U52/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[6]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U54/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[4]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U55/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/D (DFFRX4M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[7]/CK (DFFRX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.22     270.87
  data required time                                               270.87
  --------------------------------------------------------------------------
  data required time                                               270.87
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.71


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U49/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/D (DFFRQX1M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[3]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.19     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.75


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U45/Y (OAI211X4M)
                                                          0.50       5.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U32/Y (CLKAND2X4M)
                                                          1.00       6.27 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U48/Y (AO22X1M)
                                                          0.89       7.16 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       7.16 f
  data arrival time                                                  7.16

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/bit_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.19     270.91
  data required time                                               270.91
  --------------------------------------------------------------------------
  data required time                                               270.91
  data arrival time                                                 -7.16
  --------------------------------------------------------------------------
  slack (MET)                                                      263.75


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U40/CO (ADDHX1M)
                                                          0.46       5.78 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U41/S (ADDHX1M)
                                                          0.51       6.29 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U36/Y (AND2X1M)
                                                          0.46       6.75 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]/D (DFFRQX1M)
                                                          0.00       6.75 r
  data arrival time                                                  6.75

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[2]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -6.75
  --------------------------------------------------------------------------
  slack (MET)                                                      263.97


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U13/Y (INVX2M)            0.67       5.91 r
  DUT_UART/U0_UART_RX/DUT_deser/U14/Y (OAI221X1M)         0.63       6.54 f
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/D (DFFRX4M)      0.00       6.54 f
  data arrival time                                                  6.54

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[1]/CK (DFFRX4M)     0.00     271.10 r
  library setup time                                     -0.30     270.80
  data required time                                               270.80
  --------------------------------------------------------------------------
  data required time                                               270.80
  data arrival time                                                 -6.54
  --------------------------------------------------------------------------
  slack (MET)                                                      264.26


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U40/S (ADDHX1M)
                                                          0.54       5.87 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U35/Y (AND2X1M)
                                                          0.46       6.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]/D (DFFRQX1M)
                                                          0.00       6.32 r
  data arrival time                                                  6.32

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[1]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.38     270.72
  data required time                                               270.72
  --------------------------------------------------------------------------
  data required time                                               270.72
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      264.40


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U13/Y (NOR2BX2M)      0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U36/Y (OAI2B2X1M)     0.78       3.34 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U37/Y (NAND4BBX1M)
                                                          0.81       4.16 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U9/Y (NOR4X2M)        1.07       5.23 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U10/Y (NOR2X2M)       0.53       5.76 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U41/Y (NOR2BX1M)      0.47       6.22 f
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/E (EDFFX1M)
                                                          0.00       6.22 f
  data arrival time                                                  6.22

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit2_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.41     270.69
  data required time                                               270.69
  --------------------------------------------------------------------------
  data required time                                               270.69
  data arrival time                                                 -6.22
  --------------------------------------------------------------------------
  slack (MET)                                                      264.47


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/edge_cnt[0] (data_sampling)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U13/Y (NOR2BX2M)      0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U36/Y (OAI2B2X1M)     0.78       3.34 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U37/Y (NAND4BBX1M)
                                                          0.81       4.16 f
  DUT_UART/U0_UART_RX/DUT_data_samp/U9/Y (NOR4X2M)        1.07       5.23 r
  DUT_UART/U0_UART_RX/DUT_data_samp/U49/Y (NOR2BX1M)      0.71       5.94 r
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/E (EDFFX1M)
                                                          0.00       5.94 r
  data arrival time                                                  5.94

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_data_samp/bit1_sampled_reg/CK (EDFFX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.50     270.60
  data required time                                               270.60
  --------------------------------------------------------------------------
  data required time                                               270.60
  data arrival time                                                 -5.94
  --------------------------------------------------------------------------
  slack (MET)                                                      264.66


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt[0] (edge_bit_counter)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/edge_cnt[0] (deserializer)
                                                          0.00       2.06 r
  DUT_UART/U0_UART_RX/DUT_deser/U7/Y (NOR2BX2M)           0.51       2.57 f
  DUT_UART/U0_UART_RX/DUT_deser/U42/Y (OAI2B2X1M)         0.80       3.36 r
  DUT_UART/U0_UART_RX/DUT_deser/U6/Y (NAND3X2M)           0.48       3.85 f
  DUT_UART/U0_UART_RX/DUT_deser/U5/Y (NOR4X2M)            0.60       4.45 r
  DUT_UART/U0_UART_RX/DUT_deser/U16/Y (NAND2X3M)          0.79       5.24 f
  DUT_UART/U0_UART_RX/DUT_deser/U38/Y (XNOR2X2M)          0.62       5.86 r
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/D (DFFRX4M)      0.00       5.86 r
  data arrival time                                                  5.86

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_deser/i_reg[0]/CK (DFFRX4M)     0.00     271.10 r
  library setup time                                     -0.33     270.77
  data required time                                               270.77
  --------------------------------------------------------------------------
  data required time                                               270.77
  data arrival time                                                 -5.86
  --------------------------------------------------------------------------
  slack (MET)                                                      264.91


  Startpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/Q (DFFRQX1M)
                                                          0.64       0.64 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U21/Y (INVXLM)     0.47       1.12 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U22/Y (INVX6M)     0.94       2.06 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U27/Y (NOR2BX2M)
                                                          0.89       2.95 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U57/Y (OAI2B2X1M)
                                                          0.63       3.58 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U25/Y (NAND3X2M)
                                                          0.42       4.00 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U3/Y (OR4X4M)      0.77       4.77 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U39/Y (AND2X2M)
                                                          0.55       5.32 r
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U34/Y (INVX2M)     0.25       5.57 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/U33/Y (AND2X1M)
                                                          0.38       5.95 f
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/D (DFFRQX1M)
                                                          0.00       5.95 f
  data arrival time                                                  5.95

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_edge_bit_cnt/edge_cnt_reg[0]/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.18     270.92
  data required time                                               270.92
  --------------------------------------------------------------------------
  data required time                                               270.92
  data arrival time                                                 -5.95
  --------------------------------------------------------------------------
  slack (MET)                                                      264.97


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.80       0.80 f
  DUT_UART/U0_UART_RX/DUT_fsm/U6/Y (CLKINVX1M)            0.83       1.62 r
  DUT_UART/U0_UART_RX/DUT_fsm/U40/Y (NAND2X2M)            0.57       2.20 f
  DUT_UART/U0_UART_RX/DUT_fsm/U28/Y (INVX2M)              0.54       2.74 r
  DUT_UART/U0_UART_RX/DUT_fsm/U18/Y (NAND2X2M)            0.77       3.51 f
  DUT_UART/U0_UART_RX/DUT_fsm/U31/Y (INVX2M)              0.48       3.99 r
  DUT_UART/U0_UART_RX/DUT_fsm/par_chk_en (RX_FSM)         0.00       3.99 r
  DUT_UART/U0_UART_RX/DUT_par_chk/par_chk_en (parity_check)
                                                          0.00       3.99 r
  DUT_UART/U0_UART_RX/DUT_par_chk/U8/Y (NAND2X2M)         0.43       4.42 f
  DUT_UART/U0_UART_RX/DUT_par_chk/U6/Y (OAI2BB2X1M)       0.72       5.14 r
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/D (DFFRQX1M)
                                                          0.00       5.14 r
  data arrival time                                                  5.14

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_par_chk/parr_err_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.44     270.65
  data required time                                               270.65
  --------------------------------------------------------------------------
  data required time                                               270.65
  data arrival time                                                 -5.14
  --------------------------------------------------------------------------
  slack (MET)                                                      265.51


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.90       0.90 r
  DUT_UART/U0_UART_RX/DUT_fsm/U6/Y (CLKINVX1M)            0.91       1.80 f
  DUT_UART/U0_UART_RX/DUT_fsm/U5/Y (NOR3X6M)              0.91       2.72 r
  DUT_UART/U0_UART_RX/DUT_fsm/stp_chk_en (RX_FSM)         0.00       2.72 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_chk_en (stp_check)
                                                          0.00       2.72 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/U3/Y (AND3XLM)          0.68       3.40 r
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/D (DFFRQX4M)
                                                          0.00       3.40 r
  data arrival time                                                  3.40

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_stp_chk/stp_err_reg/CK (DFFRQX4M)
                                                          0.00     271.10 r
  library setup time                                     -0.39     270.70
  data required time                                               270.70
  --------------------------------------------------------------------------
  data required time                                               270.70
  data arrival time                                                 -3.40
  --------------------------------------------------------------------------
  slack (MET)                                                      267.31


  Startpoint: DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]
              (rising edge-triggered flip-flop clocked by RX_CLK)
  Endpoint: DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg
            (rising edge-triggered flip-flop clocked by RX_CLK)
  Path Group: RX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock RX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_RX/DUT_fsm/Current_State_reg[1]/Q (DFFRQX4M)
                                                          0.81       0.81 f
  DUT_UART/U0_UART_RX/DUT_fsm/U10/Y (NOR3X6M)             0.81       1.63 r
  DUT_UART/U0_UART_RX/DUT_fsm/strt_chk_en (RX_FSM)        0.00       1.63 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_chk_en (strt_check)
                                                          0.00       1.63 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/U3/Y (AND3X2M)         0.42       2.05 r
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/D (DFFRQX1M)
                                                          0.00       2.05 r
  data arrival time                                                  2.05

  clock RX_CLK (rise edge)                              271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_UART/U0_UART_RX/DUT_strt_chk/strt_glitch_reg/CK (DFFRQX1M)
                                                          0.00     271.10 r
  library setup time                                     -0.36     270.74
  data required time                                               270.74
  --------------------------------------------------------------------------
  data required time                                               270.74
  data arrival time                                                 -2.05
  --------------------------------------------------------------------------
  slack (MET)                                                      268.69


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U29/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U28/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U27/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U26/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U25/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U24/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U23/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U22/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U21/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U20/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U19/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U18/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/D (DFFRQX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.37    8680.93
  data required time                                              8680.93
  --------------------------------------------------------------------------
  data required time                                              8680.93
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.95


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U31/Y (AOI22X1M)            0.56       7.59 f
  DUT_UART/U0_UART_TX/DUT_ser/U30/Y (OAI2BB1X2M)          0.39       7.98 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/D (DFFRX1M)
                                                          0.00       7.98 r
  data arrival time                                                  7.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.29    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -7.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.03


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U14/Y (NOR2X2M)             0.30       5.21 f
  DUT_UART/U0_UART_TX/DUT_ser/U13/Y (CLKBUFX6M)           0.76       5.97 f
  DUT_UART/U0_UART_TX/DUT_ser/U10/Y (NOR2X8M)             1.05       7.02 r
  DUT_UART/U0_UART_TX/DUT_ser/U33/Y (AO22X1M)             0.53       7.55 r
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/D (DFFRQX1M)
                                                          0.00       7.55 r
  data arrival time                                                  7.55

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -7.55
  --------------------------------------------------------------------------
  slack (MET)                                                     8673.37


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U37/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[4]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U39/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[2]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U38/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[3]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U40/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[1]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U35/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[6]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U34/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/D (DFFRX4M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[7]/CK (DFFRX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.07
  data required time                                              8681.07
  --------------------------------------------------------------------------
  data required time                                              8681.07
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U36/Y (AO22X1M)             0.89       6.77 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/D (DFFRX1M)
                                                          0.00       6.77 f
  data arrival time                                                  6.77

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[5]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.22    8681.08
  data required time                                              8681.08
  --------------------------------------------------------------------------
  data required time                                              8681.08
  data arrival time                                                 -6.77
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.30


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.81       0.81 r
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.41       1.22 f
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.67       1.90 r
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.64       2.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.96       3.50 r
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.36       3.86 f
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.86 f
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.50       4.37 r
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.51       4.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U16/Y (CLKAND2X4M)          1.00       5.88 f
  DUT_UART/U0_UART_TX/DUT_ser/U32/Y (OAI2BB2X1M)          0.81       6.69 f
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/D (DFFRX1M)
                                                          0.00       6.69 f
  data arrival time                                                  6.69

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/Counter_reg[0]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.26    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -6.69
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.35


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U11/Y (INVX4M)              0.74       5.03 r
  DUT_UART/U0_UART_TX/DUT_ser/U7/Y (INVX4M)               0.66       5.69 f
  DUT_UART/U0_UART_TX/DUT_ser/U17/Y (NOR2X2M)             0.55       6.24 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/D (DFFRQX1M)
                                                          0.00       6.24 r
  data arrival time                                                  6.24

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/ser_done_reg/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.40    8680.89
  data required time                                              8680.89
  --------------------------------------------------------------------------
  data required time                                              8680.89
  data arrival time                                                 -6.24
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.65


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U5/Y (INVX2M)               0.43       3.97 r
  DUT_UART/U0_UART_TX/DUT_fsm/ser_en (TX_FSM)             0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_en (Serializer)         0.00       3.97 r
  DUT_UART/U0_UART_TX/DUT_ser/U15/Y (INVX2M)              0.32       4.29 f
  DUT_UART/U0_UART_TX/DUT_ser/U12/Y (INVX4M)              0.62       4.91 r
  DUT_UART/U0_UART_TX/DUT_ser/U41/Y (AND2X2M)             0.36       5.27 r
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/D (DFFRQX1M)
                                                          0.00       5.27 r
  data arrival time                                                  5.27

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_ser/ser_data_reg/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -5.27
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.67


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U20/Y (NAND2X2M)                   0.87       4.72 r
  DUT_FIFO/DUT_fifo_rd/U27/Y (OAI2BB2X1M)                 0.60       5.32 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/D (DFFRHQX8M)         0.00       5.32 f
  data arrival time                                                  5.32

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/raddr_reg[2]/CK (DFFRHQX8M)        0.00    8681.30 r
  library setup time                                     -0.28    8681.02
  data required time                                              8681.02
  --------------------------------------------------------------------------
  data required time                                              8681.02
  data arrival time                                                 -5.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.70


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U20/Y (NAND2X2M)                   0.87       4.72 r
  DUT_FIFO/DUT_fifo_rd/U26/Y (OAI2BB2X1M)                 0.58       5.30 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/D (DFFRX4M)           0.00       5.30 f
  data arrival time                                                  5.30

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/raddr_reg[1]/CK (DFFRX4M)          0.00    8681.30 r
  library setup time                                     -0.27    8681.03
  data required time                                              8681.03
  --------------------------------------------------------------------------
  data required time                                              8681.03
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.73


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U20/Y (NAND2X2M)                   0.87       4.72 r
  DUT_FIFO/DUT_fifo_rd/U19/Y (OAI22X1M)                   0.58       5.30 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/D (DFFRX1M)           0.00       5.30 f
  data arrival time                                                  5.30

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/raddr_reg[3]/CK (DFFRX1M)          0.00    8681.30 r
  library setup time                                     -0.26    8681.04
  data required time                                              8681.04
  --------------------------------------------------------------------------
  data required time                                              8681.04
  data arrival time                                                 -5.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.73


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/raddr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U20/Y (NAND2X2M)                   0.87       4.72 r
  DUT_FIFO/DUT_fifo_rd/U28/Y (AO2B2X2M)                   0.51       5.23 f
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/D (DFFRQX4M)          0.00       5.23 f
  data arrival time                                                  5.23

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/raddr_reg[0]/CK (DFFRQX4M)         0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -5.23
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.88


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U4/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U12/Y (AO2B2X2M)            0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[5]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U4/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U8/Y (AO2B2X2M)             0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U3/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U11/Y (AO2B2X2M)            0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[4]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U3/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U7/Y (AO2B2X2M)             0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U3/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U9/Y (AO2B2X2M)             0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U4/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U14/Y (AO2B2X2M)            0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[7]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U4/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U10/Y (AO2B2X2M)            0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U13/Y (INVX2M)                     0.47       2.69 r
  DUT_FIFO/DUT_fifo_rd/EMPTY (FIFO_RD)                    0.00       2.69 r
  DUT_FIFO/EMPTY (ASYNC_FIFO)                             0.00       2.69 r
  U2/Y (INVX2M)                                           0.41       3.10 f
  DUT_UART/TX_IN_VLD (UART)                               0.00       3.10 f
  DUT_UART/U0_UART_TX/Data_Valid (UART_TX)                0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/Data_Valid (Parity_Calc)
                                                          0.00       3.10 f
  DUT_UART/U0_UART_TX/DUT_par/U6/Y (INVX2M)               0.52       3.62 r
  DUT_UART/U0_UART_TX/DUT_par/U3/Y (INVX4M)               0.53       4.15 f
  DUT_UART/U0_UART_TX/DUT_par/U13/Y (AO2B2X2M)            0.55       4.70 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/D (DFFRQX1M)
                                                          0.00       4.70 r
  data arrival time                                                  4.70

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.36    8680.94
  data required time                                              8680.94
  --------------------------------------------------------------------------
  data required time                                              8680.94
  data arrival time                                                 -4.70
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.23


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U30/Y (AO22X1M)                    0.71       4.56 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/D (DFFRQX1M)
                                                          0.00       4.56 f
  data arrival time                                                  4.56

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[3]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.55


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U29/Y (AO22X1M)                    0.71       4.56 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/D (DFFRQX1M)
                                                          0.00       4.56 f
  data arrival time                                                  4.56

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[2]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.55


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U33/Y (AO22X1M)                    0.71       4.56 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/D (DFFRQX1M)
                                                          0.00       4.56 f
  data arrival time                                                  4.56

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.55


  Startpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[1]/Q (DFFRQX1M)
                                                          0.89       0.89 r
  DUT_FIFO/DUT_fifo_rd/U18/Y (XNOR2X2M)                   0.51       1.39 r
  DUT_FIFO/DUT_fifo_rd/U22/Y (NAND4X2M)                   0.82       2.21 f
  DUT_FIFO/DUT_fifo_rd/U17/Y (NAND2X4M)                   1.04       3.25 r
  DUT_FIFO/DUT_fifo_rd/U11/Y (INVX4M)                     0.60       3.86 f
  DUT_FIFO/DUT_fifo_rd/U32/Y (AO22X1M)                    0.71       4.56 f
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/D (DFFRQX1M)
                                                          0.00       4.56 f
  data arrival time                                                  4.56

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_fifo_rd/gray_rd_ptr_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.19    8681.11
  data required time                                              8681.11
  --------------------------------------------------------------------------
  data required time                                              8681.11
  data arrival time                                                 -4.56
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.55


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U17/Y (NAND3X2M)            0.75       3.53 f
  DUT_UART/U0_UART_TX/DUT_fsm/U20/Y (OAI32X2M)            0.60       4.13 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/D (DFFRQX1M)
                                                          0.00       4.13 r
  data arrival time                                                  4.13

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.47    8680.82
  data required time                                              8680.82
  --------------------------------------------------------------------------
  data required time                                              8680.82
  data arrival time                                                 -4.13
  --------------------------------------------------------------------------
  slack (MET)                                                     8676.69


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U6/Y (INVX2M)               0.93       2.78 r
  DUT_UART/U0_UART_TX/DUT_fsm/U3/Y (AOI31X2M)             0.76       3.54 f
  DUT_UART/U0_UART_TX/DUT_fsm/U7/Y (NAND2X2M)             0.44       3.98 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]/D (DFFRX1M)
                                                          0.00       3.98 r
  data arrival time                                                  3.98

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[1]/CK (DFFRX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.30    8681.00
  data required time                                              8681.00
  --------------------------------------------------------------------------
  data required time                                              8681.00
  data arrival time                                                 -3.98
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.02


  Startpoint: DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_par/par_bit_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_par/IN_Data_reg[6]/Q (DFFRQX1M)
                                                          0.88       0.88 r
  DUT_UART/U0_UART_TX/DUT_par/U21/Y (CLKXOR2X2M)          0.62       1.51 f
  DUT_UART/U0_UART_TX/DUT_par/U20/Y (XOR3XLM)             0.72       2.22 r
  DUT_UART/U0_UART_TX/DUT_par/U18/Y (XOR3XLM)             0.84       3.06 f
  DUT_UART/U0_UART_TX/DUT_par/U16/Y (OAI2BB2X1M)          0.74       3.80 r
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/D (DFFRQX1M)
                                                          0.00       3.80 r
  data arrival time                                                  3.80

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_par/par_bit_reg/CK (DFFRQX1M)
                                                          0.00    8681.30 r
  library setup time                                     -0.44    8680.85
  data required time                                              8680.85
  --------------------------------------------------------------------------
  data required time                                              8680.85
  data arrival time                                                 -3.80
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.05


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/Q (DFFRQX1M)
                                                          0.92       0.92 r
  DUT_UART/U0_UART_TX/DUT_fsm/U11/Y (INVX4M)              0.54       1.45 f
  DUT_UART/U0_UART_TX/DUT_fsm/U9/Y (NAND2X2M)             0.70       2.15 r
  DUT_UART/U0_UART_TX/DUT_fsm/U8/Y (OAI211X2M)            0.48       2.63 f
  DUT_UART/U0_UART_TX/DUT_fsm/mux_sel[0] (TX_FSM)         0.00       2.63 f
  DUT_UART/U0_UART_TX/DUT_mux/mux_sel[0] (MUX)            0.00       2.63 f
  DUT_UART/U0_UART_TX/DUT_mux/U5/Y (INVX2M)               0.51       3.14 r
  DUT_UART/U0_UART_TX/DUT_mux/U4/Y (NAND3X2M)             0.39       3.53 f
  DUT_UART/U0_UART_TX/DUT_mux/U3/Y (OAI21X2M)             0.36       3.89 r
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/D (DFFSQX2M)     0.00       3.89 r
  data arrival time                                                  3.89

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_mux/TX_OUT_reg/CK (DFFSQX2M)
                                                          0.00    8681.30 r
  library setup time                                     -0.24    8681.06
  data required time                                              8681.06
  --------------------------------------------------------------------------
  data required time                                              8681.06
  data arrival time                                                 -3.89
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.17


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_PULSE_GEN/rcv_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/CK (DFFRQX1M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[0]/Q (DFFRQX1M)
                                                          0.84       0.84 f
  DUT_UART/U0_UART_TX/DUT_fsm/U11/Y (INVX4M)              0.73       1.56 r
  DUT_UART/U0_UART_TX/DUT_fsm/U9/Y (NAND2X2M)             0.72       2.29 f
  DUT_UART/U0_UART_TX/DUT_fsm/U16/Y (NAND2BX2M)           0.49       2.78 f
  DUT_UART/U0_UART_TX/DUT_fsm/U15/Y (OAI211X2M)           0.31       3.09 r
  DUT_UART/U0_UART_TX/DUT_fsm/busy (TX_FSM)               0.00       3.09 r
  DUT_UART/U0_UART_TX/busy (UART_TX)                      0.00       3.09 r
  DUT_UART/TX_OUT_VLD (UART)                              0.00       3.09 r
  DUT_PULSE_GEN/LVL_SIG (PULSE_GEN)                       0.00       3.09 r
  DUT_PULSE_GEN/rcv_flop_reg/D (DFFRQX1M)                 0.00       3.09 r
  data arrival time                                                  3.09

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                0.00    8681.30 r
  library setup time                                     -0.42    8680.88
  data required time                                              8680.88
  --------------------------------------------------------------------------
  data required time                                              8680.88
  data arrival time                                                 -3.09
  --------------------------------------------------------------------------
  slack (MET)                                                     8677.80


  Startpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00       0.00 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/Q (DFFRQX4M)
                                                          0.75       0.75 f
  DUT_UART/U0_UART_TX/DUT_fsm/U13/Y (INVX2M)              0.48       1.23 r
  DUT_UART/U0_UART_TX/DUT_fsm/U12/Y (NAND2X2M)            0.62       1.85 f
  DUT_UART/U0_UART_TX/DUT_fsm/U18/Y (NOR2X2M)             0.56       2.41 r
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/D (DFFRQX4M)
                                                          0.00       2.41 r
  data arrival time                                                  2.41

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_UART/U0_UART_TX/DUT_fsm/Current_State_reg[2]/CK (DFFRQX4M)
                                                          0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -2.41
  --------------------------------------------------------------------------
  slack (MET)                                                     8678.50


  Startpoint: DUT_PULSE_GEN/rcv_flop_reg
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_PULSE_GEN/pls_flop_reg
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_PULSE_GEN/rcv_flop_reg/CK (DFFRQX1M)                0.00       0.00 r
  DUT_PULSE_GEN/rcv_flop_reg/Q (DFFRQX1M)                 0.88       0.88 r
  DUT_PULSE_GEN/pls_flop_reg/D (DFFRQX1M)                 0.00       0.88 r
  data arrival time                                                  0.88

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_PULSE_GEN/pls_flop_reg/CK (DFFRQX1M)                0.00    8681.30 r
  library setup time                                     -0.43    8680.87
  data required time                                              8680.87
  --------------------------------------------------------------------------
  data required time                                              8680.87
  data arrival time                                                 -0.88
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.00


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][0]/Q (DFFRQX1M)        0.64       0.64 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]/D (DFFRQX1M)        0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_W2R/sync_reg_reg[3][1]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][0]/Q (DFFRQX1M)        0.64       0.64 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]/D (DFFRQX1M)        0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_W2R/sync_reg_reg[2][1]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][0]/Q (DFFRQX1M)        0.64       0.64 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]/D (DFFRQX1M)        0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_W2R/sync_reg_reg[1][1]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]
              (rising edge-triggered flip-flop clocked by TX_CLK)
  Endpoint: DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]
            (rising edge-triggered flip-flop clocked by TX_CLK)
  Path Group: TX_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock TX_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]/CK (DFFRQX1M)       0.00       0.00 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][0]/Q (DFFRQX1M)        0.64       0.64 r
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]/D (DFFRQX1M)        0.00       0.64 r
  data arrival time                                                  0.64

  clock TX_CLK (rise edge)                             8681.50    8681.50
  clock network delay (ideal)                             0.00    8681.50
  clock uncertainty                                      -0.20    8681.30
  DUT_FIFO/DUT_W2R/sync_reg_reg[0][1]/CK (DFFRQX1M)       0.00    8681.30 r
  library setup time                                     -0.38    8680.92
  data required time                                              8680.92
  --------------------------------------------------------------------------
  data required time                                              8680.92
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                     8680.28


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U33/Y (AOI21X1M)                          0.90       6.01 r
  DUT_CLKDIV_TX/U32/Y (CLKXOR2X2M)                        0.57       6.58 r
  DUT_CLKDIV_TX/div_clk_reg/D (DFFRQX2M)                  0.00       6.58 r
  data arrival time                                                  6.58

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/div_clk_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                      264.18


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/div_clk_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U33/Y (AOI21X1M)                          0.90       6.01 r
  DUT_CLKDIV_RX/U32/Y (CLKXOR2X2M)                        0.57       6.58 r
  DUT_CLKDIV_RX/div_clk_reg/D (DFFRQX2M)                  0.00       6.58 r
  data arrival time                                                  6.58

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/div_clk_reg/CK (DFFRQX2M)                 0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                      264.18


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U7/Y (AO22XLM)                            0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[6]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U12/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[5]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U11/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[4]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U10/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[3]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U9/Y (AO22XLM)                            0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[2]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U8/Y (AO22XLM)                            0.76       6.64 f
  DUT_CLKDIV_TX/count_reg[1]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.21


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[6]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U10/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[6]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[6]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[5]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U15/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[5]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[5]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[4]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U14/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[4]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[4]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[3]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U13/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[3]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[3]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[2]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U12/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[2]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U11/Y (AO22XLM)                           0.76       6.64 f
  DUT_CLKDIV_RX/count_reg[1]/D (DFFRQX2M)                 0.00       6.64 f
  data arrival time                                                  6.64

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[1]/CK (DFFRQX2M)                0.00     271.10 r
  library setup time                                     -0.24     270.86
  data required time                                               270.86
  --------------------------------------------------------------------------
  data required time                                               270.86
  data arrival time                                                 -6.64
  --------------------------------------------------------------------------
  slack (MET)                                                      264.22


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U5/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_TX/U30/Y (AO22X1M)                           0.72       6.61 f
  DUT_CLKDIV_TX/count_reg[0]/D (DFFRQX4M)                 0.00       6.61 f
  data arrival time                                                  6.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/count_reg[0]/CK (DFFRQX4M)                0.00     271.10 r
  library setup time                                     -0.21     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.61
  --------------------------------------------------------------------------
  slack (MET)                                                      264.27


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/count_reg[0]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U6/Y (AND3X4M)                            0.77       5.88 f
  DUT_CLKDIV_RX/U30/Y (AO22X1M)                           0.72       6.61 f
  DUT_CLKDIV_RX/count_reg[0]/D (DFFRQX4M)                 0.00       6.61 f
  data arrival time                                                  6.61

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/count_reg[0]/CK (DFFRQX4M)                0.00     271.10 r
  library setup time                                     -0.21     270.88
  data required time                                               270.88
  --------------------------------------------------------------------------
  data required time                                               270.88
  data arrival time                                                 -6.61
  --------------------------------------------------------------------------
  slack (MET)                                                      264.27


  Startpoint: DUT_CLKDIV_TX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_TX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_TX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_TX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_TX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_TX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_TX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_TX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_TX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_TX/U36/Y (OR2X1M)                            0.72       5.84 f
  DUT_CLKDIV_TX/U35/Y (XNOR2X1M)                          0.48       6.32 f
  DUT_CLKDIV_TX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       6.32 f
  data arrival time                                                  6.32

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_TX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      264.43


  Startpoint: DUT_CLKDIV_RX/count_reg[2]
              (rising edge-triggered flip-flop clocked by UART_CLK)
  Endpoint: DUT_CLKDIV_RX/odd_edge_tog_reg
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_CLKDIV_RX/count_reg[2]/CK (DFFRQX2M)                0.00       0.00 r
  DUT_CLKDIV_RX/count_reg[2]/Q (DFFRQX2M)                 1.03       1.03 r
  DUT_CLKDIV_RX/U50/Y (CLKXOR2X2M)                        0.53       1.56 f
  DUT_CLKDIV_RX/U49/Y (NOR4X1M)                           0.98       2.54 r
  DUT_CLKDIV_RX/U48/Y (NAND4X1M)                          0.76       3.30 f
  DUT_CLKDIV_RX/U40/Y (MXI2X1M)                           0.70       4.00 r
  DUT_CLKDIV_RX/U39/Y (CLKNAND2X2M)                       1.12       5.12 f
  DUT_CLKDIV_RX/U36/Y (OR2X1M)                            0.72       5.83 f
  DUT_CLKDIV_RX/U35/Y (XNOR2X1M)                          0.48       6.32 f
  DUT_CLKDIV_RX/odd_edge_tog_reg/D (DFFSQX2M)             0.00       6.32 f
  data arrival time                                                  6.32

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_CLKDIV_RX/odd_edge_tog_reg/CK (DFFSQX2M)            0.00     271.10 r
  library setup time                                     -0.35     270.75
  data required time                                               270.75
  --------------------------------------------------------------------------
  data required time                                               270.75
  data arrival time                                                 -6.32
  --------------------------------------------------------------------------
  slack (MET)                                                      264.43


  Startpoint: DUT_RST_SYNC_2/sync_reg_reg[0]/CK
              (internal path startpoint clocked by UART_CLK)
  Endpoint: DUT_RST_SYNC_2/sync_reg_reg[1]
            (rising edge-triggered flip-flop clocked by UART_CLK)
  Path Group: UART_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  System_TOP         tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock UART_CLK (rise edge)                              0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg[0]/CK (DFFRQX2M)            0.00       0.00 r
  DUT_RST_SYNC_2/sync_reg_reg[0]/Q (DFFRQX2M)             0.52       0.52 r
  DUT_RST_SYNC_2/sync_reg_reg[1]/D (DFFRQX2M)             0.00       0.52 r
  data arrival time                                                  0.52

  clock UART_CLK (rise edge)                            271.30     271.30
  clock network delay (ideal)                             0.00     271.30
  clock uncertainty                                      -0.20     271.10
  DUT_RST_SYNC_2/sync_reg_reg[1]/CK (DFFRQX2M)            0.00     271.10 r
  library setup time                                     -0.34     270.76
  data required time                                               270.76
  --------------------------------------------------------------------------
  data required time                                               270.76
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                      270.24


1
