
SPI_Master_Atmega32.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00003884  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000ca  00800060  00003884  00003918  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000011  0080012a  0080012a  000039e2  2**0
                  ALLOC
  3 .debug_aranges 000003e8  00000000  00000000  000039e2  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 0000071e  00000000  00000000  00003dca  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00003781  00000000  00000000  000044e8  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000193a  00000000  00000000  00007c69  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00002dc2  00000000  00000000  000095a3  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  00000590  00000000  00000000  0000c368  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    00000d4c  00000000  00000000  0000c8f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    0000088e  00000000  00000000  0000d644  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000298  00000000  00000000  0000ded2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 33 0c 	jmp	0x1866	; 0x1866 <__vector_1>
       8:	0c 94 66 0c 	jmp	0x18cc	; 0x18cc <__vector_2>
       c:	0c 94 99 0c 	jmp	0x1932	; 0x1932 <__vector_3>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 be 09 	jmp	0x137c	; 0x137c <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 e3 07 	jmp	0xfc6	; 0xfc6 <__vector_13>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 b0 07 	jmp	0xf60	; 0xf60 <__vector_15>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	11 e0       	ldi	r17, 0x01	; 1
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e8       	ldi	r30, 0x84	; 132
      68:	f8 e3       	ldi	r31, 0x38	; 56
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 32       	cpi	r26, 0x2A	; 42
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	11 e0       	ldi	r17, 0x01	; 1
      78:	aa e2       	ldi	r26, 0x2A	; 42
      7a:	b1 e0       	ldi	r27, 0x01	; 1
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ab 33       	cpi	r26, 0x3B	; 59
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 5a 1b 	call	0x36b4	; 0x36b4 <main>
      8a:	0c 94 40 1c 	jmp	0x3880	; 0x3880 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 09 1c 	jmp	0x3812	; 0x3812 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 25 1c 	jmp	0x384a	; 0x384a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 15 1c 	jmp	0x382a	; 0x382a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 31 1c 	jmp	0x3862	; 0x3862 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 15 1c 	jmp	0x382a	; 0x382a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 31 1c 	jmp	0x3862	; 0x3862 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 09 1c 	jmp	0x3812	; 0x3812 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 25 1c 	jmp	0x384a	; 0x384a <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 11 1c 	jmp	0x3822	; 0x3822 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	60 e6       	ldi	r22, 0x60	; 96
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 2d 1c 	jmp	0x385a	; 0x385a <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 15 1c 	jmp	0x382a	; 0x382a <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 31 1c 	jmp	0x3862	; 0x3862 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 15 1c 	jmp	0x382a	; 0x382a <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 31 1c 	jmp	0x3862	; 0x3862 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 15 1c 	jmp	0x382a	; 0x382a <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__stack+0x41>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__stack+0x41>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__stack+0x43>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 31 1c 	jmp	0x3862	; 0x3862 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 19 1c 	jmp	0x3832	; 0x3832 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 35 1c 	jmp	0x386a	; 0x386a <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <UART_Init>:
// 		Initialization
// ==============================================


void UART_Init(void)
{
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	00 d0       	rcall	.+0      	; 0xca4 <UART_Init+0x6>
     ca4:	0f 92       	push	r0
     ca6:	cd b7       	in	r28, 0x3d	; 61
     ca8:	de b7       	in	r29, 0x3e	; 62
	u8  UCSRC_var=0;
     caa:	1b 82       	std	Y+3, r1	; 0x03
	u16 UBRR_var=0;
     cac:	1a 82       	std	Y+2, r1	; 0x02
     cae:	19 82       	std	Y+1, r1	; 0x01

#if (SPEED_MODE==NORMAL_SPEED)
	CLR_BIT(UCSRA,U2X);
     cb0:	ab e2       	ldi	r26, 0x2B	; 43
     cb2:	b0 e0       	ldi	r27, 0x00	; 0
     cb4:	eb e2       	ldi	r30, 0x2B	; 43
     cb6:	f0 e0       	ldi	r31, 0x00	; 0
     cb8:	80 81       	ld	r24, Z
     cba:	8d 7f       	andi	r24, 0xFD	; 253
     cbc:	8c 93       	st	X, r24
#elif (SPEED_MODE==DOUBLE_SPEED)
	SET_BIT(UCSRA,U2X);
#endif

	// Set URSEL to write data to UCSRC register
	SET_BIT(UCSRC_var,URSEL);
     cbe:	8b 81       	ldd	r24, Y+3	; 0x03
     cc0:	80 68       	ori	r24, 0x80	; 128
     cc2:	8b 83       	std	Y+3, r24	; 0x03


#if (SYNCH_MODE==SYNCH)
	SET_BIT(UCSRC_var,UMSEL)
#elif (SYNCH_MODE==ASYNCH)
	CLR_BIT(UCSRC_var,UMSEL);
     cc4:	8b 81       	ldd	r24, Y+3	; 0x03
     cc6:	8f 7b       	andi	r24, 0xBF	; 191
     cc8:	8b 83       	std	Y+3, r24	; 0x03
#endif

#if (PARITY_MODE==NO_PARITY)
	CLR_BIT(UCSRC_var,UPM0);
     cca:	8b 81       	ldd	r24, Y+3	; 0x03
     ccc:	8f 7e       	andi	r24, 0xEF	; 239
     cce:	8b 83       	std	Y+3, r24	; 0x03
	CLR_BIT(UCSRC_var,UPM1);
     cd0:	8b 81       	ldd	r24, Y+3	; 0x03
     cd2:	8f 7d       	andi	r24, 0xDF	; 223
     cd4:	8b 83       	std	Y+3, r24	; 0x03
#elif (N_DATA_BITS==_7_DATA_BITS)
	CLR_BIT(UCSRC_var,UCSZ0);
	SET_BIT(UCSRC_var,UCSZ1);
	CLR_BIT(UCSRB,UCSZ2);
#elif (N_DATA_BITS==_8_DATA_BITS)
	SET_BIT(UCSRC_var,UCSZ0);
     cd6:	8b 81       	ldd	r24, Y+3	; 0x03
     cd8:	82 60       	ori	r24, 0x02	; 2
     cda:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,UCSZ1);
     cdc:	8b 81       	ldd	r24, Y+3	; 0x03
     cde:	84 60       	ori	r24, 0x04	; 4
     ce0:	8b 83       	std	Y+3, r24	; 0x03
	CLR_BIT(UCSRB,UCSZ2);
     ce2:	aa e2       	ldi	r26, 0x2A	; 42
     ce4:	b0 e0       	ldi	r27, 0x00	; 0
     ce6:	ea e2       	ldi	r30, 0x2A	; 42
     ce8:	f0 e0       	ldi	r31, 0x00	; 0
     cea:	80 81       	ld	r24, Z
     cec:	8b 7f       	andi	r24, 0xFB	; 251
     cee:	8c 93       	st	X, r24
	SET_BIT(UCSRC_var,UCSZ1);
	SET_BIT(UCSRB,UCSZ2);
#endif

#if (N_STOP_BITS==ONE_STOP_BIT)
	CLR_BIT(UCSRC_var,USBS);
     cf0:	8b 81       	ldd	r24, Y+3	; 0x03
     cf2:	87 7f       	andi	r24, 0xF7	; 247
     cf4:	8b 83       	std	Y+3, r24	; 0x03
	SET_BIT(UCSRC_var,USBS);
#endif


	// Set UCSRC value
	UCSRC=UCSRC_var;
     cf6:	e0 e4       	ldi	r30, 0x40	; 64
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	80 83       	st	Z, r24


	// Baud rate
	UBRR_var = BaudRateArray[SPEED_MODE][CPU_F][BUAD_RATE];
     cfe:	80 91 e5 00 	lds	r24, 0x00E5
     d02:	90 91 e6 00 	lds	r25, 0x00E6
     d06:	9a 83       	std	Y+2, r25	; 0x02
     d08:	89 83       	std	Y+1, r24	; 0x01
	UBRRH = (u8)(UBRR_var>>8);
     d0a:	e0 e4       	ldi	r30, 0x40	; 64
     d0c:	f0 e0       	ldi	r31, 0x00	; 0
     d0e:	89 81       	ldd	r24, Y+1	; 0x01
     d10:	9a 81       	ldd	r25, Y+2	; 0x02
     d12:	89 2f       	mov	r24, r25
     d14:	99 27       	eor	r25, r25
     d16:	80 83       	st	Z, r24
	UBRRL = (u8)UBRR_var;
     d18:	e9 e2       	ldi	r30, 0x29	; 41
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	89 81       	ldd	r24, Y+1	; 0x01
     d1e:	80 83       	st	Z, r24


	// Enabling UART
	//enable UART  receiver
	SET_BIT(UCSRB,RXEN);
     d20:	aa e2       	ldi	r26, 0x2A	; 42
     d22:	b0 e0       	ldi	r27, 0x00	; 0
     d24:	ea e2       	ldi	r30, 0x2A	; 42
     d26:	f0 e0       	ldi	r31, 0x00	; 0
     d28:	80 81       	ld	r24, Z
     d2a:	80 61       	ori	r24, 0x10	; 16
     d2c:	8c 93       	st	X, r24
	//enable UART  transmitter
	SET_BIT(UCSRB,TXEN);
     d2e:	aa e2       	ldi	r26, 0x2A	; 42
     d30:	b0 e0       	ldi	r27, 0x00	; 0
     d32:	ea e2       	ldi	r30, 0x2A	; 42
     d34:	f0 e0       	ldi	r31, 0x00	; 0
     d36:	80 81       	ld	r24, Z
     d38:	88 60       	ori	r24, 0x08	; 8
     d3a:	8c 93       	st	X, r24

}
     d3c:	0f 90       	pop	r0
     d3e:	0f 90       	pop	r0
     d40:	0f 90       	pop	r0
     d42:	cf 91       	pop	r28
     d44:	df 91       	pop	r29
     d46:	08 95       	ret

00000d48 <UART_SendByteNoBlock>:
// ========================================================



void UART_SendByteNoBlock(u8 data)
{
     d48:	df 93       	push	r29
     d4a:	cf 93       	push	r28
     d4c:	0f 92       	push	r0
     d4e:	cd b7       	in	r28, 0x3d	; 61
     d50:	de b7       	in	r29, 0x3e	; 62
     d52:	89 83       	std	Y+1, r24	; 0x01
	UDR = data;
     d54:	ec e2       	ldi	r30, 0x2C	; 44
     d56:	f0 e0       	ldi	r31, 0x00	; 0
     d58:	89 81       	ldd	r24, Y+1	; 0x01
     d5a:	80 83       	st	Z, r24
}
     d5c:	0f 90       	pop	r0
     d5e:	cf 91       	pop	r28
     d60:	df 91       	pop	r29
     d62:	08 95       	ret

00000d64 <UART_ReceiveByteNoBlock>:

u8 UART_ReceiveByteNoBlock(void)
{
     d64:	df 93       	push	r29
     d66:	cf 93       	push	r28
     d68:	cd b7       	in	r28, 0x3d	; 61
     d6a:	de b7       	in	r29, 0x3e	; 62
    return UDR;
     d6c:	ec e2       	ldi	r30, 0x2C	; 44
     d6e:	f0 e0       	ldi	r31, 0x00	; 0
     d70:	80 81       	ld	r24, Z
}
     d72:	cf 91       	pop	r28
     d74:	df 91       	pop	r29
     d76:	08 95       	ret

00000d78 <UART_Send_Char>:
// ========================================================
// 			Busy Wait Functions
// ========================================================

void UART_Send_Char(u8 data)
{
     d78:	df 93       	push	r29
     d7a:	cf 93       	push	r28
     d7c:	0f 92       	push	r0
     d7e:	cd b7       	in	r28, 0x3d	; 61
     d80:	de b7       	in	r29, 0x3e	; 62
     d82:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE flag is set when the buffer is empty and ready for transmitting
		a new byte so wait until this flag is set to one and it will cleared by
		hardware when u write new data to buffer */
	// Busy wait
	while(!GET_BIT(UCSRA,UDRE));
     d84:	eb e2       	ldi	r30, 0x2B	; 43
     d86:	f0 e0       	ldi	r31, 0x00	; 0
     d88:	80 81       	ld	r24, Z
     d8a:	82 95       	swap	r24
     d8c:	86 95       	lsr	r24
     d8e:	87 70       	andi	r24, 0x07	; 7
     d90:	88 2f       	mov	r24, r24
     d92:	90 e0       	ldi	r25, 0x00	; 0
     d94:	81 70       	andi	r24, 0x01	; 1
     d96:	90 70       	andi	r25, 0x00	; 0
     d98:	00 97       	sbiw	r24, 0x00	; 0
     d9a:	a1 f3       	breq	.-24     	; 0xd84 <UART_Send_Char+0xc>
	UDR = data;
     d9c:	ec e2       	ldi	r30, 0x2C	; 44
     d9e:	f0 e0       	ldi	r31, 0x00	; 0
     da0:	89 81       	ldd	r24, Y+1	; 0x01
     da2:	80 83       	st	Z, r24
}
     da4:	0f 90       	pop	r0
     da6:	cf 91       	pop	r28
     da8:	df 91       	pop	r29
     daa:	08 95       	ret

00000dac <UART_Receive_Char>:


u8 UART_Receive_Char(void)
{
     dac:	df 93       	push	r29
     dae:	cf 93       	push	r28
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62
	/* RXC flag is set when the UART receives data so wait until this flag
		is set to one and it will be cleared by hardware when u read data  */
	// The CPU is stucking here
	while(!GET_BIT(UCSRA,RXC));
     db4:	eb e2       	ldi	r30, 0x2B	; 43
     db6:	f0 e0       	ldi	r31, 0x00	; 0
     db8:	80 81       	ld	r24, Z
     dba:	88 23       	and	r24, r24
     dbc:	dc f7       	brge	.-10     	; 0xdb4 <UART_Receive_Char+0x8>
	return UDR;
     dbe:	ec e2       	ldi	r30, 0x2C	; 44
     dc0:	f0 e0       	ldi	r31, 0x00	; 0
     dc2:	80 81       	ld	r24, Z
}
     dc4:	cf 91       	pop	r28
     dc6:	df 91       	pop	r29
     dc8:	08 95       	ret

00000dca <UART_Send_String>:


void UART_Send_String(char* string)
{
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	00 d0       	rcall	.+0      	; 0xdd0 <UART_Send_String+0x6>
     dd0:	0f 92       	push	r0
     dd2:	cd b7       	in	r28, 0x3d	; 61
     dd4:	de b7       	in	r29, 0x3e	; 62
     dd6:	9b 83       	std	Y+3, r25	; 0x03
     dd8:	8a 83       	std	Y+2, r24	; 0x02
	u8 i=0;
     dda:	19 82       	std	Y+1, r1	; 0x01
     ddc:	0e c0       	rjmp	.+28     	; 0xdfa <UART_Send_String+0x30>
	while(string[i] != '\0'){
		UART_Send_Char(string[i]);
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	28 2f       	mov	r18, r24
     de2:	30 e0       	ldi	r19, 0x00	; 0
     de4:	8a 81       	ldd	r24, Y+2	; 0x02
     de6:	9b 81       	ldd	r25, Y+3	; 0x03
     de8:	fc 01       	movw	r30, r24
     dea:	e2 0f       	add	r30, r18
     dec:	f3 1f       	adc	r31, r19
     dee:	80 81       	ld	r24, Z
     df0:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>
		i++;
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	8f 5f       	subi	r24, 0xFF	; 255
     df8:	89 83       	std	Y+1, r24	; 0x01


void UART_Send_String(char* string)
{
	u8 i=0;
	while(string[i] != '\0'){
     dfa:	89 81       	ldd	r24, Y+1	; 0x01
     dfc:	28 2f       	mov	r18, r24
     dfe:	30 e0       	ldi	r19, 0x00	; 0
     e00:	8a 81       	ldd	r24, Y+2	; 0x02
     e02:	9b 81       	ldd	r25, Y+3	; 0x03
     e04:	fc 01       	movw	r30, r24
     e06:	e2 0f       	add	r30, r18
     e08:	f3 1f       	adc	r31, r19
     e0a:	80 81       	ld	r24, Z
     e0c:	88 23       	and	r24, r24
     e0e:	39 f7       	brne	.-50     	; 0xdde <UART_Send_String+0x14>
		UART_Send_Char(string[i]);
		i++;
	}
	// Send (Enter) as a terminating char
	UART_Send_Char(DefaultStop);
     e10:	8d e0       	ldi	r24, 0x0D	; 13
     e12:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>
}
     e16:	0f 90       	pop	r0
     e18:	0f 90       	pop	r0
     e1a:	0f 90       	pop	r0
     e1c:	cf 91       	pop	r28
     e1e:	df 91       	pop	r29
     e20:	08 95       	ret

00000e22 <UART_Receive_String>:


void UART_Receive_String(char *Buffer)
{
     e22:	0f 93       	push	r16
     e24:	1f 93       	push	r17
     e26:	df 93       	push	r29
     e28:	cf 93       	push	r28
     e2a:	00 d0       	rcall	.+0      	; 0xe2c <UART_Receive_String+0xa>
     e2c:	00 d0       	rcall	.+0      	; 0xe2e <UART_Receive_String+0xc>
     e2e:	cd b7       	in	r28, 0x3d	; 61
     e30:	de b7       	in	r29, 0x3e	; 62
     e32:	9c 83       	std	Y+4, r25	; 0x04
     e34:	8b 83       	std	Y+3, r24	; 0x03
    int i = 0;
     e36:	1a 82       	std	Y+2, r1	; 0x02
     e38:	19 82       	std	Y+1, r1	; 0x01

    Buffer[i] = UART_Receive_Char();
     e3a:	29 81       	ldd	r18, Y+1	; 0x01
     e3c:	3a 81       	ldd	r19, Y+2	; 0x02
     e3e:	8b 81       	ldd	r24, Y+3	; 0x03
     e40:	9c 81       	ldd	r25, Y+4	; 0x04
     e42:	8c 01       	movw	r16, r24
     e44:	02 0f       	add	r16, r18
     e46:	13 1f       	adc	r17, r19
     e48:	0e 94 d6 06 	call	0xdac	; 0xdac <UART_Receive_Char>
     e4c:	f8 01       	movw	r30, r16
     e4e:	80 83       	st	Z, r24
     e50:	10 c0       	rjmp	.+32     	; 0xe72 <UART_Receive_String+0x50>
    while (Buffer[i] != DefaultStop) {
        i++;
     e52:	89 81       	ldd	r24, Y+1	; 0x01
     e54:	9a 81       	ldd	r25, Y+2	; 0x02
     e56:	01 96       	adiw	r24, 0x01	; 1
     e58:	9a 83       	std	Y+2, r25	; 0x02
     e5a:	89 83       	std	Y+1, r24	; 0x01
        Buffer[i] = UART_Receive_Char();
     e5c:	29 81       	ldd	r18, Y+1	; 0x01
     e5e:	3a 81       	ldd	r19, Y+2	; 0x02
     e60:	8b 81       	ldd	r24, Y+3	; 0x03
     e62:	9c 81       	ldd	r25, Y+4	; 0x04
     e64:	8c 01       	movw	r16, r24
     e66:	02 0f       	add	r16, r18
     e68:	13 1f       	adc	r17, r19
     e6a:	0e 94 d6 06 	call	0xdac	; 0xdac <UART_Receive_Char>
     e6e:	f8 01       	movw	r30, r16
     e70:	80 83       	st	Z, r24
void UART_Receive_String(char *Buffer)
{
    int i = 0;

    Buffer[i] = UART_Receive_Char();
    while (Buffer[i] != DefaultStop) {
     e72:	29 81       	ldd	r18, Y+1	; 0x01
     e74:	3a 81       	ldd	r19, Y+2	; 0x02
     e76:	8b 81       	ldd	r24, Y+3	; 0x03
     e78:	9c 81       	ldd	r25, Y+4	; 0x04
     e7a:	fc 01       	movw	r30, r24
     e7c:	e2 0f       	add	r30, r18
     e7e:	f3 1f       	adc	r31, r19
     e80:	80 81       	ld	r24, Z
     e82:	8d 30       	cpi	r24, 0x0D	; 13
     e84:	31 f7       	brne	.-52     	; 0xe52 <UART_Receive_String+0x30>
        i++;
        Buffer[i] = UART_Receive_Char();

    }

    Buffer[i] = '\0'; // Null-terminate the string
     e86:	89 81       	ldd	r24, Y+1	; 0x01
     e88:	9a 81       	ldd	r25, Y+2	; 0x02
     e8a:	2b 81       	ldd	r18, Y+3	; 0x03
     e8c:	3c 81       	ldd	r19, Y+4	; 0x04
     e8e:	f9 01       	movw	r30, r18
     e90:	e8 0f       	add	r30, r24
     e92:	f9 1f       	adc	r31, r25
     e94:	10 82       	st	Z, r1
}
     e96:	0f 90       	pop	r0
     e98:	0f 90       	pop	r0
     e9a:	0f 90       	pop	r0
     e9c:	0f 90       	pop	r0
     e9e:	cf 91       	pop	r28
     ea0:	df 91       	pop	r29
     ea2:	1f 91       	pop	r17
     ea4:	0f 91       	pop	r16
     ea6:	08 95       	ret

00000ea8 <UART_RX_InterruptEnable>:
// ==============================================


// Receive complete
void UART_RX_InterruptEnable(void)
{
     ea8:	df 93       	push	r29
     eaa:	cf 93       	push	r28
     eac:	cd b7       	in	r28, 0x3d	; 61
     eae:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,RXCIE);
     eb0:	aa e2       	ldi	r26, 0x2A	; 42
     eb2:	b0 e0       	ldi	r27, 0x00	; 0
     eb4:	ea e2       	ldi	r30, 0x2A	; 42
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	80 68       	ori	r24, 0x80	; 128
     ebc:	8c 93       	st	X, r24
}
     ebe:	cf 91       	pop	r28
     ec0:	df 91       	pop	r29
     ec2:	08 95       	ret

00000ec4 <UART_TX_InterruptEnable>:

// Transmission complete
void UART_TX_InterruptEnable(void)
{
     ec4:	df 93       	push	r29
     ec6:	cf 93       	push	r28
     ec8:	cd b7       	in	r28, 0x3d	; 61
     eca:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(UCSRB,TXCIE);
     ecc:	aa e2       	ldi	r26, 0x2A	; 42
     ece:	b0 e0       	ldi	r27, 0x00	; 0
     ed0:	ea e2       	ldi	r30, 0x2A	; 42
     ed2:	f0 e0       	ldi	r31, 0x00	; 0
     ed4:	80 81       	ld	r24, Z
     ed6:	80 64       	ori	r24, 0x40	; 64
     ed8:	8c 93       	st	X, r24
}
     eda:	cf 91       	pop	r28
     edc:	df 91       	pop	r29
     ede:	08 95       	ret

00000ee0 <UART_RX_InterruptDisable>:


// Receive complete
void UART_RX_InterruptDisable(void)
{
     ee0:	df 93       	push	r29
     ee2:	cf 93       	push	r28
     ee4:	cd b7       	in	r28, 0x3d	; 61
     ee6:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,RXCIE);
     ee8:	aa e2       	ldi	r26, 0x2A	; 42
     eea:	b0 e0       	ldi	r27, 0x00	; 0
     eec:	ea e2       	ldi	r30, 0x2A	; 42
     eee:	f0 e0       	ldi	r31, 0x00	; 0
     ef0:	80 81       	ld	r24, Z
     ef2:	8f 77       	andi	r24, 0x7F	; 127
     ef4:	8c 93       	st	X, r24
}
     ef6:	cf 91       	pop	r28
     ef8:	df 91       	pop	r29
     efa:	08 95       	ret

00000efc <UART_TX_InterruptDisable>:

// Transmission complete
void UART_TX_InterruptDisable(void)
{
     efc:	df 93       	push	r29
     efe:	cf 93       	push	r28
     f00:	cd b7       	in	r28, 0x3d	; 61
     f02:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(UCSRB,TXCIE);
     f04:	aa e2       	ldi	r26, 0x2A	; 42
     f06:	b0 e0       	ldi	r27, 0x00	; 0
     f08:	ea e2       	ldi	r30, 0x2A	; 42
     f0a:	f0 e0       	ldi	r31, 0x00	; 0
     f0c:	80 81       	ld	r24, Z
     f0e:	8f 7b       	andi	r24, 0xBF	; 191
     f10:	8c 93       	st	X, r24
}
     f12:	cf 91       	pop	r28
     f14:	df 91       	pop	r29
     f16:	08 95       	ret

00000f18 <UART_RX_SetCallBack>:
// 		Call Back functions
// ==============================================


void UART_RX_SetCallBack(void (*LocalFptr)(void))
{
     f18:	df 93       	push	r29
     f1a:	cf 93       	push	r28
     f1c:	00 d0       	rcall	.+0      	; 0xf1e <UART_RX_SetCallBack+0x6>
     f1e:	cd b7       	in	r28, 0x3d	; 61
     f20:	de b7       	in	r29, 0x3e	; 62
     f22:	9a 83       	std	Y+2, r25	; 0x02
     f24:	89 83       	std	Y+1, r24	; 0x01
	UART_RX_Fptr = LocalFptr;
     f26:	89 81       	ldd	r24, Y+1	; 0x01
     f28:	9a 81       	ldd	r25, Y+2	; 0x02
     f2a:	90 93 30 01 	sts	0x0130, r25
     f2e:	80 93 2f 01 	sts	0x012F, r24
}
     f32:	0f 90       	pop	r0
     f34:	0f 90       	pop	r0
     f36:	cf 91       	pop	r28
     f38:	df 91       	pop	r29
     f3a:	08 95       	ret

00000f3c <UART_TX_SetCallBack>:

void UART_TX_SetCallBack(void (*LocalFptr)(void))
{
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	00 d0       	rcall	.+0      	; 0xf42 <UART_TX_SetCallBack+0x6>
     f42:	cd b7       	in	r28, 0x3d	; 61
     f44:	de b7       	in	r29, 0x3e	; 62
     f46:	9a 83       	std	Y+2, r25	; 0x02
     f48:	89 83       	std	Y+1, r24	; 0x01
	UART_TX_Fptr = LocalFptr;
     f4a:	89 81       	ldd	r24, Y+1	; 0x01
     f4c:	9a 81       	ldd	r25, Y+2	; 0x02
     f4e:	90 93 32 01 	sts	0x0132, r25
     f52:	80 93 31 01 	sts	0x0131, r24
}
     f56:	0f 90       	pop	r0
     f58:	0f 90       	pop	r0
     f5a:	cf 91       	pop	r28
     f5c:	df 91       	pop	r29
     f5e:	08 95       	ret

00000f60 <__vector_15>:
// 		ISR
// ==============================================


ISR(USART_TXC_vect)
{
     f60:	1f 92       	push	r1
     f62:	0f 92       	push	r0
     f64:	0f b6       	in	r0, 0x3f	; 63
     f66:	0f 92       	push	r0
     f68:	11 24       	eor	r1, r1
     f6a:	2f 93       	push	r18
     f6c:	3f 93       	push	r19
     f6e:	4f 93       	push	r20
     f70:	5f 93       	push	r21
     f72:	6f 93       	push	r22
     f74:	7f 93       	push	r23
     f76:	8f 93       	push	r24
     f78:	9f 93       	push	r25
     f7a:	af 93       	push	r26
     f7c:	bf 93       	push	r27
     f7e:	ef 93       	push	r30
     f80:	ff 93       	push	r31
     f82:	df 93       	push	r29
     f84:	cf 93       	push	r28
     f86:	cd b7       	in	r28, 0x3d	; 61
     f88:	de b7       	in	r29, 0x3e	; 62
	if(UART_TX_Fptr!=NULLPTR)
     f8a:	80 91 31 01 	lds	r24, 0x0131
     f8e:	90 91 32 01 	lds	r25, 0x0132
     f92:	00 97       	sbiw	r24, 0x00	; 0
     f94:	29 f0       	breq	.+10     	; 0xfa0 <__vector_15+0x40>
	{
		UART_TX_Fptr();
     f96:	e0 91 31 01 	lds	r30, 0x0131
     f9a:	f0 91 32 01 	lds	r31, 0x0132
     f9e:	09 95       	icall
	}
}
     fa0:	cf 91       	pop	r28
     fa2:	df 91       	pop	r29
     fa4:	ff 91       	pop	r31
     fa6:	ef 91       	pop	r30
     fa8:	bf 91       	pop	r27
     faa:	af 91       	pop	r26
     fac:	9f 91       	pop	r25
     fae:	8f 91       	pop	r24
     fb0:	7f 91       	pop	r23
     fb2:	6f 91       	pop	r22
     fb4:	5f 91       	pop	r21
     fb6:	4f 91       	pop	r20
     fb8:	3f 91       	pop	r19
     fba:	2f 91       	pop	r18
     fbc:	0f 90       	pop	r0
     fbe:	0f be       	out	0x3f, r0	; 63
     fc0:	0f 90       	pop	r0
     fc2:	1f 90       	pop	r1
     fc4:	18 95       	reti

00000fc6 <__vector_13>:


ISR(USART_RXC_vect)
{
     fc6:	1f 92       	push	r1
     fc8:	0f 92       	push	r0
     fca:	0f b6       	in	r0, 0x3f	; 63
     fcc:	0f 92       	push	r0
     fce:	11 24       	eor	r1, r1
     fd0:	2f 93       	push	r18
     fd2:	3f 93       	push	r19
     fd4:	4f 93       	push	r20
     fd6:	5f 93       	push	r21
     fd8:	6f 93       	push	r22
     fda:	7f 93       	push	r23
     fdc:	8f 93       	push	r24
     fde:	9f 93       	push	r25
     fe0:	af 93       	push	r26
     fe2:	bf 93       	push	r27
     fe4:	ef 93       	push	r30
     fe6:	ff 93       	push	r31
     fe8:	df 93       	push	r29
     fea:	cf 93       	push	r28
     fec:	cd b7       	in	r28, 0x3d	; 61
     fee:	de b7       	in	r29, 0x3e	; 62
	if(UART_RX_Fptr!=NULLPTR)
     ff0:	80 91 2f 01 	lds	r24, 0x012F
     ff4:	90 91 30 01 	lds	r25, 0x0130
     ff8:	00 97       	sbiw	r24, 0x00	; 0
     ffa:	29 f0       	breq	.+10     	; 0x1006 <__vector_13+0x40>
	{
		UART_RX_Fptr();
     ffc:	e0 91 2f 01 	lds	r30, 0x012F
    1000:	f0 91 30 01 	lds	r31, 0x0130
    1004:	09 95       	icall
	}
}
    1006:	cf 91       	pop	r28
    1008:	df 91       	pop	r29
    100a:	ff 91       	pop	r31
    100c:	ef 91       	pop	r30
    100e:	bf 91       	pop	r27
    1010:	af 91       	pop	r26
    1012:	9f 91       	pop	r25
    1014:	8f 91       	pop	r24
    1016:	7f 91       	pop	r23
    1018:	6f 91       	pop	r22
    101a:	5f 91       	pop	r21
    101c:	4f 91       	pop	r20
    101e:	3f 91       	pop	r19
    1020:	2f 91       	pop	r18
    1022:	0f 90       	pop	r0
    1024:	0f be       	out	0x3f, r0	; 63
    1026:	0f 90       	pop	r0
    1028:	1f 90       	pop	r1
    102a:	18 95       	reti

0000102c <UART_Receive_NoBlock>:


u8 UART_Receive_NoBlock(u8 *pdata)
{
    102c:	df 93       	push	r29
    102e:	cf 93       	push	r28
    1030:	00 d0       	rcall	.+0      	; 0x1032 <UART_Receive_NoBlock+0x6>
    1032:	0f 92       	push	r0
    1034:	cd b7       	in	r28, 0x3d	; 61
    1036:	de b7       	in	r29, 0x3e	; 62
    1038:	9b 83       	std	Y+3, r25	; 0x03
    103a:	8a 83       	std	Y+2, r24	; 0x02
	u8 status = 0;
    103c:	19 82       	std	Y+1, r1	; 0x01
	// Check if any data is received and store it in the passed buffer
	if(GET_BIT(UCSRA,RXC))
    103e:	eb e2       	ldi	r30, 0x2B	; 43
    1040:	f0 e0       	ldi	r31, 0x00	; 0
    1042:	80 81       	ld	r24, Z
    1044:	88 23       	and	r24, r24
    1046:	4c f4       	brge	.+18     	; 0x105a <UART_Receive_NoBlock+0x2e>
	{
		*pdata = UDR;
    1048:	ec e2       	ldi	r30, 0x2C	; 44
    104a:	f0 e0       	ldi	r31, 0x00	; 0
    104c:	80 81       	ld	r24, Z
    104e:	ea 81       	ldd	r30, Y+2	; 0x02
    1050:	fb 81       	ldd	r31, Y+3	; 0x03
    1052:	80 83       	st	Z, r24
		status=1;
    1054:	81 e0       	ldi	r24, 0x01	; 1
    1056:	89 83       	std	Y+1, r24	; 0x01
    1058:	01 c0       	rjmp	.+2      	; 0x105c <UART_Receive_NoBlock+0x30>
	}else{
		status = 0;
    105a:	19 82       	std	Y+1, r1	; 0x01
	}
	return status;
    105c:	89 81       	ldd	r24, Y+1	; 0x01
}
    105e:	0f 90       	pop	r0
    1060:	0f 90       	pop	r0
    1062:	0f 90       	pop	r0
    1064:	cf 91       	pop	r28
    1066:	df 91       	pop	r29
    1068:	08 95       	ret

0000106a <UART_SendString_ASYNCH>:
// 		Asynchronous functions
// ==============================================


void UART_SendString_ASYNCH(u8 *str)
{
    106a:	df 93       	push	r29
    106c:	cf 93       	push	r28
    106e:	00 d0       	rcall	.+0      	; 0x1070 <UART_SendString_ASYNCH+0x6>
    1070:	cd b7       	in	r28, 0x3d	; 61
    1072:	de b7       	in	r29, 0x3e	; 62
    1074:	9a 83       	std	Y+2, r25	; 0x02
    1076:	89 83       	std	Y+1, r24	; 0x01
	Asynch_Send_Str = str;
    1078:	89 81       	ldd	r24, Y+1	; 0x01
    107a:	9a 81       	ldd	r25, Y+2	; 0x02
    107c:	90 93 2c 01 	sts	0x012C, r25
    1080:	80 93 2b 01 	sts	0x012B, r24
	UART_Send_Char(str[0]);
    1084:	e9 81       	ldd	r30, Y+1	; 0x01
    1086:	fa 81       	ldd	r31, Y+2	; 0x02
    1088:	80 81       	ld	r24, Z
    108a:	0e 94 bc 06 	call	0xd78	; 0xd78 <UART_Send_Char>

	UART_TX_SetCallBack(Func_TX);
    108e:	82 e5       	ldi	r24, 0x52	; 82
    1090:	98 e0       	ldi	r25, 0x08	; 8
    1092:	0e 94 9e 07 	call	0xf3c	; 0xf3c <UART_TX_SetCallBack>
	UART_TX_InterruptEnable();
    1096:	0e 94 62 07 	call	0xec4	; 0xec4 <UART_TX_InterruptEnable>
}
    109a:	0f 90       	pop	r0
    109c:	0f 90       	pop	r0
    109e:	cf 91       	pop	r28
    10a0:	df 91       	pop	r29
    10a2:	08 95       	ret

000010a4 <Func_TX>:


static void Func_TX(void)
{
    10a4:	df 93       	push	r29
    10a6:	cf 93       	push	r28
    10a8:	cd b7       	in	r28, 0x3d	; 61
    10aa:	de b7       	in	r29, 0x3e	; 62
	static u8 i=1;
	if(Asynch_Send_Str[i] != '\0')
    10ac:	20 91 2b 01 	lds	r18, 0x012B
    10b0:	30 91 2c 01 	lds	r19, 0x012C
    10b4:	80 91 68 00 	lds	r24, 0x0068
    10b8:	88 2f       	mov	r24, r24
    10ba:	90 e0       	ldi	r25, 0x00	; 0
    10bc:	f9 01       	movw	r30, r18
    10be:	e8 0f       	add	r30, r24
    10c0:	f9 1f       	adc	r31, r25
    10c2:	80 81       	ld	r24, Z
    10c4:	88 23       	and	r24, r24
    10c6:	a1 f0       	breq	.+40     	; 0x10f0 <Func_TX+0x4c>
	{
		UART_SendByteNoBlock(Asynch_Send_Str[i]);
    10c8:	20 91 2b 01 	lds	r18, 0x012B
    10cc:	30 91 2c 01 	lds	r19, 0x012C
    10d0:	80 91 68 00 	lds	r24, 0x0068
    10d4:	88 2f       	mov	r24, r24
    10d6:	90 e0       	ldi	r25, 0x00	; 0
    10d8:	f9 01       	movw	r30, r18
    10da:	e8 0f       	add	r30, r24
    10dc:	f9 1f       	adc	r31, r25
    10de:	80 81       	ld	r24, Z
    10e0:	0e 94 a4 06 	call	0xd48	; 0xd48 <UART_SendByteNoBlock>
		i++;
    10e4:	80 91 68 00 	lds	r24, 0x0068
    10e8:	8f 5f       	subi	r24, 0xFF	; 255
    10ea:	80 93 68 00 	sts	0x0068, r24
    10ee:	05 c0       	rjmp	.+10     	; 0x10fa <Func_TX+0x56>
	}else{
		i=1;
    10f0:	81 e0       	ldi	r24, 0x01	; 1
    10f2:	80 93 68 00 	sts	0x0068, r24
		UART_TX_InterruptDisable();
    10f6:	0e 94 7e 07 	call	0xefc	; 0xefc <UART_TX_InterruptDisable>
	}
}
    10fa:	cf 91       	pop	r28
    10fc:	df 91       	pop	r29
    10fe:	08 95       	ret

00001100 <UART_ReceiveString_ASYNCH>:

// -----------------------------------------------

void UART_ReceiveString_ASYNCH(u8* str)
{
    1100:	df 93       	push	r29
    1102:	cf 93       	push	r28
    1104:	00 d0       	rcall	.+0      	; 0x1106 <UART_ReceiveString_ASYNCH+0x6>
    1106:	cd b7       	in	r28, 0x3d	; 61
    1108:	de b7       	in	r29, 0x3e	; 62
    110a:	9a 83       	std	Y+2, r25	; 0x02
    110c:	89 83       	std	Y+1, r24	; 0x01
	Asynch_receive_str = str;
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	9a 81       	ldd	r25, Y+2	; 0x02
    1112:	90 93 2e 01 	sts	0x012E, r25
    1116:	80 93 2d 01 	sts	0x012D, r24
	UART_RX_InterruptEnable();
    111a:	0e 94 54 07 	call	0xea8	; 0xea8 <UART_RX_InterruptEnable>
	UART_RX_SetCallBack(Receive_Int_Function);
    111e:	88 e9       	ldi	r24, 0x98	; 152
    1120:	98 e0       	ldi	r25, 0x08	; 8
    1122:	0e 94 8c 07 	call	0xf18	; 0xf18 <UART_RX_SetCallBack>
}
    1126:	0f 90       	pop	r0
    1128:	0f 90       	pop	r0
    112a:	cf 91       	pop	r28
    112c:	df 91       	pop	r29
    112e:	08 95       	ret

00001130 <Receive_Int_Function>:



static void Receive_Int_Function(void)
{
    1130:	0f 93       	push	r16
    1132:	1f 93       	push	r17
    1134:	df 93       	push	r29
    1136:	cf 93       	push	r28
    1138:	cd b7       	in	r28, 0x3d	; 61
    113a:	de b7       	in	r29, 0x3e	; 62
	static u8 i=0;
	Asynch_receive_str[i] = UART_ReceiveByteNoBlock();
    113c:	20 91 2d 01 	lds	r18, 0x012D
    1140:	30 91 2e 01 	lds	r19, 0x012E
    1144:	80 91 2a 01 	lds	r24, 0x012A
    1148:	88 2f       	mov	r24, r24
    114a:	90 e0       	ldi	r25, 0x00	; 0
    114c:	89 01       	movw	r16, r18
    114e:	08 0f       	add	r16, r24
    1150:	19 1f       	adc	r17, r25
    1152:	0e 94 b2 06 	call	0xd64	; 0xd64 <UART_ReceiveByteNoBlock>
    1156:	f8 01       	movw	r30, r16
    1158:	80 83       	st	Z, r24
	i++;
    115a:	80 91 2a 01 	lds	r24, 0x012A
    115e:	8f 5f       	subi	r24, 0xFF	; 255
    1160:	80 93 2a 01 	sts	0x012A, r24
}
    1164:	cf 91       	pop	r28
    1166:	df 91       	pop	r29
    1168:	1f 91       	pop	r17
    116a:	0f 91       	pop	r16
    116c:	08 95       	ret

0000116e <Timer0_Init>:
#define NULLPTR   ((void*)0)

static void (*Timer0_OVF_Fptr)(void) = NULLPTR;

void Timer0_Init(Timer0Mode_type Mode, Timer0_Prescalar Prescalar,OC0Mode_type Oc0_Mode)
{
    116e:	df 93       	push	r29
    1170:	cf 93       	push	r28
    1172:	cd b7       	in	r28, 0x3d	; 61
    1174:	de b7       	in	r29, 0x3e	; 62
    1176:	27 97       	sbiw	r28, 0x07	; 7
    1178:	0f b6       	in	r0, 0x3f	; 63
    117a:	f8 94       	cli
    117c:	de bf       	out	0x3e, r29	; 62
    117e:	0f be       	out	0x3f, r0	; 63
    1180:	cd bf       	out	0x3d, r28	; 61
    1182:	89 83       	std	Y+1, r24	; 0x01
    1184:	6a 83       	std	Y+2, r22	; 0x02
    1186:	4b 83       	std	Y+3, r20	; 0x03
	switch(Mode)
    1188:	89 81       	ldd	r24, Y+1	; 0x01
    118a:	28 2f       	mov	r18, r24
    118c:	30 e0       	ldi	r19, 0x00	; 0
    118e:	3f 83       	std	Y+7, r19	; 0x07
    1190:	2e 83       	std	Y+6, r18	; 0x06
    1192:	8e 81       	ldd	r24, Y+6	; 0x06
    1194:	9f 81       	ldd	r25, Y+7	; 0x07
    1196:	81 30       	cpi	r24, 0x01	; 1
    1198:	91 05       	cpc	r25, r1
    119a:	21 f1       	breq	.+72     	; 0x11e4 <Timer0_Init+0x76>
    119c:	2e 81       	ldd	r18, Y+6	; 0x06
    119e:	3f 81       	ldd	r19, Y+7	; 0x07
    11a0:	22 30       	cpi	r18, 0x02	; 2
    11a2:	31 05       	cpc	r19, r1
    11a4:	2c f4       	brge	.+10     	; 0x11b0 <Timer0_Init+0x42>
    11a6:	8e 81       	ldd	r24, Y+6	; 0x06
    11a8:	9f 81       	ldd	r25, Y+7	; 0x07
    11aa:	00 97       	sbiw	r24, 0x00	; 0
    11ac:	61 f0       	breq	.+24     	; 0x11c6 <Timer0_Init+0x58>
    11ae:	46 c0       	rjmp	.+140    	; 0x123c <Timer0_Init+0xce>
    11b0:	2e 81       	ldd	r18, Y+6	; 0x06
    11b2:	3f 81       	ldd	r19, Y+7	; 0x07
    11b4:	22 30       	cpi	r18, 0x02	; 2
    11b6:	31 05       	cpc	r19, r1
    11b8:	21 f1       	breq	.+72     	; 0x1202 <Timer0_Init+0x94>
    11ba:	8e 81       	ldd	r24, Y+6	; 0x06
    11bc:	9f 81       	ldd	r25, Y+7	; 0x07
    11be:	83 30       	cpi	r24, 0x03	; 3
    11c0:	91 05       	cpc	r25, r1
    11c2:	71 f1       	breq	.+92     	; 0x1220 <Timer0_Init+0xb2>
    11c4:	3b c0       	rjmp	.+118    	; 0x123c <Timer0_Init+0xce>
	{
	case TIMER0_NORMAL_MODE:
		CLR_BIT(TCCR0,WGM00);
    11c6:	a3 e5       	ldi	r26, 0x53	; 83
    11c8:	b0 e0       	ldi	r27, 0x00	; 0
    11ca:	e3 e5       	ldi	r30, 0x53	; 83
    11cc:	f0 e0       	ldi	r31, 0x00	; 0
    11ce:	80 81       	ld	r24, Z
    11d0:	8f 7b       	andi	r24, 0xBF	; 191
    11d2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    11d4:	a3 e5       	ldi	r26, 0x53	; 83
    11d6:	b0 e0       	ldi	r27, 0x00	; 0
    11d8:	e3 e5       	ldi	r30, 0x53	; 83
    11da:	f0 e0       	ldi	r31, 0x00	; 0
    11dc:	80 81       	ld	r24, Z
    11de:	87 7f       	andi	r24, 0xF7	; 247
    11e0:	8c 93       	st	X, r24
    11e2:	2c c0       	rjmp	.+88     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_PHASE_CORRECT_MODE:
		SET_BIT(TCCR0,WGM00);
    11e4:	a3 e5       	ldi	r26, 0x53	; 83
    11e6:	b0 e0       	ldi	r27, 0x00	; 0
    11e8:	e3 e5       	ldi	r30, 0x53	; 83
    11ea:	f0 e0       	ldi	r31, 0x00	; 0
    11ec:	80 81       	ld	r24, Z
    11ee:	80 64       	ori	r24, 0x40	; 64
    11f0:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,WGM01);
    11f2:	a3 e5       	ldi	r26, 0x53	; 83
    11f4:	b0 e0       	ldi	r27, 0x00	; 0
    11f6:	e3 e5       	ldi	r30, 0x53	; 83
    11f8:	f0 e0       	ldi	r31, 0x00	; 0
    11fa:	80 81       	ld	r24, Z
    11fc:	87 7f       	andi	r24, 0xF7	; 247
    11fe:	8c 93       	st	X, r24
    1200:	1d c0       	rjmp	.+58     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_CTC_MODE:
		CLR_BIT(TCCR0,WGM00);
    1202:	a3 e5       	ldi	r26, 0x53	; 83
    1204:	b0 e0       	ldi	r27, 0x00	; 0
    1206:	e3 e5       	ldi	r30, 0x53	; 83
    1208:	f0 e0       	ldi	r31, 0x00	; 0
    120a:	80 81       	ld	r24, Z
    120c:	8f 7b       	andi	r24, 0xBF	; 191
    120e:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    1210:	a3 e5       	ldi	r26, 0x53	; 83
    1212:	b0 e0       	ldi	r27, 0x00	; 0
    1214:	e3 e5       	ldi	r30, 0x53	; 83
    1216:	f0 e0       	ldi	r31, 0x00	; 0
    1218:	80 81       	ld	r24, Z
    121a:	88 60       	ori	r24, 0x08	; 8
    121c:	8c 93       	st	X, r24
    121e:	0e c0       	rjmp	.+28     	; 0x123c <Timer0_Init+0xce>
		break;
	case TIMER0_FAST_PWM_MODE:
		SET_BIT(TCCR0,WGM00);
    1220:	a3 e5       	ldi	r26, 0x53	; 83
    1222:	b0 e0       	ldi	r27, 0x00	; 0
    1224:	e3 e5       	ldi	r30, 0x53	; 83
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	80 81       	ld	r24, Z
    122a:	80 64       	ori	r24, 0x40	; 64
    122c:	8c 93       	st	X, r24
		SET_BIT(TCCR0,WGM01);
    122e:	a3 e5       	ldi	r26, 0x53	; 83
    1230:	b0 e0       	ldi	r27, 0x00	; 0
    1232:	e3 e5       	ldi	r30, 0x53	; 83
    1234:	f0 e0       	ldi	r31, 0x00	; 0
    1236:	80 81       	ld	r24, Z
    1238:	88 60       	ori	r24, 0x08	; 8
    123a:	8c 93       	st	X, r24
		break;
	}

	// To make sure the first three pins are zero
	// in case of old data written
	TCCR0 = TCCR0 & 0xf8;   // 11111000
    123c:	a3 e5       	ldi	r26, 0x53	; 83
    123e:	b0 e0       	ldi	r27, 0x00	; 0
    1240:	e3 e5       	ldi	r30, 0x53	; 83
    1242:	f0 e0       	ldi	r31, 0x00	; 0
    1244:	80 81       	ld	r24, Z
    1246:	88 7f       	andi	r24, 0xF8	; 248
    1248:	8c 93       	st	X, r24
	TCCR0 = TCCR0 | Prescalar;
    124a:	a3 e5       	ldi	r26, 0x53	; 83
    124c:	b0 e0       	ldi	r27, 0x00	; 0
    124e:	e3 e5       	ldi	r30, 0x53	; 83
    1250:	f0 e0       	ldi	r31, 0x00	; 0
    1252:	90 81       	ld	r25, Z
    1254:	8a 81       	ldd	r24, Y+2	; 0x02
    1256:	89 2b       	or	r24, r25
    1258:	8c 93       	st	X, r24


	// Hardware pin from OCU (Output compare unit) to output something
	// when there is matching between OCR and TCNT

	switch(Oc0_Mode)
    125a:	8b 81       	ldd	r24, Y+3	; 0x03
    125c:	28 2f       	mov	r18, r24
    125e:	30 e0       	ldi	r19, 0x00	; 0
    1260:	3d 83       	std	Y+5, r19	; 0x05
    1262:	2c 83       	std	Y+4, r18	; 0x04
    1264:	8c 81       	ldd	r24, Y+4	; 0x04
    1266:	9d 81       	ldd	r25, Y+5	; 0x05
    1268:	81 30       	cpi	r24, 0x01	; 1
    126a:	91 05       	cpc	r25, r1
    126c:	21 f1       	breq	.+72     	; 0x12b6 <Timer0_Init+0x148>
    126e:	2c 81       	ldd	r18, Y+4	; 0x04
    1270:	3d 81       	ldd	r19, Y+5	; 0x05
    1272:	22 30       	cpi	r18, 0x02	; 2
    1274:	31 05       	cpc	r19, r1
    1276:	2c f4       	brge	.+10     	; 0x1282 <Timer0_Init+0x114>
    1278:	8c 81       	ldd	r24, Y+4	; 0x04
    127a:	9d 81       	ldd	r25, Y+5	; 0x05
    127c:	00 97       	sbiw	r24, 0x00	; 0
    127e:	61 f0       	breq	.+24     	; 0x1298 <Timer0_Init+0x12a>
    1280:	46 c0       	rjmp	.+140    	; 0x130e <Timer0_Init+0x1a0>
    1282:	2c 81       	ldd	r18, Y+4	; 0x04
    1284:	3d 81       	ldd	r19, Y+5	; 0x05
    1286:	22 30       	cpi	r18, 0x02	; 2
    1288:	31 05       	cpc	r19, r1
    128a:	21 f1       	breq	.+72     	; 0x12d4 <Timer0_Init+0x166>
    128c:	8c 81       	ldd	r24, Y+4	; 0x04
    128e:	9d 81       	ldd	r25, Y+5	; 0x05
    1290:	83 30       	cpi	r24, 0x03	; 3
    1292:	91 05       	cpc	r25, r1
    1294:	71 f1       	breq	.+92     	; 0x12f2 <Timer0_Init+0x184>
    1296:	3b c0       	rjmp	.+118    	; 0x130e <Timer0_Init+0x1a0>
	{
	case OC0_DISCONNECTED:
		CLR_BIT(TCCR0,COM00);
    1298:	a3 e5       	ldi	r26, 0x53	; 83
    129a:	b0 e0       	ldi	r27, 0x00	; 0
    129c:	e3 e5       	ldi	r30, 0x53	; 83
    129e:	f0 e0       	ldi	r31, 0x00	; 0
    12a0:	80 81       	ld	r24, Z
    12a2:	8f 7e       	andi	r24, 0xEF	; 239
    12a4:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    12a6:	a3 e5       	ldi	r26, 0x53	; 83
    12a8:	b0 e0       	ldi	r27, 0x00	; 0
    12aa:	e3 e5       	ldi	r30, 0x53	; 83
    12ac:	f0 e0       	ldi	r31, 0x00	; 0
    12ae:	80 81       	ld	r24, Z
    12b0:	8f 7d       	andi	r24, 0xDF	; 223
    12b2:	8c 93       	st	X, r24
    12b4:	2c c0       	rjmp	.+88     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_TOGGLE:
		SET_BIT(TCCR0,COM00);
    12b6:	a3 e5       	ldi	r26, 0x53	; 83
    12b8:	b0 e0       	ldi	r27, 0x00	; 0
    12ba:	e3 e5       	ldi	r30, 0x53	; 83
    12bc:	f0 e0       	ldi	r31, 0x00	; 0
    12be:	80 81       	ld	r24, Z
    12c0:	80 61       	ori	r24, 0x10	; 16
    12c2:	8c 93       	st	X, r24
		CLR_BIT(TCCR0,COM01);
    12c4:	a3 e5       	ldi	r26, 0x53	; 83
    12c6:	b0 e0       	ldi	r27, 0x00	; 0
    12c8:	e3 e5       	ldi	r30, 0x53	; 83
    12ca:	f0 e0       	ldi	r31, 0x00	; 0
    12cc:	80 81       	ld	r24, Z
    12ce:	8f 7d       	andi	r24, 0xDF	; 223
    12d0:	8c 93       	st	X, r24
    12d2:	1d c0       	rjmp	.+58     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_NON_INVERTING:
		CLR_BIT(TCCR0,COM00);
    12d4:	a3 e5       	ldi	r26, 0x53	; 83
    12d6:	b0 e0       	ldi	r27, 0x00	; 0
    12d8:	e3 e5       	ldi	r30, 0x53	; 83
    12da:	f0 e0       	ldi	r31, 0x00	; 0
    12dc:	80 81       	ld	r24, Z
    12de:	8f 7e       	andi	r24, 0xEF	; 239
    12e0:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    12e2:	a3 e5       	ldi	r26, 0x53	; 83
    12e4:	b0 e0       	ldi	r27, 0x00	; 0
    12e6:	e3 e5       	ldi	r30, 0x53	; 83
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	80 81       	ld	r24, Z
    12ec:	80 62       	ori	r24, 0x20	; 32
    12ee:	8c 93       	st	X, r24
    12f0:	0e c0       	rjmp	.+28     	; 0x130e <Timer0_Init+0x1a0>
		break;
	case OC0_INVERTING:
		SET_BIT(TCCR0,COM00);
    12f2:	a3 e5       	ldi	r26, 0x53	; 83
    12f4:	b0 e0       	ldi	r27, 0x00	; 0
    12f6:	e3 e5       	ldi	r30, 0x53	; 83
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	80 81       	ld	r24, Z
    12fc:	80 61       	ori	r24, 0x10	; 16
    12fe:	8c 93       	st	X, r24
		SET_BIT(TCCR0,COM01);
    1300:	a3 e5       	ldi	r26, 0x53	; 83
    1302:	b0 e0       	ldi	r27, 0x00	; 0
    1304:	e3 e5       	ldi	r30, 0x53	; 83
    1306:	f0 e0       	ldi	r31, 0x00	; 0
    1308:	80 81       	ld	r24, Z
    130a:	80 62       	ori	r24, 0x20	; 32
    130c:	8c 93       	st	X, r24
		break;
	}


}
    130e:	27 96       	adiw	r28, 0x07	; 7
    1310:	0f b6       	in	r0, 0x3f	; 63
    1312:	f8 94       	cli
    1314:	de bf       	out	0x3e, r29	; 62
    1316:	0f be       	out	0x3f, r0	; 63
    1318:	cd bf       	out	0x3d, r28	; 61
    131a:	cf 91       	pop	r28
    131c:	df 91       	pop	r29
    131e:	08 95       	ret

00001320 <Timer0_OVInterrupt_Enable>:

// Separately, in case you want to run the timer
// without interrupt
void Timer0_OVInterrupt_Enable(void)
{
    1320:	df 93       	push	r29
    1322:	cf 93       	push	r28
    1324:	cd b7       	in	r28, 0x3d	; 61
    1326:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(TIMSK,TOIE0);
    1328:	a9 e5       	ldi	r26, 0x59	; 89
    132a:	b0 e0       	ldi	r27, 0x00	; 0
    132c:	e9 e5       	ldi	r30, 0x59	; 89
    132e:	f0 e0       	ldi	r31, 0x00	; 0
    1330:	80 81       	ld	r24, Z
    1332:	81 60       	ori	r24, 0x01	; 1
    1334:	8c 93       	st	X, r24
}
    1336:	cf 91       	pop	r28
    1338:	df 91       	pop	r29
    133a:	08 95       	ret

0000133c <Timer0_OVInterrupt_Disable>:
void Timer0_OVInterrupt_Disable(void)
{
    133c:	df 93       	push	r29
    133e:	cf 93       	push	r28
    1340:	cd b7       	in	r28, 0x3d	; 61
    1342:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TIMSK,TOIE0);
    1344:	a9 e5       	ldi	r26, 0x59	; 89
    1346:	b0 e0       	ldi	r27, 0x00	; 0
    1348:	e9 e5       	ldi	r30, 0x59	; 89
    134a:	f0 e0       	ldi	r31, 0x00	; 0
    134c:	80 81       	ld	r24, Z
    134e:	8e 7f       	andi	r24, 0xFE	; 254
    1350:	8c 93       	st	X, r24
}
    1352:	cf 91       	pop	r28
    1354:	df 91       	pop	r29
    1356:	08 95       	ret

00001358 <Timer0_OVF_SetCallBack>:

void Timer0_OVF_SetCallBack(void (*Local_ptr_toFunc))
{
    1358:	df 93       	push	r29
    135a:	cf 93       	push	r28
    135c:	00 d0       	rcall	.+0      	; 0x135e <Timer0_OVF_SetCallBack+0x6>
    135e:	cd b7       	in	r28, 0x3d	; 61
    1360:	de b7       	in	r29, 0x3e	; 62
    1362:	9a 83       	std	Y+2, r25	; 0x02
    1364:	89 83       	std	Y+1, r24	; 0x01
	Timer0_OVF_Fptr = Local_ptr_toFunc;
    1366:	89 81       	ldd	r24, Y+1	; 0x01
    1368:	9a 81       	ldd	r25, Y+2	; 0x02
    136a:	90 93 34 01 	sts	0x0134, r25
    136e:	80 93 33 01 	sts	0x0133, r24
}
    1372:	0f 90       	pop	r0
    1374:	0f 90       	pop	r0
    1376:	cf 91       	pop	r28
    1378:	df 91       	pop	r29
    137a:	08 95       	ret

0000137c <__vector_11>:


// used in delay
ISR(TIMER0_OVF_vect)
{
    137c:	1f 92       	push	r1
    137e:	0f 92       	push	r0
    1380:	0f b6       	in	r0, 0x3f	; 63
    1382:	0f 92       	push	r0
    1384:	11 24       	eor	r1, r1
    1386:	2f 93       	push	r18
    1388:	3f 93       	push	r19
    138a:	4f 93       	push	r20
    138c:	5f 93       	push	r21
    138e:	6f 93       	push	r22
    1390:	7f 93       	push	r23
    1392:	8f 93       	push	r24
    1394:	9f 93       	push	r25
    1396:	af 93       	push	r26
    1398:	bf 93       	push	r27
    139a:	ef 93       	push	r30
    139c:	ff 93       	push	r31
    139e:	df 93       	push	r29
    13a0:	cf 93       	push	r28
    13a2:	cd b7       	in	r28, 0x3d	; 61
    13a4:	de b7       	in	r29, 0x3e	; 62
	if(Timer0_OVF_Fptr != NULLPTR)
    13a6:	80 91 33 01 	lds	r24, 0x0133
    13aa:	90 91 34 01 	lds	r25, 0x0134
    13ae:	00 97       	sbiw	r24, 0x00	; 0
    13b0:	29 f0       	breq	.+10     	; 0x13bc <__vector_11+0x40>
	{
		Timer0_OVF_Fptr();
    13b2:	e0 91 33 01 	lds	r30, 0x0133
    13b6:	f0 91 34 01 	lds	r31, 0x0134
    13ba:	09 95       	icall
	}
}
    13bc:	cf 91       	pop	r28
    13be:	df 91       	pop	r29
    13c0:	ff 91       	pop	r31
    13c2:	ef 91       	pop	r30
    13c4:	bf 91       	pop	r27
    13c6:	af 91       	pop	r26
    13c8:	9f 91       	pop	r25
    13ca:	8f 91       	pop	r24
    13cc:	7f 91       	pop	r23
    13ce:	6f 91       	pop	r22
    13d0:	5f 91       	pop	r21
    13d2:	4f 91       	pop	r20
    13d4:	3f 91       	pop	r19
    13d6:	2f 91       	pop	r18
    13d8:	0f 90       	pop	r0
    13da:	0f be       	out	0x3f, r0	; 63
    13dc:	0f 90       	pop	r0
    13de:	1f 90       	pop	r1
    13e0:	18 95       	reti

000013e2 <SPI_Master_Init>:
#include "SPI.h"



void SPI_Master_Init(void)
{
    13e2:	df 93       	push	r29
    13e4:	cf 93       	push	r28
    13e6:	cd b7       	in	r28, 0x3d	; 61
    13e8:	de b7       	in	r29, 0x3e	; 62
	DIO_ES_tSetPinDirection(SPI_REG, SCK, OUTPUT);
    13ea:	81 e0       	ldi	r24, 0x01	; 1
    13ec:	67 e0       	ldi	r22, 0x07	; 7
    13ee:	41 e0       	ldi	r20, 0x01	; 1
    13f0:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(SPI_REG, MOSI, OUTPUT);
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	65 e0       	ldi	r22, 0x05	; 5
    13f8:	41 e0       	ldi	r20, 0x01	; 1
    13fa:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(SPI_REG, SS, OUTPUT);
    13fe:	81 e0       	ldi	r24, 0x01	; 1
    1400:	64 e0       	ldi	r22, 0x04	; 4
    1402:	41 e0       	ldi	r20, 0x01	; 1
    1404:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>


	// Set MISO pin as INPUT
	DIO_ES_tSetPinDirection(SPI_REG, MISO, INPUT);
    1408:	81 e0       	ldi	r24, 0x01	; 1
    140a:	66 e0       	ldi	r22, 0x06	; 6
    140c:	40 e0       	ldi	r20, 0x00	; 0
    140e:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>


//	DIO_ES_tSetPinValue(SPI_REG, SS, LOW);

	// Enable SPI
	SET_BIT(SPCR,SPE);
    1412:	ad e2       	ldi	r26, 0x2D	; 45
    1414:	b0 e0       	ldi	r27, 0x00	; 0
    1416:	ed e2       	ldi	r30, 0x2D	; 45
    1418:	f0 e0       	ldi	r31, 0x00	; 0
    141a:	80 81       	ld	r24, Z
    141c:	80 64       	ori	r24, 0x40	; 64
    141e:	8c 93       	st	X, r24
	// Work as a master
	SET_BIT(SPCR,MSTR);
    1420:	ad e2       	ldi	r26, 0x2D	; 45
    1422:	b0 e0       	ldi	r27, 0x00	; 0
    1424:	ed e2       	ldi	r30, 0x2D	; 45
    1426:	f0 e0       	ldi	r31, 0x00	; 0
    1428:	80 81       	ld	r24, Z
    142a:	80 61       	ori	r24, 0x10	; 16
    142c:	8c 93       	st	X, r24
	// SPI clock rate : fck / 16
	SET_BIT(SPCR,SPR0);
    142e:	ad e2       	ldi	r26, 0x2D	; 45
    1430:	b0 e0       	ldi	r27, 0x00	; 0
    1432:	ed e2       	ldi	r30, 0x2D	; 45
    1434:	f0 e0       	ldi	r31, 0x00	; 0
    1436:	80 81       	ld	r24, Z
    1438:	81 60       	ori	r24, 0x01	; 1
    143a:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPR1);
    143c:	ad e2       	ldi	r26, 0x2D	; 45
    143e:	b0 e0       	ldi	r27, 0x00	; 0
    1440:	ed e2       	ldi	r30, 0x2D	; 45
    1442:	f0 e0       	ldi	r31, 0x00	; 0
    1444:	80 81       	ld	r24, Z
    1446:	8d 7f       	andi	r24, 0xFD	; 253
    1448:	8c 93       	st	X, r24
	CLR_BIT(SPCR,SPI2X);
    144a:	ad e2       	ldi	r26, 0x2D	; 45
    144c:	b0 e0       	ldi	r27, 0x00	; 0
    144e:	ed e2       	ldi	r30, 0x2D	; 45
    1450:	f0 e0       	ldi	r31, 0x00	; 0
    1452:	80 81       	ld	r24, Z
    1454:	8e 7f       	andi	r24, 0xFE	; 254
    1456:	8c 93       	st	X, r24
}
    1458:	cf 91       	pop	r28
    145a:	df 91       	pop	r29
    145c:	08 95       	ret

0000145e <SPI_Slave_Init>:



void SPI_Slave_Init(void)
{
    145e:	df 93       	push	r29
    1460:	cf 93       	push	r28
    1462:	cd b7       	in	r28, 0x3d	; 61
    1464:	de b7       	in	r29, 0x3e	; 62
	DIO_ES_tSetPinDirection(SPI_REG, MISO, OUTPUT);
    1466:	81 e0       	ldi	r24, 0x01	; 1
    1468:	66 e0       	ldi	r22, 0x06	; 6
    146a:	41 e0       	ldi	r20, 0x01	; 1
    146c:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>
	// Set SCK, MOSI, and SS pins as INPUT (slave mode doesn't need them as output)
	DIO_ES_tSetPinDirection(SPI_REG, SCK, INPUT);
    1470:	81 e0       	ldi	r24, 0x01	; 1
    1472:	67 e0       	ldi	r22, 0x07	; 7
    1474:	40 e0       	ldi	r20, 0x00	; 0
    1476:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(SPI_REG, MOSI, INPUT);
    147a:	81 e0       	ldi	r24, 0x01	; 1
    147c:	65 e0       	ldi	r22, 0x05	; 5
    147e:	40 e0       	ldi	r20, 0x00	; 0
    1480:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>
	DIO_ES_tSetPinDirection(SPI_REG, SS, INPUT);
    1484:	81 e0       	ldi	r24, 0x01	; 1
    1486:	64 e0       	ldi	r22, 0x04	; 4
    1488:	40 e0       	ldi	r20, 0x00	; 0
    148a:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_ES_tSetPinDirection>


	// Enable SPI
	SET_BIT(SPCR,SPE);
    148e:	ad e2       	ldi	r26, 0x2D	; 45
    1490:	b0 e0       	ldi	r27, 0x00	; 0
    1492:	ed e2       	ldi	r30, 0x2D	; 45
    1494:	f0 e0       	ldi	r31, 0x00	; 0
    1496:	80 81       	ld	r24, Z
    1498:	80 64       	ori	r24, 0x40	; 64
    149a:	8c 93       	st	X, r24

	CLR_BIT(SPCR,MSTR);
    149c:	ad e2       	ldi	r26, 0x2D	; 45
    149e:	b0 e0       	ldi	r27, 0x00	; 0
    14a0:	ed e2       	ldi	r30, 0x2D	; 45
    14a2:	f0 e0       	ldi	r31, 0x00	; 0
    14a4:	80 81       	ld	r24, Z
    14a6:	8f 7e       	andi	r24, 0xEF	; 239
    14a8:	8c 93       	st	X, r24
}
    14aa:	cf 91       	pop	r28
    14ac:	df 91       	pop	r29
    14ae:	08 95       	ret

000014b0 <SPI_Master_Transmit_Receive>:



u8 SPI_Master_Transmit_Receive(u8 data)
{
    14b0:	df 93       	push	r29
    14b2:	cf 93       	push	r28
    14b4:	0f 92       	push	r0
    14b6:	cd b7       	in	r28, 0x3d	; 61
    14b8:	de b7       	in	r29, 0x3e	; 62
    14ba:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    14bc:	ef e2       	ldi	r30, 0x2F	; 47
    14be:	f0 e0       	ldi	r31, 0x00	; 0
    14c0:	89 81       	ldd	r24, Y+1	; 0x01
    14c2:	80 83       	st	Z, r24
	while(!GET_BIT(SPSR,SPIF));
    14c4:	ee e2       	ldi	r30, 0x2E	; 46
    14c6:	f0 e0       	ldi	r31, 0x00	; 0
    14c8:	80 81       	ld	r24, Z
    14ca:	88 23       	and	r24, r24
    14cc:	dc f7       	brge	.-10     	; 0x14c4 <SPI_Master_Transmit_Receive+0x14>
	// Return data received from slave
	return SPDR;
    14ce:	ef e2       	ldi	r30, 0x2F	; 47
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z

}
    14d4:	0f 90       	pop	r0
    14d6:	cf 91       	pop	r28
    14d8:	df 91       	pop	r29
    14da:	08 95       	ret

000014dc <SPI_Slave_Transmit_Receive>:



u8 SPI_Slave_Transmit_Receive(u8 data)
{
    14dc:	df 93       	push	r29
    14de:	cf 93       	push	r28
    14e0:	0f 92       	push	r0
    14e2:	cd b7       	in	r28, 0x3d	; 61
    14e4:	de b7       	in	r29, 0x3e	; 62
    14e6:	89 83       	std	Y+1, r24	; 0x01
	SPDR = data;
    14e8:	ef e2       	ldi	r30, 0x2F	; 47
    14ea:	f0 e0       	ldi	r31, 0x00	; 0
    14ec:	89 81       	ldd	r24, Y+1	; 0x01
    14ee:	80 83       	st	Z, r24
	while(!GET_BIT(SPSR,SPIF));
    14f0:	ee e2       	ldi	r30, 0x2E	; 46
    14f2:	f0 e0       	ldi	r31, 0x00	; 0
    14f4:	80 81       	ld	r24, Z
    14f6:	88 23       	and	r24, r24
    14f8:	dc f7       	brge	.-10     	; 0x14f0 <SPI_Slave_Transmit_Receive+0x14>
	// Return data received from slave
	return SPDR;
    14fa:	ef e2       	ldi	r30, 0x2F	; 47
    14fc:	f0 e0       	ldi	r31, 0x00	; 0
    14fe:	80 81       	ld	r24, Z
}
    1500:	0f 90       	pop	r0
    1502:	cf 91       	pop	r28
    1504:	df 91       	pop	r29
    1506:	08 95       	ret

00001508 <EXI_Set_CallBack>:
/* void (*LocalPtr)(void) is a local pointer to function */
/* The name of function without () is an address to that function */
/* The function he passes must take void and return void also */
/************************************************************************/

void EXI_Set_CallBack(EX_Interrupt_Source_type interrupt, void (*LocalPtr)(void)){
    1508:	df 93       	push	r29
    150a:	cf 93       	push	r28
    150c:	00 d0       	rcall	.+0      	; 0x150e <EXI_Set_CallBack+0x6>
    150e:	00 d0       	rcall	.+0      	; 0x1510 <EXI_Set_CallBack+0x8>
    1510:	0f 92       	push	r0
    1512:	cd b7       	in	r28, 0x3d	; 61
    1514:	de b7       	in	r29, 0x3e	; 62
    1516:	89 83       	std	Y+1, r24	; 0x01
    1518:	7b 83       	std	Y+3, r23	; 0x03
    151a:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    151c:	89 81       	ldd	r24, Y+1	; 0x01
    151e:	28 2f       	mov	r18, r24
    1520:	30 e0       	ldi	r19, 0x00	; 0
    1522:	3d 83       	std	Y+5, r19	; 0x05
    1524:	2c 83       	std	Y+4, r18	; 0x04
    1526:	8c 81       	ldd	r24, Y+4	; 0x04
    1528:	9d 81       	ldd	r25, Y+5	; 0x05
    152a:	81 30       	cpi	r24, 0x01	; 1
    152c:	91 05       	cpc	r25, r1
    152e:	81 f0       	breq	.+32     	; 0x1550 <EXI_Set_CallBack+0x48>
    1530:	2c 81       	ldd	r18, Y+4	; 0x04
    1532:	3d 81       	ldd	r19, Y+5	; 0x05
    1534:	22 30       	cpi	r18, 0x02	; 2
    1536:	31 05       	cpc	r19, r1
    1538:	91 f0       	breq	.+36     	; 0x155e <EXI_Set_CallBack+0x56>
    153a:	8c 81       	ldd	r24, Y+4	; 0x04
    153c:	9d 81       	ldd	r25, Y+5	; 0x05
    153e:	00 97       	sbiw	r24, 0x00	; 0
    1540:	a1 f4       	brne	.+40     	; 0x156a <EXI_Set_CallBack+0x62>
	case EX_INT0:
		INT0_Fptr = LocalPtr;
    1542:	8a 81       	ldd	r24, Y+2	; 0x02
    1544:	9b 81       	ldd	r25, Y+3	; 0x03
    1546:	90 93 36 01 	sts	0x0136, r25
    154a:	80 93 35 01 	sts	0x0135, r24
    154e:	0d c0       	rjmp	.+26     	; 0x156a <EXI_Set_CallBack+0x62>
		break;
	case EX_INT1:
		INT1_Fptr = LocalPtr;
    1550:	8a 81       	ldd	r24, Y+2	; 0x02
    1552:	9b 81       	ldd	r25, Y+3	; 0x03
    1554:	90 93 38 01 	sts	0x0138, r25
    1558:	80 93 37 01 	sts	0x0137, r24
    155c:	06 c0       	rjmp	.+12     	; 0x156a <EXI_Set_CallBack+0x62>
		break;
	case EX_INT2:
		INT2_Fptr = LocalPtr;
    155e:	8a 81       	ldd	r24, Y+2	; 0x02
    1560:	9b 81       	ldd	r25, Y+3	; 0x03
    1562:	90 93 3a 01 	sts	0x013A, r25
    1566:	80 93 39 01 	sts	0x0139, r24
		break;
	}
}
    156a:	0f 90       	pop	r0
    156c:	0f 90       	pop	r0
    156e:	0f 90       	pop	r0
    1570:	0f 90       	pop	r0
    1572:	0f 90       	pop	r0
    1574:	cf 91       	pop	r28
    1576:	df 91       	pop	r29
    1578:	08 95       	ret

0000157a <EXI_ENABLE>:
/************************************************************************/
/*  Enabling and disabling the interrupt                                */
/************************************************************************/


void EXI_ENABLE(EX_Interrupt_Source_type interrupt){
    157a:	df 93       	push	r29
    157c:	cf 93       	push	r28
    157e:	00 d0       	rcall	.+0      	; 0x1580 <EXI_ENABLE+0x6>
    1580:	0f 92       	push	r0
    1582:	cd b7       	in	r28, 0x3d	; 61
    1584:	de b7       	in	r29, 0x3e	; 62
    1586:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    1588:	89 81       	ldd	r24, Y+1	; 0x01
    158a:	28 2f       	mov	r18, r24
    158c:	30 e0       	ldi	r19, 0x00	; 0
    158e:	3b 83       	std	Y+3, r19	; 0x03
    1590:	2a 83       	std	Y+2, r18	; 0x02
    1592:	8a 81       	ldd	r24, Y+2	; 0x02
    1594:	9b 81       	ldd	r25, Y+3	; 0x03
    1596:	81 30       	cpi	r24, 0x01	; 1
    1598:	91 05       	cpc	r25, r1
    159a:	89 f0       	breq	.+34     	; 0x15be <EXI_ENABLE+0x44>
    159c:	2a 81       	ldd	r18, Y+2	; 0x02
    159e:	3b 81       	ldd	r19, Y+3	; 0x03
    15a0:	22 30       	cpi	r18, 0x02	; 2
    15a2:	31 05       	cpc	r19, r1
    15a4:	a1 f0       	breq	.+40     	; 0x15ce <EXI_ENABLE+0x54>
    15a6:	8a 81       	ldd	r24, Y+2	; 0x02
    15a8:	9b 81       	ldd	r25, Y+3	; 0x03
    15aa:	00 97       	sbiw	r24, 0x00	; 0
    15ac:	b9 f4       	brne	.+46     	; 0x15dc <EXI_ENABLE+0x62>
	case EX_INT0:
		SET_BIT(GICR,INT0);
    15ae:	ab e5       	ldi	r26, 0x5B	; 91
    15b0:	b0 e0       	ldi	r27, 0x00	; 0
    15b2:	eb e5       	ldi	r30, 0x5B	; 91
    15b4:	f0 e0       	ldi	r31, 0x00	; 0
    15b6:	80 81       	ld	r24, Z
    15b8:	80 64       	ori	r24, 0x40	; 64
    15ba:	8c 93       	st	X, r24
    15bc:	0f c0       	rjmp	.+30     	; 0x15dc <EXI_ENABLE+0x62>
		break;
	case EX_INT1:
		SET_BIT(GICR,INT1);
    15be:	ab e5       	ldi	r26, 0x5B	; 91
    15c0:	b0 e0       	ldi	r27, 0x00	; 0
    15c2:	eb e5       	ldi	r30, 0x5B	; 91
    15c4:	f0 e0       	ldi	r31, 0x00	; 0
    15c6:	80 81       	ld	r24, Z
    15c8:	80 68       	ori	r24, 0x80	; 128
    15ca:	8c 93       	st	X, r24
    15cc:	07 c0       	rjmp	.+14     	; 0x15dc <EXI_ENABLE+0x62>
		break;
	case EX_INT2:
		SET_BIT(GICR,INT2);
    15ce:	ab e5       	ldi	r26, 0x5B	; 91
    15d0:	b0 e0       	ldi	r27, 0x00	; 0
    15d2:	eb e5       	ldi	r30, 0x5B	; 91
    15d4:	f0 e0       	ldi	r31, 0x00	; 0
    15d6:	80 81       	ld	r24, Z
    15d8:	80 62       	ori	r24, 0x20	; 32
    15da:	8c 93       	st	X, r24
		break;
	}
}
    15dc:	0f 90       	pop	r0
    15de:	0f 90       	pop	r0
    15e0:	0f 90       	pop	r0
    15e2:	cf 91       	pop	r28
    15e4:	df 91       	pop	r29
    15e6:	08 95       	ret

000015e8 <EXI_DISABLE>:


void EXI_DISABLE(EX_Interrupt_Source_type interrupt){
    15e8:	df 93       	push	r29
    15ea:	cf 93       	push	r28
    15ec:	00 d0       	rcall	.+0      	; 0x15ee <EXI_DISABLE+0x6>
    15ee:	0f 92       	push	r0
    15f0:	cd b7       	in	r28, 0x3d	; 61
    15f2:	de b7       	in	r29, 0x3e	; 62
    15f4:	89 83       	std	Y+1, r24	; 0x01
	switch(interrupt){
    15f6:	89 81       	ldd	r24, Y+1	; 0x01
    15f8:	28 2f       	mov	r18, r24
    15fa:	30 e0       	ldi	r19, 0x00	; 0
    15fc:	3b 83       	std	Y+3, r19	; 0x03
    15fe:	2a 83       	std	Y+2, r18	; 0x02
    1600:	8a 81       	ldd	r24, Y+2	; 0x02
    1602:	9b 81       	ldd	r25, Y+3	; 0x03
    1604:	81 30       	cpi	r24, 0x01	; 1
    1606:	91 05       	cpc	r25, r1
    1608:	89 f0       	breq	.+34     	; 0x162c <EXI_DISABLE+0x44>
    160a:	2a 81       	ldd	r18, Y+2	; 0x02
    160c:	3b 81       	ldd	r19, Y+3	; 0x03
    160e:	22 30       	cpi	r18, 0x02	; 2
    1610:	31 05       	cpc	r19, r1
    1612:	a1 f0       	breq	.+40     	; 0x163c <EXI_DISABLE+0x54>
    1614:	8a 81       	ldd	r24, Y+2	; 0x02
    1616:	9b 81       	ldd	r25, Y+3	; 0x03
    1618:	00 97       	sbiw	r24, 0x00	; 0
    161a:	b9 f4       	brne	.+46     	; 0x164a <EXI_DISABLE+0x62>
	case EX_INT0:
		CLR_BIT(GICR,INT0);
    161c:	ab e5       	ldi	r26, 0x5B	; 91
    161e:	b0 e0       	ldi	r27, 0x00	; 0
    1620:	eb e5       	ldi	r30, 0x5B	; 91
    1622:	f0 e0       	ldi	r31, 0x00	; 0
    1624:	80 81       	ld	r24, Z
    1626:	8f 7b       	andi	r24, 0xBF	; 191
    1628:	8c 93       	st	X, r24
    162a:	0f c0       	rjmp	.+30     	; 0x164a <EXI_DISABLE+0x62>
		break;
	case EX_INT1:
		CLR_BIT(GICR,INT1);
    162c:	ab e5       	ldi	r26, 0x5B	; 91
    162e:	b0 e0       	ldi	r27, 0x00	; 0
    1630:	eb e5       	ldi	r30, 0x5B	; 91
    1632:	f0 e0       	ldi	r31, 0x00	; 0
    1634:	80 81       	ld	r24, Z
    1636:	8f 77       	andi	r24, 0x7F	; 127
    1638:	8c 93       	st	X, r24
    163a:	07 c0       	rjmp	.+14     	; 0x164a <EXI_DISABLE+0x62>
		break;
	case EX_INT2:
		CLR_BIT(GICR,INT2);
    163c:	ab e5       	ldi	r26, 0x5B	; 91
    163e:	b0 e0       	ldi	r27, 0x00	; 0
    1640:	eb e5       	ldi	r30, 0x5B	; 91
    1642:	f0 e0       	ldi	r31, 0x00	; 0
    1644:	80 81       	ld	r24, Z
    1646:	8f 7d       	andi	r24, 0xDF	; 223
    1648:	8c 93       	st	X, r24
		break;
	}
}
    164a:	0f 90       	pop	r0
    164c:	0f 90       	pop	r0
    164e:	0f 90       	pop	r0
    1650:	cf 91       	pop	r28
    1652:	df 91       	pop	r29
    1654:	08 95       	ret

00001656 <EXI_TriggerEdge>:

void EXI_TriggerEdge(EX_Interrupt_Source_type interrupt,Trigger_Edge_type edge){
    1656:	df 93       	push	r29
    1658:	cf 93       	push	r28
    165a:	cd b7       	in	r28, 0x3d	; 61
    165c:	de b7       	in	r29, 0x3e	; 62
    165e:	2a 97       	sbiw	r28, 0x0a	; 10
    1660:	0f b6       	in	r0, 0x3f	; 63
    1662:	f8 94       	cli
    1664:	de bf       	out	0x3e, r29	; 62
    1666:	0f be       	out	0x3f, r0	; 63
    1668:	cd bf       	out	0x3d, r28	; 61
    166a:	89 83       	std	Y+1, r24	; 0x01
    166c:	6a 83       	std	Y+2, r22	; 0x02
	switch(interrupt){
    166e:	89 81       	ldd	r24, Y+1	; 0x01
    1670:	28 2f       	mov	r18, r24
    1672:	30 e0       	ldi	r19, 0x00	; 0
    1674:	3a 87       	std	Y+10, r19	; 0x0a
    1676:	29 87       	std	Y+9, r18	; 0x09
    1678:	89 85       	ldd	r24, Y+9	; 0x09
    167a:	9a 85       	ldd	r25, Y+10	; 0x0a
    167c:	81 30       	cpi	r24, 0x01	; 1
    167e:	91 05       	cpc	r25, r1
    1680:	09 f4       	brne	.+2      	; 0x1684 <EXI_TriggerEdge+0x2e>
    1682:	66 c0       	rjmp	.+204    	; 0x1750 <EXI_TriggerEdge+0xfa>
    1684:	29 85       	ldd	r18, Y+9	; 0x09
    1686:	3a 85       	ldd	r19, Y+10	; 0x0a
    1688:	22 30       	cpi	r18, 0x02	; 2
    168a:	31 05       	cpc	r19, r1
    168c:	09 f4       	brne	.+2      	; 0x1690 <EXI_TriggerEdge+0x3a>
    168e:	bb c0       	rjmp	.+374    	; 0x1806 <EXI_TriggerEdge+0x1b0>
    1690:	89 85       	ldd	r24, Y+9	; 0x09
    1692:	9a 85       	ldd	r25, Y+10	; 0x0a
    1694:	00 97       	sbiw	r24, 0x00	; 0
    1696:	09 f0       	breq	.+2      	; 0x169a <EXI_TriggerEdge+0x44>
    1698:	dd c0       	rjmp	.+442    	; 0x1854 <EXI_TriggerEdge+0x1fe>
	case EX_INT0:
		switch(edge){
    169a:	8a 81       	ldd	r24, Y+2	; 0x02
    169c:	28 2f       	mov	r18, r24
    169e:	30 e0       	ldi	r19, 0x00	; 0
    16a0:	38 87       	std	Y+8, r19	; 0x08
    16a2:	2f 83       	std	Y+7, r18	; 0x07
    16a4:	8f 81       	ldd	r24, Y+7	; 0x07
    16a6:	98 85       	ldd	r25, Y+8	; 0x08
    16a8:	81 30       	cpi	r24, 0x01	; 1
    16aa:	91 05       	cpc	r25, r1
    16ac:	21 f1       	breq	.+72     	; 0x16f6 <EXI_TriggerEdge+0xa0>
    16ae:	2f 81       	ldd	r18, Y+7	; 0x07
    16b0:	38 85       	ldd	r19, Y+8	; 0x08
    16b2:	22 30       	cpi	r18, 0x02	; 2
    16b4:	31 05       	cpc	r19, r1
    16b6:	2c f4       	brge	.+10     	; 0x16c2 <EXI_TriggerEdge+0x6c>
    16b8:	8f 81       	ldd	r24, Y+7	; 0x07
    16ba:	98 85       	ldd	r25, Y+8	; 0x08
    16bc:	00 97       	sbiw	r24, 0x00	; 0
    16be:	61 f0       	breq	.+24     	; 0x16d8 <EXI_TriggerEdge+0x82>
    16c0:	c9 c0       	rjmp	.+402    	; 0x1854 <EXI_TriggerEdge+0x1fe>
    16c2:	2f 81       	ldd	r18, Y+7	; 0x07
    16c4:	38 85       	ldd	r19, Y+8	; 0x08
    16c6:	22 30       	cpi	r18, 0x02	; 2
    16c8:	31 05       	cpc	r19, r1
    16ca:	21 f1       	breq	.+72     	; 0x1714 <EXI_TriggerEdge+0xbe>
    16cc:	8f 81       	ldd	r24, Y+7	; 0x07
    16ce:	98 85       	ldd	r25, Y+8	; 0x08
    16d0:	83 30       	cpi	r24, 0x03	; 3
    16d2:	91 05       	cpc	r25, r1
    16d4:	71 f1       	breq	.+92     	; 0x1732 <EXI_TriggerEdge+0xdc>
    16d6:	be c0       	rjmp	.+380    	; 0x1854 <EXI_TriggerEdge+0x1fe>
		case LOW_LEVEL:
			CLR_BIT(MCUCR,ISC00);
    16d8:	a5 e5       	ldi	r26, 0x55	; 85
    16da:	b0 e0       	ldi	r27, 0x00	; 0
    16dc:	e5 e5       	ldi	r30, 0x55	; 85
    16de:	f0 e0       	ldi	r31, 0x00	; 0
    16e0:	80 81       	ld	r24, Z
    16e2:	8e 7f       	andi	r24, 0xFE	; 254
    16e4:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    16e6:	a5 e5       	ldi	r26, 0x55	; 85
    16e8:	b0 e0       	ldi	r27, 0x00	; 0
    16ea:	e5 e5       	ldi	r30, 0x55	; 85
    16ec:	f0 e0       	ldi	r31, 0x00	; 0
    16ee:	80 81       	ld	r24, Z
    16f0:	8d 7f       	andi	r24, 0xFD	; 253
    16f2:	8c 93       	st	X, r24
    16f4:	af c0       	rjmp	.+350    	; 0x1854 <EXI_TriggerEdge+0x1fe>
			break;
		case ANY_LOGIC_CHANGE:
			SET_BIT(MCUCR,ISC00);
    16f6:	a5 e5       	ldi	r26, 0x55	; 85
    16f8:	b0 e0       	ldi	r27, 0x00	; 0
    16fa:	e5 e5       	ldi	r30, 0x55	; 85
    16fc:	f0 e0       	ldi	r31, 0x00	; 0
    16fe:	80 81       	ld	r24, Z
    1700:	81 60       	ori	r24, 0x01	; 1
    1702:	8c 93       	st	X, r24
			CLR_BIT(MCUCR,ISC01);
    1704:	a5 e5       	ldi	r26, 0x55	; 85
    1706:	b0 e0       	ldi	r27, 0x00	; 0
    1708:	e5 e5       	ldi	r30, 0x55	; 85
    170a:	f0 e0       	ldi	r31, 0x00	; 0
    170c:	80 81       	ld	r24, Z
    170e:	8d 7f       	andi	r24, 0xFD	; 253
    1710:	8c 93       	st	X, r24
    1712:	a0 c0       	rjmp	.+320    	; 0x1854 <EXI_TriggerEdge+0x1fe>
			break;
		case FALLING_EDGE:
			CLR_BIT(MCUCR,ISC00);
    1714:	a5 e5       	ldi	r26, 0x55	; 85
    1716:	b0 e0       	ldi	r27, 0x00	; 0
    1718:	e5 e5       	ldi	r30, 0x55	; 85
    171a:	f0 e0       	ldi	r31, 0x00	; 0
    171c:	80 81       	ld	r24, Z
    171e:	8e 7f       	andi	r24, 0xFE	; 254
    1720:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    1722:	a5 e5       	ldi	r26, 0x55	; 85
    1724:	b0 e0       	ldi	r27, 0x00	; 0
    1726:	e5 e5       	ldi	r30, 0x55	; 85
    1728:	f0 e0       	ldi	r31, 0x00	; 0
    172a:	80 81       	ld	r24, Z
    172c:	82 60       	ori	r24, 0x02	; 2
    172e:	8c 93       	st	X, r24
    1730:	91 c0       	rjmp	.+290    	; 0x1854 <EXI_TriggerEdge+0x1fe>
			break;
		case RISING_EDGE:
			SET_BIT(MCUCR,ISC00);
    1732:	a5 e5       	ldi	r26, 0x55	; 85
    1734:	b0 e0       	ldi	r27, 0x00	; 0
    1736:	e5 e5       	ldi	r30, 0x55	; 85
    1738:	f0 e0       	ldi	r31, 0x00	; 0
    173a:	80 81       	ld	r24, Z
    173c:	81 60       	ori	r24, 0x01	; 1
    173e:	8c 93       	st	X, r24
			SET_BIT(MCUCR,ISC01);
    1740:	a5 e5       	ldi	r26, 0x55	; 85
    1742:	b0 e0       	ldi	r27, 0x00	; 0
    1744:	e5 e5       	ldi	r30, 0x55	; 85
    1746:	f0 e0       	ldi	r31, 0x00	; 0
    1748:	80 81       	ld	r24, Z
    174a:	82 60       	ori	r24, 0x02	; 2
    174c:	8c 93       	st	X, r24
    174e:	82 c0       	rjmp	.+260    	; 0x1854 <EXI_TriggerEdge+0x1fe>
			break;
		}
		break;
		case EX_INT1:
			switch(edge){
    1750:	8a 81       	ldd	r24, Y+2	; 0x02
    1752:	28 2f       	mov	r18, r24
    1754:	30 e0       	ldi	r19, 0x00	; 0
    1756:	3e 83       	std	Y+6, r19	; 0x06
    1758:	2d 83       	std	Y+5, r18	; 0x05
    175a:	8d 81       	ldd	r24, Y+5	; 0x05
    175c:	9e 81       	ldd	r25, Y+6	; 0x06
    175e:	81 30       	cpi	r24, 0x01	; 1
    1760:	91 05       	cpc	r25, r1
    1762:	21 f1       	breq	.+72     	; 0x17ac <EXI_TriggerEdge+0x156>
    1764:	2d 81       	ldd	r18, Y+5	; 0x05
    1766:	3e 81       	ldd	r19, Y+6	; 0x06
    1768:	22 30       	cpi	r18, 0x02	; 2
    176a:	31 05       	cpc	r19, r1
    176c:	2c f4       	brge	.+10     	; 0x1778 <EXI_TriggerEdge+0x122>
    176e:	8d 81       	ldd	r24, Y+5	; 0x05
    1770:	9e 81       	ldd	r25, Y+6	; 0x06
    1772:	00 97       	sbiw	r24, 0x00	; 0
    1774:	61 f0       	breq	.+24     	; 0x178e <EXI_TriggerEdge+0x138>
    1776:	6e c0       	rjmp	.+220    	; 0x1854 <EXI_TriggerEdge+0x1fe>
    1778:	2d 81       	ldd	r18, Y+5	; 0x05
    177a:	3e 81       	ldd	r19, Y+6	; 0x06
    177c:	22 30       	cpi	r18, 0x02	; 2
    177e:	31 05       	cpc	r19, r1
    1780:	21 f1       	breq	.+72     	; 0x17ca <EXI_TriggerEdge+0x174>
    1782:	8d 81       	ldd	r24, Y+5	; 0x05
    1784:	9e 81       	ldd	r25, Y+6	; 0x06
    1786:	83 30       	cpi	r24, 0x03	; 3
    1788:	91 05       	cpc	r25, r1
    178a:	71 f1       	breq	.+92     	; 0x17e8 <EXI_TriggerEdge+0x192>
    178c:	63 c0       	rjmp	.+198    	; 0x1854 <EXI_TriggerEdge+0x1fe>
			case LOW_LEVEL:
				CLR_BIT(MCUCR,ISC10);
    178e:	a5 e5       	ldi	r26, 0x55	; 85
    1790:	b0 e0       	ldi	r27, 0x00	; 0
    1792:	e5 e5       	ldi	r30, 0x55	; 85
    1794:	f0 e0       	ldi	r31, 0x00	; 0
    1796:	80 81       	ld	r24, Z
    1798:	8b 7f       	andi	r24, 0xFB	; 251
    179a:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    179c:	a5 e5       	ldi	r26, 0x55	; 85
    179e:	b0 e0       	ldi	r27, 0x00	; 0
    17a0:	e5 e5       	ldi	r30, 0x55	; 85
    17a2:	f0 e0       	ldi	r31, 0x00	; 0
    17a4:	80 81       	ld	r24, Z
    17a6:	87 7f       	andi	r24, 0xF7	; 247
    17a8:	8c 93       	st	X, r24
    17aa:	54 c0       	rjmp	.+168    	; 0x1854 <EXI_TriggerEdge+0x1fe>
				break;
			case ANY_LOGIC_CHANGE:
				SET_BIT(MCUCR,ISC10);
    17ac:	a5 e5       	ldi	r26, 0x55	; 85
    17ae:	b0 e0       	ldi	r27, 0x00	; 0
    17b0:	e5 e5       	ldi	r30, 0x55	; 85
    17b2:	f0 e0       	ldi	r31, 0x00	; 0
    17b4:	80 81       	ld	r24, Z
    17b6:	84 60       	ori	r24, 0x04	; 4
    17b8:	8c 93       	st	X, r24
				CLR_BIT(MCUCR,ISC11);
    17ba:	a5 e5       	ldi	r26, 0x55	; 85
    17bc:	b0 e0       	ldi	r27, 0x00	; 0
    17be:	e5 e5       	ldi	r30, 0x55	; 85
    17c0:	f0 e0       	ldi	r31, 0x00	; 0
    17c2:	80 81       	ld	r24, Z
    17c4:	87 7f       	andi	r24, 0xF7	; 247
    17c6:	8c 93       	st	X, r24
    17c8:	45 c0       	rjmp	.+138    	; 0x1854 <EXI_TriggerEdge+0x1fe>
				break;
			case FALLING_EDGE:
				CLR_BIT(MCUCR,ISC10);
    17ca:	a5 e5       	ldi	r26, 0x55	; 85
    17cc:	b0 e0       	ldi	r27, 0x00	; 0
    17ce:	e5 e5       	ldi	r30, 0x55	; 85
    17d0:	f0 e0       	ldi	r31, 0x00	; 0
    17d2:	80 81       	ld	r24, Z
    17d4:	8b 7f       	andi	r24, 0xFB	; 251
    17d6:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    17d8:	a5 e5       	ldi	r26, 0x55	; 85
    17da:	b0 e0       	ldi	r27, 0x00	; 0
    17dc:	e5 e5       	ldi	r30, 0x55	; 85
    17de:	f0 e0       	ldi	r31, 0x00	; 0
    17e0:	80 81       	ld	r24, Z
    17e2:	88 60       	ori	r24, 0x08	; 8
    17e4:	8c 93       	st	X, r24
    17e6:	36 c0       	rjmp	.+108    	; 0x1854 <EXI_TriggerEdge+0x1fe>
				break;
			case RISING_EDGE:
				SET_BIT(MCUCR,ISC10);
    17e8:	a5 e5       	ldi	r26, 0x55	; 85
    17ea:	b0 e0       	ldi	r27, 0x00	; 0
    17ec:	e5 e5       	ldi	r30, 0x55	; 85
    17ee:	f0 e0       	ldi	r31, 0x00	; 0
    17f0:	80 81       	ld	r24, Z
    17f2:	84 60       	ori	r24, 0x04	; 4
    17f4:	8c 93       	st	X, r24
				SET_BIT(MCUCR,ISC11);
    17f6:	a5 e5       	ldi	r26, 0x55	; 85
    17f8:	b0 e0       	ldi	r27, 0x00	; 0
    17fa:	e5 e5       	ldi	r30, 0x55	; 85
    17fc:	f0 e0       	ldi	r31, 0x00	; 0
    17fe:	80 81       	ld	r24, Z
    1800:	88 60       	ori	r24, 0x08	; 8
    1802:	8c 93       	st	X, r24
    1804:	27 c0       	rjmp	.+78     	; 0x1854 <EXI_TriggerEdge+0x1fe>
				break;
			}
			break;
			case EX_INT2:
				switch(edge){
    1806:	8a 81       	ldd	r24, Y+2	; 0x02
    1808:	28 2f       	mov	r18, r24
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	3c 83       	std	Y+4, r19	; 0x04
    180e:	2b 83       	std	Y+3, r18	; 0x03
    1810:	8b 81       	ldd	r24, Y+3	; 0x03
    1812:	9c 81       	ldd	r25, Y+4	; 0x04
    1814:	82 30       	cpi	r24, 0x02	; 2
    1816:	91 05       	cpc	r25, r1
    1818:	31 f0       	breq	.+12     	; 0x1826 <EXI_TriggerEdge+0x1d0>
    181a:	2b 81       	ldd	r18, Y+3	; 0x03
    181c:	3c 81       	ldd	r19, Y+4	; 0x04
    181e:	23 30       	cpi	r18, 0x03	; 3
    1820:	31 05       	cpc	r19, r1
    1822:	49 f0       	breq	.+18     	; 0x1836 <EXI_TriggerEdge+0x1e0>
    1824:	10 c0       	rjmp	.+32     	; 0x1846 <EXI_TriggerEdge+0x1f0>
				case FALLING_EDGE:
					CLR_BIT(MCUCSR,ISC2);
    1826:	a4 e5       	ldi	r26, 0x54	; 84
    1828:	b0 e0       	ldi	r27, 0x00	; 0
    182a:	e4 e5       	ldi	r30, 0x54	; 84
    182c:	f0 e0       	ldi	r31, 0x00	; 0
    182e:	80 81       	ld	r24, Z
    1830:	8f 7b       	andi	r24, 0xBF	; 191
    1832:	8c 93       	st	X, r24
    1834:	0f c0       	rjmp	.+30     	; 0x1854 <EXI_TriggerEdge+0x1fe>
					break;
				case RISING_EDGE:
					SET_BIT(MCUCSR,ISC2);
    1836:	a4 e5       	ldi	r26, 0x54	; 84
    1838:	b0 e0       	ldi	r27, 0x00	; 0
    183a:	e4 e5       	ldi	r30, 0x54	; 84
    183c:	f0 e0       	ldi	r31, 0x00	; 0
    183e:	80 81       	ld	r24, Z
    1840:	80 64       	ori	r24, 0x40	; 64
    1842:	8c 93       	st	X, r24
    1844:	07 c0       	rjmp	.+14     	; 0x1854 <EXI_TriggerEdge+0x1fe>
					break;
				default:   // Because we haven't handled all cases just cuz of data sheet
					CLR_BIT(MCUCSR,ISC2);
    1846:	a4 e5       	ldi	r26, 0x54	; 84
    1848:	b0 e0       	ldi	r27, 0x00	; 0
    184a:	e4 e5       	ldi	r30, 0x54	; 84
    184c:	f0 e0       	ldi	r31, 0x00	; 0
    184e:	80 81       	ld	r24, Z
    1850:	8f 7b       	andi	r24, 0xBF	; 191
    1852:	8c 93       	st	X, r24
				}
				break;
	}
}
    1854:	2a 96       	adiw	r28, 0x0a	; 10
    1856:	0f b6       	in	r0, 0x3f	; 63
    1858:	f8 94       	cli
    185a:	de bf       	out	0x3e, r29	; 62
    185c:	0f be       	out	0x3f, r0	; 63
    185e:	cd bf       	out	0x3d, r28	; 61
    1860:	cf 91       	pop	r28
    1862:	df 91       	pop	r29
    1864:	08 95       	ret

00001866 <__vector_1>:
/*                     ISR                                              */
/************************************************************************/

/* What if the user forgot to send a function to SetCallBack, We made an initialization with NULLPTR, So we can't call a NULLPTR, it will give undefined behavior  */

ISR(INT0_vect){
    1866:	1f 92       	push	r1
    1868:	0f 92       	push	r0
    186a:	0f b6       	in	r0, 0x3f	; 63
    186c:	0f 92       	push	r0
    186e:	11 24       	eor	r1, r1
    1870:	2f 93       	push	r18
    1872:	3f 93       	push	r19
    1874:	4f 93       	push	r20
    1876:	5f 93       	push	r21
    1878:	6f 93       	push	r22
    187a:	7f 93       	push	r23
    187c:	8f 93       	push	r24
    187e:	9f 93       	push	r25
    1880:	af 93       	push	r26
    1882:	bf 93       	push	r27
    1884:	ef 93       	push	r30
    1886:	ff 93       	push	r31
    1888:	df 93       	push	r29
    188a:	cf 93       	push	r28
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
	if(INT0_Fptr != NULLPTR){
    1890:	80 91 35 01 	lds	r24, 0x0135
    1894:	90 91 36 01 	lds	r25, 0x0136
    1898:	00 97       	sbiw	r24, 0x00	; 0
    189a:	29 f0       	breq	.+10     	; 0x18a6 <__vector_1+0x40>
		INT0_Fptr();
    189c:	e0 91 35 01 	lds	r30, 0x0135
    18a0:	f0 91 36 01 	lds	r31, 0x0136
    18a4:	09 95       	icall
	}
}
    18a6:	cf 91       	pop	r28
    18a8:	df 91       	pop	r29
    18aa:	ff 91       	pop	r31
    18ac:	ef 91       	pop	r30
    18ae:	bf 91       	pop	r27
    18b0:	af 91       	pop	r26
    18b2:	9f 91       	pop	r25
    18b4:	8f 91       	pop	r24
    18b6:	7f 91       	pop	r23
    18b8:	6f 91       	pop	r22
    18ba:	5f 91       	pop	r21
    18bc:	4f 91       	pop	r20
    18be:	3f 91       	pop	r19
    18c0:	2f 91       	pop	r18
    18c2:	0f 90       	pop	r0
    18c4:	0f be       	out	0x3f, r0	; 63
    18c6:	0f 90       	pop	r0
    18c8:	1f 90       	pop	r1
    18ca:	18 95       	reti

000018cc <__vector_2>:

ISR(INT1_vect){
    18cc:	1f 92       	push	r1
    18ce:	0f 92       	push	r0
    18d0:	0f b6       	in	r0, 0x3f	; 63
    18d2:	0f 92       	push	r0
    18d4:	11 24       	eor	r1, r1
    18d6:	2f 93       	push	r18
    18d8:	3f 93       	push	r19
    18da:	4f 93       	push	r20
    18dc:	5f 93       	push	r21
    18de:	6f 93       	push	r22
    18e0:	7f 93       	push	r23
    18e2:	8f 93       	push	r24
    18e4:	9f 93       	push	r25
    18e6:	af 93       	push	r26
    18e8:	bf 93       	push	r27
    18ea:	ef 93       	push	r30
    18ec:	ff 93       	push	r31
    18ee:	df 93       	push	r29
    18f0:	cf 93       	push	r28
    18f2:	cd b7       	in	r28, 0x3d	; 61
    18f4:	de b7       	in	r29, 0x3e	; 62
	if(INT1_Fptr != NULLPTR){
    18f6:	80 91 37 01 	lds	r24, 0x0137
    18fa:	90 91 38 01 	lds	r25, 0x0138
    18fe:	00 97       	sbiw	r24, 0x00	; 0
    1900:	29 f0       	breq	.+10     	; 0x190c <__vector_2+0x40>
		INT1_Fptr();
    1902:	e0 91 37 01 	lds	r30, 0x0137
    1906:	f0 91 38 01 	lds	r31, 0x0138
    190a:	09 95       	icall
	}
}
    190c:	cf 91       	pop	r28
    190e:	df 91       	pop	r29
    1910:	ff 91       	pop	r31
    1912:	ef 91       	pop	r30
    1914:	bf 91       	pop	r27
    1916:	af 91       	pop	r26
    1918:	9f 91       	pop	r25
    191a:	8f 91       	pop	r24
    191c:	7f 91       	pop	r23
    191e:	6f 91       	pop	r22
    1920:	5f 91       	pop	r21
    1922:	4f 91       	pop	r20
    1924:	3f 91       	pop	r19
    1926:	2f 91       	pop	r18
    1928:	0f 90       	pop	r0
    192a:	0f be       	out	0x3f, r0	; 63
    192c:	0f 90       	pop	r0
    192e:	1f 90       	pop	r1
    1930:	18 95       	reti

00001932 <__vector_3>:

ISR(INT2_vect){
    1932:	1f 92       	push	r1
    1934:	0f 92       	push	r0
    1936:	0f b6       	in	r0, 0x3f	; 63
    1938:	0f 92       	push	r0
    193a:	11 24       	eor	r1, r1
    193c:	2f 93       	push	r18
    193e:	3f 93       	push	r19
    1940:	4f 93       	push	r20
    1942:	5f 93       	push	r21
    1944:	6f 93       	push	r22
    1946:	7f 93       	push	r23
    1948:	8f 93       	push	r24
    194a:	9f 93       	push	r25
    194c:	af 93       	push	r26
    194e:	bf 93       	push	r27
    1950:	ef 93       	push	r30
    1952:	ff 93       	push	r31
    1954:	df 93       	push	r29
    1956:	cf 93       	push	r28
    1958:	cd b7       	in	r28, 0x3d	; 61
    195a:	de b7       	in	r29, 0x3e	; 62
	if(INT2_Fptr != NULLPTR){
    195c:	80 91 39 01 	lds	r24, 0x0139
    1960:	90 91 3a 01 	lds	r25, 0x013A
    1964:	00 97       	sbiw	r24, 0x00	; 0
    1966:	29 f0       	breq	.+10     	; 0x1972 <__vector_3+0x40>
		INT2_Fptr();
    1968:	e0 91 39 01 	lds	r30, 0x0139
    196c:	f0 91 3a 01 	lds	r31, 0x013A
    1970:	09 95       	icall
	}
}
    1972:	cf 91       	pop	r28
    1974:	df 91       	pop	r29
    1976:	ff 91       	pop	r31
    1978:	ef 91       	pop	r30
    197a:	bf 91       	pop	r27
    197c:	af 91       	pop	r26
    197e:	9f 91       	pop	r25
    1980:	8f 91       	pop	r24
    1982:	7f 91       	pop	r23
    1984:	6f 91       	pop	r22
    1986:	5f 91       	pop	r21
    1988:	4f 91       	pop	r20
    198a:	3f 91       	pop	r19
    198c:	2f 91       	pop	r18
    198e:	0f 90       	pop	r0
    1990:	0f be       	out	0x3f, r0	; 63
    1992:	0f 90       	pop	r0
    1994:	1f 90       	pop	r1
    1996:	18 95       	reti

00001998 <DIO_ES_tSetPinDirection>:
 * DIO_ES_tSetPinDirection is used to set pin direction
 * ( INPUT or OUTPUT )
 */

ES_t DIO_ES_tSetPinDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Dir_Type copy_u8_PinDirection)
{
    1998:	df 93       	push	r29
    199a:	cf 93       	push	r28
    199c:	00 d0       	rcall	.+0      	; 0x199e <DIO_ES_tSetPinDirection+0x6>
    199e:	00 d0       	rcall	.+0      	; 0x19a0 <DIO_ES_tSetPinDirection+0x8>
    19a0:	cd b7       	in	r28, 0x3d	; 61
    19a2:	de b7       	in	r29, 0x3e	; 62
    19a4:	89 83       	std	Y+1, r24	; 0x01
    19a6:	6a 83       	std	Y+2, r22	; 0x02
    19a8:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    19aa:	8a 81       	ldd	r24, Y+2	; 0x02
    19ac:	88 30       	cpi	r24, 0x08	; 8
    19ae:	18 f0       	brcs	.+6      	; 0x19b6 <DIO_ES_tSetPinDirection+0x1e>
		return ES_NOT_OK;
    19b0:	81 e0       	ldi	r24, 0x01	; 1
    19b2:	8c 83       	std	Y+4, r24	; 0x04
    19b4:	d8 c0       	rjmp	.+432    	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    19b6:	89 81       	ldd	r24, Y+1	; 0x01
    19b8:	88 23       	and	r24, r24
    19ba:	91 f5       	brne	.+100    	; 0x1a20 <DIO_ES_tSetPinDirection+0x88>
		if(copy_u8_PinDirection == OUTPUT){
    19bc:	8b 81       	ldd	r24, Y+3	; 0x03
    19be:	81 30       	cpi	r24, 0x01	; 1
    19c0:	a1 f4       	brne	.+40     	; 0x19ea <DIO_ES_tSetPinDirection+0x52>
			SET_BIT(DDRA,copy_u8_PinId);
    19c2:	aa e3       	ldi	r26, 0x3A	; 58
    19c4:	b0 e0       	ldi	r27, 0x00	; 0
    19c6:	ea e3       	ldi	r30, 0x3A	; 58
    19c8:	f0 e0       	ldi	r31, 0x00	; 0
    19ca:	80 81       	ld	r24, Z
    19cc:	48 2f       	mov	r20, r24
    19ce:	8a 81       	ldd	r24, Y+2	; 0x02
    19d0:	28 2f       	mov	r18, r24
    19d2:	30 e0       	ldi	r19, 0x00	; 0
    19d4:	81 e0       	ldi	r24, 0x01	; 1
    19d6:	90 e0       	ldi	r25, 0x00	; 0
    19d8:	02 2e       	mov	r0, r18
    19da:	02 c0       	rjmp	.+4      	; 0x19e0 <DIO_ES_tSetPinDirection+0x48>
    19dc:	88 0f       	add	r24, r24
    19de:	99 1f       	adc	r25, r25
    19e0:	0a 94       	dec	r0
    19e2:	e2 f7       	brpl	.-8      	; 0x19dc <DIO_ES_tSetPinDirection+0x44>
    19e4:	84 2b       	or	r24, r20
    19e6:	8c 93       	st	X, r24
    19e8:	bd c0       	rjmp	.+378    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    19ea:	8b 81       	ldd	r24, Y+3	; 0x03
    19ec:	88 23       	and	r24, r24
    19ee:	a9 f4       	brne	.+42     	; 0x1a1a <DIO_ES_tSetPinDirection+0x82>
			CLR_BIT(DDRA,copy_u8_PinId);
    19f0:	aa e3       	ldi	r26, 0x3A	; 58
    19f2:	b0 e0       	ldi	r27, 0x00	; 0
    19f4:	ea e3       	ldi	r30, 0x3A	; 58
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	80 81       	ld	r24, Z
    19fa:	48 2f       	mov	r20, r24
    19fc:	8a 81       	ldd	r24, Y+2	; 0x02
    19fe:	28 2f       	mov	r18, r24
    1a00:	30 e0       	ldi	r19, 0x00	; 0
    1a02:	81 e0       	ldi	r24, 0x01	; 1
    1a04:	90 e0       	ldi	r25, 0x00	; 0
    1a06:	02 2e       	mov	r0, r18
    1a08:	02 c0       	rjmp	.+4      	; 0x1a0e <DIO_ES_tSetPinDirection+0x76>
    1a0a:	88 0f       	add	r24, r24
    1a0c:	99 1f       	adc	r25, r25
    1a0e:	0a 94       	dec	r0
    1a10:	e2 f7       	brpl	.-8      	; 0x1a0a <DIO_ES_tSetPinDirection+0x72>
    1a12:	80 95       	com	r24
    1a14:	84 23       	and	r24, r20
    1a16:	8c 93       	st	X, r24
    1a18:	a5 c0       	rjmp	.+330    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1a1a:	81 e0       	ldi	r24, 0x01	; 1
    1a1c:	8c 83       	std	Y+4, r24	; 0x04
    1a1e:	a3 c0       	rjmp	.+326    	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1a20:	89 81       	ldd	r24, Y+1	; 0x01
    1a22:	81 30       	cpi	r24, 0x01	; 1
    1a24:	91 f5       	brne	.+100    	; 0x1a8a <DIO_ES_tSetPinDirection+0xf2>
		if(copy_u8_PinDirection == OUTPUT){
    1a26:	8b 81       	ldd	r24, Y+3	; 0x03
    1a28:	81 30       	cpi	r24, 0x01	; 1
    1a2a:	a1 f4       	brne	.+40     	; 0x1a54 <DIO_ES_tSetPinDirection+0xbc>
			SET_BIT(DDRB,copy_u8_PinId);
    1a2c:	a7 e3       	ldi	r26, 0x37	; 55
    1a2e:	b0 e0       	ldi	r27, 0x00	; 0
    1a30:	e7 e3       	ldi	r30, 0x37	; 55
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	80 81       	ld	r24, Z
    1a36:	48 2f       	mov	r20, r24
    1a38:	8a 81       	ldd	r24, Y+2	; 0x02
    1a3a:	28 2f       	mov	r18, r24
    1a3c:	30 e0       	ldi	r19, 0x00	; 0
    1a3e:	81 e0       	ldi	r24, 0x01	; 1
    1a40:	90 e0       	ldi	r25, 0x00	; 0
    1a42:	02 2e       	mov	r0, r18
    1a44:	02 c0       	rjmp	.+4      	; 0x1a4a <DIO_ES_tSetPinDirection+0xb2>
    1a46:	88 0f       	add	r24, r24
    1a48:	99 1f       	adc	r25, r25
    1a4a:	0a 94       	dec	r0
    1a4c:	e2 f7       	brpl	.-8      	; 0x1a46 <DIO_ES_tSetPinDirection+0xae>
    1a4e:	84 2b       	or	r24, r20
    1a50:	8c 93       	st	X, r24
    1a52:	88 c0       	rjmp	.+272    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1a54:	8b 81       	ldd	r24, Y+3	; 0x03
    1a56:	88 23       	and	r24, r24
    1a58:	a9 f4       	brne	.+42     	; 0x1a84 <DIO_ES_tSetPinDirection+0xec>
			CLR_BIT(DDRB,copy_u8_PinId);
    1a5a:	a7 e3       	ldi	r26, 0x37	; 55
    1a5c:	b0 e0       	ldi	r27, 0x00	; 0
    1a5e:	e7 e3       	ldi	r30, 0x37	; 55
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	80 81       	ld	r24, Z
    1a64:	48 2f       	mov	r20, r24
    1a66:	8a 81       	ldd	r24, Y+2	; 0x02
    1a68:	28 2f       	mov	r18, r24
    1a6a:	30 e0       	ldi	r19, 0x00	; 0
    1a6c:	81 e0       	ldi	r24, 0x01	; 1
    1a6e:	90 e0       	ldi	r25, 0x00	; 0
    1a70:	02 2e       	mov	r0, r18
    1a72:	02 c0       	rjmp	.+4      	; 0x1a78 <DIO_ES_tSetPinDirection+0xe0>
    1a74:	88 0f       	add	r24, r24
    1a76:	99 1f       	adc	r25, r25
    1a78:	0a 94       	dec	r0
    1a7a:	e2 f7       	brpl	.-8      	; 0x1a74 <DIO_ES_tSetPinDirection+0xdc>
    1a7c:	80 95       	com	r24
    1a7e:	84 23       	and	r24, r20
    1a80:	8c 93       	st	X, r24
    1a82:	70 c0       	rjmp	.+224    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1a84:	81 e0       	ldi	r24, 0x01	; 1
    1a86:	8c 83       	std	Y+4, r24	; 0x04
    1a88:	6e c0       	rjmp	.+220    	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1a8a:	89 81       	ldd	r24, Y+1	; 0x01
    1a8c:	82 30       	cpi	r24, 0x02	; 2
    1a8e:	91 f5       	brne	.+100    	; 0x1af4 <DIO_ES_tSetPinDirection+0x15c>
		if(copy_u8_PinDirection == OUTPUT){
    1a90:	8b 81       	ldd	r24, Y+3	; 0x03
    1a92:	81 30       	cpi	r24, 0x01	; 1
    1a94:	a1 f4       	brne	.+40     	; 0x1abe <DIO_ES_tSetPinDirection+0x126>
			SET_BIT(DDRC,copy_u8_PinId);
    1a96:	a4 e3       	ldi	r26, 0x34	; 52
    1a98:	b0 e0       	ldi	r27, 0x00	; 0
    1a9a:	e4 e3       	ldi	r30, 0x34	; 52
    1a9c:	f0 e0       	ldi	r31, 0x00	; 0
    1a9e:	80 81       	ld	r24, Z
    1aa0:	48 2f       	mov	r20, r24
    1aa2:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa4:	28 2f       	mov	r18, r24
    1aa6:	30 e0       	ldi	r19, 0x00	; 0
    1aa8:	81 e0       	ldi	r24, 0x01	; 1
    1aaa:	90 e0       	ldi	r25, 0x00	; 0
    1aac:	02 2e       	mov	r0, r18
    1aae:	02 c0       	rjmp	.+4      	; 0x1ab4 <DIO_ES_tSetPinDirection+0x11c>
    1ab0:	88 0f       	add	r24, r24
    1ab2:	99 1f       	adc	r25, r25
    1ab4:	0a 94       	dec	r0
    1ab6:	e2 f7       	brpl	.-8      	; 0x1ab0 <DIO_ES_tSetPinDirection+0x118>
    1ab8:	84 2b       	or	r24, r20
    1aba:	8c 93       	st	X, r24
    1abc:	53 c0       	rjmp	.+166    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1abe:	8b 81       	ldd	r24, Y+3	; 0x03
    1ac0:	88 23       	and	r24, r24
    1ac2:	a9 f4       	brne	.+42     	; 0x1aee <DIO_ES_tSetPinDirection+0x156>
			CLR_BIT(DDRC,copy_u8_PinId);
    1ac4:	a4 e3       	ldi	r26, 0x34	; 52
    1ac6:	b0 e0       	ldi	r27, 0x00	; 0
    1ac8:	e4 e3       	ldi	r30, 0x34	; 52
    1aca:	f0 e0       	ldi	r31, 0x00	; 0
    1acc:	80 81       	ld	r24, Z
    1ace:	48 2f       	mov	r20, r24
    1ad0:	8a 81       	ldd	r24, Y+2	; 0x02
    1ad2:	28 2f       	mov	r18, r24
    1ad4:	30 e0       	ldi	r19, 0x00	; 0
    1ad6:	81 e0       	ldi	r24, 0x01	; 1
    1ad8:	90 e0       	ldi	r25, 0x00	; 0
    1ada:	02 2e       	mov	r0, r18
    1adc:	02 c0       	rjmp	.+4      	; 0x1ae2 <DIO_ES_tSetPinDirection+0x14a>
    1ade:	88 0f       	add	r24, r24
    1ae0:	99 1f       	adc	r25, r25
    1ae2:	0a 94       	dec	r0
    1ae4:	e2 f7       	brpl	.-8      	; 0x1ade <DIO_ES_tSetPinDirection+0x146>
    1ae6:	80 95       	com	r24
    1ae8:	84 23       	and	r24, r20
    1aea:	8c 93       	st	X, r24
    1aec:	3b c0       	rjmp	.+118    	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1aee:	81 e0       	ldi	r24, 0x01	; 1
    1af0:	8c 83       	std	Y+4, r24	; 0x04
    1af2:	39 c0       	rjmp	.+114    	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1af4:	89 81       	ldd	r24, Y+1	; 0x01
    1af6:	83 30       	cpi	r24, 0x03	; 3
    1af8:	91 f5       	brne	.+100    	; 0x1b5e <DIO_ES_tSetPinDirection+0x1c6>
		if(copy_u8_PinDirection == OUTPUT){
    1afa:	8b 81       	ldd	r24, Y+3	; 0x03
    1afc:	81 30       	cpi	r24, 0x01	; 1
    1afe:	a1 f4       	brne	.+40     	; 0x1b28 <DIO_ES_tSetPinDirection+0x190>
			SET_BIT(DDRD,copy_u8_PinId);
    1b00:	a1 e3       	ldi	r26, 0x31	; 49
    1b02:	b0 e0       	ldi	r27, 0x00	; 0
    1b04:	e1 e3       	ldi	r30, 0x31	; 49
    1b06:	f0 e0       	ldi	r31, 0x00	; 0
    1b08:	80 81       	ld	r24, Z
    1b0a:	48 2f       	mov	r20, r24
    1b0c:	8a 81       	ldd	r24, Y+2	; 0x02
    1b0e:	28 2f       	mov	r18, r24
    1b10:	30 e0       	ldi	r19, 0x00	; 0
    1b12:	81 e0       	ldi	r24, 0x01	; 1
    1b14:	90 e0       	ldi	r25, 0x00	; 0
    1b16:	02 2e       	mov	r0, r18
    1b18:	02 c0       	rjmp	.+4      	; 0x1b1e <DIO_ES_tSetPinDirection+0x186>
    1b1a:	88 0f       	add	r24, r24
    1b1c:	99 1f       	adc	r25, r25
    1b1e:	0a 94       	dec	r0
    1b20:	e2 f7       	brpl	.-8      	; 0x1b1a <DIO_ES_tSetPinDirection+0x182>
    1b22:	84 2b       	or	r24, r20
    1b24:	8c 93       	st	X, r24
    1b26:	1e c0       	rjmp	.+60     	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else if(copy_u8_PinDirection == INPUT){
    1b28:	8b 81       	ldd	r24, Y+3	; 0x03
    1b2a:	88 23       	and	r24, r24
    1b2c:	a9 f4       	brne	.+42     	; 0x1b58 <DIO_ES_tSetPinDirection+0x1c0>
			CLR_BIT(DDRD,copy_u8_PinId);
    1b2e:	a1 e3       	ldi	r26, 0x31	; 49
    1b30:	b0 e0       	ldi	r27, 0x00	; 0
    1b32:	e1 e3       	ldi	r30, 0x31	; 49
    1b34:	f0 e0       	ldi	r31, 0x00	; 0
    1b36:	80 81       	ld	r24, Z
    1b38:	48 2f       	mov	r20, r24
    1b3a:	8a 81       	ldd	r24, Y+2	; 0x02
    1b3c:	28 2f       	mov	r18, r24
    1b3e:	30 e0       	ldi	r19, 0x00	; 0
    1b40:	81 e0       	ldi	r24, 0x01	; 1
    1b42:	90 e0       	ldi	r25, 0x00	; 0
    1b44:	02 2e       	mov	r0, r18
    1b46:	02 c0       	rjmp	.+4      	; 0x1b4c <DIO_ES_tSetPinDirection+0x1b4>
    1b48:	88 0f       	add	r24, r24
    1b4a:	99 1f       	adc	r25, r25
    1b4c:	0a 94       	dec	r0
    1b4e:	e2 f7       	brpl	.-8      	; 0x1b48 <DIO_ES_tSetPinDirection+0x1b0>
    1b50:	80 95       	com	r24
    1b52:	84 23       	and	r24, r20
    1b54:	8c 93       	st	X, r24
    1b56:	06 c0       	rjmp	.+12     	; 0x1b64 <DIO_ES_tSetPinDirection+0x1cc>
		}else{
			return ES_NOT_OK;
    1b58:	81 e0       	ldi	r24, 0x01	; 1
    1b5a:	8c 83       	std	Y+4, r24	; 0x04
    1b5c:	04 c0       	rjmp	.+8      	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    1b5e:	81 e0       	ldi	r24, 0x01	; 1
    1b60:	8c 83       	std	Y+4, r24	; 0x04
    1b62:	01 c0       	rjmp	.+2      	; 0x1b66 <DIO_ES_tSetPinDirection+0x1ce>
	}
	return ES_OK;
    1b64:	1c 82       	std	Y+4, r1	; 0x04
    1b66:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1b68:	0f 90       	pop	r0
    1b6a:	0f 90       	pop	r0
    1b6c:	0f 90       	pop	r0
    1b6e:	0f 90       	pop	r0
    1b70:	cf 91       	pop	r28
    1b72:	df 91       	pop	r29
    1b74:	08 95       	ret

00001b76 <DIO_ES_tSetPinValue>:
 * DIO_ES_tSetPinValue is used to set pin value
 * ( LOW or HIGH )
 */

ES_t DIO_ES_tSetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type copy_u8_PinValue)
{
    1b76:	df 93       	push	r29
    1b78:	cf 93       	push	r28
    1b7a:	00 d0       	rcall	.+0      	; 0x1b7c <DIO_ES_tSetPinValue+0x6>
    1b7c:	00 d0       	rcall	.+0      	; 0x1b7e <DIO_ES_tSetPinValue+0x8>
    1b7e:	cd b7       	in	r28, 0x3d	; 61
    1b80:	de b7       	in	r29, 0x3e	; 62
    1b82:	89 83       	std	Y+1, r24	; 0x01
    1b84:	6a 83       	std	Y+2, r22	; 0x02
    1b86:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1b88:	8a 81       	ldd	r24, Y+2	; 0x02
    1b8a:	88 30       	cpi	r24, 0x08	; 8
    1b8c:	18 f0       	brcs	.+6      	; 0x1b94 <DIO_ES_tSetPinValue+0x1e>
		return ES_NOT_OK;
    1b8e:	81 e0       	ldi	r24, 0x01	; 1
    1b90:	8c 83       	std	Y+4, r24	; 0x04
    1b92:	d8 c0       	rjmp	.+432    	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1b94:	89 81       	ldd	r24, Y+1	; 0x01
    1b96:	88 23       	and	r24, r24
    1b98:	91 f5       	brne	.+100    	; 0x1bfe <DIO_ES_tSetPinValue+0x88>
		if(copy_u8_PinValue == HIGH){
    1b9a:	8b 81       	ldd	r24, Y+3	; 0x03
    1b9c:	81 30       	cpi	r24, 0x01	; 1
    1b9e:	a1 f4       	brne	.+40     	; 0x1bc8 <DIO_ES_tSetPinValue+0x52>
			SET_BIT(PORTA,copy_u8_PinId);
    1ba0:	ab e3       	ldi	r26, 0x3B	; 59
    1ba2:	b0 e0       	ldi	r27, 0x00	; 0
    1ba4:	eb e3       	ldi	r30, 0x3B	; 59
    1ba6:	f0 e0       	ldi	r31, 0x00	; 0
    1ba8:	80 81       	ld	r24, Z
    1baa:	48 2f       	mov	r20, r24
    1bac:	8a 81       	ldd	r24, Y+2	; 0x02
    1bae:	28 2f       	mov	r18, r24
    1bb0:	30 e0       	ldi	r19, 0x00	; 0
    1bb2:	81 e0       	ldi	r24, 0x01	; 1
    1bb4:	90 e0       	ldi	r25, 0x00	; 0
    1bb6:	02 2e       	mov	r0, r18
    1bb8:	02 c0       	rjmp	.+4      	; 0x1bbe <DIO_ES_tSetPinValue+0x48>
    1bba:	88 0f       	add	r24, r24
    1bbc:	99 1f       	adc	r25, r25
    1bbe:	0a 94       	dec	r0
    1bc0:	e2 f7       	brpl	.-8      	; 0x1bba <DIO_ES_tSetPinValue+0x44>
    1bc2:	84 2b       	or	r24, r20
    1bc4:	8c 93       	st	X, r24
    1bc6:	bd c0       	rjmp	.+378    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1bc8:	8b 81       	ldd	r24, Y+3	; 0x03
    1bca:	88 23       	and	r24, r24
    1bcc:	a9 f4       	brne	.+42     	; 0x1bf8 <DIO_ES_tSetPinValue+0x82>
			CLR_BIT(PORTA,copy_u8_PinId);
    1bce:	ab e3       	ldi	r26, 0x3B	; 59
    1bd0:	b0 e0       	ldi	r27, 0x00	; 0
    1bd2:	eb e3       	ldi	r30, 0x3B	; 59
    1bd4:	f0 e0       	ldi	r31, 0x00	; 0
    1bd6:	80 81       	ld	r24, Z
    1bd8:	48 2f       	mov	r20, r24
    1bda:	8a 81       	ldd	r24, Y+2	; 0x02
    1bdc:	28 2f       	mov	r18, r24
    1bde:	30 e0       	ldi	r19, 0x00	; 0
    1be0:	81 e0       	ldi	r24, 0x01	; 1
    1be2:	90 e0       	ldi	r25, 0x00	; 0
    1be4:	02 2e       	mov	r0, r18
    1be6:	02 c0       	rjmp	.+4      	; 0x1bec <DIO_ES_tSetPinValue+0x76>
    1be8:	88 0f       	add	r24, r24
    1bea:	99 1f       	adc	r25, r25
    1bec:	0a 94       	dec	r0
    1bee:	e2 f7       	brpl	.-8      	; 0x1be8 <DIO_ES_tSetPinValue+0x72>
    1bf0:	80 95       	com	r24
    1bf2:	84 23       	and	r24, r20
    1bf4:	8c 93       	st	X, r24
    1bf6:	a5 c0       	rjmp	.+330    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1bf8:	81 e0       	ldi	r24, 0x01	; 1
    1bfa:	8c 83       	std	Y+4, r24	; 0x04
    1bfc:	a3 c0       	rjmp	.+326    	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1bfe:	89 81       	ldd	r24, Y+1	; 0x01
    1c00:	81 30       	cpi	r24, 0x01	; 1
    1c02:	91 f5       	brne	.+100    	; 0x1c68 <DIO_ES_tSetPinValue+0xf2>
		if(copy_u8_PinValue == HIGH){
    1c04:	8b 81       	ldd	r24, Y+3	; 0x03
    1c06:	81 30       	cpi	r24, 0x01	; 1
    1c08:	a1 f4       	brne	.+40     	; 0x1c32 <DIO_ES_tSetPinValue+0xbc>
			SET_BIT(PORTB,copy_u8_PinId);
    1c0a:	a8 e3       	ldi	r26, 0x38	; 56
    1c0c:	b0 e0       	ldi	r27, 0x00	; 0
    1c0e:	e8 e3       	ldi	r30, 0x38	; 56
    1c10:	f0 e0       	ldi	r31, 0x00	; 0
    1c12:	80 81       	ld	r24, Z
    1c14:	48 2f       	mov	r20, r24
    1c16:	8a 81       	ldd	r24, Y+2	; 0x02
    1c18:	28 2f       	mov	r18, r24
    1c1a:	30 e0       	ldi	r19, 0x00	; 0
    1c1c:	81 e0       	ldi	r24, 0x01	; 1
    1c1e:	90 e0       	ldi	r25, 0x00	; 0
    1c20:	02 2e       	mov	r0, r18
    1c22:	02 c0       	rjmp	.+4      	; 0x1c28 <DIO_ES_tSetPinValue+0xb2>
    1c24:	88 0f       	add	r24, r24
    1c26:	99 1f       	adc	r25, r25
    1c28:	0a 94       	dec	r0
    1c2a:	e2 f7       	brpl	.-8      	; 0x1c24 <DIO_ES_tSetPinValue+0xae>
    1c2c:	84 2b       	or	r24, r20
    1c2e:	8c 93       	st	X, r24
    1c30:	88 c0       	rjmp	.+272    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1c32:	8b 81       	ldd	r24, Y+3	; 0x03
    1c34:	88 23       	and	r24, r24
    1c36:	a9 f4       	brne	.+42     	; 0x1c62 <DIO_ES_tSetPinValue+0xec>
			CLR_BIT(PORTB,copy_u8_PinId);
    1c38:	a8 e3       	ldi	r26, 0x38	; 56
    1c3a:	b0 e0       	ldi	r27, 0x00	; 0
    1c3c:	e8 e3       	ldi	r30, 0x38	; 56
    1c3e:	f0 e0       	ldi	r31, 0x00	; 0
    1c40:	80 81       	ld	r24, Z
    1c42:	48 2f       	mov	r20, r24
    1c44:	8a 81       	ldd	r24, Y+2	; 0x02
    1c46:	28 2f       	mov	r18, r24
    1c48:	30 e0       	ldi	r19, 0x00	; 0
    1c4a:	81 e0       	ldi	r24, 0x01	; 1
    1c4c:	90 e0       	ldi	r25, 0x00	; 0
    1c4e:	02 2e       	mov	r0, r18
    1c50:	02 c0       	rjmp	.+4      	; 0x1c56 <DIO_ES_tSetPinValue+0xe0>
    1c52:	88 0f       	add	r24, r24
    1c54:	99 1f       	adc	r25, r25
    1c56:	0a 94       	dec	r0
    1c58:	e2 f7       	brpl	.-8      	; 0x1c52 <DIO_ES_tSetPinValue+0xdc>
    1c5a:	80 95       	com	r24
    1c5c:	84 23       	and	r24, r20
    1c5e:	8c 93       	st	X, r24
    1c60:	70 c0       	rjmp	.+224    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1c62:	81 e0       	ldi	r24, 0x01	; 1
    1c64:	8c 83       	std	Y+4, r24	; 0x04
    1c66:	6e c0       	rjmp	.+220    	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1c68:	89 81       	ldd	r24, Y+1	; 0x01
    1c6a:	82 30       	cpi	r24, 0x02	; 2
    1c6c:	91 f5       	brne	.+100    	; 0x1cd2 <DIO_ES_tSetPinValue+0x15c>
		if(copy_u8_PinValue == HIGH){
    1c6e:	8b 81       	ldd	r24, Y+3	; 0x03
    1c70:	81 30       	cpi	r24, 0x01	; 1
    1c72:	a1 f4       	brne	.+40     	; 0x1c9c <DIO_ES_tSetPinValue+0x126>
			SET_BIT(PORTC,copy_u8_PinId);
    1c74:	a5 e3       	ldi	r26, 0x35	; 53
    1c76:	b0 e0       	ldi	r27, 0x00	; 0
    1c78:	e5 e3       	ldi	r30, 0x35	; 53
    1c7a:	f0 e0       	ldi	r31, 0x00	; 0
    1c7c:	80 81       	ld	r24, Z
    1c7e:	48 2f       	mov	r20, r24
    1c80:	8a 81       	ldd	r24, Y+2	; 0x02
    1c82:	28 2f       	mov	r18, r24
    1c84:	30 e0       	ldi	r19, 0x00	; 0
    1c86:	81 e0       	ldi	r24, 0x01	; 1
    1c88:	90 e0       	ldi	r25, 0x00	; 0
    1c8a:	02 2e       	mov	r0, r18
    1c8c:	02 c0       	rjmp	.+4      	; 0x1c92 <DIO_ES_tSetPinValue+0x11c>
    1c8e:	88 0f       	add	r24, r24
    1c90:	99 1f       	adc	r25, r25
    1c92:	0a 94       	dec	r0
    1c94:	e2 f7       	brpl	.-8      	; 0x1c8e <DIO_ES_tSetPinValue+0x118>
    1c96:	84 2b       	or	r24, r20
    1c98:	8c 93       	st	X, r24
    1c9a:	53 c0       	rjmp	.+166    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1c9c:	8b 81       	ldd	r24, Y+3	; 0x03
    1c9e:	88 23       	and	r24, r24
    1ca0:	a9 f4       	brne	.+42     	; 0x1ccc <DIO_ES_tSetPinValue+0x156>
			CLR_BIT(PORTC,copy_u8_PinId);
    1ca2:	a5 e3       	ldi	r26, 0x35	; 53
    1ca4:	b0 e0       	ldi	r27, 0x00	; 0
    1ca6:	e5 e3       	ldi	r30, 0x35	; 53
    1ca8:	f0 e0       	ldi	r31, 0x00	; 0
    1caa:	80 81       	ld	r24, Z
    1cac:	48 2f       	mov	r20, r24
    1cae:	8a 81       	ldd	r24, Y+2	; 0x02
    1cb0:	28 2f       	mov	r18, r24
    1cb2:	30 e0       	ldi	r19, 0x00	; 0
    1cb4:	81 e0       	ldi	r24, 0x01	; 1
    1cb6:	90 e0       	ldi	r25, 0x00	; 0
    1cb8:	02 2e       	mov	r0, r18
    1cba:	02 c0       	rjmp	.+4      	; 0x1cc0 <DIO_ES_tSetPinValue+0x14a>
    1cbc:	88 0f       	add	r24, r24
    1cbe:	99 1f       	adc	r25, r25
    1cc0:	0a 94       	dec	r0
    1cc2:	e2 f7       	brpl	.-8      	; 0x1cbc <DIO_ES_tSetPinValue+0x146>
    1cc4:	80 95       	com	r24
    1cc6:	84 23       	and	r24, r20
    1cc8:	8c 93       	st	X, r24
    1cca:	3b c0       	rjmp	.+118    	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1ccc:	81 e0       	ldi	r24, 0x01	; 1
    1cce:	8c 83       	std	Y+4, r24	; 0x04
    1cd0:	39 c0       	rjmp	.+114    	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1cd2:	89 81       	ldd	r24, Y+1	; 0x01
    1cd4:	83 30       	cpi	r24, 0x03	; 3
    1cd6:	91 f5       	brne	.+100    	; 0x1d3c <DIO_ES_tSetPinValue+0x1c6>
		if(copy_u8_PinValue == HIGH){
    1cd8:	8b 81       	ldd	r24, Y+3	; 0x03
    1cda:	81 30       	cpi	r24, 0x01	; 1
    1cdc:	a1 f4       	brne	.+40     	; 0x1d06 <DIO_ES_tSetPinValue+0x190>
			SET_BIT(PORTD,copy_u8_PinId);
    1cde:	a2 e3       	ldi	r26, 0x32	; 50
    1ce0:	b0 e0       	ldi	r27, 0x00	; 0
    1ce2:	e2 e3       	ldi	r30, 0x32	; 50
    1ce4:	f0 e0       	ldi	r31, 0x00	; 0
    1ce6:	80 81       	ld	r24, Z
    1ce8:	48 2f       	mov	r20, r24
    1cea:	8a 81       	ldd	r24, Y+2	; 0x02
    1cec:	28 2f       	mov	r18, r24
    1cee:	30 e0       	ldi	r19, 0x00	; 0
    1cf0:	81 e0       	ldi	r24, 0x01	; 1
    1cf2:	90 e0       	ldi	r25, 0x00	; 0
    1cf4:	02 2e       	mov	r0, r18
    1cf6:	02 c0       	rjmp	.+4      	; 0x1cfc <DIO_ES_tSetPinValue+0x186>
    1cf8:	88 0f       	add	r24, r24
    1cfa:	99 1f       	adc	r25, r25
    1cfc:	0a 94       	dec	r0
    1cfe:	e2 f7       	brpl	.-8      	; 0x1cf8 <DIO_ES_tSetPinValue+0x182>
    1d00:	84 2b       	or	r24, r20
    1d02:	8c 93       	st	X, r24
    1d04:	1e c0       	rjmp	.+60     	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else if(copy_u8_PinValue == LOW){
    1d06:	8b 81       	ldd	r24, Y+3	; 0x03
    1d08:	88 23       	and	r24, r24
    1d0a:	a9 f4       	brne	.+42     	; 0x1d36 <DIO_ES_tSetPinValue+0x1c0>
			CLR_BIT(PORTD,copy_u8_PinId);
    1d0c:	a2 e3       	ldi	r26, 0x32	; 50
    1d0e:	b0 e0       	ldi	r27, 0x00	; 0
    1d10:	e2 e3       	ldi	r30, 0x32	; 50
    1d12:	f0 e0       	ldi	r31, 0x00	; 0
    1d14:	80 81       	ld	r24, Z
    1d16:	48 2f       	mov	r20, r24
    1d18:	8a 81       	ldd	r24, Y+2	; 0x02
    1d1a:	28 2f       	mov	r18, r24
    1d1c:	30 e0       	ldi	r19, 0x00	; 0
    1d1e:	81 e0       	ldi	r24, 0x01	; 1
    1d20:	90 e0       	ldi	r25, 0x00	; 0
    1d22:	02 2e       	mov	r0, r18
    1d24:	02 c0       	rjmp	.+4      	; 0x1d2a <DIO_ES_tSetPinValue+0x1b4>
    1d26:	88 0f       	add	r24, r24
    1d28:	99 1f       	adc	r25, r25
    1d2a:	0a 94       	dec	r0
    1d2c:	e2 f7       	brpl	.-8      	; 0x1d26 <DIO_ES_tSetPinValue+0x1b0>
    1d2e:	80 95       	com	r24
    1d30:	84 23       	and	r24, r20
    1d32:	8c 93       	st	X, r24
    1d34:	06 c0       	rjmp	.+12     	; 0x1d42 <DIO_ES_tSetPinValue+0x1cc>
		}else{
			return ES_NOT_OK;
    1d36:	81 e0       	ldi	r24, 0x01	; 1
    1d38:	8c 83       	std	Y+4, r24	; 0x04
    1d3a:	04 c0       	rjmp	.+8      	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
		}
	}else{
		return ES_NOT_OK;
    1d3c:	81 e0       	ldi	r24, 0x01	; 1
    1d3e:	8c 83       	std	Y+4, r24	; 0x04
    1d40:	01 c0       	rjmp	.+2      	; 0x1d44 <DIO_ES_tSetPinValue+0x1ce>
	}
	return ES_OK;
    1d42:	1c 82       	std	Y+4, r1	; 0x04
    1d44:	8c 81       	ldd	r24, Y+4	; 0x04
}
    1d46:	0f 90       	pop	r0
    1d48:	0f 90       	pop	r0
    1d4a:	0f 90       	pop	r0
    1d4c:	0f 90       	pop	r0
    1d4e:	cf 91       	pop	r28
    1d50:	df 91       	pop	r29
    1d52:	08 95       	ret

00001d54 <DIO_ES_tGetPinValue>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tGetPinValue(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId, DIO_U8_Value_Type* copy_pu8_PinValue)
{
    1d54:	df 93       	push	r29
    1d56:	cf 93       	push	r28
    1d58:	00 d0       	rcall	.+0      	; 0x1d5a <DIO_ES_tGetPinValue+0x6>
    1d5a:	00 d0       	rcall	.+0      	; 0x1d5c <DIO_ES_tGetPinValue+0x8>
    1d5c:	0f 92       	push	r0
    1d5e:	cd b7       	in	r28, 0x3d	; 61
    1d60:	de b7       	in	r29, 0x3e	; 62
    1d62:	89 83       	std	Y+1, r24	; 0x01
    1d64:	6a 83       	std	Y+2, r22	; 0x02
    1d66:	5c 83       	std	Y+4, r21	; 0x04
    1d68:	4b 83       	std	Y+3, r20	; 0x03
	if(copy_u8_PinId > PIN_LIMIT){
    1d6a:	8a 81       	ldd	r24, Y+2	; 0x02
    1d6c:	88 30       	cpi	r24, 0x08	; 8
    1d6e:	18 f0       	brcs	.+6      	; 0x1d76 <DIO_ES_tGetPinValue+0x22>
		return ES_NOT_OK;
    1d70:	41 e0       	ldi	r20, 0x01	; 1
    1d72:	4d 83       	std	Y+5, r20	; 0x05
    1d74:	60 c0       	rjmp	.+192    	; 0x1e36 <DIO_ES_tGetPinValue+0xe2>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    1d76:	89 81       	ldd	r24, Y+1	; 0x01
    1d78:	88 23       	and	r24, r24
    1d7a:	a1 f4       	brne	.+40     	; 0x1da4 <DIO_ES_tGetPinValue+0x50>
		*copy_pu8_PinValue = GET_BIT(PINA,copy_u8_PinId);
    1d7c:	e9 e3       	ldi	r30, 0x39	; 57
    1d7e:	f0 e0       	ldi	r31, 0x00	; 0
    1d80:	80 81       	ld	r24, Z
    1d82:	28 2f       	mov	r18, r24
    1d84:	30 e0       	ldi	r19, 0x00	; 0
    1d86:	8a 81       	ldd	r24, Y+2	; 0x02
    1d88:	88 2f       	mov	r24, r24
    1d8a:	90 e0       	ldi	r25, 0x00	; 0
    1d8c:	a9 01       	movw	r20, r18
    1d8e:	02 c0       	rjmp	.+4      	; 0x1d94 <DIO_ES_tGetPinValue+0x40>
    1d90:	55 95       	asr	r21
    1d92:	47 95       	ror	r20
    1d94:	8a 95       	dec	r24
    1d96:	e2 f7       	brpl	.-8      	; 0x1d90 <DIO_ES_tGetPinValue+0x3c>
    1d98:	ca 01       	movw	r24, r20
    1d9a:	81 70       	andi	r24, 0x01	; 1
    1d9c:	eb 81       	ldd	r30, Y+3	; 0x03
    1d9e:	fc 81       	ldd	r31, Y+4	; 0x04
    1da0:	80 83       	st	Z, r24
    1da2:	48 c0       	rjmp	.+144    	; 0x1e34 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    1da4:	89 81       	ldd	r24, Y+1	; 0x01
    1da6:	81 30       	cpi	r24, 0x01	; 1
    1da8:	a1 f4       	brne	.+40     	; 0x1dd2 <DIO_ES_tGetPinValue+0x7e>
		*copy_pu8_PinValue = GET_BIT(PINB,copy_u8_PinId);
    1daa:	e6 e3       	ldi	r30, 0x36	; 54
    1dac:	f0 e0       	ldi	r31, 0x00	; 0
    1dae:	80 81       	ld	r24, Z
    1db0:	28 2f       	mov	r18, r24
    1db2:	30 e0       	ldi	r19, 0x00	; 0
    1db4:	8a 81       	ldd	r24, Y+2	; 0x02
    1db6:	88 2f       	mov	r24, r24
    1db8:	90 e0       	ldi	r25, 0x00	; 0
    1dba:	a9 01       	movw	r20, r18
    1dbc:	02 c0       	rjmp	.+4      	; 0x1dc2 <DIO_ES_tGetPinValue+0x6e>
    1dbe:	55 95       	asr	r21
    1dc0:	47 95       	ror	r20
    1dc2:	8a 95       	dec	r24
    1dc4:	e2 f7       	brpl	.-8      	; 0x1dbe <DIO_ES_tGetPinValue+0x6a>
    1dc6:	ca 01       	movw	r24, r20
    1dc8:	81 70       	andi	r24, 0x01	; 1
    1dca:	eb 81       	ldd	r30, Y+3	; 0x03
    1dcc:	fc 81       	ldd	r31, Y+4	; 0x04
    1dce:	80 83       	st	Z, r24
    1dd0:	31 c0       	rjmp	.+98     	; 0x1e34 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    1dd2:	89 81       	ldd	r24, Y+1	; 0x01
    1dd4:	82 30       	cpi	r24, 0x02	; 2
    1dd6:	a1 f4       	brne	.+40     	; 0x1e00 <DIO_ES_tGetPinValue+0xac>
		*copy_pu8_PinValue = GET_BIT(PINC,copy_u8_PinId);
    1dd8:	e3 e3       	ldi	r30, 0x33	; 51
    1dda:	f0 e0       	ldi	r31, 0x00	; 0
    1ddc:	80 81       	ld	r24, Z
    1dde:	28 2f       	mov	r18, r24
    1de0:	30 e0       	ldi	r19, 0x00	; 0
    1de2:	8a 81       	ldd	r24, Y+2	; 0x02
    1de4:	88 2f       	mov	r24, r24
    1de6:	90 e0       	ldi	r25, 0x00	; 0
    1de8:	a9 01       	movw	r20, r18
    1dea:	02 c0       	rjmp	.+4      	; 0x1df0 <DIO_ES_tGetPinValue+0x9c>
    1dec:	55 95       	asr	r21
    1dee:	47 95       	ror	r20
    1df0:	8a 95       	dec	r24
    1df2:	e2 f7       	brpl	.-8      	; 0x1dec <DIO_ES_tGetPinValue+0x98>
    1df4:	ca 01       	movw	r24, r20
    1df6:	81 70       	andi	r24, 0x01	; 1
    1df8:	eb 81       	ldd	r30, Y+3	; 0x03
    1dfa:	fc 81       	ldd	r31, Y+4	; 0x04
    1dfc:	80 83       	st	Z, r24
    1dfe:	1a c0       	rjmp	.+52     	; 0x1e34 <DIO_ES_tGetPinValue+0xe0>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    1e00:	89 81       	ldd	r24, Y+1	; 0x01
    1e02:	83 30       	cpi	r24, 0x03	; 3
    1e04:	a1 f4       	brne	.+40     	; 0x1e2e <DIO_ES_tGetPinValue+0xda>
		*copy_pu8_PinValue = GET_BIT(PIND,copy_u8_PinId);
    1e06:	e0 e3       	ldi	r30, 0x30	; 48
    1e08:	f0 e0       	ldi	r31, 0x00	; 0
    1e0a:	80 81       	ld	r24, Z
    1e0c:	28 2f       	mov	r18, r24
    1e0e:	30 e0       	ldi	r19, 0x00	; 0
    1e10:	8a 81       	ldd	r24, Y+2	; 0x02
    1e12:	88 2f       	mov	r24, r24
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	a9 01       	movw	r20, r18
    1e18:	02 c0       	rjmp	.+4      	; 0x1e1e <DIO_ES_tGetPinValue+0xca>
    1e1a:	55 95       	asr	r21
    1e1c:	47 95       	ror	r20
    1e1e:	8a 95       	dec	r24
    1e20:	e2 f7       	brpl	.-8      	; 0x1e1a <DIO_ES_tGetPinValue+0xc6>
    1e22:	ca 01       	movw	r24, r20
    1e24:	81 70       	andi	r24, 0x01	; 1
    1e26:	eb 81       	ldd	r30, Y+3	; 0x03
    1e28:	fc 81       	ldd	r31, Y+4	; 0x04
    1e2a:	80 83       	st	Z, r24
    1e2c:	03 c0       	rjmp	.+6      	; 0x1e34 <DIO_ES_tGetPinValue+0xe0>
	}else{
		return ES_NOT_OK;
    1e2e:	51 e0       	ldi	r21, 0x01	; 1
    1e30:	5d 83       	std	Y+5, r21	; 0x05
    1e32:	01 c0       	rjmp	.+2      	; 0x1e36 <DIO_ES_tGetPinValue+0xe2>
	}
	return ES_OK;
    1e34:	1d 82       	std	Y+5, r1	; 0x05
    1e36:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1e38:	0f 90       	pop	r0
    1e3a:	0f 90       	pop	r0
    1e3c:	0f 90       	pop	r0
    1e3e:	0f 90       	pop	r0
    1e40:	0f 90       	pop	r0
    1e42:	cf 91       	pop	r28
    1e44:	df 91       	pop	r29
    1e46:	08 95       	ret

00001e48 <DIO_ES_tSetPortDirection>:
 * ( LOW or HIGH )
 */


ES_t DIO_ES_tSetPortDirection(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Dir_Type copy_u8_PortDirection)
{
    1e48:	df 93       	push	r29
    1e4a:	cf 93       	push	r28
    1e4c:	00 d0       	rcall	.+0      	; 0x1e4e <DIO_ES_tSetPortDirection+0x6>
    1e4e:	00 d0       	rcall	.+0      	; 0x1e50 <DIO_ES_tSetPortDirection+0x8>
    1e50:	0f 92       	push	r0
    1e52:	cd b7       	in	r28, 0x3d	; 61
    1e54:	de b7       	in	r29, 0x3e	; 62
    1e56:	89 83       	std	Y+1, r24	; 0x01
    1e58:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortDirection != OUTPUT) && (copy_u8_PortDirection != OUTPUT)){
    1e5a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e5c:	81 30       	cpi	r24, 0x01	; 1
    1e5e:	31 f0       	breq	.+12     	; 0x1e6c <DIO_ES_tSetPortDirection+0x24>
    1e60:	8a 81       	ldd	r24, Y+2	; 0x02
    1e62:	81 30       	cpi	r24, 0x01	; 1
    1e64:	19 f0       	breq	.+6      	; 0x1e6c <DIO_ES_tSetPortDirection+0x24>
		return ES_NOT_OK;
    1e66:	21 e0       	ldi	r18, 0x01	; 1
    1e68:	2d 83       	std	Y+5, r18	; 0x05
    1e6a:	53 c0       	rjmp	.+166    	; 0x1f12 <DIO_ES_tSetPortDirection+0xca>
	}
	switch(copy_u8_PortId){
    1e6c:	89 81       	ldd	r24, Y+1	; 0x01
    1e6e:	28 2f       	mov	r18, r24
    1e70:	30 e0       	ldi	r19, 0x00	; 0
    1e72:	3c 83       	std	Y+4, r19	; 0x04
    1e74:	2b 83       	std	Y+3, r18	; 0x03
    1e76:	8b 81       	ldd	r24, Y+3	; 0x03
    1e78:	9c 81       	ldd	r25, Y+4	; 0x04
    1e7a:	81 30       	cpi	r24, 0x01	; 1
    1e7c:	91 05       	cpc	r25, r1
    1e7e:	09 f1       	breq	.+66     	; 0x1ec2 <DIO_ES_tSetPortDirection+0x7a>
    1e80:	2b 81       	ldd	r18, Y+3	; 0x03
    1e82:	3c 81       	ldd	r19, Y+4	; 0x04
    1e84:	22 30       	cpi	r18, 0x02	; 2
    1e86:	31 05       	cpc	r19, r1
    1e88:	2c f4       	brge	.+10     	; 0x1e94 <DIO_ES_tSetPortDirection+0x4c>
    1e8a:	8b 81       	ldd	r24, Y+3	; 0x03
    1e8c:	9c 81       	ldd	r25, Y+4	; 0x04
    1e8e:	00 97       	sbiw	r24, 0x00	; 0
    1e90:	61 f0       	breq	.+24     	; 0x1eaa <DIO_ES_tSetPortDirection+0x62>
    1e92:	3b c0       	rjmp	.+118    	; 0x1f0a <DIO_ES_tSetPortDirection+0xc2>
    1e94:	2b 81       	ldd	r18, Y+3	; 0x03
    1e96:	3c 81       	ldd	r19, Y+4	; 0x04
    1e98:	22 30       	cpi	r18, 0x02	; 2
    1e9a:	31 05       	cpc	r19, r1
    1e9c:	f1 f0       	breq	.+60     	; 0x1eda <DIO_ES_tSetPortDirection+0x92>
    1e9e:	8b 81       	ldd	r24, Y+3	; 0x03
    1ea0:	9c 81       	ldd	r25, Y+4	; 0x04
    1ea2:	83 30       	cpi	r24, 0x03	; 3
    1ea4:	91 05       	cpc	r25, r1
    1ea6:	29 f1       	breq	.+74     	; 0x1ef2 <DIO_ES_tSetPortDirection+0xaa>
    1ea8:	30 c0       	rjmp	.+96     	; 0x1f0a <DIO_ES_tSetPortDirection+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortDirection == OUTPUT)
    1eaa:	8a 81       	ldd	r24, Y+2	; 0x02
    1eac:	81 30       	cpi	r24, 0x01	; 1
    1eae:	29 f4       	brne	.+10     	; 0x1eba <DIO_ES_tSetPortDirection+0x72>
			DDRA = 0xff;
    1eb0:	ea e3       	ldi	r30, 0x3A	; 58
    1eb2:	f0 e0       	ldi	r31, 0x00	; 0
    1eb4:	8f ef       	ldi	r24, 0xFF	; 255
    1eb6:	80 83       	st	Z, r24
    1eb8:	2b c0       	rjmp	.+86     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRA = 0x00;
    1eba:	ea e3       	ldi	r30, 0x3A	; 58
    1ebc:	f0 e0       	ldi	r31, 0x00	; 0
    1ebe:	10 82       	st	Z, r1
    1ec0:	27 c0       	rjmp	.+78     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortDirection == OUTPUT)
    1ec2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ec4:	81 30       	cpi	r24, 0x01	; 1
    1ec6:	29 f4       	brne	.+10     	; 0x1ed2 <DIO_ES_tSetPortDirection+0x8a>
			DDRB = 0xff;
    1ec8:	e7 e3       	ldi	r30, 0x37	; 55
    1eca:	f0 e0       	ldi	r31, 0x00	; 0
    1ecc:	8f ef       	ldi	r24, 0xFF	; 255
    1ece:	80 83       	st	Z, r24
    1ed0:	1f c0       	rjmp	.+62     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRB = 0x00;
    1ed2:	e7 e3       	ldi	r30, 0x37	; 55
    1ed4:	f0 e0       	ldi	r31, 0x00	; 0
    1ed6:	10 82       	st	Z, r1
    1ed8:	1b c0       	rjmp	.+54     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortDirection == OUTPUT)
    1eda:	8a 81       	ldd	r24, Y+2	; 0x02
    1edc:	81 30       	cpi	r24, 0x01	; 1
    1ede:	29 f4       	brne	.+10     	; 0x1eea <DIO_ES_tSetPortDirection+0xa2>
			DDRC = 0xff;
    1ee0:	e4 e3       	ldi	r30, 0x34	; 52
    1ee2:	f0 e0       	ldi	r31, 0x00	; 0
    1ee4:	8f ef       	ldi	r24, 0xFF	; 255
    1ee6:	80 83       	st	Z, r24
    1ee8:	13 c0       	rjmp	.+38     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRC = 0x00;
    1eea:	e4 e3       	ldi	r30, 0x34	; 52
    1eec:	f0 e0       	ldi	r31, 0x00	; 0
    1eee:	10 82       	st	Z, r1
    1ef0:	0f c0       	rjmp	.+30     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortDirection == OUTPUT)
    1ef2:	8a 81       	ldd	r24, Y+2	; 0x02
    1ef4:	81 30       	cpi	r24, 0x01	; 1
    1ef6:	29 f4       	brne	.+10     	; 0x1f02 <DIO_ES_tSetPortDirection+0xba>
			DDRD = 0xff;
    1ef8:	e1 e3       	ldi	r30, 0x31	; 49
    1efa:	f0 e0       	ldi	r31, 0x00	; 0
    1efc:	8f ef       	ldi	r24, 0xFF	; 255
    1efe:	80 83       	st	Z, r24
    1f00:	07 c0       	rjmp	.+14     	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		else
			DDRD = 0x00;
    1f02:	e1 e3       	ldi	r30, 0x31	; 49
    1f04:	f0 e0       	ldi	r31, 0x00	; 0
    1f06:	10 82       	st	Z, r1
    1f08:	03 c0       	rjmp	.+6      	; 0x1f10 <DIO_ES_tSetPortDirection+0xc8>
		break;
	default:
		return ES_NOT_OK;
    1f0a:	91 e0       	ldi	r25, 0x01	; 1
    1f0c:	9d 83       	std	Y+5, r25	; 0x05
    1f0e:	01 c0       	rjmp	.+2      	; 0x1f12 <DIO_ES_tSetPortDirection+0xca>
		break;
	}
	return ES_OK;
    1f10:	1d 82       	std	Y+5, r1	; 0x05
    1f12:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1f14:	0f 90       	pop	r0
    1f16:	0f 90       	pop	r0
    1f18:	0f 90       	pop	r0
    1f1a:	0f 90       	pop	r0
    1f1c:	0f 90       	pop	r0
    1f1e:	cf 91       	pop	r28
    1f20:	df 91       	pop	r29
    1f22:	08 95       	ret

00001f24 <DIO_ES_tSetPortValue>:



ES_t DIO_ES_tSetPortValue(DIO_U8_Port_Type copy_u8_PortId, u8 copy_u8_PortValue)
{
    1f24:	df 93       	push	r29
    1f26:	cf 93       	push	r28
    1f28:	00 d0       	rcall	.+0      	; 0x1f2a <DIO_ES_tSetPortValue+0x6>
    1f2a:	00 d0       	rcall	.+0      	; 0x1f2c <DIO_ES_tSetPortValue+0x8>
    1f2c:	0f 92       	push	r0
    1f2e:	cd b7       	in	r28, 0x3d	; 61
    1f30:	de b7       	in	r29, 0x3e	; 62
    1f32:	89 83       	std	Y+1, r24	; 0x01
    1f34:	6a 83       	std	Y+2, r22	; 0x02
	if((copy_u8_PortValue != HIGH) && (copy_u8_PortValue != LOW)){
    1f36:	8a 81       	ldd	r24, Y+2	; 0x02
    1f38:	81 30       	cpi	r24, 0x01	; 1
    1f3a:	31 f0       	breq	.+12     	; 0x1f48 <DIO_ES_tSetPortValue+0x24>
    1f3c:	8a 81       	ldd	r24, Y+2	; 0x02
    1f3e:	88 23       	and	r24, r24
    1f40:	19 f0       	breq	.+6      	; 0x1f48 <DIO_ES_tSetPortValue+0x24>
		return ES_NOT_OK;
    1f42:	21 e0       	ldi	r18, 0x01	; 1
    1f44:	2d 83       	std	Y+5, r18	; 0x05
    1f46:	53 c0       	rjmp	.+166    	; 0x1fee <DIO_ES_tSetPortValue+0xca>
	}
	switch(copy_u8_PortId){
    1f48:	89 81       	ldd	r24, Y+1	; 0x01
    1f4a:	28 2f       	mov	r18, r24
    1f4c:	30 e0       	ldi	r19, 0x00	; 0
    1f4e:	3c 83       	std	Y+4, r19	; 0x04
    1f50:	2b 83       	std	Y+3, r18	; 0x03
    1f52:	8b 81       	ldd	r24, Y+3	; 0x03
    1f54:	9c 81       	ldd	r25, Y+4	; 0x04
    1f56:	81 30       	cpi	r24, 0x01	; 1
    1f58:	91 05       	cpc	r25, r1
    1f5a:	09 f1       	breq	.+66     	; 0x1f9e <DIO_ES_tSetPortValue+0x7a>
    1f5c:	2b 81       	ldd	r18, Y+3	; 0x03
    1f5e:	3c 81       	ldd	r19, Y+4	; 0x04
    1f60:	22 30       	cpi	r18, 0x02	; 2
    1f62:	31 05       	cpc	r19, r1
    1f64:	2c f4       	brge	.+10     	; 0x1f70 <DIO_ES_tSetPortValue+0x4c>
    1f66:	8b 81       	ldd	r24, Y+3	; 0x03
    1f68:	9c 81       	ldd	r25, Y+4	; 0x04
    1f6a:	00 97       	sbiw	r24, 0x00	; 0
    1f6c:	61 f0       	breq	.+24     	; 0x1f86 <DIO_ES_tSetPortValue+0x62>
    1f6e:	3b c0       	rjmp	.+118    	; 0x1fe6 <DIO_ES_tSetPortValue+0xc2>
    1f70:	2b 81       	ldd	r18, Y+3	; 0x03
    1f72:	3c 81       	ldd	r19, Y+4	; 0x04
    1f74:	22 30       	cpi	r18, 0x02	; 2
    1f76:	31 05       	cpc	r19, r1
    1f78:	f1 f0       	breq	.+60     	; 0x1fb6 <DIO_ES_tSetPortValue+0x92>
    1f7a:	8b 81       	ldd	r24, Y+3	; 0x03
    1f7c:	9c 81       	ldd	r25, Y+4	; 0x04
    1f7e:	83 30       	cpi	r24, 0x03	; 3
    1f80:	91 05       	cpc	r25, r1
    1f82:	29 f1       	breq	.+74     	; 0x1fce <DIO_ES_tSetPortValue+0xaa>
    1f84:	30 c0       	rjmp	.+96     	; 0x1fe6 <DIO_ES_tSetPortValue+0xc2>
	case DIO_U8_PORT_A:
		if(copy_u8_PortValue == HIGH)
    1f86:	8a 81       	ldd	r24, Y+2	; 0x02
    1f88:	81 30       	cpi	r24, 0x01	; 1
    1f8a:	29 f4       	brne	.+10     	; 0x1f96 <DIO_ES_tSetPortValue+0x72>
			PORTA = 0xff;
    1f8c:	eb e3       	ldi	r30, 0x3B	; 59
    1f8e:	f0 e0       	ldi	r31, 0x00	; 0
    1f90:	8f ef       	ldi	r24, 0xFF	; 255
    1f92:	80 83       	st	Z, r24
    1f94:	2b c0       	rjmp	.+86     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		else
			PORTA = 0x00;
    1f96:	eb e3       	ldi	r30, 0x3B	; 59
    1f98:	f0 e0       	ldi	r31, 0x00	; 0
    1f9a:	10 82       	st	Z, r1
    1f9c:	27 c0       	rjmp	.+78     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_B:
		if(copy_u8_PortValue == HIGH)
    1f9e:	8a 81       	ldd	r24, Y+2	; 0x02
    1fa0:	81 30       	cpi	r24, 0x01	; 1
    1fa2:	29 f4       	brne	.+10     	; 0x1fae <DIO_ES_tSetPortValue+0x8a>
			PORTB = 0xff;
    1fa4:	e8 e3       	ldi	r30, 0x38	; 56
    1fa6:	f0 e0       	ldi	r31, 0x00	; 0
    1fa8:	8f ef       	ldi	r24, 0xFF	; 255
    1faa:	80 83       	st	Z, r24
    1fac:	1f c0       	rjmp	.+62     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		else
			PORTB = 0x00;
    1fae:	e8 e3       	ldi	r30, 0x38	; 56
    1fb0:	f0 e0       	ldi	r31, 0x00	; 0
    1fb2:	10 82       	st	Z, r1
    1fb4:	1b c0       	rjmp	.+54     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_C:
		if(copy_u8_PortValue == HIGH)
    1fb6:	8a 81       	ldd	r24, Y+2	; 0x02
    1fb8:	81 30       	cpi	r24, 0x01	; 1
    1fba:	29 f4       	brne	.+10     	; 0x1fc6 <DIO_ES_tSetPortValue+0xa2>
			PORTC = 0xff;
    1fbc:	e5 e3       	ldi	r30, 0x35	; 53
    1fbe:	f0 e0       	ldi	r31, 0x00	; 0
    1fc0:	8f ef       	ldi	r24, 0xFF	; 255
    1fc2:	80 83       	st	Z, r24
    1fc4:	13 c0       	rjmp	.+38     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		else
			PORTC = 0x00;
    1fc6:	e5 e3       	ldi	r30, 0x35	; 53
    1fc8:	f0 e0       	ldi	r31, 0x00	; 0
    1fca:	10 82       	st	Z, r1
    1fcc:	0f c0       	rjmp	.+30     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		break;
	case DIO_U8_PORT_D:
		if(copy_u8_PortValue == HIGH)
    1fce:	8a 81       	ldd	r24, Y+2	; 0x02
    1fd0:	81 30       	cpi	r24, 0x01	; 1
    1fd2:	29 f4       	brne	.+10     	; 0x1fde <DIO_ES_tSetPortValue+0xba>
			PORTD = 0xff;
    1fd4:	e2 e3       	ldi	r30, 0x32	; 50
    1fd6:	f0 e0       	ldi	r31, 0x00	; 0
    1fd8:	8f ef       	ldi	r24, 0xFF	; 255
    1fda:	80 83       	st	Z, r24
    1fdc:	07 c0       	rjmp	.+14     	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		else
			PORTD = 0x00;
    1fde:	e2 e3       	ldi	r30, 0x32	; 50
    1fe0:	f0 e0       	ldi	r31, 0x00	; 0
    1fe2:	10 82       	st	Z, r1
    1fe4:	03 c0       	rjmp	.+6      	; 0x1fec <DIO_ES_tSetPortValue+0xc8>
		break;
	default:
		return ES_NOT_OK;
    1fe6:	91 e0       	ldi	r25, 0x01	; 1
    1fe8:	9d 83       	std	Y+5, r25	; 0x05
    1fea:	01 c0       	rjmp	.+2      	; 0x1fee <DIO_ES_tSetPortValue+0xca>
		break;
	}
	return ES_OK;
    1fec:	1d 82       	std	Y+5, r1	; 0x05
    1fee:	8d 81       	ldd	r24, Y+5	; 0x05
}
    1ff0:	0f 90       	pop	r0
    1ff2:	0f 90       	pop	r0
    1ff4:	0f 90       	pop	r0
    1ff6:	0f 90       	pop	r0
    1ff8:	0f 90       	pop	r0
    1ffa:	cf 91       	pop	r28
    1ffc:	df 91       	pop	r29
    1ffe:	08 95       	ret

00002000 <DIO_ES_tTOGPin>:
/*
 * DIO_ES_tTOGPin is used to Toggle a specific pin
 */

ES_t DIO_ES_tTOGPin(DIO_U8_Port_Type copy_u8_PortId, DIO_U8_Pin_Type copy_u8_PinId)
{
    2000:	df 93       	push	r29
    2002:	cf 93       	push	r28
    2004:	00 d0       	rcall	.+0      	; 0x2006 <DIO_ES_tTOGPin+0x6>
    2006:	0f 92       	push	r0
    2008:	cd b7       	in	r28, 0x3d	; 61
    200a:	de b7       	in	r29, 0x3e	; 62
    200c:	89 83       	std	Y+1, r24	; 0x01
    200e:	6a 83       	std	Y+2, r22	; 0x02
	if(copy_u8_PinId > PIN_LIMIT){
    2010:	8a 81       	ldd	r24, Y+2	; 0x02
    2012:	88 30       	cpi	r24, 0x08	; 8
    2014:	18 f0       	brcs	.+6      	; 0x201c <DIO_ES_tTOGPin+0x1c>
		return ES_NOT_OK;
    2016:	81 e0       	ldi	r24, 0x01	; 1
    2018:	8b 83       	std	Y+3, r24	; 0x03
    201a:	60 c0       	rjmp	.+192    	; 0x20dc <DIO_ES_tTOGPin+0xdc>
	}
	if(copy_u8_PortId == DIO_U8_PORT_A){
    201c:	89 81       	ldd	r24, Y+1	; 0x01
    201e:	88 23       	and	r24, r24
    2020:	a1 f4       	brne	.+40     	; 0x204a <DIO_ES_tTOGPin+0x4a>
		TOG_BIT(PORTA,copy_u8_PinId);
    2022:	ab e3       	ldi	r26, 0x3B	; 59
    2024:	b0 e0       	ldi	r27, 0x00	; 0
    2026:	eb e3       	ldi	r30, 0x3B	; 59
    2028:	f0 e0       	ldi	r31, 0x00	; 0
    202a:	80 81       	ld	r24, Z
    202c:	48 2f       	mov	r20, r24
    202e:	8a 81       	ldd	r24, Y+2	; 0x02
    2030:	28 2f       	mov	r18, r24
    2032:	30 e0       	ldi	r19, 0x00	; 0
    2034:	81 e0       	ldi	r24, 0x01	; 1
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	02 2e       	mov	r0, r18
    203a:	02 c0       	rjmp	.+4      	; 0x2040 <DIO_ES_tTOGPin+0x40>
    203c:	88 0f       	add	r24, r24
    203e:	99 1f       	adc	r25, r25
    2040:	0a 94       	dec	r0
    2042:	e2 f7       	brpl	.-8      	; 0x203c <DIO_ES_tTOGPin+0x3c>
    2044:	84 27       	eor	r24, r20
    2046:	8c 93       	st	X, r24
    2048:	48 c0       	rjmp	.+144    	; 0x20da <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_B){
    204a:	89 81       	ldd	r24, Y+1	; 0x01
    204c:	81 30       	cpi	r24, 0x01	; 1
    204e:	a1 f4       	brne	.+40     	; 0x2078 <DIO_ES_tTOGPin+0x78>
		TOG_BIT(PORTB,copy_u8_PinId);
    2050:	a8 e3       	ldi	r26, 0x38	; 56
    2052:	b0 e0       	ldi	r27, 0x00	; 0
    2054:	e8 e3       	ldi	r30, 0x38	; 56
    2056:	f0 e0       	ldi	r31, 0x00	; 0
    2058:	80 81       	ld	r24, Z
    205a:	48 2f       	mov	r20, r24
    205c:	8a 81       	ldd	r24, Y+2	; 0x02
    205e:	28 2f       	mov	r18, r24
    2060:	30 e0       	ldi	r19, 0x00	; 0
    2062:	81 e0       	ldi	r24, 0x01	; 1
    2064:	90 e0       	ldi	r25, 0x00	; 0
    2066:	02 2e       	mov	r0, r18
    2068:	02 c0       	rjmp	.+4      	; 0x206e <DIO_ES_tTOGPin+0x6e>
    206a:	88 0f       	add	r24, r24
    206c:	99 1f       	adc	r25, r25
    206e:	0a 94       	dec	r0
    2070:	e2 f7       	brpl	.-8      	; 0x206a <DIO_ES_tTOGPin+0x6a>
    2072:	84 27       	eor	r24, r20
    2074:	8c 93       	st	X, r24
    2076:	31 c0       	rjmp	.+98     	; 0x20da <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_C){
    2078:	89 81       	ldd	r24, Y+1	; 0x01
    207a:	82 30       	cpi	r24, 0x02	; 2
    207c:	a1 f4       	brne	.+40     	; 0x20a6 <DIO_ES_tTOGPin+0xa6>
		TOG_BIT(PORTC,copy_u8_PinId);
    207e:	a5 e3       	ldi	r26, 0x35	; 53
    2080:	b0 e0       	ldi	r27, 0x00	; 0
    2082:	e5 e3       	ldi	r30, 0x35	; 53
    2084:	f0 e0       	ldi	r31, 0x00	; 0
    2086:	80 81       	ld	r24, Z
    2088:	48 2f       	mov	r20, r24
    208a:	8a 81       	ldd	r24, Y+2	; 0x02
    208c:	28 2f       	mov	r18, r24
    208e:	30 e0       	ldi	r19, 0x00	; 0
    2090:	81 e0       	ldi	r24, 0x01	; 1
    2092:	90 e0       	ldi	r25, 0x00	; 0
    2094:	02 2e       	mov	r0, r18
    2096:	02 c0       	rjmp	.+4      	; 0x209c <DIO_ES_tTOGPin+0x9c>
    2098:	88 0f       	add	r24, r24
    209a:	99 1f       	adc	r25, r25
    209c:	0a 94       	dec	r0
    209e:	e2 f7       	brpl	.-8      	; 0x2098 <DIO_ES_tTOGPin+0x98>
    20a0:	84 27       	eor	r24, r20
    20a2:	8c 93       	st	X, r24
    20a4:	1a c0       	rjmp	.+52     	; 0x20da <DIO_ES_tTOGPin+0xda>
	}else if(copy_u8_PortId == DIO_U8_PORT_D){
    20a6:	89 81       	ldd	r24, Y+1	; 0x01
    20a8:	83 30       	cpi	r24, 0x03	; 3
    20aa:	a1 f4       	brne	.+40     	; 0x20d4 <DIO_ES_tTOGPin+0xd4>
		TOG_BIT(PORTD,copy_u8_PinId);
    20ac:	a2 e3       	ldi	r26, 0x32	; 50
    20ae:	b0 e0       	ldi	r27, 0x00	; 0
    20b0:	e2 e3       	ldi	r30, 0x32	; 50
    20b2:	f0 e0       	ldi	r31, 0x00	; 0
    20b4:	80 81       	ld	r24, Z
    20b6:	48 2f       	mov	r20, r24
    20b8:	8a 81       	ldd	r24, Y+2	; 0x02
    20ba:	28 2f       	mov	r18, r24
    20bc:	30 e0       	ldi	r19, 0x00	; 0
    20be:	81 e0       	ldi	r24, 0x01	; 1
    20c0:	90 e0       	ldi	r25, 0x00	; 0
    20c2:	02 2e       	mov	r0, r18
    20c4:	02 c0       	rjmp	.+4      	; 0x20ca <DIO_ES_tTOGPin+0xca>
    20c6:	88 0f       	add	r24, r24
    20c8:	99 1f       	adc	r25, r25
    20ca:	0a 94       	dec	r0
    20cc:	e2 f7       	brpl	.-8      	; 0x20c6 <DIO_ES_tTOGPin+0xc6>
    20ce:	84 27       	eor	r24, r20
    20d0:	8c 93       	st	X, r24
    20d2:	03 c0       	rjmp	.+6      	; 0x20da <DIO_ES_tTOGPin+0xda>
	}else{
		return ES_NOT_OK;
    20d4:	81 e0       	ldi	r24, 0x01	; 1
    20d6:	8b 83       	std	Y+3, r24	; 0x03
    20d8:	01 c0       	rjmp	.+2      	; 0x20dc <DIO_ES_tTOGPin+0xdc>
	}
	return ES_OK;
    20da:	1b 82       	std	Y+3, r1	; 0x03
    20dc:	8b 81       	ldd	r24, Y+3	; 0x03
}
    20de:	0f 90       	pop	r0
    20e0:	0f 90       	pop	r0
    20e2:	0f 90       	pop	r0
    20e4:	cf 91       	pop	r28
    20e6:	df 91       	pop	r29
    20e8:	08 95       	ret

000020ea <DIO_ES_tInit>:




ES_t DIO_ES_tInit(void)
{
    20ea:	df 93       	push	r29
    20ec:	cf 93       	push	r28
    20ee:	00 d0       	rcall	.+0      	; 0x20f0 <DIO_ES_tInit+0x6>
    20f0:	cd b7       	in	r28, 0x3d	; 61
    20f2:	de b7       	in	r29, 0x3e	; 62
	int i = 0;
    20f4:	1a 82       	std	Y+2, r1	; 0x02
    20f6:	19 82       	std	Y+1, r1	; 0x01
	for(i=0 ; i<PIN_COUNT ; i++){
    20f8:	1a 82       	std	Y+2, r1	; 0x02
    20fa:	19 82       	std	Y+1, r1	; 0x01
    20fc:	a3 c2       	rjmp	.+1350   	; 0x2644 <DIO_ES_tInit+0x55a>
		if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_A){
    20fe:	89 81       	ldd	r24, Y+1	; 0x01
    2100:	9a 81       	ldd	r25, Y+2	; 0x02
    2102:	88 0f       	add	r24, r24
    2104:	99 1f       	adc	r25, r25
    2106:	88 0f       	add	r24, r24
    2108:	99 1f       	adc	r25, r25
    210a:	fc 01       	movw	r30, r24
    210c:	e7 59       	subi	r30, 0x97	; 151
    210e:	ff 4f       	sbci	r31, 0xFF	; 255
    2110:	80 81       	ld	r24, Z
    2112:	88 23       	and	r24, r24
    2114:	09 f0       	breq	.+2      	; 0x2118 <DIO_ES_tInit+0x2e>
    2116:	9b c0       	rjmp	.+310    	; 0x224e <DIO_ES_tInit+0x164>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2118:	89 81       	ldd	r24, Y+1	; 0x01
    211a:	9a 81       	ldd	r25, Y+2	; 0x02
    211c:	88 0f       	add	r24, r24
    211e:	99 1f       	adc	r25, r25
    2120:	01 96       	adiw	r24, 0x01	; 1
    2122:	88 0f       	add	r24, r24
    2124:	99 1f       	adc	r25, r25
    2126:	fc 01       	movw	r30, r24
    2128:	e7 59       	subi	r30, 0x97	; 151
    212a:	ff 4f       	sbci	r31, 0xFF	; 255
    212c:	80 81       	ld	r24, Z
    212e:	81 30       	cpi	r24, 0x01	; 1
    2130:	e9 f4       	brne	.+58     	; 0x216c <DIO_ES_tInit+0x82>
				SET_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    2132:	aa e3       	ldi	r26, 0x3A	; 58
    2134:	b0 e0       	ldi	r27, 0x00	; 0
    2136:	ea e3       	ldi	r30, 0x3A	; 58
    2138:	f0 e0       	ldi	r31, 0x00	; 0
    213a:	80 81       	ld	r24, Z
    213c:	48 2f       	mov	r20, r24
    213e:	89 81       	ldd	r24, Y+1	; 0x01
    2140:	9a 81       	ldd	r25, Y+2	; 0x02
    2142:	88 0f       	add	r24, r24
    2144:	99 1f       	adc	r25, r25
    2146:	88 0f       	add	r24, r24
    2148:	99 1f       	adc	r25, r25
    214a:	fc 01       	movw	r30, r24
    214c:	e6 59       	subi	r30, 0x96	; 150
    214e:	ff 4f       	sbci	r31, 0xFF	; 255
    2150:	80 81       	ld	r24, Z
    2152:	28 2f       	mov	r18, r24
    2154:	30 e0       	ldi	r19, 0x00	; 0
    2156:	81 e0       	ldi	r24, 0x01	; 1
    2158:	90 e0       	ldi	r25, 0x00	; 0
    215a:	02 2e       	mov	r0, r18
    215c:	02 c0       	rjmp	.+4      	; 0x2162 <DIO_ES_tInit+0x78>
    215e:	88 0f       	add	r24, r24
    2160:	99 1f       	adc	r25, r25
    2162:	0a 94       	dec	r0
    2164:	e2 f7       	brpl	.-8      	; 0x215e <DIO_ES_tInit+0x74>
    2166:	84 2b       	or	r24, r20
    2168:	8c 93       	st	X, r24
    216a:	67 c2       	rjmp	.+1230   	; 0x263a <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRA,Dio_CfgPinsArray[i].Pin);
    216c:	aa e3       	ldi	r26, 0x3A	; 58
    216e:	b0 e0       	ldi	r27, 0x00	; 0
    2170:	ea e3       	ldi	r30, 0x3A	; 58
    2172:	f0 e0       	ldi	r31, 0x00	; 0
    2174:	80 81       	ld	r24, Z
    2176:	48 2f       	mov	r20, r24
    2178:	89 81       	ldd	r24, Y+1	; 0x01
    217a:	9a 81       	ldd	r25, Y+2	; 0x02
    217c:	88 0f       	add	r24, r24
    217e:	99 1f       	adc	r25, r25
    2180:	88 0f       	add	r24, r24
    2182:	99 1f       	adc	r25, r25
    2184:	fc 01       	movw	r30, r24
    2186:	e6 59       	subi	r30, 0x96	; 150
    2188:	ff 4f       	sbci	r31, 0xFF	; 255
    218a:	80 81       	ld	r24, Z
    218c:	28 2f       	mov	r18, r24
    218e:	30 e0       	ldi	r19, 0x00	; 0
    2190:	81 e0       	ldi	r24, 0x01	; 1
    2192:	90 e0       	ldi	r25, 0x00	; 0
    2194:	02 2e       	mov	r0, r18
    2196:	02 c0       	rjmp	.+4      	; 0x219c <DIO_ES_tInit+0xb2>
    2198:	88 0f       	add	r24, r24
    219a:	99 1f       	adc	r25, r25
    219c:	0a 94       	dec	r0
    219e:	e2 f7       	brpl	.-8      	; 0x2198 <DIO_ES_tInit+0xae>
    21a0:	80 95       	com	r24
    21a2:	84 23       	and	r24, r20
    21a4:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    21a6:	89 81       	ldd	r24, Y+1	; 0x01
    21a8:	9a 81       	ldd	r25, Y+2	; 0x02
    21aa:	88 0f       	add	r24, r24
    21ac:	99 1f       	adc	r25, r25
    21ae:	88 0f       	add	r24, r24
    21b0:	99 1f       	adc	r25, r25
    21b2:	fc 01       	movw	r30, r24
    21b4:	e4 59       	subi	r30, 0x94	; 148
    21b6:	ff 4f       	sbci	r31, 0xFF	; 255
    21b8:	80 81       	ld	r24, Z
    21ba:	81 30       	cpi	r24, 0x01	; 1
    21bc:	e9 f4       	brne	.+58     	; 0x21f8 <DIO_ES_tInit+0x10e>
					SET_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    21be:	ab e3       	ldi	r26, 0x3B	; 59
    21c0:	b0 e0       	ldi	r27, 0x00	; 0
    21c2:	eb e3       	ldi	r30, 0x3B	; 59
    21c4:	f0 e0       	ldi	r31, 0x00	; 0
    21c6:	80 81       	ld	r24, Z
    21c8:	48 2f       	mov	r20, r24
    21ca:	89 81       	ldd	r24, Y+1	; 0x01
    21cc:	9a 81       	ldd	r25, Y+2	; 0x02
    21ce:	88 0f       	add	r24, r24
    21d0:	99 1f       	adc	r25, r25
    21d2:	88 0f       	add	r24, r24
    21d4:	99 1f       	adc	r25, r25
    21d6:	fc 01       	movw	r30, r24
    21d8:	e6 59       	subi	r30, 0x96	; 150
    21da:	ff 4f       	sbci	r31, 0xFF	; 255
    21dc:	80 81       	ld	r24, Z
    21de:	28 2f       	mov	r18, r24
    21e0:	30 e0       	ldi	r19, 0x00	; 0
    21e2:	81 e0       	ldi	r24, 0x01	; 1
    21e4:	90 e0       	ldi	r25, 0x00	; 0
    21e6:	02 2e       	mov	r0, r18
    21e8:	02 c0       	rjmp	.+4      	; 0x21ee <DIO_ES_tInit+0x104>
    21ea:	88 0f       	add	r24, r24
    21ec:	99 1f       	adc	r25, r25
    21ee:	0a 94       	dec	r0
    21f0:	e2 f7       	brpl	.-8      	; 0x21ea <DIO_ES_tInit+0x100>
    21f2:	84 2b       	or	r24, r20
    21f4:	8c 93       	st	X, r24
    21f6:	21 c2       	rjmp	.+1090   	; 0x263a <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    21f8:	89 81       	ldd	r24, Y+1	; 0x01
    21fa:	9a 81       	ldd	r25, Y+2	; 0x02
    21fc:	88 0f       	add	r24, r24
    21fe:	99 1f       	adc	r25, r25
    2200:	88 0f       	add	r24, r24
    2202:	99 1f       	adc	r25, r25
    2204:	fc 01       	movw	r30, r24
    2206:	e4 59       	subi	r30, 0x94	; 148
    2208:	ff 4f       	sbci	r31, 0xFF	; 255
    220a:	80 81       	ld	r24, Z
    220c:	88 23       	and	r24, r24
    220e:	09 f0       	breq	.+2      	; 0x2212 <DIO_ES_tInit+0x128>
    2210:	14 c2       	rjmp	.+1064   	; 0x263a <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2212:	ab e3       	ldi	r26, 0x3B	; 59
    2214:	b0 e0       	ldi	r27, 0x00	; 0
    2216:	eb e3       	ldi	r30, 0x3B	; 59
    2218:	f0 e0       	ldi	r31, 0x00	; 0
    221a:	80 81       	ld	r24, Z
    221c:	48 2f       	mov	r20, r24
    221e:	89 81       	ldd	r24, Y+1	; 0x01
    2220:	9a 81       	ldd	r25, Y+2	; 0x02
    2222:	88 0f       	add	r24, r24
    2224:	99 1f       	adc	r25, r25
    2226:	88 0f       	add	r24, r24
    2228:	99 1f       	adc	r25, r25
    222a:	fc 01       	movw	r30, r24
    222c:	e6 59       	subi	r30, 0x96	; 150
    222e:	ff 4f       	sbci	r31, 0xFF	; 255
    2230:	80 81       	ld	r24, Z
    2232:	28 2f       	mov	r18, r24
    2234:	30 e0       	ldi	r19, 0x00	; 0
    2236:	81 e0       	ldi	r24, 0x01	; 1
    2238:	90 e0       	ldi	r25, 0x00	; 0
    223a:	02 2e       	mov	r0, r18
    223c:	02 c0       	rjmp	.+4      	; 0x2242 <DIO_ES_tInit+0x158>
    223e:	88 0f       	add	r24, r24
    2240:	99 1f       	adc	r25, r25
    2242:	0a 94       	dec	r0
    2244:	e2 f7       	brpl	.-8      	; 0x223e <DIO_ES_tInit+0x154>
    2246:	80 95       	com	r24
    2248:	84 23       	and	r24, r20
    224a:	8c 93       	st	X, r24
    224c:	f6 c1       	rjmp	.+1004   	; 0x263a <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_B){
    224e:	89 81       	ldd	r24, Y+1	; 0x01
    2250:	9a 81       	ldd	r25, Y+2	; 0x02
    2252:	88 0f       	add	r24, r24
    2254:	99 1f       	adc	r25, r25
    2256:	88 0f       	add	r24, r24
    2258:	99 1f       	adc	r25, r25
    225a:	fc 01       	movw	r30, r24
    225c:	e7 59       	subi	r30, 0x97	; 151
    225e:	ff 4f       	sbci	r31, 0xFF	; 255
    2260:	80 81       	ld	r24, Z
    2262:	81 30       	cpi	r24, 0x01	; 1
    2264:	09 f0       	breq	.+2      	; 0x2268 <DIO_ES_tInit+0x17e>
    2266:	9b c0       	rjmp	.+310    	; 0x239e <DIO_ES_tInit+0x2b4>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2268:	89 81       	ldd	r24, Y+1	; 0x01
    226a:	9a 81       	ldd	r25, Y+2	; 0x02
    226c:	88 0f       	add	r24, r24
    226e:	99 1f       	adc	r25, r25
    2270:	01 96       	adiw	r24, 0x01	; 1
    2272:	88 0f       	add	r24, r24
    2274:	99 1f       	adc	r25, r25
    2276:	fc 01       	movw	r30, r24
    2278:	e7 59       	subi	r30, 0x97	; 151
    227a:	ff 4f       	sbci	r31, 0xFF	; 255
    227c:	80 81       	ld	r24, Z
    227e:	81 30       	cpi	r24, 0x01	; 1
    2280:	e9 f4       	brne	.+58     	; 0x22bc <DIO_ES_tInit+0x1d2>
				SET_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    2282:	a7 e3       	ldi	r26, 0x37	; 55
    2284:	b0 e0       	ldi	r27, 0x00	; 0
    2286:	e7 e3       	ldi	r30, 0x37	; 55
    2288:	f0 e0       	ldi	r31, 0x00	; 0
    228a:	80 81       	ld	r24, Z
    228c:	48 2f       	mov	r20, r24
    228e:	89 81       	ldd	r24, Y+1	; 0x01
    2290:	9a 81       	ldd	r25, Y+2	; 0x02
    2292:	88 0f       	add	r24, r24
    2294:	99 1f       	adc	r25, r25
    2296:	88 0f       	add	r24, r24
    2298:	99 1f       	adc	r25, r25
    229a:	fc 01       	movw	r30, r24
    229c:	e6 59       	subi	r30, 0x96	; 150
    229e:	ff 4f       	sbci	r31, 0xFF	; 255
    22a0:	80 81       	ld	r24, Z
    22a2:	28 2f       	mov	r18, r24
    22a4:	30 e0       	ldi	r19, 0x00	; 0
    22a6:	81 e0       	ldi	r24, 0x01	; 1
    22a8:	90 e0       	ldi	r25, 0x00	; 0
    22aa:	02 2e       	mov	r0, r18
    22ac:	02 c0       	rjmp	.+4      	; 0x22b2 <DIO_ES_tInit+0x1c8>
    22ae:	88 0f       	add	r24, r24
    22b0:	99 1f       	adc	r25, r25
    22b2:	0a 94       	dec	r0
    22b4:	e2 f7       	brpl	.-8      	; 0x22ae <DIO_ES_tInit+0x1c4>
    22b6:	84 2b       	or	r24, r20
    22b8:	8c 93       	st	X, r24
    22ba:	bf c1       	rjmp	.+894    	; 0x263a <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRB,Dio_CfgPinsArray[i].Pin);
    22bc:	a7 e3       	ldi	r26, 0x37	; 55
    22be:	b0 e0       	ldi	r27, 0x00	; 0
    22c0:	e7 e3       	ldi	r30, 0x37	; 55
    22c2:	f0 e0       	ldi	r31, 0x00	; 0
    22c4:	80 81       	ld	r24, Z
    22c6:	48 2f       	mov	r20, r24
    22c8:	89 81       	ldd	r24, Y+1	; 0x01
    22ca:	9a 81       	ldd	r25, Y+2	; 0x02
    22cc:	88 0f       	add	r24, r24
    22ce:	99 1f       	adc	r25, r25
    22d0:	88 0f       	add	r24, r24
    22d2:	99 1f       	adc	r25, r25
    22d4:	fc 01       	movw	r30, r24
    22d6:	e6 59       	subi	r30, 0x96	; 150
    22d8:	ff 4f       	sbci	r31, 0xFF	; 255
    22da:	80 81       	ld	r24, Z
    22dc:	28 2f       	mov	r18, r24
    22de:	30 e0       	ldi	r19, 0x00	; 0
    22e0:	81 e0       	ldi	r24, 0x01	; 1
    22e2:	90 e0       	ldi	r25, 0x00	; 0
    22e4:	02 2e       	mov	r0, r18
    22e6:	02 c0       	rjmp	.+4      	; 0x22ec <DIO_ES_tInit+0x202>
    22e8:	88 0f       	add	r24, r24
    22ea:	99 1f       	adc	r25, r25
    22ec:	0a 94       	dec	r0
    22ee:	e2 f7       	brpl	.-8      	; 0x22e8 <DIO_ES_tInit+0x1fe>
    22f0:	80 95       	com	r24
    22f2:	84 23       	and	r24, r20
    22f4:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    22f6:	89 81       	ldd	r24, Y+1	; 0x01
    22f8:	9a 81       	ldd	r25, Y+2	; 0x02
    22fa:	88 0f       	add	r24, r24
    22fc:	99 1f       	adc	r25, r25
    22fe:	88 0f       	add	r24, r24
    2300:	99 1f       	adc	r25, r25
    2302:	fc 01       	movw	r30, r24
    2304:	e4 59       	subi	r30, 0x94	; 148
    2306:	ff 4f       	sbci	r31, 0xFF	; 255
    2308:	80 81       	ld	r24, Z
    230a:	81 30       	cpi	r24, 0x01	; 1
    230c:	e9 f4       	brne	.+58     	; 0x2348 <DIO_ES_tInit+0x25e>
					SET_BIT(PORTB,Dio_CfgPinsArray[i].Pin);
    230e:	a8 e3       	ldi	r26, 0x38	; 56
    2310:	b0 e0       	ldi	r27, 0x00	; 0
    2312:	e8 e3       	ldi	r30, 0x38	; 56
    2314:	f0 e0       	ldi	r31, 0x00	; 0
    2316:	80 81       	ld	r24, Z
    2318:	48 2f       	mov	r20, r24
    231a:	89 81       	ldd	r24, Y+1	; 0x01
    231c:	9a 81       	ldd	r25, Y+2	; 0x02
    231e:	88 0f       	add	r24, r24
    2320:	99 1f       	adc	r25, r25
    2322:	88 0f       	add	r24, r24
    2324:	99 1f       	adc	r25, r25
    2326:	fc 01       	movw	r30, r24
    2328:	e6 59       	subi	r30, 0x96	; 150
    232a:	ff 4f       	sbci	r31, 0xFF	; 255
    232c:	80 81       	ld	r24, Z
    232e:	28 2f       	mov	r18, r24
    2330:	30 e0       	ldi	r19, 0x00	; 0
    2332:	81 e0       	ldi	r24, 0x01	; 1
    2334:	90 e0       	ldi	r25, 0x00	; 0
    2336:	02 2e       	mov	r0, r18
    2338:	02 c0       	rjmp	.+4      	; 0x233e <DIO_ES_tInit+0x254>
    233a:	88 0f       	add	r24, r24
    233c:	99 1f       	adc	r25, r25
    233e:	0a 94       	dec	r0
    2340:	e2 f7       	brpl	.-8      	; 0x233a <DIO_ES_tInit+0x250>
    2342:	84 2b       	or	r24, r20
    2344:	8c 93       	st	X, r24
    2346:	79 c1       	rjmp	.+754    	; 0x263a <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2348:	89 81       	ldd	r24, Y+1	; 0x01
    234a:	9a 81       	ldd	r25, Y+2	; 0x02
    234c:	88 0f       	add	r24, r24
    234e:	99 1f       	adc	r25, r25
    2350:	88 0f       	add	r24, r24
    2352:	99 1f       	adc	r25, r25
    2354:	fc 01       	movw	r30, r24
    2356:	e4 59       	subi	r30, 0x94	; 148
    2358:	ff 4f       	sbci	r31, 0xFF	; 255
    235a:	80 81       	ld	r24, Z
    235c:	88 23       	and	r24, r24
    235e:	09 f0       	breq	.+2      	; 0x2362 <DIO_ES_tInit+0x278>
    2360:	6c c1       	rjmp	.+728    	; 0x263a <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2362:	ab e3       	ldi	r26, 0x3B	; 59
    2364:	b0 e0       	ldi	r27, 0x00	; 0
    2366:	eb e3       	ldi	r30, 0x3B	; 59
    2368:	f0 e0       	ldi	r31, 0x00	; 0
    236a:	80 81       	ld	r24, Z
    236c:	48 2f       	mov	r20, r24
    236e:	89 81       	ldd	r24, Y+1	; 0x01
    2370:	9a 81       	ldd	r25, Y+2	; 0x02
    2372:	88 0f       	add	r24, r24
    2374:	99 1f       	adc	r25, r25
    2376:	88 0f       	add	r24, r24
    2378:	99 1f       	adc	r25, r25
    237a:	fc 01       	movw	r30, r24
    237c:	e6 59       	subi	r30, 0x96	; 150
    237e:	ff 4f       	sbci	r31, 0xFF	; 255
    2380:	80 81       	ld	r24, Z
    2382:	28 2f       	mov	r18, r24
    2384:	30 e0       	ldi	r19, 0x00	; 0
    2386:	81 e0       	ldi	r24, 0x01	; 1
    2388:	90 e0       	ldi	r25, 0x00	; 0
    238a:	02 2e       	mov	r0, r18
    238c:	02 c0       	rjmp	.+4      	; 0x2392 <DIO_ES_tInit+0x2a8>
    238e:	88 0f       	add	r24, r24
    2390:	99 1f       	adc	r25, r25
    2392:	0a 94       	dec	r0
    2394:	e2 f7       	brpl	.-8      	; 0x238e <DIO_ES_tInit+0x2a4>
    2396:	80 95       	com	r24
    2398:	84 23       	and	r24, r20
    239a:	8c 93       	st	X, r24
    239c:	4e c1       	rjmp	.+668    	; 0x263a <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_C){
    239e:	89 81       	ldd	r24, Y+1	; 0x01
    23a0:	9a 81       	ldd	r25, Y+2	; 0x02
    23a2:	88 0f       	add	r24, r24
    23a4:	99 1f       	adc	r25, r25
    23a6:	88 0f       	add	r24, r24
    23a8:	99 1f       	adc	r25, r25
    23aa:	fc 01       	movw	r30, r24
    23ac:	e7 59       	subi	r30, 0x97	; 151
    23ae:	ff 4f       	sbci	r31, 0xFF	; 255
    23b0:	80 81       	ld	r24, Z
    23b2:	82 30       	cpi	r24, 0x02	; 2
    23b4:	09 f0       	breq	.+2      	; 0x23b8 <DIO_ES_tInit+0x2ce>
    23b6:	9b c0       	rjmp	.+310    	; 0x24ee <DIO_ES_tInit+0x404>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    23b8:	89 81       	ldd	r24, Y+1	; 0x01
    23ba:	9a 81       	ldd	r25, Y+2	; 0x02
    23bc:	88 0f       	add	r24, r24
    23be:	99 1f       	adc	r25, r25
    23c0:	01 96       	adiw	r24, 0x01	; 1
    23c2:	88 0f       	add	r24, r24
    23c4:	99 1f       	adc	r25, r25
    23c6:	fc 01       	movw	r30, r24
    23c8:	e7 59       	subi	r30, 0x97	; 151
    23ca:	ff 4f       	sbci	r31, 0xFF	; 255
    23cc:	80 81       	ld	r24, Z
    23ce:	81 30       	cpi	r24, 0x01	; 1
    23d0:	e9 f4       	brne	.+58     	; 0x240c <DIO_ES_tInit+0x322>
				SET_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    23d2:	a4 e3       	ldi	r26, 0x34	; 52
    23d4:	b0 e0       	ldi	r27, 0x00	; 0
    23d6:	e4 e3       	ldi	r30, 0x34	; 52
    23d8:	f0 e0       	ldi	r31, 0x00	; 0
    23da:	80 81       	ld	r24, Z
    23dc:	48 2f       	mov	r20, r24
    23de:	89 81       	ldd	r24, Y+1	; 0x01
    23e0:	9a 81       	ldd	r25, Y+2	; 0x02
    23e2:	88 0f       	add	r24, r24
    23e4:	99 1f       	adc	r25, r25
    23e6:	88 0f       	add	r24, r24
    23e8:	99 1f       	adc	r25, r25
    23ea:	fc 01       	movw	r30, r24
    23ec:	e6 59       	subi	r30, 0x96	; 150
    23ee:	ff 4f       	sbci	r31, 0xFF	; 255
    23f0:	80 81       	ld	r24, Z
    23f2:	28 2f       	mov	r18, r24
    23f4:	30 e0       	ldi	r19, 0x00	; 0
    23f6:	81 e0       	ldi	r24, 0x01	; 1
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	02 2e       	mov	r0, r18
    23fc:	02 c0       	rjmp	.+4      	; 0x2402 <DIO_ES_tInit+0x318>
    23fe:	88 0f       	add	r24, r24
    2400:	99 1f       	adc	r25, r25
    2402:	0a 94       	dec	r0
    2404:	e2 f7       	brpl	.-8      	; 0x23fe <DIO_ES_tInit+0x314>
    2406:	84 2b       	or	r24, r20
    2408:	8c 93       	st	X, r24
    240a:	17 c1       	rjmp	.+558    	; 0x263a <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRC,Dio_CfgPinsArray[i].Pin);
    240c:	a4 e3       	ldi	r26, 0x34	; 52
    240e:	b0 e0       	ldi	r27, 0x00	; 0
    2410:	e4 e3       	ldi	r30, 0x34	; 52
    2412:	f0 e0       	ldi	r31, 0x00	; 0
    2414:	80 81       	ld	r24, Z
    2416:	48 2f       	mov	r20, r24
    2418:	89 81       	ldd	r24, Y+1	; 0x01
    241a:	9a 81       	ldd	r25, Y+2	; 0x02
    241c:	88 0f       	add	r24, r24
    241e:	99 1f       	adc	r25, r25
    2420:	88 0f       	add	r24, r24
    2422:	99 1f       	adc	r25, r25
    2424:	fc 01       	movw	r30, r24
    2426:	e6 59       	subi	r30, 0x96	; 150
    2428:	ff 4f       	sbci	r31, 0xFF	; 255
    242a:	80 81       	ld	r24, Z
    242c:	28 2f       	mov	r18, r24
    242e:	30 e0       	ldi	r19, 0x00	; 0
    2430:	81 e0       	ldi	r24, 0x01	; 1
    2432:	90 e0       	ldi	r25, 0x00	; 0
    2434:	02 2e       	mov	r0, r18
    2436:	02 c0       	rjmp	.+4      	; 0x243c <DIO_ES_tInit+0x352>
    2438:	88 0f       	add	r24, r24
    243a:	99 1f       	adc	r25, r25
    243c:	0a 94       	dec	r0
    243e:	e2 f7       	brpl	.-8      	; 0x2438 <DIO_ES_tInit+0x34e>
    2440:	80 95       	com	r24
    2442:	84 23       	and	r24, r20
    2444:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2446:	89 81       	ldd	r24, Y+1	; 0x01
    2448:	9a 81       	ldd	r25, Y+2	; 0x02
    244a:	88 0f       	add	r24, r24
    244c:	99 1f       	adc	r25, r25
    244e:	88 0f       	add	r24, r24
    2450:	99 1f       	adc	r25, r25
    2452:	fc 01       	movw	r30, r24
    2454:	e4 59       	subi	r30, 0x94	; 148
    2456:	ff 4f       	sbci	r31, 0xFF	; 255
    2458:	80 81       	ld	r24, Z
    245a:	81 30       	cpi	r24, 0x01	; 1
    245c:	e9 f4       	brne	.+58     	; 0x2498 <DIO_ES_tInit+0x3ae>
					SET_BIT(PORTC,Dio_CfgPinsArray[i].Pin);
    245e:	a5 e3       	ldi	r26, 0x35	; 53
    2460:	b0 e0       	ldi	r27, 0x00	; 0
    2462:	e5 e3       	ldi	r30, 0x35	; 53
    2464:	f0 e0       	ldi	r31, 0x00	; 0
    2466:	80 81       	ld	r24, Z
    2468:	48 2f       	mov	r20, r24
    246a:	89 81       	ldd	r24, Y+1	; 0x01
    246c:	9a 81       	ldd	r25, Y+2	; 0x02
    246e:	88 0f       	add	r24, r24
    2470:	99 1f       	adc	r25, r25
    2472:	88 0f       	add	r24, r24
    2474:	99 1f       	adc	r25, r25
    2476:	fc 01       	movw	r30, r24
    2478:	e6 59       	subi	r30, 0x96	; 150
    247a:	ff 4f       	sbci	r31, 0xFF	; 255
    247c:	80 81       	ld	r24, Z
    247e:	28 2f       	mov	r18, r24
    2480:	30 e0       	ldi	r19, 0x00	; 0
    2482:	81 e0       	ldi	r24, 0x01	; 1
    2484:	90 e0       	ldi	r25, 0x00	; 0
    2486:	02 2e       	mov	r0, r18
    2488:	02 c0       	rjmp	.+4      	; 0x248e <DIO_ES_tInit+0x3a4>
    248a:	88 0f       	add	r24, r24
    248c:	99 1f       	adc	r25, r25
    248e:	0a 94       	dec	r0
    2490:	e2 f7       	brpl	.-8      	; 0x248a <DIO_ES_tInit+0x3a0>
    2492:	84 2b       	or	r24, r20
    2494:	8c 93       	st	X, r24
    2496:	d1 c0       	rjmp	.+418    	; 0x263a <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    2498:	89 81       	ldd	r24, Y+1	; 0x01
    249a:	9a 81       	ldd	r25, Y+2	; 0x02
    249c:	88 0f       	add	r24, r24
    249e:	99 1f       	adc	r25, r25
    24a0:	88 0f       	add	r24, r24
    24a2:	99 1f       	adc	r25, r25
    24a4:	fc 01       	movw	r30, r24
    24a6:	e4 59       	subi	r30, 0x94	; 148
    24a8:	ff 4f       	sbci	r31, 0xFF	; 255
    24aa:	80 81       	ld	r24, Z
    24ac:	88 23       	and	r24, r24
    24ae:	09 f0       	breq	.+2      	; 0x24b2 <DIO_ES_tInit+0x3c8>
    24b0:	c4 c0       	rjmp	.+392    	; 0x263a <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    24b2:	ab e3       	ldi	r26, 0x3B	; 59
    24b4:	b0 e0       	ldi	r27, 0x00	; 0
    24b6:	eb e3       	ldi	r30, 0x3B	; 59
    24b8:	f0 e0       	ldi	r31, 0x00	; 0
    24ba:	80 81       	ld	r24, Z
    24bc:	48 2f       	mov	r20, r24
    24be:	89 81       	ldd	r24, Y+1	; 0x01
    24c0:	9a 81       	ldd	r25, Y+2	; 0x02
    24c2:	88 0f       	add	r24, r24
    24c4:	99 1f       	adc	r25, r25
    24c6:	88 0f       	add	r24, r24
    24c8:	99 1f       	adc	r25, r25
    24ca:	fc 01       	movw	r30, r24
    24cc:	e6 59       	subi	r30, 0x96	; 150
    24ce:	ff 4f       	sbci	r31, 0xFF	; 255
    24d0:	80 81       	ld	r24, Z
    24d2:	28 2f       	mov	r18, r24
    24d4:	30 e0       	ldi	r19, 0x00	; 0
    24d6:	81 e0       	ldi	r24, 0x01	; 1
    24d8:	90 e0       	ldi	r25, 0x00	; 0
    24da:	02 2e       	mov	r0, r18
    24dc:	02 c0       	rjmp	.+4      	; 0x24e2 <DIO_ES_tInit+0x3f8>
    24de:	88 0f       	add	r24, r24
    24e0:	99 1f       	adc	r25, r25
    24e2:	0a 94       	dec	r0
    24e4:	e2 f7       	brpl	.-8      	; 0x24de <DIO_ES_tInit+0x3f4>
    24e6:	80 95       	com	r24
    24e8:	84 23       	and	r24, r20
    24ea:	8c 93       	st	X, r24
    24ec:	a6 c0       	rjmp	.+332    	; 0x263a <DIO_ES_tInit+0x550>
				}
			}
		}else if(Dio_CfgPinsArray[i].PinPort == DIO_U8_PORT_D){
    24ee:	89 81       	ldd	r24, Y+1	; 0x01
    24f0:	9a 81       	ldd	r25, Y+2	; 0x02
    24f2:	88 0f       	add	r24, r24
    24f4:	99 1f       	adc	r25, r25
    24f6:	88 0f       	add	r24, r24
    24f8:	99 1f       	adc	r25, r25
    24fa:	fc 01       	movw	r30, r24
    24fc:	e7 59       	subi	r30, 0x97	; 151
    24fe:	ff 4f       	sbci	r31, 0xFF	; 255
    2500:	80 81       	ld	r24, Z
    2502:	83 30       	cpi	r24, 0x03	; 3
    2504:	09 f0       	breq	.+2      	; 0x2508 <DIO_ES_tInit+0x41e>
    2506:	99 c0       	rjmp	.+306    	; 0x263a <DIO_ES_tInit+0x550>
			if(Dio_CfgPinsArray[i].dir == OUTPUT){
    2508:	89 81       	ldd	r24, Y+1	; 0x01
    250a:	9a 81       	ldd	r25, Y+2	; 0x02
    250c:	88 0f       	add	r24, r24
    250e:	99 1f       	adc	r25, r25
    2510:	01 96       	adiw	r24, 0x01	; 1
    2512:	88 0f       	add	r24, r24
    2514:	99 1f       	adc	r25, r25
    2516:	fc 01       	movw	r30, r24
    2518:	e7 59       	subi	r30, 0x97	; 151
    251a:	ff 4f       	sbci	r31, 0xFF	; 255
    251c:	80 81       	ld	r24, Z
    251e:	81 30       	cpi	r24, 0x01	; 1
    2520:	e9 f4       	brne	.+58     	; 0x255c <DIO_ES_tInit+0x472>
				SET_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    2522:	a1 e3       	ldi	r26, 0x31	; 49
    2524:	b0 e0       	ldi	r27, 0x00	; 0
    2526:	e1 e3       	ldi	r30, 0x31	; 49
    2528:	f0 e0       	ldi	r31, 0x00	; 0
    252a:	80 81       	ld	r24, Z
    252c:	48 2f       	mov	r20, r24
    252e:	89 81       	ldd	r24, Y+1	; 0x01
    2530:	9a 81       	ldd	r25, Y+2	; 0x02
    2532:	88 0f       	add	r24, r24
    2534:	99 1f       	adc	r25, r25
    2536:	88 0f       	add	r24, r24
    2538:	99 1f       	adc	r25, r25
    253a:	fc 01       	movw	r30, r24
    253c:	e6 59       	subi	r30, 0x96	; 150
    253e:	ff 4f       	sbci	r31, 0xFF	; 255
    2540:	80 81       	ld	r24, Z
    2542:	28 2f       	mov	r18, r24
    2544:	30 e0       	ldi	r19, 0x00	; 0
    2546:	81 e0       	ldi	r24, 0x01	; 1
    2548:	90 e0       	ldi	r25, 0x00	; 0
    254a:	02 2e       	mov	r0, r18
    254c:	02 c0       	rjmp	.+4      	; 0x2552 <DIO_ES_tInit+0x468>
    254e:	88 0f       	add	r24, r24
    2550:	99 1f       	adc	r25, r25
    2552:	0a 94       	dec	r0
    2554:	e2 f7       	brpl	.-8      	; 0x254e <DIO_ES_tInit+0x464>
    2556:	84 2b       	or	r24, r20
    2558:	8c 93       	st	X, r24
    255a:	6f c0       	rjmp	.+222    	; 0x263a <DIO_ES_tInit+0x550>
			}else{
				CLR_BIT(DDRD,Dio_CfgPinsArray[i].Pin);
    255c:	a1 e3       	ldi	r26, 0x31	; 49
    255e:	b0 e0       	ldi	r27, 0x00	; 0
    2560:	e1 e3       	ldi	r30, 0x31	; 49
    2562:	f0 e0       	ldi	r31, 0x00	; 0
    2564:	80 81       	ld	r24, Z
    2566:	48 2f       	mov	r20, r24
    2568:	89 81       	ldd	r24, Y+1	; 0x01
    256a:	9a 81       	ldd	r25, Y+2	; 0x02
    256c:	88 0f       	add	r24, r24
    256e:	99 1f       	adc	r25, r25
    2570:	88 0f       	add	r24, r24
    2572:	99 1f       	adc	r25, r25
    2574:	fc 01       	movw	r30, r24
    2576:	e6 59       	subi	r30, 0x96	; 150
    2578:	ff 4f       	sbci	r31, 0xFF	; 255
    257a:	80 81       	ld	r24, Z
    257c:	28 2f       	mov	r18, r24
    257e:	30 e0       	ldi	r19, 0x00	; 0
    2580:	81 e0       	ldi	r24, 0x01	; 1
    2582:	90 e0       	ldi	r25, 0x00	; 0
    2584:	02 2e       	mov	r0, r18
    2586:	02 c0       	rjmp	.+4      	; 0x258c <DIO_ES_tInit+0x4a2>
    2588:	88 0f       	add	r24, r24
    258a:	99 1f       	adc	r25, r25
    258c:	0a 94       	dec	r0
    258e:	e2 f7       	brpl	.-8      	; 0x2588 <DIO_ES_tInit+0x49e>
    2590:	80 95       	com	r24
    2592:	84 23       	and	r24, r20
    2594:	8c 93       	st	X, r24
				if(Dio_CfgPinsArray[i].PullUp == PULLUP_ON){
    2596:	89 81       	ldd	r24, Y+1	; 0x01
    2598:	9a 81       	ldd	r25, Y+2	; 0x02
    259a:	88 0f       	add	r24, r24
    259c:	99 1f       	adc	r25, r25
    259e:	88 0f       	add	r24, r24
    25a0:	99 1f       	adc	r25, r25
    25a2:	fc 01       	movw	r30, r24
    25a4:	e4 59       	subi	r30, 0x94	; 148
    25a6:	ff 4f       	sbci	r31, 0xFF	; 255
    25a8:	80 81       	ld	r24, Z
    25aa:	81 30       	cpi	r24, 0x01	; 1
    25ac:	e9 f4       	brne	.+58     	; 0x25e8 <DIO_ES_tInit+0x4fe>
					SET_BIT(PORTD,Dio_CfgPinsArray[i].Pin);
    25ae:	a2 e3       	ldi	r26, 0x32	; 50
    25b0:	b0 e0       	ldi	r27, 0x00	; 0
    25b2:	e2 e3       	ldi	r30, 0x32	; 50
    25b4:	f0 e0       	ldi	r31, 0x00	; 0
    25b6:	80 81       	ld	r24, Z
    25b8:	48 2f       	mov	r20, r24
    25ba:	89 81       	ldd	r24, Y+1	; 0x01
    25bc:	9a 81       	ldd	r25, Y+2	; 0x02
    25be:	88 0f       	add	r24, r24
    25c0:	99 1f       	adc	r25, r25
    25c2:	88 0f       	add	r24, r24
    25c4:	99 1f       	adc	r25, r25
    25c6:	fc 01       	movw	r30, r24
    25c8:	e6 59       	subi	r30, 0x96	; 150
    25ca:	ff 4f       	sbci	r31, 0xFF	; 255
    25cc:	80 81       	ld	r24, Z
    25ce:	28 2f       	mov	r18, r24
    25d0:	30 e0       	ldi	r19, 0x00	; 0
    25d2:	81 e0       	ldi	r24, 0x01	; 1
    25d4:	90 e0       	ldi	r25, 0x00	; 0
    25d6:	02 2e       	mov	r0, r18
    25d8:	02 c0       	rjmp	.+4      	; 0x25de <DIO_ES_tInit+0x4f4>
    25da:	88 0f       	add	r24, r24
    25dc:	99 1f       	adc	r25, r25
    25de:	0a 94       	dec	r0
    25e0:	e2 f7       	brpl	.-8      	; 0x25da <DIO_ES_tInit+0x4f0>
    25e2:	84 2b       	or	r24, r20
    25e4:	8c 93       	st	X, r24
    25e6:	29 c0       	rjmp	.+82     	; 0x263a <DIO_ES_tInit+0x550>
				}else if(Dio_CfgPinsArray[i].PullUp == PULLUP_OFF){
    25e8:	89 81       	ldd	r24, Y+1	; 0x01
    25ea:	9a 81       	ldd	r25, Y+2	; 0x02
    25ec:	88 0f       	add	r24, r24
    25ee:	99 1f       	adc	r25, r25
    25f0:	88 0f       	add	r24, r24
    25f2:	99 1f       	adc	r25, r25
    25f4:	fc 01       	movw	r30, r24
    25f6:	e4 59       	subi	r30, 0x94	; 148
    25f8:	ff 4f       	sbci	r31, 0xFF	; 255
    25fa:	80 81       	ld	r24, Z
    25fc:	88 23       	and	r24, r24
    25fe:	e9 f4       	brne	.+58     	; 0x263a <DIO_ES_tInit+0x550>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
    2600:	ab e3       	ldi	r26, 0x3B	; 59
    2602:	b0 e0       	ldi	r27, 0x00	; 0
    2604:	eb e3       	ldi	r30, 0x3B	; 59
    2606:	f0 e0       	ldi	r31, 0x00	; 0
    2608:	80 81       	ld	r24, Z
    260a:	48 2f       	mov	r20, r24
    260c:	89 81       	ldd	r24, Y+1	; 0x01
    260e:	9a 81       	ldd	r25, Y+2	; 0x02
    2610:	88 0f       	add	r24, r24
    2612:	99 1f       	adc	r25, r25
    2614:	88 0f       	add	r24, r24
    2616:	99 1f       	adc	r25, r25
    2618:	fc 01       	movw	r30, r24
    261a:	e6 59       	subi	r30, 0x96	; 150
    261c:	ff 4f       	sbci	r31, 0xFF	; 255
    261e:	80 81       	ld	r24, Z
    2620:	28 2f       	mov	r18, r24
    2622:	30 e0       	ldi	r19, 0x00	; 0
    2624:	81 e0       	ldi	r24, 0x01	; 1
    2626:	90 e0       	ldi	r25, 0x00	; 0
    2628:	02 2e       	mov	r0, r18
    262a:	02 c0       	rjmp	.+4      	; 0x2630 <DIO_ES_tInit+0x546>
    262c:	88 0f       	add	r24, r24
    262e:	99 1f       	adc	r25, r25
    2630:	0a 94       	dec	r0
    2632:	e2 f7       	brpl	.-8      	; 0x262c <DIO_ES_tInit+0x542>
    2634:	80 95       	com	r24
    2636:	84 23       	and	r24, r20
    2638:	8c 93       	st	X, r24


ES_t DIO_ES_tInit(void)
{
	int i = 0;
	for(i=0 ; i<PIN_COUNT ; i++){
    263a:	89 81       	ldd	r24, Y+1	; 0x01
    263c:	9a 81       	ldd	r25, Y+2	; 0x02
    263e:	01 96       	adiw	r24, 0x01	; 1
    2640:	9a 83       	std	Y+2, r25	; 0x02
    2642:	89 83       	std	Y+1, r24	; 0x01
    2644:	89 81       	ldd	r24, Y+1	; 0x01
    2646:	9a 81       	ldd	r25, Y+2	; 0x02
    2648:	88 31       	cpi	r24, 0x18	; 24
    264a:	91 05       	cpc	r25, r1
    264c:	0c f4       	brge	.+2      	; 0x2650 <DIO_ES_tInit+0x566>
    264e:	57 cd       	rjmp	.-1362   	; 0x20fe <DIO_ES_tInit+0x14>
					CLR_BIT(PORTA,Dio_CfgPinsArray[i].Pin);
				}
			}
		}
	}
	return ES_OK;
    2650:	80 e0       	ldi	r24, 0x00	; 0
}
    2652:	0f 90       	pop	r0
    2654:	0f 90       	pop	r0
    2656:	cf 91       	pop	r28
    2658:	df 91       	pop	r29
    265a:	08 95       	ret

0000265c <LCD_ES_tTrigger_Enable>:
//ProtoType of static is defined in source file itself(Private declaration)
static ES_t LCD_ES_tTrigger_Enable(void);
static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column);

//We make it static cuz we won't use it anywhere but here
static ES_t LCD_ES_tTrigger_Enable(void){
    265c:	df 93       	push	r29
    265e:	cf 93       	push	r28
    2660:	cd b7       	in	r28, 0x3d	; 61
    2662:	de b7       	in	r29, 0x3e	; 62
    2664:	e0 97       	sbiw	r28, 0x30	; 48
    2666:	0f b6       	in	r0, 0x3f	; 63
    2668:	f8 94       	cli
    266a:	de bf       	out	0x3e, r29	; 62
    266c:	0f be       	out	0x3f, r0	; 63
    266e:	cd bf       	out	0x3d, r28	; 61
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, HIGH);
    2670:	81 e0       	ldi	r24, 0x01	; 1
    2672:	62 e0       	ldi	r22, 0x02	; 2
    2674:	41 e0       	ldi	r20, 0x01	; 1
    2676:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    267a:	80 e0       	ldi	r24, 0x00	; 0
    267c:	90 e0       	ldi	r25, 0x00	; 0
    267e:	a0 e2       	ldi	r26, 0x20	; 32
    2680:	b1 e4       	ldi	r27, 0x41	; 65
    2682:	8d a7       	std	Y+45, r24	; 0x2d
    2684:	9e a7       	std	Y+46, r25	; 0x2e
    2686:	af a7       	std	Y+47, r26	; 0x2f
    2688:	b8 ab       	std	Y+48, r27	; 0x30
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    268a:	6d a5       	ldd	r22, Y+45	; 0x2d
    268c:	7e a5       	ldd	r23, Y+46	; 0x2e
    268e:	8f a5       	ldd	r24, Y+47	; 0x2f
    2690:	98 a9       	ldd	r25, Y+48	; 0x30
    2692:	2b ea       	ldi	r18, 0xAB	; 171
    2694:	3a ea       	ldi	r19, 0xAA	; 170
    2696:	4a ea       	ldi	r20, 0xAA	; 170
    2698:	50 e4       	ldi	r21, 0x40	; 64
    269a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    269e:	dc 01       	movw	r26, r24
    26a0:	cb 01       	movw	r24, r22
    26a2:	89 a7       	std	Y+41, r24	; 0x29
    26a4:	9a a7       	std	Y+42, r25	; 0x2a
    26a6:	ab a7       	std	Y+43, r26	; 0x2b
    26a8:	bc a7       	std	Y+44, r27	; 0x2c
	if (__tmp < 1.0)
    26aa:	69 a5       	ldd	r22, Y+41	; 0x29
    26ac:	7a a5       	ldd	r23, Y+42	; 0x2a
    26ae:	8b a5       	ldd	r24, Y+43	; 0x2b
    26b0:	9c a5       	ldd	r25, Y+44	; 0x2c
    26b2:	20 e0       	ldi	r18, 0x00	; 0
    26b4:	30 e0       	ldi	r19, 0x00	; 0
    26b6:	40 e8       	ldi	r20, 0x80	; 128
    26b8:	5f e3       	ldi	r21, 0x3F	; 63
    26ba:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    26be:	88 23       	and	r24, r24
    26c0:	1c f4       	brge	.+6      	; 0x26c8 <LCD_ES_tTrigger_Enable+0x6c>
		__ticks = 1;
    26c2:	81 e0       	ldi	r24, 0x01	; 1
    26c4:	88 a7       	std	Y+40, r24	; 0x28
    26c6:	91 c0       	rjmp	.+290    	; 0x27ea <LCD_ES_tTrigger_Enable+0x18e>
	else if (__tmp > 255)
    26c8:	69 a5       	ldd	r22, Y+41	; 0x29
    26ca:	7a a5       	ldd	r23, Y+42	; 0x2a
    26cc:	8b a5       	ldd	r24, Y+43	; 0x2b
    26ce:	9c a5       	ldd	r25, Y+44	; 0x2c
    26d0:	20 e0       	ldi	r18, 0x00	; 0
    26d2:	30 e0       	ldi	r19, 0x00	; 0
    26d4:	4f e7       	ldi	r20, 0x7F	; 127
    26d6:	53 e4       	ldi	r21, 0x43	; 67
    26d8:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    26dc:	18 16       	cp	r1, r24
    26de:	0c f0       	brlt	.+2      	; 0x26e2 <LCD_ES_tTrigger_Enable+0x86>
    26e0:	7b c0       	rjmp	.+246    	; 0x27d8 <LCD_ES_tTrigger_Enable+0x17c>
	{
		_delay_ms(__us / 1000.0);
    26e2:	6d a5       	ldd	r22, Y+45	; 0x2d
    26e4:	7e a5       	ldd	r23, Y+46	; 0x2e
    26e6:	8f a5       	ldd	r24, Y+47	; 0x2f
    26e8:	98 a9       	ldd	r25, Y+48	; 0x30
    26ea:	20 e0       	ldi	r18, 0x00	; 0
    26ec:	30 e0       	ldi	r19, 0x00	; 0
    26ee:	4a e7       	ldi	r20, 0x7A	; 122
    26f0:	54 e4       	ldi	r21, 0x44	; 68
    26f2:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    26f6:	dc 01       	movw	r26, r24
    26f8:	cb 01       	movw	r24, r22
    26fa:	8c a3       	std	Y+36, r24	; 0x24
    26fc:	9d a3       	std	Y+37, r25	; 0x25
    26fe:	ae a3       	std	Y+38, r26	; 0x26
    2700:	bf a3       	std	Y+39, r27	; 0x27
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2702:	6c a1       	ldd	r22, Y+36	; 0x24
    2704:	7d a1       	ldd	r23, Y+37	; 0x25
    2706:	8e a1       	ldd	r24, Y+38	; 0x26
    2708:	9f a1       	ldd	r25, Y+39	; 0x27
    270a:	20 e0       	ldi	r18, 0x00	; 0
    270c:	30 e0       	ldi	r19, 0x00	; 0
    270e:	4a e7       	ldi	r20, 0x7A	; 122
    2710:	55 e4       	ldi	r21, 0x45	; 69
    2712:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2716:	dc 01       	movw	r26, r24
    2718:	cb 01       	movw	r24, r22
    271a:	88 a3       	std	Y+32, r24	; 0x20
    271c:	99 a3       	std	Y+33, r25	; 0x21
    271e:	aa a3       	std	Y+34, r26	; 0x22
    2720:	bb a3       	std	Y+35, r27	; 0x23
	if (__tmp < 1.0)
    2722:	68 a1       	ldd	r22, Y+32	; 0x20
    2724:	79 a1       	ldd	r23, Y+33	; 0x21
    2726:	8a a1       	ldd	r24, Y+34	; 0x22
    2728:	9b a1       	ldd	r25, Y+35	; 0x23
    272a:	20 e0       	ldi	r18, 0x00	; 0
    272c:	30 e0       	ldi	r19, 0x00	; 0
    272e:	40 e8       	ldi	r20, 0x80	; 128
    2730:	5f e3       	ldi	r21, 0x3F	; 63
    2732:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2736:	88 23       	and	r24, r24
    2738:	2c f4       	brge	.+10     	; 0x2744 <LCD_ES_tTrigger_Enable+0xe8>
		__ticks = 1;
    273a:	81 e0       	ldi	r24, 0x01	; 1
    273c:	90 e0       	ldi	r25, 0x00	; 0
    273e:	9f 8f       	std	Y+31, r25	; 0x1f
    2740:	8e 8f       	std	Y+30, r24	; 0x1e
    2742:	3f c0       	rjmp	.+126    	; 0x27c2 <LCD_ES_tTrigger_Enable+0x166>
	else if (__tmp > 65535)
    2744:	68 a1       	ldd	r22, Y+32	; 0x20
    2746:	79 a1       	ldd	r23, Y+33	; 0x21
    2748:	8a a1       	ldd	r24, Y+34	; 0x22
    274a:	9b a1       	ldd	r25, Y+35	; 0x23
    274c:	20 e0       	ldi	r18, 0x00	; 0
    274e:	3f ef       	ldi	r19, 0xFF	; 255
    2750:	4f e7       	ldi	r20, 0x7F	; 127
    2752:	57 e4       	ldi	r21, 0x47	; 71
    2754:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2758:	18 16       	cp	r1, r24
    275a:	4c f5       	brge	.+82     	; 0x27ae <LCD_ES_tTrigger_Enable+0x152>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    275c:	6c a1       	ldd	r22, Y+36	; 0x24
    275e:	7d a1       	ldd	r23, Y+37	; 0x25
    2760:	8e a1       	ldd	r24, Y+38	; 0x26
    2762:	9f a1       	ldd	r25, Y+39	; 0x27
    2764:	20 e0       	ldi	r18, 0x00	; 0
    2766:	30 e0       	ldi	r19, 0x00	; 0
    2768:	40 e2       	ldi	r20, 0x20	; 32
    276a:	51 e4       	ldi	r21, 0x41	; 65
    276c:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2770:	dc 01       	movw	r26, r24
    2772:	cb 01       	movw	r24, r22
    2774:	bc 01       	movw	r22, r24
    2776:	cd 01       	movw	r24, r26
    2778:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    277c:	dc 01       	movw	r26, r24
    277e:	cb 01       	movw	r24, r22
    2780:	9f 8f       	std	Y+31, r25	; 0x1f
    2782:	8e 8f       	std	Y+30, r24	; 0x1e
    2784:	0f c0       	rjmp	.+30     	; 0x27a4 <LCD_ES_tTrigger_Enable+0x148>
    2786:	80 e9       	ldi	r24, 0x90	; 144
    2788:	91 e0       	ldi	r25, 0x01	; 1
    278a:	9d 8f       	std	Y+29, r25	; 0x1d
    278c:	8c 8f       	std	Y+28, r24	; 0x1c
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    278e:	8c 8d       	ldd	r24, Y+28	; 0x1c
    2790:	9d 8d       	ldd	r25, Y+29	; 0x1d
    2792:	01 97       	sbiw	r24, 0x01	; 1
    2794:	f1 f7       	brne	.-4      	; 0x2792 <LCD_ES_tTrigger_Enable+0x136>
    2796:	9d 8f       	std	Y+29, r25	; 0x1d
    2798:	8c 8f       	std	Y+28, r24	; 0x1c
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    279a:	8e 8d       	ldd	r24, Y+30	; 0x1e
    279c:	9f 8d       	ldd	r25, Y+31	; 0x1f
    279e:	01 97       	sbiw	r24, 0x01	; 1
    27a0:	9f 8f       	std	Y+31, r25	; 0x1f
    27a2:	8e 8f       	std	Y+30, r24	; 0x1e
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    27a4:	8e 8d       	ldd	r24, Y+30	; 0x1e
    27a6:	9f 8d       	ldd	r25, Y+31	; 0x1f
    27a8:	00 97       	sbiw	r24, 0x00	; 0
    27aa:	69 f7       	brne	.-38     	; 0x2786 <LCD_ES_tTrigger_Enable+0x12a>
    27ac:	24 c0       	rjmp	.+72     	; 0x27f6 <LCD_ES_tTrigger_Enable+0x19a>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    27ae:	68 a1       	ldd	r22, Y+32	; 0x20
    27b0:	79 a1       	ldd	r23, Y+33	; 0x21
    27b2:	8a a1       	ldd	r24, Y+34	; 0x22
    27b4:	9b a1       	ldd	r25, Y+35	; 0x23
    27b6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27ba:	dc 01       	movw	r26, r24
    27bc:	cb 01       	movw	r24, r22
    27be:	9f 8f       	std	Y+31, r25	; 0x1f
    27c0:	8e 8f       	std	Y+30, r24	; 0x1e
    27c2:	8e 8d       	ldd	r24, Y+30	; 0x1e
    27c4:	9f 8d       	ldd	r25, Y+31	; 0x1f
    27c6:	9b 8f       	std	Y+27, r25	; 0x1b
    27c8:	8a 8f       	std	Y+26, r24	; 0x1a
    27ca:	8a 8d       	ldd	r24, Y+26	; 0x1a
    27cc:	9b 8d       	ldd	r25, Y+27	; 0x1b
    27ce:	01 97       	sbiw	r24, 0x01	; 1
    27d0:	f1 f7       	brne	.-4      	; 0x27ce <LCD_ES_tTrigger_Enable+0x172>
    27d2:	9b 8f       	std	Y+27, r25	; 0x1b
    27d4:	8a 8f       	std	Y+26, r24	; 0x1a
    27d6:	0f c0       	rjmp	.+30     	; 0x27f6 <LCD_ES_tTrigger_Enable+0x19a>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    27d8:	69 a5       	ldd	r22, Y+41	; 0x29
    27da:	7a a5       	ldd	r23, Y+42	; 0x2a
    27dc:	8b a5       	ldd	r24, Y+43	; 0x2b
    27de:	9c a5       	ldd	r25, Y+44	; 0x2c
    27e0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    27e4:	dc 01       	movw	r26, r24
    27e6:	cb 01       	movw	r24, r22
    27e8:	88 a7       	std	Y+40, r24	; 0x28
    27ea:	88 a5       	ldd	r24, Y+40	; 0x28
    27ec:	89 8f       	std	Y+25, r24	; 0x19
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    27ee:	89 8d       	ldd	r24, Y+25	; 0x19
    27f0:	8a 95       	dec	r24
    27f2:	f1 f7       	brne	.-4      	; 0x27f0 <LCD_ES_tTrigger_Enable+0x194>
    27f4:	89 8f       	std	Y+25, r24	; 0x19
	_delay_us(10);
	DIO_ES_tSetPinValue(LCD_CMD_PORT, EN, LOW);
    27f6:	81 e0       	ldi	r24, 0x01	; 1
    27f8:	62 e0       	ldi	r22, 0x02	; 2
    27fa:	40 e0       	ldi	r20, 0x00	; 0
    27fc:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2800:	80 e0       	ldi	r24, 0x00	; 0
    2802:	90 e0       	ldi	r25, 0x00	; 0
    2804:	aa ef       	ldi	r26, 0xFA	; 250
    2806:	b4 e4       	ldi	r27, 0x44	; 68
    2808:	8d 8b       	std	Y+21, r24	; 0x15
    280a:	9e 8b       	std	Y+22, r25	; 0x16
    280c:	af 8b       	std	Y+23, r26	; 0x17
    280e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2810:	6d 89       	ldd	r22, Y+21	; 0x15
    2812:	7e 89       	ldd	r23, Y+22	; 0x16
    2814:	8f 89       	ldd	r24, Y+23	; 0x17
    2816:	98 8d       	ldd	r25, Y+24	; 0x18
    2818:	2b ea       	ldi	r18, 0xAB	; 171
    281a:	3a ea       	ldi	r19, 0xAA	; 170
    281c:	4a ea       	ldi	r20, 0xAA	; 170
    281e:	50 e4       	ldi	r21, 0x40	; 64
    2820:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2824:	dc 01       	movw	r26, r24
    2826:	cb 01       	movw	r24, r22
    2828:	89 8b       	std	Y+17, r24	; 0x11
    282a:	9a 8b       	std	Y+18, r25	; 0x12
    282c:	ab 8b       	std	Y+19, r26	; 0x13
    282e:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2830:	69 89       	ldd	r22, Y+17	; 0x11
    2832:	7a 89       	ldd	r23, Y+18	; 0x12
    2834:	8b 89       	ldd	r24, Y+19	; 0x13
    2836:	9c 89       	ldd	r25, Y+20	; 0x14
    2838:	20 e0       	ldi	r18, 0x00	; 0
    283a:	30 e0       	ldi	r19, 0x00	; 0
    283c:	40 e8       	ldi	r20, 0x80	; 128
    283e:	5f e3       	ldi	r21, 0x3F	; 63
    2840:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2844:	88 23       	and	r24, r24
    2846:	1c f4       	brge	.+6      	; 0x284e <LCD_ES_tTrigger_Enable+0x1f2>
		__ticks = 1;
    2848:	81 e0       	ldi	r24, 0x01	; 1
    284a:	88 8b       	std	Y+16, r24	; 0x10
    284c:	91 c0       	rjmp	.+290    	; 0x2970 <LCD_ES_tTrigger_Enable+0x314>
	else if (__tmp > 255)
    284e:	69 89       	ldd	r22, Y+17	; 0x11
    2850:	7a 89       	ldd	r23, Y+18	; 0x12
    2852:	8b 89       	ldd	r24, Y+19	; 0x13
    2854:	9c 89       	ldd	r25, Y+20	; 0x14
    2856:	20 e0       	ldi	r18, 0x00	; 0
    2858:	30 e0       	ldi	r19, 0x00	; 0
    285a:	4f e7       	ldi	r20, 0x7F	; 127
    285c:	53 e4       	ldi	r21, 0x43	; 67
    285e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2862:	18 16       	cp	r1, r24
    2864:	0c f0       	brlt	.+2      	; 0x2868 <LCD_ES_tTrigger_Enable+0x20c>
    2866:	7b c0       	rjmp	.+246    	; 0x295e <LCD_ES_tTrigger_Enable+0x302>
	{
		_delay_ms(__us / 1000.0);
    2868:	6d 89       	ldd	r22, Y+21	; 0x15
    286a:	7e 89       	ldd	r23, Y+22	; 0x16
    286c:	8f 89       	ldd	r24, Y+23	; 0x17
    286e:	98 8d       	ldd	r25, Y+24	; 0x18
    2870:	20 e0       	ldi	r18, 0x00	; 0
    2872:	30 e0       	ldi	r19, 0x00	; 0
    2874:	4a e7       	ldi	r20, 0x7A	; 122
    2876:	54 e4       	ldi	r21, 0x44	; 68
    2878:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    287c:	dc 01       	movw	r26, r24
    287e:	cb 01       	movw	r24, r22
    2880:	8c 87       	std	Y+12, r24	; 0x0c
    2882:	9d 87       	std	Y+13, r25	; 0x0d
    2884:	ae 87       	std	Y+14, r26	; 0x0e
    2886:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2888:	6c 85       	ldd	r22, Y+12	; 0x0c
    288a:	7d 85       	ldd	r23, Y+13	; 0x0d
    288c:	8e 85       	ldd	r24, Y+14	; 0x0e
    288e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2890:	20 e0       	ldi	r18, 0x00	; 0
    2892:	30 e0       	ldi	r19, 0x00	; 0
    2894:	4a e7       	ldi	r20, 0x7A	; 122
    2896:	55 e4       	ldi	r21, 0x45	; 69
    2898:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    289c:	dc 01       	movw	r26, r24
    289e:	cb 01       	movw	r24, r22
    28a0:	88 87       	std	Y+8, r24	; 0x08
    28a2:	99 87       	std	Y+9, r25	; 0x09
    28a4:	aa 87       	std	Y+10, r26	; 0x0a
    28a6:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    28a8:	68 85       	ldd	r22, Y+8	; 0x08
    28aa:	79 85       	ldd	r23, Y+9	; 0x09
    28ac:	8a 85       	ldd	r24, Y+10	; 0x0a
    28ae:	9b 85       	ldd	r25, Y+11	; 0x0b
    28b0:	20 e0       	ldi	r18, 0x00	; 0
    28b2:	30 e0       	ldi	r19, 0x00	; 0
    28b4:	40 e8       	ldi	r20, 0x80	; 128
    28b6:	5f e3       	ldi	r21, 0x3F	; 63
    28b8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    28bc:	88 23       	and	r24, r24
    28be:	2c f4       	brge	.+10     	; 0x28ca <LCD_ES_tTrigger_Enable+0x26e>
		__ticks = 1;
    28c0:	81 e0       	ldi	r24, 0x01	; 1
    28c2:	90 e0       	ldi	r25, 0x00	; 0
    28c4:	9f 83       	std	Y+7, r25	; 0x07
    28c6:	8e 83       	std	Y+6, r24	; 0x06
    28c8:	3f c0       	rjmp	.+126    	; 0x2948 <LCD_ES_tTrigger_Enable+0x2ec>
	else if (__tmp > 65535)
    28ca:	68 85       	ldd	r22, Y+8	; 0x08
    28cc:	79 85       	ldd	r23, Y+9	; 0x09
    28ce:	8a 85       	ldd	r24, Y+10	; 0x0a
    28d0:	9b 85       	ldd	r25, Y+11	; 0x0b
    28d2:	20 e0       	ldi	r18, 0x00	; 0
    28d4:	3f ef       	ldi	r19, 0xFF	; 255
    28d6:	4f e7       	ldi	r20, 0x7F	; 127
    28d8:	57 e4       	ldi	r21, 0x47	; 71
    28da:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    28de:	18 16       	cp	r1, r24
    28e0:	4c f5       	brge	.+82     	; 0x2934 <LCD_ES_tTrigger_Enable+0x2d8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    28e2:	6c 85       	ldd	r22, Y+12	; 0x0c
    28e4:	7d 85       	ldd	r23, Y+13	; 0x0d
    28e6:	8e 85       	ldd	r24, Y+14	; 0x0e
    28e8:	9f 85       	ldd	r25, Y+15	; 0x0f
    28ea:	20 e0       	ldi	r18, 0x00	; 0
    28ec:	30 e0       	ldi	r19, 0x00	; 0
    28ee:	40 e2       	ldi	r20, 0x20	; 32
    28f0:	51 e4       	ldi	r21, 0x41	; 65
    28f2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    28f6:	dc 01       	movw	r26, r24
    28f8:	cb 01       	movw	r24, r22
    28fa:	bc 01       	movw	r22, r24
    28fc:	cd 01       	movw	r24, r26
    28fe:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2902:	dc 01       	movw	r26, r24
    2904:	cb 01       	movw	r24, r22
    2906:	9f 83       	std	Y+7, r25	; 0x07
    2908:	8e 83       	std	Y+6, r24	; 0x06
    290a:	0f c0       	rjmp	.+30     	; 0x292a <LCD_ES_tTrigger_Enable+0x2ce>
    290c:	80 e9       	ldi	r24, 0x90	; 144
    290e:	91 e0       	ldi	r25, 0x01	; 1
    2910:	9d 83       	std	Y+5, r25	; 0x05
    2912:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2914:	8c 81       	ldd	r24, Y+4	; 0x04
    2916:	9d 81       	ldd	r25, Y+5	; 0x05
    2918:	01 97       	sbiw	r24, 0x01	; 1
    291a:	f1 f7       	brne	.-4      	; 0x2918 <LCD_ES_tTrigger_Enable+0x2bc>
    291c:	9d 83       	std	Y+5, r25	; 0x05
    291e:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2920:	8e 81       	ldd	r24, Y+6	; 0x06
    2922:	9f 81       	ldd	r25, Y+7	; 0x07
    2924:	01 97       	sbiw	r24, 0x01	; 1
    2926:	9f 83       	std	Y+7, r25	; 0x07
    2928:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    292a:	8e 81       	ldd	r24, Y+6	; 0x06
    292c:	9f 81       	ldd	r25, Y+7	; 0x07
    292e:	00 97       	sbiw	r24, 0x00	; 0
    2930:	69 f7       	brne	.-38     	; 0x290c <LCD_ES_tTrigger_Enable+0x2b0>
    2932:	24 c0       	rjmp	.+72     	; 0x297c <LCD_ES_tTrigger_Enable+0x320>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2934:	68 85       	ldd	r22, Y+8	; 0x08
    2936:	79 85       	ldd	r23, Y+9	; 0x09
    2938:	8a 85       	ldd	r24, Y+10	; 0x0a
    293a:	9b 85       	ldd	r25, Y+11	; 0x0b
    293c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2940:	dc 01       	movw	r26, r24
    2942:	cb 01       	movw	r24, r22
    2944:	9f 83       	std	Y+7, r25	; 0x07
    2946:	8e 83       	std	Y+6, r24	; 0x06
    2948:	8e 81       	ldd	r24, Y+6	; 0x06
    294a:	9f 81       	ldd	r25, Y+7	; 0x07
    294c:	9b 83       	std	Y+3, r25	; 0x03
    294e:	8a 83       	std	Y+2, r24	; 0x02
    2950:	8a 81       	ldd	r24, Y+2	; 0x02
    2952:	9b 81       	ldd	r25, Y+3	; 0x03
    2954:	01 97       	sbiw	r24, 0x01	; 1
    2956:	f1 f7       	brne	.-4      	; 0x2954 <LCD_ES_tTrigger_Enable+0x2f8>
    2958:	9b 83       	std	Y+3, r25	; 0x03
    295a:	8a 83       	std	Y+2, r24	; 0x02
    295c:	0f c0       	rjmp	.+30     	; 0x297c <LCD_ES_tTrigger_Enable+0x320>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    295e:	69 89       	ldd	r22, Y+17	; 0x11
    2960:	7a 89       	ldd	r23, Y+18	; 0x12
    2962:	8b 89       	ldd	r24, Y+19	; 0x13
    2964:	9c 89       	ldd	r25, Y+20	; 0x14
    2966:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    296a:	dc 01       	movw	r26, r24
    296c:	cb 01       	movw	r24, r22
    296e:	88 8b       	std	Y+16, r24	; 0x10
    2970:	88 89       	ldd	r24, Y+16	; 0x10
    2972:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2974:	89 81       	ldd	r24, Y+1	; 0x01
    2976:	8a 95       	dec	r24
    2978:	f1 f7       	brne	.-4      	; 0x2976 <LCD_ES_tTrigger_Enable+0x31a>
    297a:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(2000);
	return ES_OK;
    297c:	80 e0       	ldi	r24, 0x00	; 0
}
    297e:	e0 96       	adiw	r28, 0x30	; 48
    2980:	0f b6       	in	r0, 0x3f	; 63
    2982:	f8 94       	cli
    2984:	de bf       	out	0x3e, r29	; 62
    2986:	0f be       	out	0x3f, r0	; 63
    2988:	cd bf       	out	0x3d, r28	; 61
    298a:	cf 91       	pop	r28
    298c:	df 91       	pop	r29
    298e:	08 95       	ret

00002990 <Lcd_ES_tInit>:


ES_t Lcd_ES_tInit(){
    2990:	df 93       	push	r29
    2992:	cf 93       	push	r28
    2994:	cd b7       	in	r28, 0x3d	; 61
    2996:	de b7       	in	r29, 0x3e	; 62
#if LCD_MODE == FOUR_BIT_MODE
	Lcd_ES_tsendCmd(Four_BitMode);   /* Go into 4-bit operating mode*/
    2998:	82 e0       	ldi	r24, 0x02	; 2
    299a:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(D4_D7);  /* 2 Line, 5*7 matrix in 4-bit mode */
    299e:	88 e2       	ldi	r24, 0x28	; 40
    29a0:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
    29a4:	8e e0       	ldi	r24, 0x0E	; 14
    29a6:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
    29aa:	86 e0       	ldi	r24, 0x06	; 6
    29ac:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
    29b0:	81 e0       	ldi	r24, 0x01	; 1
    29b2:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	return ES_OK;
    29b6:	80 e0       	ldi	r24, 0x00	; 0
	Lcd_ES_tsendCmd(CursorON);  /* Display on cursor off */
	Lcd_ES_tsendCmd(IncrCursor);  /* Increment cursor (shift cursor to right) */
	Lcd_ES_tsendCmd(CLR_Display);  /* Clear display screen */
	return ES_OK;
#endif
}
    29b8:	cf 91       	pop	r28
    29ba:	df 91       	pop	r29
    29bc:	08 95       	ret

000029be <lcd_ES_tclear>:
 *
 *	Ex. 0x28 0b 0010 1000  //Read bit by bit and see if it is low or high
 */

ES_t lcd_ES_tclear()
{
    29be:	df 93       	push	r29
    29c0:	cf 93       	push	r28
    29c2:	cd b7       	in	r28, 0x3d	; 61
    29c4:	de b7       	in	r29, 0x3e	; 62
    29c6:	2e 97       	sbiw	r28, 0x0e	; 14
    29c8:	0f b6       	in	r0, 0x3f	; 63
    29ca:	f8 94       	cli
    29cc:	de bf       	out	0x3e, r29	; 62
    29ce:	0f be       	out	0x3f, r0	; 63
    29d0:	cd bf       	out	0x3d, r28	; 61
	Lcd_ES_tsendCmd(CLR_Display);
    29d2:	81 e0       	ldi	r24, 0x01	; 1
    29d4:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    29d8:	80 e0       	ldi	r24, 0x00	; 0
    29da:	90 e0       	ldi	r25, 0x00	; 0
    29dc:	a0 e0       	ldi	r26, 0x00	; 0
    29de:	b0 e4       	ldi	r27, 0x40	; 64
    29e0:	8b 87       	std	Y+11, r24	; 0x0b
    29e2:	9c 87       	std	Y+12, r25	; 0x0c
    29e4:	ad 87       	std	Y+13, r26	; 0x0d
    29e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    29e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    29ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    29ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    29ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    29f0:	20 e0       	ldi	r18, 0x00	; 0
    29f2:	30 e0       	ldi	r19, 0x00	; 0
    29f4:	4a e7       	ldi	r20, 0x7A	; 122
    29f6:	55 e4       	ldi	r21, 0x45	; 69
    29f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    29fc:	dc 01       	movw	r26, r24
    29fe:	cb 01       	movw	r24, r22
    2a00:	8f 83       	std	Y+7, r24	; 0x07
    2a02:	98 87       	std	Y+8, r25	; 0x08
    2a04:	a9 87       	std	Y+9, r26	; 0x09
    2a06:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2a08:	6f 81       	ldd	r22, Y+7	; 0x07
    2a0a:	78 85       	ldd	r23, Y+8	; 0x08
    2a0c:	89 85       	ldd	r24, Y+9	; 0x09
    2a0e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a10:	20 e0       	ldi	r18, 0x00	; 0
    2a12:	30 e0       	ldi	r19, 0x00	; 0
    2a14:	40 e8       	ldi	r20, 0x80	; 128
    2a16:	5f e3       	ldi	r21, 0x3F	; 63
    2a18:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2a1c:	88 23       	and	r24, r24
    2a1e:	2c f4       	brge	.+10     	; 0x2a2a <lcd_ES_tclear+0x6c>
		__ticks = 1;
    2a20:	81 e0       	ldi	r24, 0x01	; 1
    2a22:	90 e0       	ldi	r25, 0x00	; 0
    2a24:	9e 83       	std	Y+6, r25	; 0x06
    2a26:	8d 83       	std	Y+5, r24	; 0x05
    2a28:	3f c0       	rjmp	.+126    	; 0x2aa8 <lcd_ES_tclear+0xea>
	else if (__tmp > 65535)
    2a2a:	6f 81       	ldd	r22, Y+7	; 0x07
    2a2c:	78 85       	ldd	r23, Y+8	; 0x08
    2a2e:	89 85       	ldd	r24, Y+9	; 0x09
    2a30:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a32:	20 e0       	ldi	r18, 0x00	; 0
    2a34:	3f ef       	ldi	r19, 0xFF	; 255
    2a36:	4f e7       	ldi	r20, 0x7F	; 127
    2a38:	57 e4       	ldi	r21, 0x47	; 71
    2a3a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2a3e:	18 16       	cp	r1, r24
    2a40:	4c f5       	brge	.+82     	; 0x2a94 <lcd_ES_tclear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2a42:	6b 85       	ldd	r22, Y+11	; 0x0b
    2a44:	7c 85       	ldd	r23, Y+12	; 0x0c
    2a46:	8d 85       	ldd	r24, Y+13	; 0x0d
    2a48:	9e 85       	ldd	r25, Y+14	; 0x0e
    2a4a:	20 e0       	ldi	r18, 0x00	; 0
    2a4c:	30 e0       	ldi	r19, 0x00	; 0
    2a4e:	40 e2       	ldi	r20, 0x20	; 32
    2a50:	51 e4       	ldi	r21, 0x41	; 65
    2a52:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2a56:	dc 01       	movw	r26, r24
    2a58:	cb 01       	movw	r24, r22
    2a5a:	bc 01       	movw	r22, r24
    2a5c:	cd 01       	movw	r24, r26
    2a5e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2a62:	dc 01       	movw	r26, r24
    2a64:	cb 01       	movw	r24, r22
    2a66:	9e 83       	std	Y+6, r25	; 0x06
    2a68:	8d 83       	std	Y+5, r24	; 0x05
    2a6a:	0f c0       	rjmp	.+30     	; 0x2a8a <lcd_ES_tclear+0xcc>
    2a6c:	80 e9       	ldi	r24, 0x90	; 144
    2a6e:	91 e0       	ldi	r25, 0x01	; 1
    2a70:	9c 83       	std	Y+4, r25	; 0x04
    2a72:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2a74:	8b 81       	ldd	r24, Y+3	; 0x03
    2a76:	9c 81       	ldd	r25, Y+4	; 0x04
    2a78:	01 97       	sbiw	r24, 0x01	; 1
    2a7a:	f1 f7       	brne	.-4      	; 0x2a78 <lcd_ES_tclear+0xba>
    2a7c:	9c 83       	std	Y+4, r25	; 0x04
    2a7e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2a80:	8d 81       	ldd	r24, Y+5	; 0x05
    2a82:	9e 81       	ldd	r25, Y+6	; 0x06
    2a84:	01 97       	sbiw	r24, 0x01	; 1
    2a86:	9e 83       	std	Y+6, r25	; 0x06
    2a88:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2a8a:	8d 81       	ldd	r24, Y+5	; 0x05
    2a8c:	9e 81       	ldd	r25, Y+6	; 0x06
    2a8e:	00 97       	sbiw	r24, 0x00	; 0
    2a90:	69 f7       	brne	.-38     	; 0x2a6c <lcd_ES_tclear+0xae>
    2a92:	14 c0       	rjmp	.+40     	; 0x2abc <lcd_ES_tclear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2a94:	6f 81       	ldd	r22, Y+7	; 0x07
    2a96:	78 85       	ldd	r23, Y+8	; 0x08
    2a98:	89 85       	ldd	r24, Y+9	; 0x09
    2a9a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2a9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2aa0:	dc 01       	movw	r26, r24
    2aa2:	cb 01       	movw	r24, r22
    2aa4:	9e 83       	std	Y+6, r25	; 0x06
    2aa6:	8d 83       	std	Y+5, r24	; 0x05
    2aa8:	8d 81       	ldd	r24, Y+5	; 0x05
    2aaa:	9e 81       	ldd	r25, Y+6	; 0x06
    2aac:	9a 83       	std	Y+2, r25	; 0x02
    2aae:	89 83       	std	Y+1, r24	; 0x01
    2ab0:	89 81       	ldd	r24, Y+1	; 0x01
    2ab2:	9a 81       	ldd	r25, Y+2	; 0x02
    2ab4:	01 97       	sbiw	r24, 0x01	; 1
    2ab6:	f1 f7       	brne	.-4      	; 0x2ab4 <lcd_ES_tclear+0xf6>
    2ab8:	9a 83       	std	Y+2, r25	; 0x02
    2aba:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(2);
	return ES_OK;
    2abc:	80 e0       	ldi	r24, 0x00	; 0
}
    2abe:	2e 96       	adiw	r28, 0x0e	; 14
    2ac0:	0f b6       	in	r0, 0x3f	; 63
    2ac2:	f8 94       	cli
    2ac4:	de bf       	out	0x3e, r29	; 62
    2ac6:	0f be       	out	0x3f, r0	; 63
    2ac8:	cd bf       	out	0x3d, r28	; 61
    2aca:	cf 91       	pop	r28
    2acc:	df 91       	pop	r29
    2ace:	08 95       	ret

00002ad0 <Lcd_ES_tsendCmd>:

ES_t Lcd_ES_tsendCmd(u8 cmd){
    2ad0:	df 93       	push	r29
    2ad2:	cf 93       	push	r28
    2ad4:	0f 92       	push	r0
    2ad6:	cd b7       	in	r28, 0x3d	; 61
    2ad8:	de b7       	in	r29, 0x3e	; 62
    2ada:	89 83       	std	Y+1, r24	; 0x01
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, LOW);
    2adc:	81 e0       	ldi	r24, 0x01	; 1
    2ade:	61 e0       	ldi	r22, 0x01	; 1
    2ae0:	40 e0       	ldi	r20, 0x00	; 0
    2ae2:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2ae6:	81 e0       	ldi	r24, 0x01	; 1
    2ae8:	60 e0       	ldi	r22, 0x00	; 0
    2aea:	40 e0       	ldi	r20, 0x00	; 0
    2aec:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	// DIO_ES_tGetPinValue, DIO_ES_tSetPinValue
	// if(GET_BIT(cmd,7)){Dio_Write(D7,HIGH);}else{Dio_write(D7,LOW);}
	// We use ternary operator instead
#if LCD_MODE == FOUR_BIT_MODE
	(GET_BIT(cmd,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2af0:	89 81       	ldd	r24, Y+1	; 0x01
    2af2:	88 23       	and	r24, r24
    2af4:	34 f4       	brge	.+12     	; 0x2b02 <Lcd_ES_tsendCmd+0x32>
    2af6:	80 e0       	ldi	r24, 0x00	; 0
    2af8:	66 e0       	ldi	r22, 0x06	; 6
    2afa:	41 e0       	ldi	r20, 0x01	; 1
    2afc:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2b00:	05 c0       	rjmp	.+10     	; 0x2b0c <Lcd_ES_tsendCmd+0x3c>
    2b02:	80 e0       	ldi	r24, 0x00	; 0
    2b04:	66 e0       	ldi	r22, 0x06	; 6
    2b06:	40 e0       	ldi	r20, 0x00	; 0
    2b08:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2b0c:	89 81       	ldd	r24, Y+1	; 0x01
    2b0e:	82 95       	swap	r24
    2b10:	86 95       	lsr	r24
    2b12:	86 95       	lsr	r24
    2b14:	83 70       	andi	r24, 0x03	; 3
    2b16:	88 2f       	mov	r24, r24
    2b18:	90 e0       	ldi	r25, 0x00	; 0
    2b1a:	81 70       	andi	r24, 0x01	; 1
    2b1c:	90 70       	andi	r25, 0x00	; 0
    2b1e:	88 23       	and	r24, r24
    2b20:	31 f0       	breq	.+12     	; 0x2b2e <Lcd_ES_tsendCmd+0x5e>
    2b22:	80 e0       	ldi	r24, 0x00	; 0
    2b24:	65 e0       	ldi	r22, 0x05	; 5
    2b26:	41 e0       	ldi	r20, 0x01	; 1
    2b28:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2b2c:	05 c0       	rjmp	.+10     	; 0x2b38 <Lcd_ES_tsendCmd+0x68>
    2b2e:	80 e0       	ldi	r24, 0x00	; 0
    2b30:	65 e0       	ldi	r22, 0x05	; 5
    2b32:	40 e0       	ldi	r20, 0x00	; 0
    2b34:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2b38:	89 81       	ldd	r24, Y+1	; 0x01
    2b3a:	82 95       	swap	r24
    2b3c:	86 95       	lsr	r24
    2b3e:	87 70       	andi	r24, 0x07	; 7
    2b40:	88 2f       	mov	r24, r24
    2b42:	90 e0       	ldi	r25, 0x00	; 0
    2b44:	81 70       	andi	r24, 0x01	; 1
    2b46:	90 70       	andi	r25, 0x00	; 0
    2b48:	88 23       	and	r24, r24
    2b4a:	31 f0       	breq	.+12     	; 0x2b58 <Lcd_ES_tsendCmd+0x88>
    2b4c:	80 e0       	ldi	r24, 0x00	; 0
    2b4e:	64 e0       	ldi	r22, 0x04	; 4
    2b50:	41 e0       	ldi	r20, 0x01	; 1
    2b52:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2b56:	05 c0       	rjmp	.+10     	; 0x2b62 <Lcd_ES_tsendCmd+0x92>
    2b58:	80 e0       	ldi	r24, 0x00	; 0
    2b5a:	64 e0       	ldi	r22, 0x04	; 4
    2b5c:	40 e0       	ldi	r20, 0x00	; 0
    2b5e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2b62:	89 81       	ldd	r24, Y+1	; 0x01
    2b64:	82 95       	swap	r24
    2b66:	8f 70       	andi	r24, 0x0F	; 15
    2b68:	88 2f       	mov	r24, r24
    2b6a:	90 e0       	ldi	r25, 0x00	; 0
    2b6c:	81 70       	andi	r24, 0x01	; 1
    2b6e:	90 70       	andi	r25, 0x00	; 0
    2b70:	88 23       	and	r24, r24
    2b72:	31 f0       	breq	.+12     	; 0x2b80 <Lcd_ES_tsendCmd+0xb0>
    2b74:	80 e0       	ldi	r24, 0x00	; 0
    2b76:	63 e0       	ldi	r22, 0x03	; 3
    2b78:	41 e0       	ldi	r20, 0x01	; 1
    2b7a:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2b7e:	05 c0       	rjmp	.+10     	; 0x2b8a <Lcd_ES_tsendCmd+0xba>
    2b80:	80 e0       	ldi	r24, 0x00	; 0
    2b82:	63 e0       	ldi	r22, 0x03	; 3
    2b84:	40 e0       	ldi	r20, 0x00	; 0
    2b86:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2b8a:	0e 94 2e 13 	call	0x265c	; 0x265c <LCD_ES_tTrigger_Enable>
	(GET_BIT(cmd,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2b8e:	89 81       	ldd	r24, Y+1	; 0x01
    2b90:	86 95       	lsr	r24
    2b92:	86 95       	lsr	r24
    2b94:	86 95       	lsr	r24
    2b96:	88 2f       	mov	r24, r24
    2b98:	90 e0       	ldi	r25, 0x00	; 0
    2b9a:	81 70       	andi	r24, 0x01	; 1
    2b9c:	90 70       	andi	r25, 0x00	; 0
    2b9e:	88 23       	and	r24, r24
    2ba0:	31 f0       	breq	.+12     	; 0x2bae <Lcd_ES_tsendCmd+0xde>
    2ba2:	80 e0       	ldi	r24, 0x00	; 0
    2ba4:	66 e0       	ldi	r22, 0x06	; 6
    2ba6:	41 e0       	ldi	r20, 0x01	; 1
    2ba8:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2bac:	05 c0       	rjmp	.+10     	; 0x2bb8 <Lcd_ES_tsendCmd+0xe8>
    2bae:	80 e0       	ldi	r24, 0x00	; 0
    2bb0:	66 e0       	ldi	r22, 0x06	; 6
    2bb2:	40 e0       	ldi	r20, 0x00	; 0
    2bb4:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2bb8:	89 81       	ldd	r24, Y+1	; 0x01
    2bba:	86 95       	lsr	r24
    2bbc:	86 95       	lsr	r24
    2bbe:	88 2f       	mov	r24, r24
    2bc0:	90 e0       	ldi	r25, 0x00	; 0
    2bc2:	81 70       	andi	r24, 0x01	; 1
    2bc4:	90 70       	andi	r25, 0x00	; 0
    2bc6:	88 23       	and	r24, r24
    2bc8:	31 f0       	breq	.+12     	; 0x2bd6 <Lcd_ES_tsendCmd+0x106>
    2bca:	80 e0       	ldi	r24, 0x00	; 0
    2bcc:	65 e0       	ldi	r22, 0x05	; 5
    2bce:	41 e0       	ldi	r20, 0x01	; 1
    2bd0:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2bd4:	05 c0       	rjmp	.+10     	; 0x2be0 <Lcd_ES_tsendCmd+0x110>
    2bd6:	80 e0       	ldi	r24, 0x00	; 0
    2bd8:	65 e0       	ldi	r22, 0x05	; 5
    2bda:	40 e0       	ldi	r20, 0x00	; 0
    2bdc:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2be0:	89 81       	ldd	r24, Y+1	; 0x01
    2be2:	86 95       	lsr	r24
    2be4:	88 2f       	mov	r24, r24
    2be6:	90 e0       	ldi	r25, 0x00	; 0
    2be8:	81 70       	andi	r24, 0x01	; 1
    2bea:	90 70       	andi	r25, 0x00	; 0
    2bec:	88 23       	and	r24, r24
    2bee:	31 f0       	breq	.+12     	; 0x2bfc <Lcd_ES_tsendCmd+0x12c>
    2bf0:	80 e0       	ldi	r24, 0x00	; 0
    2bf2:	64 e0       	ldi	r22, 0x04	; 4
    2bf4:	41 e0       	ldi	r20, 0x01	; 1
    2bf6:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2bfa:	05 c0       	rjmp	.+10     	; 0x2c06 <Lcd_ES_tsendCmd+0x136>
    2bfc:	80 e0       	ldi	r24, 0x00	; 0
    2bfe:	64 e0       	ldi	r22, 0x04	; 4
    2c00:	40 e0       	ldi	r20, 0x00	; 0
    2c02:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2c06:	89 81       	ldd	r24, Y+1	; 0x01
    2c08:	88 2f       	mov	r24, r24
    2c0a:	90 e0       	ldi	r25, 0x00	; 0
    2c0c:	81 70       	andi	r24, 0x01	; 1
    2c0e:	90 70       	andi	r25, 0x00	; 0
    2c10:	88 23       	and	r24, r24
    2c12:	31 f0       	breq	.+12     	; 0x2c20 <Lcd_ES_tsendCmd+0x150>
    2c14:	80 e0       	ldi	r24, 0x00	; 0
    2c16:	63 e0       	ldi	r22, 0x03	; 3
    2c18:	41 e0       	ldi	r20, 0x01	; 1
    2c1a:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2c1e:	05 c0       	rjmp	.+10     	; 0x2c2a <Lcd_ES_tsendCmd+0x15a>
    2c20:	80 e0       	ldi	r24, 0x00	; 0
    2c22:	63 e0       	ldi	r22, 0x03	; 3
    2c24:	40 e0       	ldi	r20, 0x00	; 0
    2c26:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2c2a:	0e 94 2e 13 	call	0x265c	; 0x265c <LCD_ES_tTrigger_Enable>
	return ES_OK;
    2c2e:	80 e0       	ldi	r24, 0x00	; 0
	(GET_BIT(cmd,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D0,LOW);
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif
}
    2c30:	0f 90       	pop	r0
    2c32:	cf 91       	pop	r28
    2c34:	df 91       	pop	r29
    2c36:	08 95       	ret

00002c38 <Lcd_ES_tsendChar>:
ES_t Lcd_ES_tsendChar(u8 data){
    2c38:	df 93       	push	r29
    2c3a:	cf 93       	push	r28
    2c3c:	0f 92       	push	r0
    2c3e:	cd b7       	in	r28, 0x3d	; 61
    2c40:	de b7       	in	r29, 0x3e	; 62
    2c42:	89 83       	std	Y+1, r24	; 0x01
#if LCD_MODE == FOUR_BIT_MODE
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2c44:	81 e0       	ldi	r24, 0x01	; 1
    2c46:	61 e0       	ldi	r22, 0x01	; 1
    2c48:	41 e0       	ldi	r20, 0x01	; 1
    2c4a:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2c4e:	81 e0       	ldi	r24, 0x01	; 1
    2c50:	60 e0       	ldi	r22, 0x00	; 0
    2c52:	40 e0       	ldi	r20, 0x00	; 0
    2c54:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,7)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2c58:	89 81       	ldd	r24, Y+1	; 0x01
    2c5a:	88 23       	and	r24, r24
    2c5c:	34 f4       	brge	.+12     	; 0x2c6a <Lcd_ES_tsendChar+0x32>
    2c5e:	80 e0       	ldi	r24, 0x00	; 0
    2c60:	66 e0       	ldi	r22, 0x06	; 6
    2c62:	41 e0       	ldi	r20, 0x01	; 1
    2c64:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2c68:	05 c0       	rjmp	.+10     	; 0x2c74 <Lcd_ES_tsendChar+0x3c>
    2c6a:	80 e0       	ldi	r24, 0x00	; 0
    2c6c:	66 e0       	ldi	r22, 0x06	; 6
    2c6e:	40 e0       	ldi	r20, 0x00	; 0
    2c70:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,6)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2c74:	89 81       	ldd	r24, Y+1	; 0x01
    2c76:	82 95       	swap	r24
    2c78:	86 95       	lsr	r24
    2c7a:	86 95       	lsr	r24
    2c7c:	83 70       	andi	r24, 0x03	; 3
    2c7e:	88 2f       	mov	r24, r24
    2c80:	90 e0       	ldi	r25, 0x00	; 0
    2c82:	81 70       	andi	r24, 0x01	; 1
    2c84:	90 70       	andi	r25, 0x00	; 0
    2c86:	88 23       	and	r24, r24
    2c88:	31 f0       	breq	.+12     	; 0x2c96 <Lcd_ES_tsendChar+0x5e>
    2c8a:	80 e0       	ldi	r24, 0x00	; 0
    2c8c:	65 e0       	ldi	r22, 0x05	; 5
    2c8e:	41 e0       	ldi	r20, 0x01	; 1
    2c90:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2c94:	05 c0       	rjmp	.+10     	; 0x2ca0 <Lcd_ES_tsendChar+0x68>
    2c96:	80 e0       	ldi	r24, 0x00	; 0
    2c98:	65 e0       	ldi	r22, 0x05	; 5
    2c9a:	40 e0       	ldi	r20, 0x00	; 0
    2c9c:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,5)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2ca0:	89 81       	ldd	r24, Y+1	; 0x01
    2ca2:	82 95       	swap	r24
    2ca4:	86 95       	lsr	r24
    2ca6:	87 70       	andi	r24, 0x07	; 7
    2ca8:	88 2f       	mov	r24, r24
    2caa:	90 e0       	ldi	r25, 0x00	; 0
    2cac:	81 70       	andi	r24, 0x01	; 1
    2cae:	90 70       	andi	r25, 0x00	; 0
    2cb0:	88 23       	and	r24, r24
    2cb2:	31 f0       	breq	.+12     	; 0x2cc0 <Lcd_ES_tsendChar+0x88>
    2cb4:	80 e0       	ldi	r24, 0x00	; 0
    2cb6:	64 e0       	ldi	r22, 0x04	; 4
    2cb8:	41 e0       	ldi	r20, 0x01	; 1
    2cba:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2cbe:	05 c0       	rjmp	.+10     	; 0x2cca <Lcd_ES_tsendChar+0x92>
    2cc0:	80 e0       	ldi	r24, 0x00	; 0
    2cc2:	64 e0       	ldi	r22, 0x04	; 4
    2cc4:	40 e0       	ldi	r20, 0x00	; 0
    2cc6:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,4)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2cca:	89 81       	ldd	r24, Y+1	; 0x01
    2ccc:	82 95       	swap	r24
    2cce:	8f 70       	andi	r24, 0x0F	; 15
    2cd0:	88 2f       	mov	r24, r24
    2cd2:	90 e0       	ldi	r25, 0x00	; 0
    2cd4:	81 70       	andi	r24, 0x01	; 1
    2cd6:	90 70       	andi	r25, 0x00	; 0
    2cd8:	88 23       	and	r24, r24
    2cda:	31 f0       	breq	.+12     	; 0x2ce8 <Lcd_ES_tsendChar+0xb0>
    2cdc:	80 e0       	ldi	r24, 0x00	; 0
    2cde:	63 e0       	ldi	r22, 0x03	; 3
    2ce0:	41 e0       	ldi	r20, 0x01	; 1
    2ce2:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2ce6:	05 c0       	rjmp	.+10     	; 0x2cf2 <Lcd_ES_tsendChar+0xba>
    2ce8:	80 e0       	ldi	r24, 0x00	; 0
    2cea:	63 e0       	ldi	r22, 0x03	; 3
    2cec:	40 e0       	ldi	r20, 0x00	; 0
    2cee:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2cf2:	0e 94 2e 13 	call	0x265c	; 0x265c <LCD_ES_tTrigger_Enable>
	(GET_BIT(data,3)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D7,LOW);
    2cf6:	89 81       	ldd	r24, Y+1	; 0x01
    2cf8:	86 95       	lsr	r24
    2cfa:	86 95       	lsr	r24
    2cfc:	86 95       	lsr	r24
    2cfe:	88 2f       	mov	r24, r24
    2d00:	90 e0       	ldi	r25, 0x00	; 0
    2d02:	81 70       	andi	r24, 0x01	; 1
    2d04:	90 70       	andi	r25, 0x00	; 0
    2d06:	88 23       	and	r24, r24
    2d08:	31 f0       	breq	.+12     	; 0x2d16 <Lcd_ES_tsendChar+0xde>
    2d0a:	80 e0       	ldi	r24, 0x00	; 0
    2d0c:	66 e0       	ldi	r22, 0x06	; 6
    2d0e:	41 e0       	ldi	r20, 0x01	; 1
    2d10:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2d14:	05 c0       	rjmp	.+10     	; 0x2d20 <Lcd_ES_tsendChar+0xe8>
    2d16:	80 e0       	ldi	r24, 0x00	; 0
    2d18:	66 e0       	ldi	r22, 0x06	; 6
    2d1a:	40 e0       	ldi	r20, 0x00	; 0
    2d1c:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,2)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D6,LOW);
    2d20:	89 81       	ldd	r24, Y+1	; 0x01
    2d22:	86 95       	lsr	r24
    2d24:	86 95       	lsr	r24
    2d26:	88 2f       	mov	r24, r24
    2d28:	90 e0       	ldi	r25, 0x00	; 0
    2d2a:	81 70       	andi	r24, 0x01	; 1
    2d2c:	90 70       	andi	r25, 0x00	; 0
    2d2e:	88 23       	and	r24, r24
    2d30:	31 f0       	breq	.+12     	; 0x2d3e <Lcd_ES_tsendChar+0x106>
    2d32:	80 e0       	ldi	r24, 0x00	; 0
    2d34:	65 e0       	ldi	r22, 0x05	; 5
    2d36:	41 e0       	ldi	r20, 0x01	; 1
    2d38:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2d3c:	05 c0       	rjmp	.+10     	; 0x2d48 <Lcd_ES_tsendChar+0x110>
    2d3e:	80 e0       	ldi	r24, 0x00	; 0
    2d40:	65 e0       	ldi	r22, 0x05	; 5
    2d42:	40 e0       	ldi	r20, 0x00	; 0
    2d44:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,1)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D5,LOW);
    2d48:	89 81       	ldd	r24, Y+1	; 0x01
    2d4a:	86 95       	lsr	r24
    2d4c:	88 2f       	mov	r24, r24
    2d4e:	90 e0       	ldi	r25, 0x00	; 0
    2d50:	81 70       	andi	r24, 0x01	; 1
    2d52:	90 70       	andi	r25, 0x00	; 0
    2d54:	88 23       	and	r24, r24
    2d56:	31 f0       	breq	.+12     	; 0x2d64 <Lcd_ES_tsendChar+0x12c>
    2d58:	80 e0       	ldi	r24, 0x00	; 0
    2d5a:	64 e0       	ldi	r22, 0x04	; 4
    2d5c:	41 e0       	ldi	r20, 0x01	; 1
    2d5e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2d62:	05 c0       	rjmp	.+10     	; 0x2d6e <Lcd_ES_tsendChar+0x136>
    2d64:	80 e0       	ldi	r24, 0x00	; 0
    2d66:	64 e0       	ldi	r22, 0x04	; 4
    2d68:	40 e0       	ldi	r20, 0x00	; 0
    2d6a:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	(GET_BIT(data,0)) ? DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,HIGH) : DIO_ES_tSetPinValue(LCD_DATA_PORT, D4,LOW);
    2d6e:	89 81       	ldd	r24, Y+1	; 0x01
    2d70:	88 2f       	mov	r24, r24
    2d72:	90 e0       	ldi	r25, 0x00	; 0
    2d74:	81 70       	andi	r24, 0x01	; 1
    2d76:	90 70       	andi	r25, 0x00	; 0
    2d78:	88 23       	and	r24, r24
    2d7a:	31 f0       	breq	.+12     	; 0x2d88 <Lcd_ES_tsendChar+0x150>
    2d7c:	80 e0       	ldi	r24, 0x00	; 0
    2d7e:	63 e0       	ldi	r22, 0x03	; 3
    2d80:	41 e0       	ldi	r20, 0x01	; 1
    2d82:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    2d86:	05 c0       	rjmp	.+10     	; 0x2d92 <Lcd_ES_tsendChar+0x15a>
    2d88:	80 e0       	ldi	r24, 0x00	; 0
    2d8a:	63 e0       	ldi	r22, 0x03	; 3
    2d8c:	40 e0       	ldi	r20, 0x00	; 0
    2d8e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
    2d92:	0e 94 2e 13 	call	0x265c	; 0x265c <LCD_ES_tTrigger_Enable>
	return ES_OK;
    2d96:	80 e0       	ldi	r24, 0x00	; 0
	//Trigger Enable
	LCD_ES_tTrigger_Enable();
	return ES_OK;
#endif

}
    2d98:	0f 90       	pop	r0
    2d9a:	cf 91       	pop	r28
    2d9c:	df 91       	pop	r29
    2d9e:	08 95       	ret

00002da0 <Lcd_ES_tsendString>:

ES_t Lcd_ES_tsendString(char *data)
{
    2da0:	df 93       	push	r29
    2da2:	cf 93       	push	r28
    2da4:	00 d0       	rcall	.+0      	; 0x2da6 <Lcd_ES_tsendString+0x6>
    2da6:	0f 92       	push	r0
    2da8:	cd b7       	in	r28, 0x3d	; 61
    2daa:	de b7       	in	r29, 0x3e	; 62
    2dac:	9b 83       	std	Y+3, r25	; 0x03
    2dae:	8a 83       	std	Y+2, r24	; 0x02
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2db0:	81 e0       	ldi	r24, 0x01	; 1
    2db2:	61 e0       	ldi	r22, 0x01	; 1
    2db4:	41 e0       	ldi	r20, 0x01	; 1
    2db6:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2dba:	81 e0       	ldi	r24, 0x01	; 1
    2dbc:	60 e0       	ldi	r22, 0x00	; 0
    2dbe:	40 e0       	ldi	r20, 0x00	; 0
    2dc0:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>

	unsigned char i=0;
    2dc4:	19 82       	std	Y+1, r1	; 0x01
    2dc6:	0e c0       	rjmp	.+28     	; 0x2de4 <Lcd_ES_tsendString+0x44>
	while(data[i]!=0)
	{
		Lcd_ES_tsendChar(data[i]);
    2dc8:	89 81       	ldd	r24, Y+1	; 0x01
    2dca:	28 2f       	mov	r18, r24
    2dcc:	30 e0       	ldi	r19, 0x00	; 0
    2dce:	8a 81       	ldd	r24, Y+2	; 0x02
    2dd0:	9b 81       	ldd	r25, Y+3	; 0x03
    2dd2:	fc 01       	movw	r30, r24
    2dd4:	e2 0f       	add	r30, r18
    2dd6:	f3 1f       	adc	r31, r19
    2dd8:	80 81       	ld	r24, Z
    2dda:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <Lcd_ES_tsendChar>
		i++;
    2dde:	89 81       	ldd	r24, Y+1	; 0x01
    2de0:	8f 5f       	subi	r24, 0xFF	; 255
    2de2:	89 83       	std	Y+1, r24	; 0x01
{
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);

	unsigned char i=0;
	while(data[i]!=0)
    2de4:	89 81       	ldd	r24, Y+1	; 0x01
    2de6:	28 2f       	mov	r18, r24
    2de8:	30 e0       	ldi	r19, 0x00	; 0
    2dea:	8a 81       	ldd	r24, Y+2	; 0x02
    2dec:	9b 81       	ldd	r25, Y+3	; 0x03
    2dee:	fc 01       	movw	r30, r24
    2df0:	e2 0f       	add	r30, r18
    2df2:	f3 1f       	adc	r31, r19
    2df4:	80 81       	ld	r24, Z
    2df6:	88 23       	and	r24, r24
    2df8:	39 f7       	brne	.-50     	; 0x2dc8 <Lcd_ES_tsendString+0x28>
	{
		Lcd_ES_tsendChar(data[i]);
		i++;
	}
	return ES_OK;
    2dfa:	80 e0       	ldi	r24, 0x00	; 0
}
    2dfc:	0f 90       	pop	r0
    2dfe:	0f 90       	pop	r0
    2e00:	0f 90       	pop	r0
    2e02:	cf 91       	pop	r28
    2e04:	df 91       	pop	r29
    2e06:	08 95       	ret

00002e08 <Lcd_ES_tsendString_xy>:

ES_t Lcd_ES_tsendString_xy(char *data,u8 row,u8 col){
    2e08:	df 93       	push	r29
    2e0a:	cf 93       	push	r28
    2e0c:	00 d0       	rcall	.+0      	; 0x2e0e <Lcd_ES_tsendString_xy+0x6>
    2e0e:	00 d0       	rcall	.+0      	; 0x2e10 <Lcd_ES_tsendString_xy+0x8>
    2e10:	cd b7       	in	r28, 0x3d	; 61
    2e12:	de b7       	in	r29, 0x3e	; 62
    2e14:	9a 83       	std	Y+2, r25	; 0x02
    2e16:	89 83       	std	Y+1, r24	; 0x01
    2e18:	6b 83       	std	Y+3, r22	; 0x03
    2e1a:	4c 83       	std	Y+4, r20	; 0x04
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2e1c:	81 e0       	ldi	r24, 0x01	; 1
    2e1e:	61 e0       	ldi	r22, 0x01	; 1
    2e20:	41 e0       	ldi	r20, 0x01	; 1
    2e22:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2e26:	81 e0       	ldi	r24, 0x01	; 1
    2e28:	60 e0       	ldi	r22, 0x00	; 0
    2e2a:	40 e0       	ldi	r20, 0x00	; 0
    2e2c:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>

	LCD_ES_tSet_Cursor_Pos(row,col);
    2e30:	8b 81       	ldd	r24, Y+3	; 0x03
    2e32:	6c 81       	ldd	r22, Y+4	; 0x04
    2e34:	0e 94 ef 19 	call	0x33de	; 0x33de <LCD_ES_tSet_Cursor_Pos>
	Lcd_ES_tsendString(data);
    2e38:	89 81       	ldd	r24, Y+1	; 0x01
    2e3a:	9a 81       	ldd	r25, Y+2	; 0x02
    2e3c:	0e 94 d0 16 	call	0x2da0	; 0x2da0 <Lcd_ES_tsendString>
	return ES_OK;
    2e40:	80 e0       	ldi	r24, 0x00	; 0

}
    2e42:	0f 90       	pop	r0
    2e44:	0f 90       	pop	r0
    2e46:	0f 90       	pop	r0
    2e48:	0f 90       	pop	r0
    2e4a:	cf 91       	pop	r28
    2e4c:	df 91       	pop	r29
    2e4e:	08 95       	ret

00002e50 <Lcd_ES_tdisplayNum>:


//A function to display Numbers instead of characters
ES_t Lcd_ES_tdisplayNum(u16 num)
{
    2e50:	df 93       	push	r29
    2e52:	cf 93       	push	r28
    2e54:	cd b7       	in	r28, 0x3d	; 61
    2e56:	de b7       	in	r29, 0x3e	; 62
    2e58:	2e 97       	sbiw	r28, 0x0e	; 14
    2e5a:	0f b6       	in	r0, 0x3f	; 63
    2e5c:	f8 94       	cli
    2e5e:	de bf       	out	0x3e, r29	; 62
    2e60:	0f be       	out	0x3f, r0	; 63
    2e62:	cd bf       	out	0x3d, r28	; 61
    2e64:	9e 87       	std	Y+14, r25	; 0x0e
    2e66:	8d 87       	std	Y+13, r24	; 0x0d
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2e68:	81 e0       	ldi	r24, 0x01	; 1
    2e6a:	61 e0       	ldi	r22, 0x01	; 1
    2e6c:	41 e0       	ldi	r20, 0x01	; 1
    2e6e:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2e72:	81 e0       	ldi	r24, 0x01	; 1
    2e74:	60 e0       	ldi	r22, 0x00	; 0
    2e76:	40 e0       	ldi	r20, 0x00	; 0
    2e78:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>

	uint8_t ch[10],i=0,j=0;
    2e7c:	1a 82       	std	Y+2, r1	; 0x02
    2e7e:	19 82       	std	Y+1, r1	; 0x01
	if(num == 0)
    2e80:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e82:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e84:	00 97       	sbiw	r24, 0x00	; 0
    2e86:	11 f5       	brne	.+68     	; 0x2ecc <Lcd_ES_tdisplayNum+0x7c>
	{
		Lcd_ES_tsendChar('0');
    2e88:	80 e3       	ldi	r24, 0x30	; 48
    2e8a:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <Lcd_ES_tsendChar>
    2e8e:	39 c0       	rjmp	.+114    	; 0x2f02 <Lcd_ES_tdisplayNum+0xb2>
	}
	else
	{
		while(num)
		{
			ch[i] = num % 10 + '0';  //To convert int to char
    2e90:	8a 81       	ldd	r24, Y+2	; 0x02
    2e92:	e8 2f       	mov	r30, r24
    2e94:	f0 e0       	ldi	r31, 0x00	; 0
    2e96:	8d 85       	ldd	r24, Y+13	; 0x0d
    2e98:	9e 85       	ldd	r25, Y+14	; 0x0e
    2e9a:	2a e0       	ldi	r18, 0x0A	; 10
    2e9c:	30 e0       	ldi	r19, 0x00	; 0
    2e9e:	b9 01       	movw	r22, r18
    2ea0:	0e 94 f5 1b 	call	0x37ea	; 0x37ea <__udivmodhi4>
    2ea4:	28 2f       	mov	r18, r24
    2ea6:	20 5d       	subi	r18, 0xD0	; 208
    2ea8:	ce 01       	movw	r24, r28
    2eaa:	03 96       	adiw	r24, 0x03	; 3
    2eac:	e8 0f       	add	r30, r24
    2eae:	f9 1f       	adc	r31, r25
    2eb0:	20 83       	st	Z, r18
			num /= 10;
    2eb2:	8d 85       	ldd	r24, Y+13	; 0x0d
    2eb4:	9e 85       	ldd	r25, Y+14	; 0x0e
    2eb6:	2a e0       	ldi	r18, 0x0A	; 10
    2eb8:	30 e0       	ldi	r19, 0x00	; 0
    2eba:	b9 01       	movw	r22, r18
    2ebc:	0e 94 f5 1b 	call	0x37ea	; 0x37ea <__udivmodhi4>
    2ec0:	cb 01       	movw	r24, r22
    2ec2:	9e 87       	std	Y+14, r25	; 0x0e
    2ec4:	8d 87       	std	Y+13, r24	; 0x0d
			i++;
    2ec6:	8a 81       	ldd	r24, Y+2	; 0x02
    2ec8:	8f 5f       	subi	r24, 0xFF	; 255
    2eca:	8a 83       	std	Y+2, r24	; 0x02
	{
		Lcd_ES_tsendChar('0');
	}
	else
	{
		while(num)
    2ecc:	8d 85       	ldd	r24, Y+13	; 0x0d
    2ece:	9e 85       	ldd	r25, Y+14	; 0x0e
    2ed0:	00 97       	sbiw	r24, 0x00	; 0
    2ed2:	f1 f6       	brne	.-68     	; 0x2e90 <Lcd_ES_tdisplayNum+0x40>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    2ed4:	8a 81       	ldd	r24, Y+2	; 0x02
    2ed6:	89 83       	std	Y+1, r24	; 0x01
    2ed8:	11 c0       	rjmp	.+34     	; 0x2efc <Lcd_ES_tdisplayNum+0xac>
		{
			Lcd_ES_tsendChar(ch[j-1]);
    2eda:	89 81       	ldd	r24, Y+1	; 0x01
    2edc:	88 2f       	mov	r24, r24
    2ede:	90 e0       	ldi	r25, 0x00	; 0
    2ee0:	9c 01       	movw	r18, r24
    2ee2:	21 50       	subi	r18, 0x01	; 1
    2ee4:	30 40       	sbci	r19, 0x00	; 0
    2ee6:	ce 01       	movw	r24, r28
    2ee8:	03 96       	adiw	r24, 0x03	; 3
    2eea:	fc 01       	movw	r30, r24
    2eec:	e2 0f       	add	r30, r18
    2eee:	f3 1f       	adc	r31, r19
    2ef0:	80 81       	ld	r24, Z
    2ef2:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <Lcd_ES_tsendChar>
		{
			ch[i] = num % 10 + '0';  //To convert int to char
			num /= 10;
			i++;
		} //Thus number entered is reversed so, we want to display it correctly
		for(j=i;j>0;j--)
    2ef6:	89 81       	ldd	r24, Y+1	; 0x01
    2ef8:	81 50       	subi	r24, 0x01	; 1
    2efa:	89 83       	std	Y+1, r24	; 0x01
    2efc:	89 81       	ldd	r24, Y+1	; 0x01
    2efe:	88 23       	and	r24, r24
    2f00:	61 f7       	brne	.-40     	; 0x2eda <Lcd_ES_tdisplayNum+0x8a>
		{
			Lcd_ES_tsendChar(ch[j-1]);
		}
	}
	return ES_OK;
    2f02:	80 e0       	ldi	r24, 0x00	; 0
}
    2f04:	2e 96       	adiw	r28, 0x0e	; 14
    2f06:	0f b6       	in	r0, 0x3f	; 63
    2f08:	f8 94       	cli
    2f0a:	de bf       	out	0x3e, r29	; 62
    2f0c:	0f be       	out	0x3f, r0	; 63
    2f0e:	cd bf       	out	0x3d, r28	; 61
    2f10:	cf 91       	pop	r28
    2f12:	df 91       	pop	r29
    2f14:	08 95       	ret

00002f16 <Lcd_ES_tdisplayNum_xy>:

ES_t Lcd_ES_tdisplayNum_xy(u16 num,u8 row,u8 col){
    2f16:	df 93       	push	r29
    2f18:	cf 93       	push	r28
    2f1a:	cd b7       	in	r28, 0x3d	; 61
    2f1c:	de b7       	in	r29, 0x3e	; 62
    2f1e:	a3 97       	sbiw	r28, 0x23	; 35
    2f20:	0f b6       	in	r0, 0x3f	; 63
    2f22:	f8 94       	cli
    2f24:	de bf       	out	0x3e, r29	; 62
    2f26:	0f be       	out	0x3f, r0	; 63
    2f28:	cd bf       	out	0x3d, r28	; 61
    2f2a:	98 a3       	std	Y+32, r25	; 0x20
    2f2c:	8f 8f       	std	Y+31, r24	; 0x1f
    2f2e:	69 a3       	std	Y+33, r22	; 0x21
    2f30:	4a a3       	std	Y+34, r20	; 0x22

	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    2f32:	81 e0       	ldi	r24, 0x01	; 1
    2f34:	61 e0       	ldi	r22, 0x01	; 1
    2f36:	41 e0       	ldi	r20, 0x01	; 1
    2f38:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    2f3c:	81 e0       	ldi	r24, 0x01	; 1
    2f3e:	60 e0       	ldi	r22, 0x00	; 0
    2f40:	40 e0       	ldi	r20, 0x00	; 0
    2f42:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>


	if(row == 1){
    2f46:	89 a1       	ldd	r24, Y+33	; 0x21
    2f48:	81 30       	cpi	r24, 0x01	; 1
    2f4a:	09 f0       	breq	.+2      	; 0x2f4e <Lcd_ES_tdisplayNum_xy+0x38>
    2f4c:	76 c0       	rjmp	.+236    	; 0x303a <Lcd_ES_tdisplayNum_xy+0x124>
		Lcd_ES_tsendCmd(Force1stline);
    2f4e:	80 e8       	ldi	r24, 0x80	; 128
    2f50:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    2f54:	80 e0       	ldi	r24, 0x00	; 0
    2f56:	90 e0       	ldi	r25, 0x00	; 0
    2f58:	a0 e8       	ldi	r26, 0x80	; 128
    2f5a:	bf e3       	ldi	r27, 0x3F	; 63
    2f5c:	89 8f       	std	Y+25, r24	; 0x19
    2f5e:	9a 8f       	std	Y+26, r25	; 0x1a
    2f60:	ab 8f       	std	Y+27, r26	; 0x1b
    2f62:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2f64:	69 8d       	ldd	r22, Y+25	; 0x19
    2f66:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2f68:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2f6a:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2f6c:	20 e0       	ldi	r18, 0x00	; 0
    2f6e:	30 e0       	ldi	r19, 0x00	; 0
    2f70:	4a e7       	ldi	r20, 0x7A	; 122
    2f72:	55 e4       	ldi	r21, 0x45	; 69
    2f74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2f78:	dc 01       	movw	r26, r24
    2f7a:	cb 01       	movw	r24, r22
    2f7c:	8d 8b       	std	Y+21, r24	; 0x15
    2f7e:	9e 8b       	std	Y+22, r25	; 0x16
    2f80:	af 8b       	std	Y+23, r26	; 0x17
    2f82:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2f84:	6d 89       	ldd	r22, Y+21	; 0x15
    2f86:	7e 89       	ldd	r23, Y+22	; 0x16
    2f88:	8f 89       	ldd	r24, Y+23	; 0x17
    2f8a:	98 8d       	ldd	r25, Y+24	; 0x18
    2f8c:	20 e0       	ldi	r18, 0x00	; 0
    2f8e:	30 e0       	ldi	r19, 0x00	; 0
    2f90:	40 e8       	ldi	r20, 0x80	; 128
    2f92:	5f e3       	ldi	r21, 0x3F	; 63
    2f94:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2f98:	88 23       	and	r24, r24
    2f9a:	2c f4       	brge	.+10     	; 0x2fa6 <Lcd_ES_tdisplayNum_xy+0x90>
		__ticks = 1;
    2f9c:	81 e0       	ldi	r24, 0x01	; 1
    2f9e:	90 e0       	ldi	r25, 0x00	; 0
    2fa0:	9c 8b       	std	Y+20, r25	; 0x14
    2fa2:	8b 8b       	std	Y+19, r24	; 0x13
    2fa4:	3f c0       	rjmp	.+126    	; 0x3024 <Lcd_ES_tdisplayNum_xy+0x10e>
	else if (__tmp > 65535)
    2fa6:	6d 89       	ldd	r22, Y+21	; 0x15
    2fa8:	7e 89       	ldd	r23, Y+22	; 0x16
    2faa:	8f 89       	ldd	r24, Y+23	; 0x17
    2fac:	98 8d       	ldd	r25, Y+24	; 0x18
    2fae:	20 e0       	ldi	r18, 0x00	; 0
    2fb0:	3f ef       	ldi	r19, 0xFF	; 255
    2fb2:	4f e7       	ldi	r20, 0x7F	; 127
    2fb4:	57 e4       	ldi	r21, 0x47	; 71
    2fb6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2fba:	18 16       	cp	r1, r24
    2fbc:	4c f5       	brge	.+82     	; 0x3010 <Lcd_ES_tdisplayNum_xy+0xfa>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2fbe:	69 8d       	ldd	r22, Y+25	; 0x19
    2fc0:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2fc2:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2fc4:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2fc6:	20 e0       	ldi	r18, 0x00	; 0
    2fc8:	30 e0       	ldi	r19, 0x00	; 0
    2fca:	40 e2       	ldi	r20, 0x20	; 32
    2fcc:	51 e4       	ldi	r21, 0x41	; 65
    2fce:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2fd2:	dc 01       	movw	r26, r24
    2fd4:	cb 01       	movw	r24, r22
    2fd6:	bc 01       	movw	r22, r24
    2fd8:	cd 01       	movw	r24, r26
    2fda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2fde:	dc 01       	movw	r26, r24
    2fe0:	cb 01       	movw	r24, r22
    2fe2:	9c 8b       	std	Y+20, r25	; 0x14
    2fe4:	8b 8b       	std	Y+19, r24	; 0x13
    2fe6:	0f c0       	rjmp	.+30     	; 0x3006 <Lcd_ES_tdisplayNum_xy+0xf0>
    2fe8:	80 e9       	ldi	r24, 0x90	; 144
    2fea:	91 e0       	ldi	r25, 0x01	; 1
    2fec:	9a 8b       	std	Y+18, r25	; 0x12
    2fee:	89 8b       	std	Y+17, r24	; 0x11
    2ff0:	89 89       	ldd	r24, Y+17	; 0x11
    2ff2:	9a 89       	ldd	r25, Y+18	; 0x12
    2ff4:	01 97       	sbiw	r24, 0x01	; 1
    2ff6:	f1 f7       	brne	.-4      	; 0x2ff4 <Lcd_ES_tdisplayNum_xy+0xde>
    2ff8:	9a 8b       	std	Y+18, r25	; 0x12
    2ffa:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2ffc:	8b 89       	ldd	r24, Y+19	; 0x13
    2ffe:	9c 89       	ldd	r25, Y+20	; 0x14
    3000:	01 97       	sbiw	r24, 0x01	; 1
    3002:	9c 8b       	std	Y+20, r25	; 0x14
    3004:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    3006:	8b 89       	ldd	r24, Y+19	; 0x13
    3008:	9c 89       	ldd	r25, Y+20	; 0x14
    300a:	00 97       	sbiw	r24, 0x00	; 0
    300c:	69 f7       	brne	.-38     	; 0x2fe8 <Lcd_ES_tdisplayNum_xy+0xd2>
    300e:	92 c0       	rjmp	.+292    	; 0x3134 <Lcd_ES_tdisplayNum_xy+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3010:	6d 89       	ldd	r22, Y+21	; 0x15
    3012:	7e 89       	ldd	r23, Y+22	; 0x16
    3014:	8f 89       	ldd	r24, Y+23	; 0x17
    3016:	98 8d       	ldd	r25, Y+24	; 0x18
    3018:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    301c:	dc 01       	movw	r26, r24
    301e:	cb 01       	movw	r24, r22
    3020:	9c 8b       	std	Y+20, r25	; 0x14
    3022:	8b 8b       	std	Y+19, r24	; 0x13
    3024:	8b 89       	ldd	r24, Y+19	; 0x13
    3026:	9c 89       	ldd	r25, Y+20	; 0x14
    3028:	98 8b       	std	Y+16, r25	; 0x10
    302a:	8f 87       	std	Y+15, r24	; 0x0f
    302c:	8f 85       	ldd	r24, Y+15	; 0x0f
    302e:	98 89       	ldd	r25, Y+16	; 0x10
    3030:	01 97       	sbiw	r24, 0x01	; 1
    3032:	f1 f7       	brne	.-4      	; 0x3030 <Lcd_ES_tdisplayNum_xy+0x11a>
    3034:	98 8b       	std	Y+16, r25	; 0x10
    3036:	8f 87       	std	Y+15, r24	; 0x0f
    3038:	7d c0       	rjmp	.+250    	; 0x3134 <Lcd_ES_tdisplayNum_xy+0x21e>
		_delay_ms(1);
	}else if(row == 2){
    303a:	89 a1       	ldd	r24, Y+33	; 0x21
    303c:	82 30       	cpi	r24, 0x02	; 2
    303e:	09 f0       	breq	.+2      	; 0x3042 <Lcd_ES_tdisplayNum_xy+0x12c>
    3040:	76 c0       	rjmp	.+236    	; 0x312e <Lcd_ES_tdisplayNum_xy+0x218>
		Lcd_ES_tsendCmd(Force2ndline);
    3042:	80 ec       	ldi	r24, 0xC0	; 192
    3044:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    3048:	80 e0       	ldi	r24, 0x00	; 0
    304a:	90 e0       	ldi	r25, 0x00	; 0
    304c:	a0 e2       	ldi	r26, 0x20	; 32
    304e:	b1 e4       	ldi	r27, 0x41	; 65
    3050:	8b 87       	std	Y+11, r24	; 0x0b
    3052:	9c 87       	std	Y+12, r25	; 0x0c
    3054:	ad 87       	std	Y+13, r26	; 0x0d
    3056:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3058:	6b 85       	ldd	r22, Y+11	; 0x0b
    305a:	7c 85       	ldd	r23, Y+12	; 0x0c
    305c:	8d 85       	ldd	r24, Y+13	; 0x0d
    305e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3060:	20 e0       	ldi	r18, 0x00	; 0
    3062:	30 e0       	ldi	r19, 0x00	; 0
    3064:	4a e7       	ldi	r20, 0x7A	; 122
    3066:	55 e4       	ldi	r21, 0x45	; 69
    3068:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    306c:	dc 01       	movw	r26, r24
    306e:	cb 01       	movw	r24, r22
    3070:	8f 83       	std	Y+7, r24	; 0x07
    3072:	98 87       	std	Y+8, r25	; 0x08
    3074:	a9 87       	std	Y+9, r26	; 0x09
    3076:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3078:	6f 81       	ldd	r22, Y+7	; 0x07
    307a:	78 85       	ldd	r23, Y+8	; 0x08
    307c:	89 85       	ldd	r24, Y+9	; 0x09
    307e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3080:	20 e0       	ldi	r18, 0x00	; 0
    3082:	30 e0       	ldi	r19, 0x00	; 0
    3084:	40 e8       	ldi	r20, 0x80	; 128
    3086:	5f e3       	ldi	r21, 0x3F	; 63
    3088:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    308c:	88 23       	and	r24, r24
    308e:	2c f4       	brge	.+10     	; 0x309a <Lcd_ES_tdisplayNum_xy+0x184>
		__ticks = 1;
    3090:	81 e0       	ldi	r24, 0x01	; 1
    3092:	90 e0       	ldi	r25, 0x00	; 0
    3094:	9e 83       	std	Y+6, r25	; 0x06
    3096:	8d 83       	std	Y+5, r24	; 0x05
    3098:	3f c0       	rjmp	.+126    	; 0x3118 <Lcd_ES_tdisplayNum_xy+0x202>
	else if (__tmp > 65535)
    309a:	6f 81       	ldd	r22, Y+7	; 0x07
    309c:	78 85       	ldd	r23, Y+8	; 0x08
    309e:	89 85       	ldd	r24, Y+9	; 0x09
    30a0:	9a 85       	ldd	r25, Y+10	; 0x0a
    30a2:	20 e0       	ldi	r18, 0x00	; 0
    30a4:	3f ef       	ldi	r19, 0xFF	; 255
    30a6:	4f e7       	ldi	r20, 0x7F	; 127
    30a8:	57 e4       	ldi	r21, 0x47	; 71
    30aa:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    30ae:	18 16       	cp	r1, r24
    30b0:	4c f5       	brge	.+82     	; 0x3104 <Lcd_ES_tdisplayNum_xy+0x1ee>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    30b2:	6b 85       	ldd	r22, Y+11	; 0x0b
    30b4:	7c 85       	ldd	r23, Y+12	; 0x0c
    30b6:	8d 85       	ldd	r24, Y+13	; 0x0d
    30b8:	9e 85       	ldd	r25, Y+14	; 0x0e
    30ba:	20 e0       	ldi	r18, 0x00	; 0
    30bc:	30 e0       	ldi	r19, 0x00	; 0
    30be:	40 e2       	ldi	r20, 0x20	; 32
    30c0:	51 e4       	ldi	r21, 0x41	; 65
    30c2:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    30c6:	dc 01       	movw	r26, r24
    30c8:	cb 01       	movw	r24, r22
    30ca:	bc 01       	movw	r22, r24
    30cc:	cd 01       	movw	r24, r26
    30ce:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    30d2:	dc 01       	movw	r26, r24
    30d4:	cb 01       	movw	r24, r22
    30d6:	9e 83       	std	Y+6, r25	; 0x06
    30d8:	8d 83       	std	Y+5, r24	; 0x05
    30da:	0f c0       	rjmp	.+30     	; 0x30fa <Lcd_ES_tdisplayNum_xy+0x1e4>
    30dc:	80 e9       	ldi	r24, 0x90	; 144
    30de:	91 e0       	ldi	r25, 0x01	; 1
    30e0:	9c 83       	std	Y+4, r25	; 0x04
    30e2:	8b 83       	std	Y+3, r24	; 0x03
    30e4:	8b 81       	ldd	r24, Y+3	; 0x03
    30e6:	9c 81       	ldd	r25, Y+4	; 0x04
    30e8:	01 97       	sbiw	r24, 0x01	; 1
    30ea:	f1 f7       	brne	.-4      	; 0x30e8 <Lcd_ES_tdisplayNum_xy+0x1d2>
    30ec:	9c 83       	std	Y+4, r25	; 0x04
    30ee:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    30f0:	8d 81       	ldd	r24, Y+5	; 0x05
    30f2:	9e 81       	ldd	r25, Y+6	; 0x06
    30f4:	01 97       	sbiw	r24, 0x01	; 1
    30f6:	9e 83       	std	Y+6, r25	; 0x06
    30f8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    30fa:	8d 81       	ldd	r24, Y+5	; 0x05
    30fc:	9e 81       	ldd	r25, Y+6	; 0x06
    30fe:	00 97       	sbiw	r24, 0x00	; 0
    3100:	69 f7       	brne	.-38     	; 0x30dc <Lcd_ES_tdisplayNum_xy+0x1c6>
    3102:	18 c0       	rjmp	.+48     	; 0x3134 <Lcd_ES_tdisplayNum_xy+0x21e>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3104:	6f 81       	ldd	r22, Y+7	; 0x07
    3106:	78 85       	ldd	r23, Y+8	; 0x08
    3108:	89 85       	ldd	r24, Y+9	; 0x09
    310a:	9a 85       	ldd	r25, Y+10	; 0x0a
    310c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3110:	dc 01       	movw	r26, r24
    3112:	cb 01       	movw	r24, r22
    3114:	9e 83       	std	Y+6, r25	; 0x06
    3116:	8d 83       	std	Y+5, r24	; 0x05
    3118:	8d 81       	ldd	r24, Y+5	; 0x05
    311a:	9e 81       	ldd	r25, Y+6	; 0x06
    311c:	9a 83       	std	Y+2, r25	; 0x02
    311e:	89 83       	std	Y+1, r24	; 0x01
    3120:	89 81       	ldd	r24, Y+1	; 0x01
    3122:	9a 81       	ldd	r25, Y+2	; 0x02
    3124:	01 97       	sbiw	r24, 0x01	; 1
    3126:	f1 f7       	brne	.-4      	; 0x3124 <Lcd_ES_tdisplayNum_xy+0x20e>
    3128:	9a 83       	std	Y+2, r25	; 0x02
    312a:	89 83       	std	Y+1, r24	; 0x01
    312c:	03 c0       	rjmp	.+6      	; 0x3134 <Lcd_ES_tdisplayNum_xy+0x21e>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    312e:	81 e0       	ldi	r24, 0x01	; 1
    3130:	8b a3       	std	Y+35, r24	; 0x23
    3132:	1a c0       	rjmp	.+52     	; 0x3168 <Lcd_ES_tdisplayNum_xy+0x252>
	}


	for(int j=1;j<=col;j++){
    3134:	81 e0       	ldi	r24, 0x01	; 1
    3136:	90 e0       	ldi	r25, 0x00	; 0
    3138:	9e 8f       	std	Y+30, r25	; 0x1e
    313a:	8d 8f       	std	Y+29, r24	; 0x1d
    313c:	08 c0       	rjmp	.+16     	; 0x314e <Lcd_ES_tdisplayNum_xy+0x238>
		Lcd_ES_tsendCmd(ShiftRight);
    313e:	8c e1       	ldi	r24, 0x1C	; 28
    3140:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
	}else{
		return ES_NOT_OK;
	}


	for(int j=1;j<=col;j++){
    3144:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3146:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3148:	01 96       	adiw	r24, 0x01	; 1
    314a:	9e 8f       	std	Y+30, r25	; 0x1e
    314c:	8d 8f       	std	Y+29, r24	; 0x1d
    314e:	8a a1       	ldd	r24, Y+34	; 0x22
    3150:	28 2f       	mov	r18, r24
    3152:	30 e0       	ldi	r19, 0x00	; 0
    3154:	8d 8d       	ldd	r24, Y+29	; 0x1d
    3156:	9e 8d       	ldd	r25, Y+30	; 0x1e
    3158:	28 17       	cp	r18, r24
    315a:	39 07       	cpc	r19, r25
    315c:	84 f7       	brge	.-32     	; 0x313e <Lcd_ES_tdisplayNum_xy+0x228>
		Lcd_ES_tsendCmd(ShiftRight);
	}

	Lcd_ES_tdisplayNum(num);
    315e:	8f 8d       	ldd	r24, Y+31	; 0x1f
    3160:	98 a1       	ldd	r25, Y+32	; 0x20
    3162:	0e 94 28 17 	call	0x2e50	; 0x2e50 <Lcd_ES_tdisplayNum>
	return ES_OK;
    3166:	1b a2       	std	Y+35, r1	; 0x23
    3168:	8b a1       	ldd	r24, Y+35	; 0x23

}
    316a:	a3 96       	adiw	r28, 0x23	; 35
    316c:	0f b6       	in	r0, 0x3f	; 63
    316e:	f8 94       	cli
    3170:	de bf       	out	0x3e, r29	; 62
    3172:	0f be       	out	0x3f, r0	; 63
    3174:	cd bf       	out	0x3d, r28	; 61
    3176:	cf 91       	pop	r28
    3178:	df 91       	pop	r29
    317a:	08 95       	ret

0000317c <Lcd_ES_tsendChar_xy>:

ES_t Lcd_ES_tsendChar_xy(u8 data,u8 row,u8 col){
    317c:	df 93       	push	r29
    317e:	cf 93       	push	r28
    3180:	cd b7       	in	r28, 0x3d	; 61
    3182:	de b7       	in	r29, 0x3e	; 62
    3184:	a2 97       	sbiw	r28, 0x22	; 34
    3186:	0f b6       	in	r0, 0x3f	; 63
    3188:	f8 94       	cli
    318a:	de bf       	out	0x3e, r29	; 62
    318c:	0f be       	out	0x3f, r0	; 63
    318e:	cd bf       	out	0x3d, r28	; 61
    3190:	8f 8f       	std	Y+31, r24	; 0x1f
    3192:	68 a3       	std	Y+32, r22	; 0x20
    3194:	49 a3       	std	Y+33, r20	; 0x21
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RS, HIGH);
    3196:	81 e0       	ldi	r24, 0x01	; 1
    3198:	61 e0       	ldi	r22, 0x01	; 1
    319a:	41 e0       	ldi	r20, 0x01	; 1
    319c:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
	DIO_ES_tSetPinValue(LCD_CMD_PORT, RW, LOW);
    31a0:	81 e0       	ldi	r24, 0x01	; 1
    31a2:	60 e0       	ldi	r22, 0x00	; 0
    31a4:	40 e0       	ldi	r20, 0x00	; 0
    31a6:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>


	if(row == 1){
    31aa:	88 a1       	ldd	r24, Y+32	; 0x20
    31ac:	81 30       	cpi	r24, 0x01	; 1
    31ae:	09 f0       	breq	.+2      	; 0x31b2 <Lcd_ES_tsendChar_xy+0x36>
    31b0:	76 c0       	rjmp	.+236    	; 0x329e <Lcd_ES_tsendChar_xy+0x122>
		Lcd_ES_tsendCmd(Force1stline);
    31b2:	80 e8       	ldi	r24, 0x80	; 128
    31b4:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    31b8:	80 e0       	ldi	r24, 0x00	; 0
    31ba:	90 e0       	ldi	r25, 0x00	; 0
    31bc:	a0 e8       	ldi	r26, 0x80	; 128
    31be:	bf e3       	ldi	r27, 0x3F	; 63
    31c0:	89 8f       	std	Y+25, r24	; 0x19
    31c2:	9a 8f       	std	Y+26, r25	; 0x1a
    31c4:	ab 8f       	std	Y+27, r26	; 0x1b
    31c6:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    31c8:	69 8d       	ldd	r22, Y+25	; 0x19
    31ca:	7a 8d       	ldd	r23, Y+26	; 0x1a
    31cc:	8b 8d       	ldd	r24, Y+27	; 0x1b
    31ce:	9c 8d       	ldd	r25, Y+28	; 0x1c
    31d0:	20 e0       	ldi	r18, 0x00	; 0
    31d2:	30 e0       	ldi	r19, 0x00	; 0
    31d4:	4a e7       	ldi	r20, 0x7A	; 122
    31d6:	55 e4       	ldi	r21, 0x45	; 69
    31d8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    31dc:	dc 01       	movw	r26, r24
    31de:	cb 01       	movw	r24, r22
    31e0:	8d 8b       	std	Y+21, r24	; 0x15
    31e2:	9e 8b       	std	Y+22, r25	; 0x16
    31e4:	af 8b       	std	Y+23, r26	; 0x17
    31e6:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    31e8:	6d 89       	ldd	r22, Y+21	; 0x15
    31ea:	7e 89       	ldd	r23, Y+22	; 0x16
    31ec:	8f 89       	ldd	r24, Y+23	; 0x17
    31ee:	98 8d       	ldd	r25, Y+24	; 0x18
    31f0:	20 e0       	ldi	r18, 0x00	; 0
    31f2:	30 e0       	ldi	r19, 0x00	; 0
    31f4:	40 e8       	ldi	r20, 0x80	; 128
    31f6:	5f e3       	ldi	r21, 0x3F	; 63
    31f8:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    31fc:	88 23       	and	r24, r24
    31fe:	2c f4       	brge	.+10     	; 0x320a <Lcd_ES_tsendChar_xy+0x8e>
		__ticks = 1;
    3200:	81 e0       	ldi	r24, 0x01	; 1
    3202:	90 e0       	ldi	r25, 0x00	; 0
    3204:	9c 8b       	std	Y+20, r25	; 0x14
    3206:	8b 8b       	std	Y+19, r24	; 0x13
    3208:	3f c0       	rjmp	.+126    	; 0x3288 <Lcd_ES_tsendChar_xy+0x10c>
	else if (__tmp > 65535)
    320a:	6d 89       	ldd	r22, Y+21	; 0x15
    320c:	7e 89       	ldd	r23, Y+22	; 0x16
    320e:	8f 89       	ldd	r24, Y+23	; 0x17
    3210:	98 8d       	ldd	r25, Y+24	; 0x18
    3212:	20 e0       	ldi	r18, 0x00	; 0
    3214:	3f ef       	ldi	r19, 0xFF	; 255
    3216:	4f e7       	ldi	r20, 0x7F	; 127
    3218:	57 e4       	ldi	r21, 0x47	; 71
    321a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    321e:	18 16       	cp	r1, r24
    3220:	4c f5       	brge	.+82     	; 0x3274 <Lcd_ES_tsendChar_xy+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3222:	69 8d       	ldd	r22, Y+25	; 0x19
    3224:	7a 8d       	ldd	r23, Y+26	; 0x1a
    3226:	8b 8d       	ldd	r24, Y+27	; 0x1b
    3228:	9c 8d       	ldd	r25, Y+28	; 0x1c
    322a:	20 e0       	ldi	r18, 0x00	; 0
    322c:	30 e0       	ldi	r19, 0x00	; 0
    322e:	40 e2       	ldi	r20, 0x20	; 32
    3230:	51 e4       	ldi	r21, 0x41	; 65
    3232:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3236:	dc 01       	movw	r26, r24
    3238:	cb 01       	movw	r24, r22
    323a:	bc 01       	movw	r22, r24
    323c:	cd 01       	movw	r24, r26
    323e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3242:	dc 01       	movw	r26, r24
    3244:	cb 01       	movw	r24, r22
    3246:	9c 8b       	std	Y+20, r25	; 0x14
    3248:	8b 8b       	std	Y+19, r24	; 0x13
    324a:	0f c0       	rjmp	.+30     	; 0x326a <Lcd_ES_tsendChar_xy+0xee>
    324c:	80 e9       	ldi	r24, 0x90	; 144
    324e:	91 e0       	ldi	r25, 0x01	; 1
    3250:	9a 8b       	std	Y+18, r25	; 0x12
    3252:	89 8b       	std	Y+17, r24	; 0x11
    3254:	89 89       	ldd	r24, Y+17	; 0x11
    3256:	9a 89       	ldd	r25, Y+18	; 0x12
    3258:	01 97       	sbiw	r24, 0x01	; 1
    325a:	f1 f7       	brne	.-4      	; 0x3258 <Lcd_ES_tsendChar_xy+0xdc>
    325c:	9a 8b       	std	Y+18, r25	; 0x12
    325e:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3260:	8b 89       	ldd	r24, Y+19	; 0x13
    3262:	9c 89       	ldd	r25, Y+20	; 0x14
    3264:	01 97       	sbiw	r24, 0x01	; 1
    3266:	9c 8b       	std	Y+20, r25	; 0x14
    3268:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    326a:	8b 89       	ldd	r24, Y+19	; 0x13
    326c:	9c 89       	ldd	r25, Y+20	; 0x14
    326e:	00 97       	sbiw	r24, 0x00	; 0
    3270:	69 f7       	brne	.-38     	; 0x324c <Lcd_ES_tsendChar_xy+0xd0>
    3272:	92 c0       	rjmp	.+292    	; 0x3398 <Lcd_ES_tsendChar_xy+0x21c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3274:	6d 89       	ldd	r22, Y+21	; 0x15
    3276:	7e 89       	ldd	r23, Y+22	; 0x16
    3278:	8f 89       	ldd	r24, Y+23	; 0x17
    327a:	98 8d       	ldd	r25, Y+24	; 0x18
    327c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3280:	dc 01       	movw	r26, r24
    3282:	cb 01       	movw	r24, r22
    3284:	9c 8b       	std	Y+20, r25	; 0x14
    3286:	8b 8b       	std	Y+19, r24	; 0x13
    3288:	8b 89       	ldd	r24, Y+19	; 0x13
    328a:	9c 89       	ldd	r25, Y+20	; 0x14
    328c:	98 8b       	std	Y+16, r25	; 0x10
    328e:	8f 87       	std	Y+15, r24	; 0x0f
    3290:	8f 85       	ldd	r24, Y+15	; 0x0f
    3292:	98 89       	ldd	r25, Y+16	; 0x10
    3294:	01 97       	sbiw	r24, 0x01	; 1
    3296:	f1 f7       	brne	.-4      	; 0x3294 <Lcd_ES_tsendChar_xy+0x118>
    3298:	98 8b       	std	Y+16, r25	; 0x10
    329a:	8f 87       	std	Y+15, r24	; 0x0f
    329c:	7d c0       	rjmp	.+250    	; 0x3398 <Lcd_ES_tsendChar_xy+0x21c>
		_delay_ms(1);
	}else if(row == 2){
    329e:	88 a1       	ldd	r24, Y+32	; 0x20
    32a0:	82 30       	cpi	r24, 0x02	; 2
    32a2:	09 f0       	breq	.+2      	; 0x32a6 <Lcd_ES_tsendChar_xy+0x12a>
    32a4:	76 c0       	rjmp	.+236    	; 0x3392 <Lcd_ES_tsendChar_xy+0x216>
		Lcd_ES_tsendCmd(Force2ndline);
    32a6:	80 ec       	ldi	r24, 0xC0	; 192
    32a8:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    32ac:	80 e0       	ldi	r24, 0x00	; 0
    32ae:	90 e0       	ldi	r25, 0x00	; 0
    32b0:	a0 e2       	ldi	r26, 0x20	; 32
    32b2:	b1 e4       	ldi	r27, 0x41	; 65
    32b4:	8b 87       	std	Y+11, r24	; 0x0b
    32b6:	9c 87       	std	Y+12, r25	; 0x0c
    32b8:	ad 87       	std	Y+13, r26	; 0x0d
    32ba:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    32bc:	6b 85       	ldd	r22, Y+11	; 0x0b
    32be:	7c 85       	ldd	r23, Y+12	; 0x0c
    32c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    32c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    32c4:	20 e0       	ldi	r18, 0x00	; 0
    32c6:	30 e0       	ldi	r19, 0x00	; 0
    32c8:	4a e7       	ldi	r20, 0x7A	; 122
    32ca:	55 e4       	ldi	r21, 0x45	; 69
    32cc:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    32d0:	dc 01       	movw	r26, r24
    32d2:	cb 01       	movw	r24, r22
    32d4:	8f 83       	std	Y+7, r24	; 0x07
    32d6:	98 87       	std	Y+8, r25	; 0x08
    32d8:	a9 87       	std	Y+9, r26	; 0x09
    32da:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    32dc:	6f 81       	ldd	r22, Y+7	; 0x07
    32de:	78 85       	ldd	r23, Y+8	; 0x08
    32e0:	89 85       	ldd	r24, Y+9	; 0x09
    32e2:	9a 85       	ldd	r25, Y+10	; 0x0a
    32e4:	20 e0       	ldi	r18, 0x00	; 0
    32e6:	30 e0       	ldi	r19, 0x00	; 0
    32e8:	40 e8       	ldi	r20, 0x80	; 128
    32ea:	5f e3       	ldi	r21, 0x3F	; 63
    32ec:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    32f0:	88 23       	and	r24, r24
    32f2:	2c f4       	brge	.+10     	; 0x32fe <Lcd_ES_tsendChar_xy+0x182>
		__ticks = 1;
    32f4:	81 e0       	ldi	r24, 0x01	; 1
    32f6:	90 e0       	ldi	r25, 0x00	; 0
    32f8:	9e 83       	std	Y+6, r25	; 0x06
    32fa:	8d 83       	std	Y+5, r24	; 0x05
    32fc:	3f c0       	rjmp	.+126    	; 0x337c <Lcd_ES_tsendChar_xy+0x200>
	else if (__tmp > 65535)
    32fe:	6f 81       	ldd	r22, Y+7	; 0x07
    3300:	78 85       	ldd	r23, Y+8	; 0x08
    3302:	89 85       	ldd	r24, Y+9	; 0x09
    3304:	9a 85       	ldd	r25, Y+10	; 0x0a
    3306:	20 e0       	ldi	r18, 0x00	; 0
    3308:	3f ef       	ldi	r19, 0xFF	; 255
    330a:	4f e7       	ldi	r20, 0x7F	; 127
    330c:	57 e4       	ldi	r21, 0x47	; 71
    330e:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3312:	18 16       	cp	r1, r24
    3314:	4c f5       	brge	.+82     	; 0x3368 <Lcd_ES_tsendChar_xy+0x1ec>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3316:	6b 85       	ldd	r22, Y+11	; 0x0b
    3318:	7c 85       	ldd	r23, Y+12	; 0x0c
    331a:	8d 85       	ldd	r24, Y+13	; 0x0d
    331c:	9e 85       	ldd	r25, Y+14	; 0x0e
    331e:	20 e0       	ldi	r18, 0x00	; 0
    3320:	30 e0       	ldi	r19, 0x00	; 0
    3322:	40 e2       	ldi	r20, 0x20	; 32
    3324:	51 e4       	ldi	r21, 0x41	; 65
    3326:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    332a:	dc 01       	movw	r26, r24
    332c:	cb 01       	movw	r24, r22
    332e:	bc 01       	movw	r22, r24
    3330:	cd 01       	movw	r24, r26
    3332:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3336:	dc 01       	movw	r26, r24
    3338:	cb 01       	movw	r24, r22
    333a:	9e 83       	std	Y+6, r25	; 0x06
    333c:	8d 83       	std	Y+5, r24	; 0x05
    333e:	0f c0       	rjmp	.+30     	; 0x335e <Lcd_ES_tsendChar_xy+0x1e2>
    3340:	80 e9       	ldi	r24, 0x90	; 144
    3342:	91 e0       	ldi	r25, 0x01	; 1
    3344:	9c 83       	std	Y+4, r25	; 0x04
    3346:	8b 83       	std	Y+3, r24	; 0x03
    3348:	8b 81       	ldd	r24, Y+3	; 0x03
    334a:	9c 81       	ldd	r25, Y+4	; 0x04
    334c:	01 97       	sbiw	r24, 0x01	; 1
    334e:	f1 f7       	brne	.-4      	; 0x334c <Lcd_ES_tsendChar_xy+0x1d0>
    3350:	9c 83       	std	Y+4, r25	; 0x04
    3352:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3354:	8d 81       	ldd	r24, Y+5	; 0x05
    3356:	9e 81       	ldd	r25, Y+6	; 0x06
    3358:	01 97       	sbiw	r24, 0x01	; 1
    335a:	9e 83       	std	Y+6, r25	; 0x06
    335c:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    335e:	8d 81       	ldd	r24, Y+5	; 0x05
    3360:	9e 81       	ldd	r25, Y+6	; 0x06
    3362:	00 97       	sbiw	r24, 0x00	; 0
    3364:	69 f7       	brne	.-38     	; 0x3340 <Lcd_ES_tsendChar_xy+0x1c4>
    3366:	18 c0       	rjmp	.+48     	; 0x3398 <Lcd_ES_tsendChar_xy+0x21c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    3368:	6f 81       	ldd	r22, Y+7	; 0x07
    336a:	78 85       	ldd	r23, Y+8	; 0x08
    336c:	89 85       	ldd	r24, Y+9	; 0x09
    336e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3370:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3374:	dc 01       	movw	r26, r24
    3376:	cb 01       	movw	r24, r22
    3378:	9e 83       	std	Y+6, r25	; 0x06
    337a:	8d 83       	std	Y+5, r24	; 0x05
    337c:	8d 81       	ldd	r24, Y+5	; 0x05
    337e:	9e 81       	ldd	r25, Y+6	; 0x06
    3380:	9a 83       	std	Y+2, r25	; 0x02
    3382:	89 83       	std	Y+1, r24	; 0x01
    3384:	89 81       	ldd	r24, Y+1	; 0x01
    3386:	9a 81       	ldd	r25, Y+2	; 0x02
    3388:	01 97       	sbiw	r24, 0x01	; 1
    338a:	f1 f7       	brne	.-4      	; 0x3388 <Lcd_ES_tsendChar_xy+0x20c>
    338c:	9a 83       	std	Y+2, r25	; 0x02
    338e:	89 83       	std	Y+1, r24	; 0x01
    3390:	03 c0       	rjmp	.+6      	; 0x3398 <Lcd_ES_tsendChar_xy+0x21c>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
    3392:	81 e0       	ldi	r24, 0x01	; 1
    3394:	8a a3       	std	Y+34, r24	; 0x22
    3396:	19 c0       	rjmp	.+50     	; 0x33ca <Lcd_ES_tsendChar_xy+0x24e>
	}

	for(int j=1;j<=col;j++){
    3398:	81 e0       	ldi	r24, 0x01	; 1
    339a:	90 e0       	ldi	r25, 0x00	; 0
    339c:	9e 8f       	std	Y+30, r25	; 0x1e
    339e:	8d 8f       	std	Y+29, r24	; 0x1d
    33a0:	08 c0       	rjmp	.+16     	; 0x33b2 <Lcd_ES_tsendChar_xy+0x236>
		Lcd_ES_tsendCmd(ShiftRight);
    33a2:	8c e1       	ldi	r24, 0x1C	; 28
    33a4:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
		_delay_ms(10);
	}else{
		return ES_NOT_OK;
	}

	for(int j=1;j<=col;j++){
    33a8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    33aa:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33ac:	01 96       	adiw	r24, 0x01	; 1
    33ae:	9e 8f       	std	Y+30, r25	; 0x1e
    33b0:	8d 8f       	std	Y+29, r24	; 0x1d
    33b2:	89 a1       	ldd	r24, Y+33	; 0x21
    33b4:	28 2f       	mov	r18, r24
    33b6:	30 e0       	ldi	r19, 0x00	; 0
    33b8:	8d 8d       	ldd	r24, Y+29	; 0x1d
    33ba:	9e 8d       	ldd	r25, Y+30	; 0x1e
    33bc:	28 17       	cp	r18, r24
    33be:	39 07       	cpc	r19, r25
    33c0:	84 f7       	brge	.-32     	; 0x33a2 <Lcd_ES_tsendChar_xy+0x226>
		Lcd_ES_tsendCmd(ShiftRight);
	}
	Lcd_ES_tsendChar(data);
    33c2:	8f 8d       	ldd	r24, Y+31	; 0x1f
    33c4:	0e 94 1c 16 	call	0x2c38	; 0x2c38 <Lcd_ES_tsendChar>
	return ES_OK;
    33c8:	1a a2       	std	Y+34, r1	; 0x22
    33ca:	8a a1       	ldd	r24, Y+34	; 0x22
}
    33cc:	a2 96       	adiw	r28, 0x22	; 34
    33ce:	0f b6       	in	r0, 0x3f	; 63
    33d0:	f8 94       	cli
    33d2:	de bf       	out	0x3e, r29	; 62
    33d4:	0f be       	out	0x3f, r0	; 63
    33d6:	cd bf       	out	0x3d, r28	; 61
    33d8:	cf 91       	pop	r28
    33da:	df 91       	pop	r29
    33dc:	08 95       	ret

000033de <LCD_ES_tSet_Cursor_Pos>:

static ES_t LCD_ES_tSet_Cursor_Pos(u8 row,u8 column){
    33de:	df 93       	push	r29
    33e0:	cf 93       	push	r28
    33e2:	00 d0       	rcall	.+0      	; 0x33e4 <LCD_ES_tSet_Cursor_Pos+0x6>
    33e4:	00 d0       	rcall	.+0      	; 0x33e6 <LCD_ES_tSet_Cursor_Pos+0x8>
    33e6:	0f 92       	push	r0
    33e8:	cd b7       	in	r28, 0x3d	; 61
    33ea:	de b7       	in	r29, 0x3e	; 62
    33ec:	89 83       	std	Y+1, r24	; 0x01
    33ee:	6a 83       	std	Y+2, r22	; 0x02
	column--;
    33f0:	8a 81       	ldd	r24, Y+2	; 0x02
    33f2:	81 50       	subi	r24, 0x01	; 1
    33f4:	8a 83       	std	Y+2, r24	; 0x02
	switch(row){
    33f6:	89 81       	ldd	r24, Y+1	; 0x01
    33f8:	28 2f       	mov	r18, r24
    33fa:	30 e0       	ldi	r19, 0x00	; 0
    33fc:	3d 83       	std	Y+5, r19	; 0x05
    33fe:	2c 83       	std	Y+4, r18	; 0x04
    3400:	8c 81       	ldd	r24, Y+4	; 0x04
    3402:	9d 81       	ldd	r25, Y+5	; 0x05
    3404:	81 30       	cpi	r24, 0x01	; 1
    3406:	91 05       	cpc	r25, r1
    3408:	31 f0       	breq	.+12     	; 0x3416 <LCD_ES_tSet_Cursor_Pos+0x38>
    340a:	2c 81       	ldd	r18, Y+4	; 0x04
    340c:	3d 81       	ldd	r19, Y+5	; 0x05
    340e:	22 30       	cpi	r18, 0x02	; 2
    3410:	31 05       	cpc	r19, r1
    3412:	31 f0       	breq	.+12     	; 0x3420 <LCD_ES_tSet_Cursor_Pos+0x42>
    3414:	0a c0       	rjmp	.+20     	; 0x342a <LCD_ES_tSet_Cursor_Pos+0x4c>
	         case 1:
	        	 Lcd_ES_tsendCmd((0x80 + column));
    3416:	8a 81       	ldd	r24, Y+2	; 0x02
    3418:	80 58       	subi	r24, 0x80	; 128
    341a:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    341e:	08 c0       	rjmp	.+16     	; 0x3430 <LCD_ES_tSet_Cursor_Pos+0x52>
	        	 break;
	         case 2:
	        	 Lcd_ES_tsendCmd((0xc0 + column));
    3420:	8a 81       	ldd	r24, Y+2	; 0x02
    3422:	80 54       	subi	r24, 0x40	; 64
    3424:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    3428:	03 c0       	rjmp	.+6      	; 0x3430 <LCD_ES_tSet_Cursor_Pos+0x52>
	        	 break;
	         default:
	        	 return ES_NOT_OK;
    342a:	31 e0       	ldi	r19, 0x01	; 1
    342c:	3b 83       	std	Y+3, r19	; 0x03
    342e:	01 c0       	rjmp	.+2      	; 0x3432 <LCD_ES_tSet_Cursor_Pos+0x54>
	}
	return ES_OK;
    3430:	1b 82       	std	Y+3, r1	; 0x03
    3432:	8b 81       	ldd	r24, Y+3	; 0x03
}
    3434:	0f 90       	pop	r0
    3436:	0f 90       	pop	r0
    3438:	0f 90       	pop	r0
    343a:	0f 90       	pop	r0
    343c:	0f 90       	pop	r0
    343e:	cf 91       	pop	r28
    3440:	df 91       	pop	r29
    3442:	08 95       	ret

00003444 <LCD_ES_tGoTo>:

/************************************************************************/
ES_t LCD_ES_tGoTo(u8 Line, u8 x){
    3444:	df 93       	push	r29
    3446:	cf 93       	push	r28
    3448:	00 d0       	rcall	.+0      	; 0x344a <LCD_ES_tGoTo+0x6>
    344a:	0f 92       	push	r0
    344c:	cd b7       	in	r28, 0x3d	; 61
    344e:	de b7       	in	r29, 0x3e	; 62
    3450:	89 83       	std	Y+1, r24	; 0x01
    3452:	6a 83       	std	Y+2, r22	; 0x02
	if(0 == Line)
    3454:	89 81       	ldd	r24, Y+1	; 0x01
    3456:	88 23       	and	r24, r24
    3458:	41 f4       	brne	.+16     	; 0x346a <LCD_ES_tGoTo+0x26>
	{
		if ( x <=15)
    345a:	8a 81       	ldd	r24, Y+2	; 0x02
    345c:	80 31       	cpi	r24, 0x10	; 16
    345e:	98 f4       	brcc	.+38     	; 0x3486 <LCD_ES_tGoTo+0x42>
		{
			Lcd_ES_tsendCmd(0x80 + x);
    3460:	8a 81       	ldd	r24, Y+2	; 0x02
    3462:	80 58       	subi	r24, 0x80	; 128
    3464:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    3468:	0e c0       	rjmp	.+28     	; 0x3486 <LCD_ES_tGoTo+0x42>
		}
	}
	else if (1 == Line)
    346a:	89 81       	ldd	r24, Y+1	; 0x01
    346c:	81 30       	cpi	r24, 0x01	; 1
    346e:	41 f4       	brne	.+16     	; 0x3480 <LCD_ES_tGoTo+0x3c>
	{
		if ( x <=15)
    3470:	8a 81       	ldd	r24, Y+2	; 0x02
    3472:	80 31       	cpi	r24, 0x10	; 16
    3474:	40 f4       	brcc	.+16     	; 0x3486 <LCD_ES_tGoTo+0x42>
		{
			Lcd_ES_tsendCmd(0xC0 + x);
    3476:	8a 81       	ldd	r24, Y+2	; 0x02
    3478:	80 54       	subi	r24, 0x40	; 64
    347a:	0e 94 68 15 	call	0x2ad0	; 0x2ad0 <Lcd_ES_tsendCmd>
    347e:	03 c0       	rjmp	.+6      	; 0x3486 <LCD_ES_tGoTo+0x42>
		}
	}else{
		return ES_NOT_OK;
    3480:	81 e0       	ldi	r24, 0x01	; 1
    3482:	8b 83       	std	Y+3, r24	; 0x03
    3484:	01 c0       	rjmp	.+2      	; 0x3488 <LCD_ES_tGoTo+0x44>
	}
	return ES_OK;
    3486:	1b 82       	std	Y+3, r1	; 0x03
    3488:	8b 81       	ldd	r24, Y+3	; 0x03
}
    348a:	0f 90       	pop	r0
    348c:	0f 90       	pop	r0
    348e:	0f 90       	pop	r0
    3490:	cf 91       	pop	r28
    3492:	df 91       	pop	r29
    3494:	08 95       	ret

00003496 <KPD_ES_tGetKeyPressed>:
// To avoid the unarrangement and uncontiguous
const u8 KPD_Au8RowsPins[4] = {KPD_U8_R1,KPD_U8_R2,KPD_U8_R3,KPD_U8_R4};
const u8 KPD_Au8ColsPins[4] = {KPD_U8_C1,KPD_U8_C2,KPD_U8_C3,KPD_U8_C4};

ES_t KPD_ES_tGetKeyPressed(u8 *copy_pu8ReturnedKey)
{
    3496:	df 93       	push	r29
    3498:	cf 93       	push	r28
    349a:	cd b7       	in	r28, 0x3d	; 61
    349c:	de b7       	in	r29, 0x3e	; 62
    349e:	65 97       	sbiw	r28, 0x15	; 21
    34a0:	0f b6       	in	r0, 0x3f	; 63
    34a2:	f8 94       	cli
    34a4:	de bf       	out	0x3e, r29	; 62
    34a6:	0f be       	out	0x3f, r0	; 63
    34a8:	cd bf       	out	0x3d, r28	; 61
    34aa:	9c 8b       	std	Y+20, r25	; 0x14
    34ac:	8b 8b       	std	Y+19, r24	; 0x13
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
    34ae:	eb 89       	ldd	r30, Y+19	; 0x13
    34b0:	fc 89       	ldd	r31, Y+20	; 0x14
    34b2:	8f ef       	ldi	r24, 0xFF	; 255
    34b4:	80 83       	st	Z, r24
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
    34b6:	1f 86       	std	Y+15, r1	; 0x0f
	if(copy_pu8ReturnedKey != NULL)
    34b8:	8b 89       	ldd	r24, Y+19	; 0x13
    34ba:	9c 89       	ldd	r25, Y+20	; 0x14
    34bc:	00 97       	sbiw	r24, 0x00	; 0
    34be:	09 f4       	brne	.+2      	; 0x34c2 <KPD_ES_tGetKeyPressed+0x2c>
    34c0:	ed c0       	rjmp	.+474    	; 0x369c <KPD_ES_tGetKeyPressed+0x206>
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    34c2:	19 8a       	std	Y+17, r1	; 0x11
    34c4:	e5 c0       	rjmp	.+458    	; 0x3690 <KPD_ES_tGetKeyPressed+0x1fa>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
    34c6:	89 89       	ldd	r24, Y+17	; 0x11
    34c8:	88 2f       	mov	r24, r24
    34ca:	90 e0       	ldi	r25, 0x00	; 0
    34cc:	fc 01       	movw	r30, r24
    34ce:	ef 5d       	subi	r30, 0xDF	; 223
    34d0:	fe 4f       	sbci	r31, 0xFE	; 254
    34d2:	90 81       	ld	r25, Z
    34d4:	81 e0       	ldi	r24, 0x01	; 1
    34d6:	69 2f       	mov	r22, r25
    34d8:	40 e0       	ldi	r20, 0x00	; 0
    34da:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    34de:	18 8a       	std	Y+16, r1	; 0x10
    34e0:	c1 c0       	rjmp	.+386    	; 0x3664 <KPD_ES_tGetKeyPressed+0x1ce>
			{
				DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);
    34e2:	88 89       	ldd	r24, Y+16	; 0x10
    34e4:	88 2f       	mov	r24, r24
    34e6:	90 e0       	ldi	r25, 0x00	; 0
    34e8:	fc 01       	movw	r30, r24
    34ea:	eb 5d       	subi	r30, 0xDB	; 219
    34ec:	fe 4f       	sbci	r31, 0xFE	; 254
    34ee:	90 81       	ld	r25, Z
    34f0:	9e 01       	movw	r18, r28
    34f2:	2e 5e       	subi	r18, 0xEE	; 238
    34f4:	3f 4f       	sbci	r19, 0xFF	; 255
    34f6:	83 e0       	ldi	r24, 0x03	; 3
    34f8:	69 2f       	mov	r22, r25
    34fa:	a9 01       	movw	r20, r18
    34fc:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <DIO_ES_tGetPinValue>
				if(Local_u8PinVal == LOW){ /* Switch is pressed */
    3500:	8a 89       	ldd	r24, Y+18	; 0x12
    3502:	88 23       	and	r24, r24
    3504:	09 f0       	breq	.+2      	; 0x3508 <KPD_ES_tGetKeyPressed+0x72>
    3506:	ab c0       	rjmp	.+342    	; 0x365e <KPD_ES_tGetKeyPressed+0x1c8>
    3508:	80 e0       	ldi	r24, 0x00	; 0
    350a:	90 e0       	ldi	r25, 0x00	; 0
    350c:	a0 ea       	ldi	r26, 0xA0	; 160
    350e:	b1 e4       	ldi	r27, 0x41	; 65
    3510:	8b 87       	std	Y+11, r24	; 0x0b
    3512:	9c 87       	std	Y+12, r25	; 0x0c
    3514:	ad 87       	std	Y+13, r26	; 0x0d
    3516:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3518:	6b 85       	ldd	r22, Y+11	; 0x0b
    351a:	7c 85       	ldd	r23, Y+12	; 0x0c
    351c:	8d 85       	ldd	r24, Y+13	; 0x0d
    351e:	9e 85       	ldd	r25, Y+14	; 0x0e
    3520:	20 e0       	ldi	r18, 0x00	; 0
    3522:	30 e0       	ldi	r19, 0x00	; 0
    3524:	4a e7       	ldi	r20, 0x7A	; 122
    3526:	55 e4       	ldi	r21, 0x45	; 69
    3528:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    352c:	dc 01       	movw	r26, r24
    352e:	cb 01       	movw	r24, r22
    3530:	8f 83       	std	Y+7, r24	; 0x07
    3532:	98 87       	std	Y+8, r25	; 0x08
    3534:	a9 87       	std	Y+9, r26	; 0x09
    3536:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3538:	6f 81       	ldd	r22, Y+7	; 0x07
    353a:	78 85       	ldd	r23, Y+8	; 0x08
    353c:	89 85       	ldd	r24, Y+9	; 0x09
    353e:	9a 85       	ldd	r25, Y+10	; 0x0a
    3540:	20 e0       	ldi	r18, 0x00	; 0
    3542:	30 e0       	ldi	r19, 0x00	; 0
    3544:	40 e8       	ldi	r20, 0x80	; 128
    3546:	5f e3       	ldi	r21, 0x3F	; 63
    3548:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    354c:	88 23       	and	r24, r24
    354e:	2c f4       	brge	.+10     	; 0x355a <KPD_ES_tGetKeyPressed+0xc4>
		__ticks = 1;
    3550:	81 e0       	ldi	r24, 0x01	; 1
    3552:	90 e0       	ldi	r25, 0x00	; 0
    3554:	9e 83       	std	Y+6, r25	; 0x06
    3556:	8d 83       	std	Y+5, r24	; 0x05
    3558:	3f c0       	rjmp	.+126    	; 0x35d8 <KPD_ES_tGetKeyPressed+0x142>
	else if (__tmp > 65535)
    355a:	6f 81       	ldd	r22, Y+7	; 0x07
    355c:	78 85       	ldd	r23, Y+8	; 0x08
    355e:	89 85       	ldd	r24, Y+9	; 0x09
    3560:	9a 85       	ldd	r25, Y+10	; 0x0a
    3562:	20 e0       	ldi	r18, 0x00	; 0
    3564:	3f ef       	ldi	r19, 0xFF	; 255
    3566:	4f e7       	ldi	r20, 0x7F	; 127
    3568:	57 e4       	ldi	r21, 0x47	; 71
    356a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    356e:	18 16       	cp	r1, r24
    3570:	4c f5       	brge	.+82     	; 0x35c4 <KPD_ES_tGetKeyPressed+0x12e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    3572:	6b 85       	ldd	r22, Y+11	; 0x0b
    3574:	7c 85       	ldd	r23, Y+12	; 0x0c
    3576:	8d 85       	ldd	r24, Y+13	; 0x0d
    3578:	9e 85       	ldd	r25, Y+14	; 0x0e
    357a:	20 e0       	ldi	r18, 0x00	; 0
    357c:	30 e0       	ldi	r19, 0x00	; 0
    357e:	40 e2       	ldi	r20, 0x20	; 32
    3580:	51 e4       	ldi	r21, 0x41	; 65
    3582:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3586:	dc 01       	movw	r26, r24
    3588:	cb 01       	movw	r24, r22
    358a:	bc 01       	movw	r22, r24
    358c:	cd 01       	movw	r24, r26
    358e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    3592:	dc 01       	movw	r26, r24
    3594:	cb 01       	movw	r24, r22
    3596:	9e 83       	std	Y+6, r25	; 0x06
    3598:	8d 83       	std	Y+5, r24	; 0x05
    359a:	0f c0       	rjmp	.+30     	; 0x35ba <KPD_ES_tGetKeyPressed+0x124>
    359c:	80 e9       	ldi	r24, 0x90	; 144
    359e:	91 e0       	ldi	r25, 0x01	; 1
    35a0:	9c 83       	std	Y+4, r25	; 0x04
    35a2:	8b 83       	std	Y+3, r24	; 0x03
    35a4:	8b 81       	ldd	r24, Y+3	; 0x03
    35a6:	9c 81       	ldd	r25, Y+4	; 0x04
    35a8:	01 97       	sbiw	r24, 0x01	; 1
    35aa:	f1 f7       	brne	.-4      	; 0x35a8 <KPD_ES_tGetKeyPressed+0x112>
    35ac:	9c 83       	std	Y+4, r25	; 0x04
    35ae:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    35b0:	8d 81       	ldd	r24, Y+5	; 0x05
    35b2:	9e 81       	ldd	r25, Y+6	; 0x06
    35b4:	01 97       	sbiw	r24, 0x01	; 1
    35b6:	9e 83       	std	Y+6, r25	; 0x06
    35b8:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    35ba:	8d 81       	ldd	r24, Y+5	; 0x05
    35bc:	9e 81       	ldd	r25, Y+6	; 0x06
    35be:	00 97       	sbiw	r24, 0x00	; 0
    35c0:	69 f7       	brne	.-38     	; 0x359c <KPD_ES_tGetKeyPressed+0x106>
    35c2:	14 c0       	rjmp	.+40     	; 0x35ec <KPD_ES_tGetKeyPressed+0x156>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    35c4:	6f 81       	ldd	r22, Y+7	; 0x07
    35c6:	78 85       	ldd	r23, Y+8	; 0x08
    35c8:	89 85       	ldd	r24, Y+9	; 0x09
    35ca:	9a 85       	ldd	r25, Y+10	; 0x0a
    35cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    35d0:	dc 01       	movw	r26, r24
    35d2:	cb 01       	movw	r24, r22
    35d4:	9e 83       	std	Y+6, r25	; 0x06
    35d6:	8d 83       	std	Y+5, r24	; 0x05
    35d8:	8d 81       	ldd	r24, Y+5	; 0x05
    35da:	9e 81       	ldd	r25, Y+6	; 0x06
    35dc:	9a 83       	std	Y+2, r25	; 0x02
    35de:	89 83       	std	Y+1, r24	; 0x01
    35e0:	89 81       	ldd	r24, Y+1	; 0x01
    35e2:	9a 81       	ldd	r25, Y+2	; 0x02
    35e4:	01 97       	sbiw	r24, 0x01	; 1
    35e6:	f1 f7       	brne	.-4      	; 0x35e4 <KPD_ES_tGetKeyPressed+0x14e>
    35e8:	9a 83       	std	Y+2, r25	; 0x02
    35ea:	89 83       	std	Y+1, r24	; 0x01
					/* The switch which reaches between the activated
					 * Column and the pressed key */
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    35ec:	88 89       	ldd	r24, Y+16	; 0x10
    35ee:	88 2f       	mov	r24, r24
    35f0:	90 e0       	ldi	r25, 0x00	; 0
    35f2:	fc 01       	movw	r30, r24
    35f4:	eb 5d       	subi	r30, 0xDB	; 219
    35f6:	fe 4f       	sbci	r31, 0xFE	; 254
    35f8:	90 81       	ld	r25, Z
    35fa:	9e 01       	movw	r18, r28
    35fc:	2e 5e       	subi	r18, 0xEE	; 238
    35fe:	3f 4f       	sbci	r19, 0xFF	; 255
    3600:	83 e0       	ldi	r24, 0x03	; 3
    3602:	69 2f       	mov	r22, r25
    3604:	a9 01       	movw	r20, r18
    3606:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <DIO_ES_tGetPinValue>
    360a:	0f c0       	rjmp	.+30     	; 0x362a <KPD_ES_tGetKeyPressed+0x194>
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
    360c:	88 89       	ldd	r24, Y+16	; 0x10
    360e:	88 2f       	mov	r24, r24
    3610:	90 e0       	ldi	r25, 0x00	; 0
    3612:	fc 01       	movw	r30, r24
    3614:	eb 5d       	subi	r30, 0xDB	; 219
    3616:	fe 4f       	sbci	r31, 0xFE	; 254
    3618:	90 81       	ld	r25, Z
    361a:	9e 01       	movw	r18, r28
    361c:	2e 5e       	subi	r18, 0xEE	; 238
    361e:	3f 4f       	sbci	r19, 0xFF	; 255
    3620:	83 e0       	ldi	r24, 0x03	; 3
    3622:	69 2f       	mov	r22, r25
    3624:	a9 01       	movw	r20, r18
    3626:	0e 94 aa 0e 	call	0x1d54	; 0x1d54 <DIO_ES_tGetPinValue>
					_delay_ms(20);   // Debouncing
					// Check if the pin is still low "problem of multiple display"
					DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					// will not get out of the while until he raised his hand "Value = HIGH"
					// You want to let stuck the code here until the value equals high
					while(Local_u8PinVal == LOW){
    362a:	8a 89       	ldd	r24, Y+18	; 0x12
    362c:	88 23       	and	r24, r24
    362e:	71 f3       	breq	.-36     	; 0x360c <KPD_ES_tGetKeyPressed+0x176>
						// Continues reading until the value equals high
						DIO_ES_tGetPinValue(KPD_U8_PORTCOLS,KPD_Au8ColsPins[Local_u8ColsCounter],&Local_u8PinVal);  // Update the PinVal
					}
					*copy_pu8ReturnedKey = KPD_Au8Keys[Local_u8RowsCounter][Local_u8ColsCounter];
    3630:	89 89       	ldd	r24, Y+17	; 0x11
    3632:	48 2f       	mov	r20, r24
    3634:	50 e0       	ldi	r21, 0x00	; 0
    3636:	88 89       	ldd	r24, Y+16	; 0x10
    3638:	28 2f       	mov	r18, r24
    363a:	30 e0       	ldi	r19, 0x00	; 0
    363c:	ca 01       	movw	r24, r20
    363e:	88 0f       	add	r24, r24
    3640:	99 1f       	adc	r25, r25
    3642:	88 0f       	add	r24, r24
    3644:	99 1f       	adc	r25, r25
    3646:	82 0f       	add	r24, r18
    3648:	93 1f       	adc	r25, r19
    364a:	fc 01       	movw	r30, r24
    364c:	ef 5e       	subi	r30, 0xEF	; 239
    364e:	fe 4f       	sbci	r31, 0xFE	; 254
    3650:	80 81       	ld	r24, Z
    3652:	eb 89       	ldd	r30, Y+19	; 0x13
    3654:	fc 89       	ldd	r31, Y+20	; 0x14
    3656:	80 83       	st	Z, r24
					Local_u8Flag = HIGH;
    3658:	81 e0       	ldi	r24, 0x01	; 1
    365a:	8f 87       	std	Y+15, r24	; 0x0f
    365c:	07 c0       	rjmp	.+14     	; 0x366c <KPD_ES_tGetKeyPressed+0x1d6>
		{
			// Activate row
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],LOW);
			// Check which input pin has zero "pressed"
			// by reading 4 pins input "columns"
			for(Local_u8ColsCounter=INIT;Local_u8ColsCounter<COLS_NUM;Local_u8ColsCounter++)
    365e:	88 89       	ldd	r24, Y+16	; 0x10
    3660:	8f 5f       	subi	r24, 0xFF	; 255
    3662:	88 8b       	std	Y+16, r24	; 0x10
    3664:	88 89       	ldd	r24, Y+16	; 0x10
    3666:	84 30       	cpi	r24, 0x04	; 4
    3668:	08 f4       	brcc	.+2      	; 0x366c <KPD_ES_tGetKeyPressed+0x1d6>
    366a:	3b cf       	rjmp	.-394    	; 0x34e2 <KPD_ES_tGetKeyPressed+0x4c>
					Local_u8Flag = HIGH;
					break;
				}
			}
			// Deactivate ROW
			DIO_ES_tSetPinValue(KPD_U8_PORTROWS,KPD_Au8RowsPins[Local_u8RowsCounter],HIGH);
    366c:	89 89       	ldd	r24, Y+17	; 0x11
    366e:	88 2f       	mov	r24, r24
    3670:	90 e0       	ldi	r25, 0x00	; 0
    3672:	fc 01       	movw	r30, r24
    3674:	ef 5d       	subi	r30, 0xDF	; 223
    3676:	fe 4f       	sbci	r31, 0xFE	; 254
    3678:	90 81       	ld	r25, Z
    367a:	81 e0       	ldi	r24, 0x01	; 1
    367c:	69 2f       	mov	r22, r25
    367e:	41 e0       	ldi	r20, 0x01	; 1
    3680:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
			if(Local_u8Flag == HIGH)
    3684:	8f 85       	ldd	r24, Y+15	; 0x0f
    3686:	81 30       	cpi	r24, 0x01	; 1
    3688:	39 f0       	breq	.+14     	; 0x3698 <KPD_ES_tGetKeyPressed+0x202>
	*copy_pu8ReturnedKey = KPD_U8_NOT_PRESSED;
	u8 Local_u8RowsCounter,Local_u8ColsCounter,Local_u8PinVal,Local_u8Flag = LOW;
	if(copy_pu8ReturnedKey != NULL)
	{
		/* Activation of each row "for loop" */
		for(Local_u8RowsCounter=INIT;Local_u8RowsCounter<ROWS_NUM;Local_u8RowsCounter++)
    368a:	89 89       	ldd	r24, Y+17	; 0x11
    368c:	8f 5f       	subi	r24, 0xFF	; 255
    368e:	89 8b       	std	Y+17, r24	; 0x11
    3690:	89 89       	ldd	r24, Y+17	; 0x11
    3692:	84 30       	cpi	r24, 0x04	; 4
    3694:	08 f4       	brcc	.+2      	; 0x3698 <KPD_ES_tGetKeyPressed+0x202>
    3696:	17 cf       	rjmp	.-466    	; 0x34c6 <KPD_ES_tGetKeyPressed+0x30>


	}else{
		return ES_NOT_OK;
	}
	return ES_OK;
    3698:	1d 8a       	std	Y+21, r1	; 0x15
    369a:	02 c0       	rjmp	.+4      	; 0x36a0 <KPD_ES_tGetKeyPressed+0x20a>
				break;
		}


	}else{
		return ES_NOT_OK;
    369c:	81 e0       	ldi	r24, 0x01	; 1
    369e:	8d 8b       	std	Y+21, r24	; 0x15
    36a0:	8d 89       	ldd	r24, Y+21	; 0x15
	}
	return ES_OK;
}
    36a2:	65 96       	adiw	r28, 0x15	; 21
    36a4:	0f b6       	in	r0, 0x3f	; 63
    36a6:	f8 94       	cli
    36a8:	de bf       	out	0x3e, r29	; 62
    36aa:	0f be       	out	0x3f, r0	; 63
    36ac:	cd bf       	out	0x3d, r28	; 61
    36ae:	cf 91       	pop	r28
    36b0:	df 91       	pop	r29
    36b2:	08 95       	ret

000036b4 <main>:




int main()
{
    36b4:	0f 93       	push	r16
    36b6:	1f 93       	push	r17
    36b8:	df 93       	push	r29
    36ba:	cf 93       	push	r28
    36bc:	cd b7       	in	r28, 0x3d	; 61
    36be:	de b7       	in	r29, 0x3e	; 62
    36c0:	2f 97       	sbiw	r28, 0x0f	; 15
    36c2:	0f b6       	in	r0, 0x3f	; 63
    36c4:	f8 94       	cli
    36c6:	de bf       	out	0x3e, r29	; 62
    36c8:	0f be       	out	0x3f, r0	; 63
    36ca:	cd bf       	out	0x3d, r28	; 61
	// Seven segment port
	DIO_ES_tSetPortDirection(DIO_U8_PORT_A, OUTPUT);
    36cc:	80 e0       	ldi	r24, 0x00	; 0
    36ce:	61 e0       	ldi	r22, 0x01	; 1
    36d0:	0e 94 24 0f 	call	0x1e48	; 0x1e48 <DIO_ES_tSetPortDirection>
	DIO_ES_tSetPinValue(SPI_REG, SS, HIGH);
    36d4:	81 e0       	ldi	r24, 0x01	; 1
    36d6:	64 e0       	ldi	r22, 0x04	; 4
    36d8:	41 e0       	ldi	r20, 0x01	; 1
    36da:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>

	u8 data=0;
    36de:	1f 86       	std	Y+15, r1	; 0x0f

	SPI_Master_Init();
    36e0:	0e 94 f1 09 	call	0x13e2	; 0x13e2 <SPI_Master_Init>

	for(data=0;data<= 255;data++)
    36e4:	1f 86       	std	Y+15, r1	; 0x0f
	{
		DIO_ES_tSetPinValue(SPI_REG, SS, LOW);
    36e6:	81 e0       	ldi	r24, 0x01	; 1
    36e8:	64 e0       	ldi	r22, 0x04	; 4
    36ea:	40 e0       	ldi	r20, 0x00	; 0
    36ec:	0e 94 bb 0d 	call	0x1b76	; 0x1b76 <DIO_ES_tSetPinValue>
    36f0:	80 e0       	ldi	r24, 0x00	; 0
    36f2:	90 e0       	ldi	r25, 0x00	; 0
    36f4:	aa e7       	ldi	r26, 0x7A	; 122
    36f6:	b4 e4       	ldi	r27, 0x44	; 68
    36f8:	8b 87       	std	Y+11, r24	; 0x0b
    36fa:	9c 87       	std	Y+12, r25	; 0x0c
    36fc:	ad 87       	std	Y+13, r26	; 0x0d
    36fe:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    3700:	6b 85       	ldd	r22, Y+11	; 0x0b
    3702:	7c 85       	ldd	r23, Y+12	; 0x0c
    3704:	8d 85       	ldd	r24, Y+13	; 0x0d
    3706:	9e 85       	ldd	r25, Y+14	; 0x0e
    3708:	20 e0       	ldi	r18, 0x00	; 0
    370a:	30 e0       	ldi	r19, 0x00	; 0
    370c:	4a e7       	ldi	r20, 0x7A	; 122
    370e:	55 e4       	ldi	r21, 0x45	; 69
    3710:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    3714:	dc 01       	movw	r26, r24
    3716:	cb 01       	movw	r24, r22
    3718:	8f 83       	std	Y+7, r24	; 0x07
    371a:	98 87       	std	Y+8, r25	; 0x08
    371c:	a9 87       	std	Y+9, r26	; 0x09
    371e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    3720:	6f 81       	ldd	r22, Y+7	; 0x07
    3722:	78 85       	ldd	r23, Y+8	; 0x08
    3724:	89 85       	ldd	r24, Y+9	; 0x09
    3726:	9a 85       	ldd	r25, Y+10	; 0x0a
    3728:	20 e0       	ldi	r18, 0x00	; 0
    372a:	30 e0       	ldi	r19, 0x00	; 0
    372c:	40 e8       	ldi	r20, 0x80	; 128
    372e:	5f e3       	ldi	r21, 0x3F	; 63
    3730:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    3734:	88 23       	and	r24, r24
    3736:	2c f4       	brge	.+10     	; 0x3742 <main+0x8e>
		__ticks = 1;
    3738:	81 e0       	ldi	r24, 0x01	; 1
    373a:	90 e0       	ldi	r25, 0x00	; 0
    373c:	9e 83       	std	Y+6, r25	; 0x06
    373e:	8d 83       	std	Y+5, r24	; 0x05
    3740:	3f c0       	rjmp	.+126    	; 0x37c0 <main+0x10c>
	else if (__tmp > 65535)
    3742:	6f 81       	ldd	r22, Y+7	; 0x07
    3744:	78 85       	ldd	r23, Y+8	; 0x08
    3746:	89 85       	ldd	r24, Y+9	; 0x09
    3748:	9a 85       	ldd	r25, Y+10	; 0x0a
    374a:	20 e0       	ldi	r18, 0x00	; 0
    374c:	3f ef       	ldi	r19, 0xFF	; 255
    374e:	4f e7       	ldi	r20, 0x7F	; 127
    3750:	57 e4       	ldi	r21, 0x47	; 71
    3752:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    3756:	18 16       	cp	r1, r24
    3758:	4c f5       	brge	.+82     	; 0x37ac <main+0xf8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    375a:	6b 85       	ldd	r22, Y+11	; 0x0b
    375c:	7c 85       	ldd	r23, Y+12	; 0x0c
    375e:	8d 85       	ldd	r24, Y+13	; 0x0d
    3760:	9e 85       	ldd	r25, Y+14	; 0x0e
    3762:	20 e0       	ldi	r18, 0x00	; 0
    3764:	30 e0       	ldi	r19, 0x00	; 0
    3766:	40 e2       	ldi	r20, 0x20	; 32
    3768:	51 e4       	ldi	r21, 0x41	; 65
    376a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    376e:	dc 01       	movw	r26, r24
    3770:	cb 01       	movw	r24, r22
    3772:	bc 01       	movw	r22, r24
    3774:	cd 01       	movw	r24, r26
    3776:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    377a:	dc 01       	movw	r26, r24
    377c:	cb 01       	movw	r24, r22
    377e:	9e 83       	std	Y+6, r25	; 0x06
    3780:	8d 83       	std	Y+5, r24	; 0x05
    3782:	0f c0       	rjmp	.+30     	; 0x37a2 <main+0xee>
    3784:	80 e9       	ldi	r24, 0x90	; 144
    3786:	91 e0       	ldi	r25, 0x01	; 1
    3788:	9c 83       	std	Y+4, r25	; 0x04
    378a:	8b 83       	std	Y+3, r24	; 0x03
    378c:	8b 81       	ldd	r24, Y+3	; 0x03
    378e:	9c 81       	ldd	r25, Y+4	; 0x04
    3790:	01 97       	sbiw	r24, 0x01	; 1
    3792:	f1 f7       	brne	.-4      	; 0x3790 <main+0xdc>
    3794:	9c 83       	std	Y+4, r25	; 0x04
    3796:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    3798:	8d 81       	ldd	r24, Y+5	; 0x05
    379a:	9e 81       	ldd	r25, Y+6	; 0x06
    379c:	01 97       	sbiw	r24, 0x01	; 1
    379e:	9e 83       	std	Y+6, r25	; 0x06
    37a0:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    37a2:	8d 81       	ldd	r24, Y+5	; 0x05
    37a4:	9e 81       	ldd	r25, Y+6	; 0x06
    37a6:	00 97       	sbiw	r24, 0x00	; 0
    37a8:	69 f7       	brne	.-38     	; 0x3784 <main+0xd0>
    37aa:	14 c0       	rjmp	.+40     	; 0x37d4 <main+0x120>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    37ac:	6f 81       	ldd	r22, Y+7	; 0x07
    37ae:	78 85       	ldd	r23, Y+8	; 0x08
    37b0:	89 85       	ldd	r24, Y+9	; 0x09
    37b2:	9a 85       	ldd	r25, Y+10	; 0x0a
    37b4:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    37b8:	dc 01       	movw	r26, r24
    37ba:	cb 01       	movw	r24, r22
    37bc:	9e 83       	std	Y+6, r25	; 0x06
    37be:	8d 83       	std	Y+5, r24	; 0x05
    37c0:	8d 81       	ldd	r24, Y+5	; 0x05
    37c2:	9e 81       	ldd	r25, Y+6	; 0x06
    37c4:	9a 83       	std	Y+2, r25	; 0x02
    37c6:	89 83       	std	Y+1, r24	; 0x01
    37c8:	89 81       	ldd	r24, Y+1	; 0x01
    37ca:	9a 81       	ldd	r25, Y+2	; 0x02
    37cc:	01 97       	sbiw	r24, 0x01	; 1
    37ce:	f1 f7       	brne	.-4      	; 0x37cc <main+0x118>
    37d0:	9a 83       	std	Y+2, r25	; 0x02
    37d2:	89 83       	std	Y+1, r24	; 0x01
		_delay_ms(1000);
		PORTA = SPI_Master_Transmit_Receive(data);
    37d4:	0b e3       	ldi	r16, 0x3B	; 59
    37d6:	10 e0       	ldi	r17, 0x00	; 0
    37d8:	8f 85       	ldd	r24, Y+15	; 0x0f
    37da:	0e 94 58 0a 	call	0x14b0	; 0x14b0 <SPI_Master_Transmit_Receive>
    37de:	f8 01       	movw	r30, r16
    37e0:	80 83       	st	Z, r24

	u8 data=0;

	SPI_Master_Init();

	for(data=0;data<= 255;data++)
    37e2:	8f 85       	ldd	r24, Y+15	; 0x0f
    37e4:	8f 5f       	subi	r24, 0xFF	; 255
    37e6:	8f 87       	std	Y+15, r24	; 0x0f
    37e8:	7e cf       	rjmp	.-260    	; 0x36e6 <main+0x32>

000037ea <__udivmodhi4>:
    37ea:	aa 1b       	sub	r26, r26
    37ec:	bb 1b       	sub	r27, r27
    37ee:	51 e1       	ldi	r21, 0x11	; 17
    37f0:	07 c0       	rjmp	.+14     	; 0x3800 <__udivmodhi4_ep>

000037f2 <__udivmodhi4_loop>:
    37f2:	aa 1f       	adc	r26, r26
    37f4:	bb 1f       	adc	r27, r27
    37f6:	a6 17       	cp	r26, r22
    37f8:	b7 07       	cpc	r27, r23
    37fa:	10 f0       	brcs	.+4      	; 0x3800 <__udivmodhi4_ep>
    37fc:	a6 1b       	sub	r26, r22
    37fe:	b7 0b       	sbc	r27, r23

00003800 <__udivmodhi4_ep>:
    3800:	88 1f       	adc	r24, r24
    3802:	99 1f       	adc	r25, r25
    3804:	5a 95       	dec	r21
    3806:	a9 f7       	brne	.-22     	; 0x37f2 <__udivmodhi4_loop>
    3808:	80 95       	com	r24
    380a:	90 95       	com	r25
    380c:	bc 01       	movw	r22, r24
    380e:	cd 01       	movw	r24, r26
    3810:	08 95       	ret

00003812 <__prologue_saves__>:
    3812:	2f 92       	push	r2
    3814:	3f 92       	push	r3
    3816:	4f 92       	push	r4
    3818:	5f 92       	push	r5
    381a:	6f 92       	push	r6
    381c:	7f 92       	push	r7
    381e:	8f 92       	push	r8
    3820:	9f 92       	push	r9
    3822:	af 92       	push	r10
    3824:	bf 92       	push	r11
    3826:	cf 92       	push	r12
    3828:	df 92       	push	r13
    382a:	ef 92       	push	r14
    382c:	ff 92       	push	r15
    382e:	0f 93       	push	r16
    3830:	1f 93       	push	r17
    3832:	cf 93       	push	r28
    3834:	df 93       	push	r29
    3836:	cd b7       	in	r28, 0x3d	; 61
    3838:	de b7       	in	r29, 0x3e	; 62
    383a:	ca 1b       	sub	r28, r26
    383c:	db 0b       	sbc	r29, r27
    383e:	0f b6       	in	r0, 0x3f	; 63
    3840:	f8 94       	cli
    3842:	de bf       	out	0x3e, r29	; 62
    3844:	0f be       	out	0x3f, r0	; 63
    3846:	cd bf       	out	0x3d, r28	; 61
    3848:	09 94       	ijmp

0000384a <__epilogue_restores__>:
    384a:	2a 88       	ldd	r2, Y+18	; 0x12
    384c:	39 88       	ldd	r3, Y+17	; 0x11
    384e:	48 88       	ldd	r4, Y+16	; 0x10
    3850:	5f 84       	ldd	r5, Y+15	; 0x0f
    3852:	6e 84       	ldd	r6, Y+14	; 0x0e
    3854:	7d 84       	ldd	r7, Y+13	; 0x0d
    3856:	8c 84       	ldd	r8, Y+12	; 0x0c
    3858:	9b 84       	ldd	r9, Y+11	; 0x0b
    385a:	aa 84       	ldd	r10, Y+10	; 0x0a
    385c:	b9 84       	ldd	r11, Y+9	; 0x09
    385e:	c8 84       	ldd	r12, Y+8	; 0x08
    3860:	df 80       	ldd	r13, Y+7	; 0x07
    3862:	ee 80       	ldd	r14, Y+6	; 0x06
    3864:	fd 80       	ldd	r15, Y+5	; 0x05
    3866:	0c 81       	ldd	r16, Y+4	; 0x04
    3868:	1b 81       	ldd	r17, Y+3	; 0x03
    386a:	aa 81       	ldd	r26, Y+2	; 0x02
    386c:	b9 81       	ldd	r27, Y+1	; 0x01
    386e:	ce 0f       	add	r28, r30
    3870:	d1 1d       	adc	r29, r1
    3872:	0f b6       	in	r0, 0x3f	; 63
    3874:	f8 94       	cli
    3876:	de bf       	out	0x3e, r29	; 62
    3878:	0f be       	out	0x3f, r0	; 63
    387a:	cd bf       	out	0x3d, r28	; 61
    387c:	ed 01       	movw	r28, r26
    387e:	08 95       	ret

00003880 <_exit>:
    3880:	f8 94       	cli

00003882 <__stop_program>:
    3882:	ff cf       	rjmp	.-2      	; 0x3882 <__stop_program>
