m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/rfranca/Development/GitHub/SimuCam_Development/FPGA_Developments/COM_Module_v1_8/Development/Testbench
Edata_buffer_ent
Z0 w1565827840
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z4 dC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench
Z5 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd
Z6 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd
l0
L5
Vl18jc2O;GizmleBo[:gAb2
!s100 n@B>3lWz0Z9z>2o]0KhJ51
Z7 OV;C;10.5b;63
32
Z8 !s110 1565892593
!i10b 1
Z9 !s108 1565892593.000000
Z10 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd|
Z11 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/data_buffer_ent.vhd|
!i113 1
Z12 o-work work -2002 -explicit
Z13 tExplicit 1 CvgOpt 0
Artl
Z14 DEx4 work 19 data_buffer_sc_fifo 0 22 TDH:na=?VGX=zC__:^jfO3
R1
R2
R3
Z15 DEx4 work 15 data_buffer_ent 0 22 l18jc2O;GizmleBo[:gAb2
l86
L32
VSU6>dK[iV`d]FzXX_KSNV1
!s100 <1fOW?Pn;[7NJk^NI2I;N3
R7
32
R8
!i10b 1
R9
R10
R11
!i113 1
R12
R13
Edata_buffer_sc_fifo
Z16 w1565039465
R2
R3
R4
Z17 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
Z18 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd
l0
L42
VTDH:na=?VGX=zC__:^jfO3
!s100 o]1VL8W=DVn[X?P>RiKQB0
R7
32
R8
!i10b 1
R9
Z19 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
Z20 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_BUFFERS/altera_ip/scfifo/data_buffer_sc_fifo/data_buffer_sc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
R14
l95
L59
VKF_oTFYklJ]mgcV3^Ml9f1
!s100 2l@=Uo`WV2CXfKhb=gH_@2
R7
32
R8
!i10b 1
R9
R19
R20
!i113 1
R12
R13
Pftdi_config_avalon_mm_pkg
R1
R2
R3
Z21 w1565878256
R4
8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd
l0
L5
V<h7amP^8j`WU>k4>;biJn3
!s100 JWEfkTMXV_VR2]7>Q735[2
R7
32
R8
!i10b 1
R9
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Eftdi_config_avalon_mm_read_ent
Z22 w1565830120
Z23 DPx4 work 35 ftdi_config_avalon_mm_registers_pkg 0 22 F]CF@HG_zISl8cJff_Mfi0
Z24 DPx4 work 25 ftdi_config_avalon_mm_pkg 0 22 <h7amP^8j`WU>k4>;biJn3
R1
R2
R3
R4
Z25 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
Z26 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd
l0
L8
VFaNQb^oFA;N[K71aJUE6g0
!s100 0_UeX]J8lzN;ODbdQbnYT1
R7
32
R8
!i10b 1
R9
Z27 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
Z28 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_read_ent.vhd|
!i113 1
R12
R13
Artl
R23
R24
R1
R2
R3
Z29 DEx4 work 30 ftdi_config_avalon_mm_read_ent 0 22 FaNQb^oFA;N[K71aJUE6g0
l21
L19
VF;Vh9Kfo_IncomoGM?HM70
!s100 z41RXS^f0bcYBo:KnX1W82
R7
32
R8
!i10b 1
R9
R27
R28
!i113 1
R12
R13
Pftdi_config_avalon_mm_registers_pkg
R1
R2
R3
R21
R4
Z30 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
Z31 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd
l0
L5
VF]CF@HG_zISl8cJff_Mfi0
!s100 cCo[C_::C<kcMZdH6J8W33
R7
32
R8
!i10b 1
R9
Z32 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
Z33 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/REGISTERS/ftdi_config_avalon_mm_registers_pkg.vhd|
!i113 1
R12
R13
Bbody
R23
R1
R2
R3
l0
L31
V;j@N3B2[N@`oh6Q0PkSW@3
!s100 A^JIeZEi]QYS27DQ^`J2H1
R7
32
R8
!i10b 1
R9
R32
R33
!i113 1
R12
R13
Eftdi_config_avalon_mm_write_ent
Z34 w1565829151
R23
R24
R1
R2
R3
R4
Z35 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
Z36 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd
l0
L8
VEKGET2VJ8bakP`XnzjGN21
!s100 8Xa0``YCgQ0:O5:dCZ4So2
R7
32
R8
!i10b 1
R9
Z37 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
Z38 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/CONFIG_AVALON_MM/ftdi_config_avalon_mm_write_ent.vhd|
!i113 1
R12
R13
Artl
R23
R24
R1
R2
R3
Z39 DEx4 work 31 ftdi_config_avalon_mm_write_ent 0 22 EKGET2VJ8bakP`XnzjGN21
l22
L18
V4B_jkJlMDV[=56TlL^c<Q0
!s100 goee>k<oE[RVJ<hS7RCon1
R7
32
R8
!i10b 1
R9
R37
R38
!i113 1
R12
R13
Pftdi_data_avalon_mm_pkg
R1
R2
R3
R21
R4
8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd
l0
L5
V2V9@R>RA@iF4G:4ng]nXA2
!s100 9Mc93;mkkAVb4cPTh18Rz0
R7
32
R8
!i10b 1
R9
!s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_data_avalon_mm_pkg.vhd|
!i113 1
R12
R13
Eftdi_data_dc_fifo
Z40 w1565807227
R2
R3
R4
Z41 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
Z42 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd
l0
L42
VAW1dZI5XkX1S4>X7KLRD<3
!s100 g_YkG1U?c@aB?M]bS=1550
R7
32
Z43 !s110 1565892594
!i10b 1
R9
Z44 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
Z45 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/dcfifo/ftdi_data_dc_fifo/ftdi_data_dc_fifo.vhd|
!i113 1
R12
R13
Asyn
R2
R3
Z46 DEx4 work 17 ftdi_data_dc_fifo 0 22 AW1dZI5XkX1S4>X7KLRD<3
l107
L62
V3zGn=X9R:3kQ5H8?nJfaz1
!s100 ?ib=8nPCWFXbnBJAHb@`02
R7
32
R43
!i10b 1
R9
R44
R45
!i113 1
R12
R13
Eftdi_data_receiver_ent
Z47 w1565892381
R1
R2
R3
R4
Z48 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
Z49 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd
l0
L5
VfENCj2Y2;@6DoZ>VdH0H@1
!s100 OXSf`^G3W^EjcIXOeUEzN2
R7
32
R8
!i10b 1
R9
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
Z51 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_receiver_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z52 DEx4 work 22 ftdi_data_receiver_ent 0 22 fENCj2Y2;@6DoZ>VdH0H@1
l43
L26
VbFlkHmbO:@=@W[A5oj99k0
!s100 0[Fod`A:iD3oB33ASSSlS3
R7
32
R8
!i10b 1
R9
R50
R51
!i113 1
R12
R13
Eftdi_data_transmitter_ent
Z53 w1565822615
R1
R2
R3
R4
Z54 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
Z55 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd
l0
L5
VGEP6I>SKN7d5eXZD]iST<3
!s100 0a2bcbP;e@QKPaz5KFF>C1
R7
32
R8
!i10b 1
R9
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
Z57 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_CONTROLLER/ftdi_data_transmitter_ent.vhd|
!i113 1
R12
R13
Artl
R1
R2
R3
Z58 DEx4 work 25 ftdi_data_transmitter_ent 0 22 GEP6I>SKN7d5eXZD]iST<3
l43
L26
VzHC820XWhnX4gXJg02n>c1
!s100 Sg?<8j]zAaB2_fS>KG3Cn2
R7
32
R8
!i10b 1
R9
R56
R57
!i113 1
R12
R13
Eftdi_in_io_buffer_3b
Z59 w1565039586
R2
R3
R4
Z60 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
Z61 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd
l0
L97
VN:2nj:N6K6>nTLdD1C_Ac2
!s100 J0ZfOjf[E;I6FM8FmLfCD3
R7
32
R43
!i10b 1
Z62 !s108 1565892594.000000
Z63 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
Z64 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_in_io_buffer_3b/ftdi_in_io_buffer_3b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z65 DEx4 work 20 ftdi_in_io_buffer_3b 0 22 N:2nj:N6K6>nTLdD1C_Ac2
l119
L106
ViWE>9`TCMZNYo[mD5Binh2
!s100 A:;=8T9ReN`=amU_iQ6062
R7
32
R43
!i10b 1
R62
R63
R64
!i113 1
R12
R13
Eftdi_in_io_buffer_3b_iobuf_in_c5i
R59
R2
R3
R4
R60
R61
l0
L46
VEe?_L8X1j;`n:b5P^X8H:3
!s100 GLi[mN_hL:liggRZnWja>1
R7
32
R43
!i10b 1
R62
R63
R64
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 33 ftdi_in_io_buffer_3b_iobuf_in_c5i 0 22 Ee?_L8X1j;`n:b5P^X8H:3
l74
L54
VdP:^i:K<7>XVVSBB<[czF2
!s100 07YTCJbcTRzRlYZDYWIW11
R7
32
R43
!i10b 1
R62
R63
R64
!i113 1
R12
R13
Eftdi_inout_io_buffer_39b
R59
R2
R3
R4
Z66 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
Z67 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd
l0
L137
Vof2;VIB6AJ8i4hBlJA@Mi1
!s100 H`RjZWQU9z=Y==gNfVNFF0
R7
32
R43
!i10b 1
R62
Z68 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
Z69 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_inout_io_buffer_39b/ftdi_inout_io_buffer_39b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z70 DEx4 work 24 ftdi_inout_io_buffer_39b 0 22 of2;VIB6AJ8i4hBlJA@Mi1
l163
L148
VH7ldB47:PJ8gdR^kQX7dG3
!s100 FOl?ZXJfiMMZCc_V6NIaC2
R7
32
R43
!i10b 1
R62
R68
R69
!i113 1
R12
R13
Eftdi_inout_io_buffer_39b_iobuf_bidir_ruo
R59
R2
R3
R4
R66
R67
l0
L46
V38^8`:F5DX9LV7ROf?`aP2
!s100 I`iBW]UND^CflYH27@QKL3
R7
32
R43
!i10b 1
R62
R68
R69
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 40 ftdi_inout_io_buffer_39b_iobuf_bidir_ruo 0 22 38^8`:F5DX9LV7ROf?`aP2
l99
L56
V>;6JFN2RT3_P@M<B>c9g>2
!s100 z_WU]Bhf3VFEhZg`O8[eX3
R7
32
R43
!i10b 1
R62
R68
R69
!i113 1
R12
R13
Eftdi_out_io_buffer_5b
R59
R2
R3
R4
Z71 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
Z72 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd
l0
L107
Vz>OoJQ<BNkh00_`WnEM2f3
!s100 :O`:J@n>Gie`b`J;S=lSQ2
R7
32
R43
!i10b 1
R62
Z73 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
Z74 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/altera_ip/iobuffer/ftdi_out_io_buffer_5b/ftdi_out_io_buffer_5b.vhd|
!i113 1
R12
R13
Artl
R2
R3
Z75 DEx4 work 21 ftdi_out_io_buffer_5b 0 22 z>OoJQ<BNkh00_`WnEM2f3
l129
L116
V2mLmkNj:7S@Wg2m0CU:fn1
!s100 Kan>OR1WGNcNzZcJ^hDCD1
R7
32
R43
!i10b 1
R62
R73
R74
!i113 1
R12
R13
Eftdi_out_io_buffer_5b_iobuf_out_5ts
R59
R2
R3
R4
R71
R72
l0
L46
V2P<0dc5>^ilcPz_iZoz3L1
!s100 Gj?[?mhSY2YeTCDh:K9dG0
R7
32
R43
!i10b 1
R62
R73
R74
!i113 1
R12
R13
Artl
R2
R3
DEx4 work 35 ftdi_out_io_buffer_5b_iobuf_out_5ts 0 22 2P<0dc5>^ilcPz_iZoz3L1
l80
L54
VGFD=WSA1U0czFb7nc54^V3
!s100 OWCbYP9W8;5bzOn]?B6EQ3
R7
32
R43
!i10b 1
R62
R73
R74
!i113 1
R12
R13
Eftdi_rx_data_avalon_mm_read_ent
Z76 w1565892265
Z77 DPx4 work 23 ftdi_data_avalon_mm_pkg 0 22 2V9@R>RA@iF4G:4ng]nXA2
R1
R2
R3
R4
Z78 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
Z79 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd
l0
L7
VXJ5mjcA2=o76m_HigKEX;1
!s100 ZJ>Yk;YC3kkm;DTJLR<`m0
R7
32
R8
!i10b 1
R9
Z80 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
Z81 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_rx_data_avalon_mm_read_ent.vhd|
!i113 1
R12
R13
Artl
R77
R1
R2
R3
Z82 DEx4 work 31 ftdi_rx_data_avalon_mm_read_ent 0 22 XJ5mjcA2=o76m_HigKEX;1
l25
L21
VjX;KFHUkb]<L1:lL3Q_X;2
!s100 3F0?5QnLY45?G]eJY=0360
R7
32
R8
!i10b 1
R9
R80
R81
!i113 1
R12
R13
Eftdi_tx_data_avalon_mm_write_ent
Z83 w1565892298
R77
R1
R2
R3
R4
Z84 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
Z85 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd
l0
L7
VFGN[G2_eOfmG9C95L>cWe3
!s100 BJ?Ld0eMePSAFdUIAW5XR0
R7
32
R8
!i10b 1
R9
Z86 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
Z87 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/DATA_AVALON_MM/ftdi_tx_data_avalon_mm_write_ent.vhd|
!i113 1
R12
R13
Artl
R77
R1
R2
R3
Z88 DEx4 work 32 ftdi_tx_data_avalon_mm_write_ent 0 22 FGN[G2_eOfmG9C95L>cWe3
l25
L21
VL2e>KgSH?YlIY=0CkA;8:1
!s100 nYX97iS`0]diBN4J5C[@43
R7
32
R8
!i10b 1
R9
R86
R87
!i113 1
R12
R13
Eftdi_umft601a_controller_ent
R40
R1
R2
R3
R4
Z89 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
Z90 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd
l0
L5
Vfo`LLjZQe99>G_9Ok<4233
!s100 :6H0R[^:W^@:TVj9bG3UY2
R7
32
R43
!i10b 1
R62
Z91 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
Z92 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/FTDI_CONTROLLER/ftdi_umft601a_controller_ent.vhd|
!i113 1
R12
R13
Artl
R75
R70
R65
R46
R1
R2
R3
Z93 DEx4 work 28 ftdi_umft601a_controller_ent 0 22 fo`LLjZQe99>G_9Ok<4233
l130
L43
V9k4oZz@@dVM^fFIHj2@Kg3
!s100 _U@omfC=Ak[6WiQeC:GI>3
R7
32
R43
!i10b 1
R62
R91
R92
!i113 1
R12
R13
Etestbench_top
Z94 w1565892590
R1
R2
R3
R4
Z95 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd
Z96 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd
l0
L5
V8PLe2HbY:2XZhzjO2JGIG0
!s100 G?5U7^R@6KQZzZA7M_nJY1
R7
32
R43
!i10b 1
R62
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd|
Z98 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/testbench_top.vhd|
!i113 1
R12
R13
Artl
R77
R23
R24
Z99 DEx4 work 14 usb_3_ftdi_top 0 22 ]?77On:WmRB0zS^PEOmMF0
Z100 DEx4 work 24 usb3_fifo_master_stimuli 0 22 m]k0=k_1Nf`MoVdV^GQWj1
R1
R2
R3
Z101 DEx4 work 13 testbench_top 0 22 8PLe2HbY:2XZhzjO2JGIG0
l45
L8
VL8Re7_:9=WYozgHeNB;aH3
!s100 QE>YRfk4CLzV9Tcmi?SSK1
R7
32
R43
!i10b 1
R62
R97
R98
!i113 1
R12
R13
Eusb3_fifo_master_stimuli
R40
R1
R2
R3
R4
Z102 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd
Z103 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd
l0
L5
Vm]k0=k_1Nf`MoVdV^GQWj1
!s100 i=iC^_3PXO5h995bC=5``2
R7
32
R43
!i10b 1
R62
Z104 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd|
Z105 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Testbench/usb3_fifo_master_stimuli.vhd|
!i113 1
R12
R13
Artl
R70
R1
R2
R3
R100
l36
L21
VmIMJ[]C5M<5W>ecEM:1o93
!s100 NH:`Q06<iPkVgdiTH@28K1
R7
32
R43
!i10b 1
R62
R104
R105
!i113 1
R12
R13
Eusb_3_ftdi_top
Z106 w1565828745
R77
R23
R24
R1
R2
R3
R4
Z107 8C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
Z108 FC:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd
l0
L19
V]?77On:WmRB0zS^PEOmMF0
!s100 0n5CD0XzNRVF:3Qb3dPI_0
R7
32
R43
!i10b 1
R62
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
Z110 !s107 C:/Users/rfranca/Development/GitLab/simutemp/FPGA_Developments/USB_3_FTDI/Development/Usb_3_Ftdi/USB_3_FTDI_top.vhd|
!i113 1
R12
R13
Artl
R93
R52
R82
R58
R15
R88
R39
R29
R77
R23
R24
R1
R2
R3
R99
l115
L51
V04Z22UCM_z3OF0G]ff9dB1
!s100 ^BzhgFW6UOf16IW4G2kXT0
R7
32
R43
!i10b 1
R62
R109
R110
!i113 1
R12
R13
