Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 16
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 16
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

Initialize PERCEPTRON
PERC_ENTRIES: 4096
PERC_FEATURES: 9

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 6400 MT/s
CPU 0 runs ../IPC-traces//client_004.champsimtrace.xz
.xz
BTB has LRU replacement policy
ITLB has LRU replacement policy
DTLB has LRU replacement policy
STLB has LRU replacement policy
CPU 0 L1I next line prefetcher
L1I has LRU replacement policy
L1D has LRU replacement policy
Initialize SRRIP state for L2C
Initialize DRRIP state for LLC
Heartbeat CPU 0 instructions: 10000000 cycles: 3024238 heartbeat IPC: 3.30662 cumulative IPC: 3.30662 (Simulation time: 0 hr 4 min 19 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 5874313 heartbeat IPC: 3.50868 cumulative IPC: 3.40465 (Simulation time: 0 hr 7 min 43 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 8873159 heartbeat IPC: 3.33462 cumulative IPC: 3.38098 (Simulation time: 0 hr 11 min 23 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 11866301 heartbeat IPC: 3.34097 cumulative IPC: 3.37089 (Simulation time: 0 hr 15 min 7 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 14859679 heartbeat IPC: 3.34071 cumulative IPC: 3.36481 (Simulation time: 0 hr 18 min 17 sec) 

Warmup complete CPU 0 instructions: 50000002 cycles: 14859679 (Simulation time: 0 hr 18 min 17 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 31016294 heartbeat IPC: 0.618941 cumulative IPC: 0.618941 (Simulation time: 0 hr 21 min 37 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 47997986 heartbeat IPC: 0.58887 cumulative IPC: 0.603531 (Simulation time: 0 hr 25 min 7 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 65260169 heartbeat IPC: 0.579301 cumulative IPC: 0.595232 (Simulation time: 0 hr 28 min 35 sec) 
Heartbeat CPU 0 instructions: 90000000 cycles: 81824175 heartbeat IPC: 0.603719 cumulative IPC: 0.597331 (Simulation time: 0 hr 31 min 56 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 97802708 heartbeat IPC: 0.62584 cumulative IPC: 0.602823 (Simulation time: 0 hr 34 min 59 sec) 
Finished CPU 0 instructions: 50000000 cycles: 82943029 cumulative IPC: 0.602823 (Simulation time: 0 hr 34 min 59 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.602823 instructions: 50000000 cycles: 82943029

CPU 0 Average Load ROB stall cycles: 2.36498e+07
CPU 0 Fraction of times ROB stalled by Loads: 41.8014
CPU 0 Percentage of Load stall cycles in Total stall cycles: 3.20114e+08
Issued all: 27740938
Issued LT all: 22045149
rob_not_full_when_issued_lt_all: 21174944
Issued LT one: 16721635
rob_not_full_when_issued_lt_one: 16000512
 Total stall cycles: 67792482
 Total load stall cycles: 217013384341058
Unique Load IPs: 72894
CPU 0 NUM of IPS identified critical: 13
CPU 0 Num of Load IPs stalling ROB: 0
Threshold modification factor: 0
Trouble in retire width: -nan
MaC = Marked as critical.
lt_50_percent_before_Mac: 2
gt_90_percent_before_Mac: 1
gt_75_percent_before_Mac: 4
gt_50_percent_before_Mac: 2
stall_proportion_bin_same_before_after: 0
stall_proportion_bin_lower_before_after: 0
stall_proportion_bin_upper_before_after: 0
average_stall_proportion_before: 0.0316323
average_stall_proportion_after: 0.0330407
Critical_IP_Detector_Accuracy_70: 0
Critical_IP_Detector_Accuracy_80: 0
Critical_IP_Detector_Accuracy_90: 0
Critical_IP_Detector_Coverage_70: 0
Critical_IP_Detector_Coverage_80: 0
Critical_IP_Detector_Coverage_90: 0
stat_90_percent_critical_ip_stalls_freq: 31646
stat_90_percent_non_critical_ip_stalls_freq: 18446744073709519970
AVERAGE_ROB_Occupancy_90_Percent_Critical_IP_Stalls: 11.0862
AVERAGE_ROB_Occupancy_90_Percent_Non_Critical_IP_Stalls: 1.1068e-11
Critical_IP_ROB_Stalls_Bucket_0: 1573
Non-critical_IP_ROB_Stalls_Bucket_0: 2405416
Critical_IP_ROB_Stalls_Bucket_1: 600
Non-critical_IP_ROB_Stalls_Bucket_1: 921433
Critical_IP_ROB_Stalls_Bucket_2: 259
Non-critical_IP_ROB_Stalls_Bucket_2: 316476
Critical_IP_ROB_Stalls_Bucket_3: 85
Non-critical_IP_ROB_Stalls_Bucket_3: 93341
Critical_IP_ROB_Stalls_Bucket_4: 26
Non-critical_IP_ROB_Stalls_Bucket_4: 31650
Critical_IP_ROB_Stalls_Bucket_5: 4
Non-critical_IP_ROB_Stalls_Bucket_5: 16248
Critical_IP_ROB_Stalls_Bucket_6: 3
Non-critical_IP_ROB_Stalls_Bucket_6: 48630
0 => IPs accounting for >50 percent of stalls, 1 => 55, 2 => 60, 3 => 65 and so on till 90.
percent50: inf num IPs:  1
percent55: inf num IPs: 1
percent60: inf num IPs: 1
percent65: inf num IPs: 1
percent70: inf num IPs: 1
percent75: inf num IPs: 1
percent80: inf num IPs: 1
percent85: inf num IPs: 1
percent90: inf num IPs: 1
Critical_ROB_Stalls_Percent_0_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_0_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_0_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_0_Bucket_1: 922029
Critical_ROB_Stalls_Percent_0_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_2: 316735
Critical_ROB_Stalls_Percent_0_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_3: 93426
Critical_ROB_Stalls_Percent_0_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_4: 31676
Critical_ROB_Stalls_Percent_0_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_5: 16252
Critical_ROB_Stalls_Percent_0_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_0_Bucket_6: 48633
Critical_ROB_Stalls_Percent_1_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_1_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_1_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_1_Bucket_1: 922029
Critical_ROB_Stalls_Percent_1_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_2: 316735
Critical_ROB_Stalls_Percent_1_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_3: 93426
Critical_ROB_Stalls_Percent_1_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_4: 31676
Critical_ROB_Stalls_Percent_1_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_5: 16252
Critical_ROB_Stalls_Percent_1_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_1_Bucket_6: 48633
Critical_ROB_Stalls_Percent_2_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_2_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_2_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_2_Bucket_1: 922029
Critical_ROB_Stalls_Percent_2_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_2: 316735
Critical_ROB_Stalls_Percent_2_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_3: 93426
Critical_ROB_Stalls_Percent_2_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_4: 31676
Critical_ROB_Stalls_Percent_2_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_5: 16252
Critical_ROB_Stalls_Percent_2_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_2_Bucket_6: 48633
Critical_ROB_Stalls_Percent_3_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_3_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_3_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_3_Bucket_1: 922029
Critical_ROB_Stalls_Percent_3_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_2: 316735
Critical_ROB_Stalls_Percent_3_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_3: 93426
Critical_ROB_Stalls_Percent_3_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_4: 31676
Critical_ROB_Stalls_Percent_3_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_5: 16252
Critical_ROB_Stalls_Percent_3_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_3_Bucket_6: 48633
Critical_ROB_Stalls_Percent_4_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_4_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_4_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_4_Bucket_1: 922029
Critical_ROB_Stalls_Percent_4_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_2: 316735
Critical_ROB_Stalls_Percent_4_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_3: 93426
Critical_ROB_Stalls_Percent_4_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_4: 31676
Critical_ROB_Stalls_Percent_4_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_5: 16252
Critical_ROB_Stalls_Percent_4_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_4_Bucket_6: 48633
Critical_ROB_Stalls_Percent_5_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_5_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_5_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_5_Bucket_1: 922029
Critical_ROB_Stalls_Percent_5_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_2: 316735
Critical_ROB_Stalls_Percent_5_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_3: 93426
Critical_ROB_Stalls_Percent_5_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_4: 31676
Critical_ROB_Stalls_Percent_5_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_5: 16252
Critical_ROB_Stalls_Percent_5_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_5_Bucket_6: 48633
Critical_ROB_Stalls_Percent_6_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_6_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_6_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_6_Bucket_1: 922029
Critical_ROB_Stalls_Percent_6_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_2: 316735
Critical_ROB_Stalls_Percent_6_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_3: 93426
Critical_ROB_Stalls_Percent_6_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_4: 31676
Critical_ROB_Stalls_Percent_6_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_5: 16252
Critical_ROB_Stalls_Percent_6_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_6_Bucket_6: 48633
Critical_ROB_Stalls_Percent_7_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_7_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_7_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_7_Bucket_1: 922029
Critical_ROB_Stalls_Percent_7_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_2: 316735
Critical_ROB_Stalls_Percent_7_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_3: 93426
Critical_ROB_Stalls_Percent_7_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_4: 31676
Critical_ROB_Stalls_Percent_7_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_5: 16252
Critical_ROB_Stalls_Percent_7_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_7_Bucket_6: 48633
Critical_ROB_Stalls_Percent_8_Bucket_0: 31642
Non-critical_ROB_Stalls_Percent_8_Bucket_0: 2375347
Critical_ROB_Stalls_Percent_8_Bucket_1: 4
Non-critical_ROB_Stalls_Percent_8_Bucket_1: 922029
Critical_ROB_Stalls_Percent_8_Bucket_2: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_2: 316735
Critical_ROB_Stalls_Percent_8_Bucket_3: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_3: 93426
Critical_ROB_Stalls_Percent_8_Bucket_4: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_4: 31676
Critical_ROB_Stalls_Percent_8_Bucket_5: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_5: 16252
Critical_ROB_Stalls_Percent_8_Bucket_6: 0
Non-critical_ROB_Stalls_Percent_8_Bucket_6: 48633
Average ROB occupancy Load Stall Begin: 45.813
Average ROB occupancy Load Stall End: 53.3195
Min ROB occupancy Load Stall Begin: 1
Max ROB occupancy Load Stall Begin: 352
Min ROB occupancy Load Stall End: 1
Max ROB occupancy Load Stall End: 352
Average ROB occupancy Critical Load Stall Begin: 37.99
Average ROB occupancy Critical Load Stall End: 53.0288
Min ROB occupancy Critical Load Stall Begin: 2
Max ROB occupancy Critical Load Stall Begin: 213
Min ROB occupancy Critical Load Stall End: 2
Max ROB occupancy Critical Load Stall End: 335
 ROB Load Stall Begin Bucket Count 0: 2699407
 ROB Load Stall End Bucket Count 0: 2406989
 ROB Critical Load Stall Begin Bucket Count 0: 672
 ROB Critical Load Stall End Bucket Count 0: 563
 ROB Load Stall Begin Bucket Count 1: 723197
 ROB Load Stall End Bucket Count 1: 922033
 ROB Critical Load Stall Begin Bucket Count 1: 174
 ROB Critical Load Stall End Bucket Count 1: 208
 ROB Load Stall Begin Bucket Count 2: 251784
 ROB Load Stall End Bucket Count 2: 316735
 ROB Critical Load Stall Begin Bucket Count 2: 44
 ROB Critical Load Stall End Bucket Count 2: 89
 ROB Load Stall Begin Bucket Count 3: 73393
 ROB Load Stall End Bucket Count 3: 93426
 ROB Critical Load Stall Begin Bucket Count 3: 8
 ROB Critical Load Stall End Bucket Count 3: 34
 ROB Load Stall Begin Bucket Count 4: 26818
 ROB Load Stall End Bucket Count 4: 31676
 ROB Critical Load Stall Begin Bucket Count 4: 5
 ROB Critical Load Stall End Bucket Count 4: 9
 ROB Load Stall Begin Bucket Count 5: 14706
 ROB Load Stall End Bucket Count 5: 16252
 ROB Critical Load Stall Begin Bucket Count 5: 0
 ROB Critical Load Stall End Bucket Count 5: 0
 ROB Load Stall Begin Bucket Count 6: 46439
 ROB Load Stall End Bucket Count 6: 48633
 ROB Critical Load Stall Begin Bucket Count 6: 0
 ROB Critical Load Stall End Bucket Count 6: 1
PIST Tag Read Accesses: 0
PIST Read Accesses: 0
PIST Tag Write Accesses: 0
PIST Write Accesses: 0
Criticality detector called times: 0
Max global_stall_cycles_count: 0
Threshold Modified: 0 times, factor: 0
Sturdy critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 0
CIC Read Accesses: 0
CIC Tag Write Accesses: 0
CIC Write Accesses: 0
Wobbly critical IP cache stats: 
 Unused entries: 0
CIC Tag Read Accesses: 147725529
CIC Read Accesses: 0
CIC Tag Write Accesses: 17056
CIC Write Accesses: 0
ITLB TOTAL     ACCESS:    9143433  HIT:    9048943  MISS:      94490  HIT %:    98.9666  MISS %:    1.03342   MPKI: 1.8898
ITLB LOAD TRANSLATION ACCESS:    8557819  HIT:    8508129  MISS:      49690  HIT %:    99.4194  MISS %:   0.580639   MPKI: 0.9938
ITLB TRANSLATION FROM L1D PREFETCHER ACCESS:     585614  HIT:     540814  MISS:      44800  HIT %:    92.3499  MISS %:    7.65009   MPKI: 0.896
ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      34334  USELESS:      10465
ITLB USEFUL LOAD PREFETCHES:      34334 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
ITLB TIMELY PREFETCHES:      34334 LATE PREFETCHES: 97 DROPPED PREFETCHES: 89
ITLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
ITLB AVERAGE MISS LATENCY: 67255.7 cycles
ITLB RQ	ACCESS:   11322079	FORWARD:          0	MERGED:    2164712	TO_CACHE:    9157367

DTLB TOTAL     ACCESS:   11881402  HIT:   11688384  MISS:     193018  HIT %:    98.3755  MISS %:    1.62454   MPKI: 3.86036
DTLB LOAD TRANSLATION ACCESS:   11881402  HIT:   11688384  MISS:     193018  HIT %:    98.3755  MISS %:    1.62454   MPKI: 3.86036
DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
DTLB USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
DTLB TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
DTLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
DTLB AVERAGE MISS LATENCY: 10.4335 cycles
DTLB RQ	ACCESS:   14396109	FORWARD:          0	MERGED:    2504588	TO_CACHE:   11891521

STLB TOTAL     ACCESS:     287508  HIT:     283084  MISS:       4424  HIT %:    98.4613  MISS %:    1.53874   MPKI: 0.08848
STLB LOAD TRANSLATION ACCESS:     242611  HIT:     238843  MISS:       3768  HIT %:    98.4469  MISS %:     1.5531   MPKI: 0.07536
STLB TRANSLATION FROM L1D PREFETCHER ACCESS:      44897  HIT:      44241  MISS:        656  HIT %:    98.5389  MISS %:    1.46112   MPKI: 0.01312
STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:        545  USELESS:        124
STLB USEFUL LOAD PREFETCHES:        545 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: inf
STLB TIMELY PREFETCHES:        545 LATE PREFETCHES: 0 DROPPED PREFETCHES: 89
STLB PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
STLB AVERAGE MISS LATENCY: 101.589 cycles
STLB RQ	ACCESS:     287597	FORWARD:          0	MERGED:          0	TO_CACHE:     287597

STLB Hit, L1D data hit: 0
STLB Hit, L2C data hit: 0
STLB Hit, LLC data hit: 0
STLB Hit, LLC data miss: 0
STLB STLB hints to L2: 0
L1D TOTAL     ACCESS:   14109276  HIT:   13580970  MISS:     528306  HIT %:    96.2556  MISS %:    3.74439   MPKI: 10.5661
L1D LOAD      ACCESS:    9289431  HIT:    8892226  MISS:     397205  HIT %:    95.7241  MISS %:    4.27588   MPKI: 7.9441
L1D RFO       ACCESS:    4819845  HIT:    4688744  MISS:     131101  HIT %:      97.28  MISS %:    2.72003   MPKI: 2.62202
L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
L1D USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
L1D TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
L1D PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0
L1D AVERAGE MISS LATENCY: 41.5884 cycles
L1D RQ	ACCESS:   13197380	FORWARD:          0	MERGED:    3776237	TO_CACHE:    9324239
L1D WQ	ACCESS:    5238055	FORWARD:      96904	MERGED:     166185	TO_CACHE:    5071870

L1D UNIQUE REGIONS ACCESSED: 0
L1D REGIONS CONFLICTS: 0
L1D Cross Page Prefetch Requests: 0
L1D Same Page Prefetch Requests: 0
L1D ROI Sum of L1D PQ occupancy: 0
L1D PREFETCHES PUSHED FROM L2C: 0
L1I TOTAL     ACCESS:   11242584  HIT:   10351791  MISS:     890793  HIT %:    92.0766  MISS %:    7.92338   MPKI: 17.8159
L1I LOAD      ACCESS:    9790555  HIT:    9598149  MISS:     192406  HIT %:    98.0348  MISS %:    1.96522   MPKI: 3.84812
L1I PREFETCH  ACCESS:    1452029  HIT:     753642  MISS:     698387  HIT %:    51.9027  MISS %:    48.0973   MPKI: 13.9677
L1I PREFETCH  REQUESTED:    1587645  ISSUED:    1586104  USEFUL:     425841  USELESS:     272549
L1I USEFUL LOAD PREFETCHES:     425841 PREFETCH ISSUED TO LOWER LEVEL:     714834  ACCURACY: 59.572
L1I TIMELY PREFETCHES:     425841 LATE PREFETCHES: 16429 DROPPED PREFETCHES: 159
L1I PREFETCHES SAME FILL-ORIGIN LEVEL: 714834 DIFFERENT FILL-ORIGIN LEVEL: 0
L1I AVERAGE MISS LATENCY: 1.03281e+06 cycles
L1I RQ	ACCESS:   14423687	FORWARD:          0	MERGED:    4615031	TO_CACHE:    9808656
L1I PQ	ACCESS:    1586104	FORWARD:          0	MERGED:      72681	TO_CACHE:    1513423

BTB TOTAL     ACCESS:    7750112  HIT:    6953064  MISS:     797048  HIT %:    89.7157  MISS %:    10.2843   MPKI: 15.941
BTB BRANCH_DIRECT_JUMP	ACCESS:     644555  HIT:     617941  MISS:      26614
BTB BRANCH_INDIRECT	ACCESS:     201946  HIT:     110721  MISS:      91225
BTB BRANCH_CONDITIONAL	ACCESS:    4875062  HIT:    4805966  MISS:      69096
BTB BRANCH_DIRECT_CALL	ACCESS:     564821  HIT:     520817  MISS:      44004
BTB BRANCH_INDIRECT_CALL	ACCESS:     445012  HIT:     287828  MISS:     157184
BTB BRANCH_RETURN	ACCESS:    1018716  HIT:     609791  MISS:     408925
BTB BRANCH_OTHER ACCESS:          0  HIT:          0  MISS:          0

L2C TOTAL     ACCESS:    1845212  HIT:    1494082  MISS:     351130  HIT %:    80.9708  MISS %:    19.0292   MPKI: 7.0226
L2C LOAD      ACCESS:     573173  HIT:     474852  MISS:      98321  HIT %:    82.8462  MISS %:    17.1538   MPKI: 1.96642
L2C DATA LOAD MPKI: 1.22916
L2C INSTRUCTION LOAD MPKI: 0.73726
L2C RFO       ACCESS:     131097  HIT:      46653  MISS:      84444  HIT %:    35.5866  MISS %:    64.4134   MPKI: 1.68888
L2C PREFETCH  ACCESS:     944260  HIT:     789815  MISS:     154445  HIT %:    83.6438  MISS %:    16.3562   MPKI: 3.0889
L2C DATA PREFETCH MPKI: 1.07316
L2C INSTRUCTION PREFETCH MPKI: 2.01574
L2C WRITEBACK ACCESS:     191916  HIT:     180714  MISS:      11202  HIT %:    94.1631  MISS %:    5.83693   MPKI: 0.22404
L2C LOAD TRANSLATION ACCESS:       3994  HIT:       1755  MISS:       2239  HIT %:    43.9409  MISS %:    56.0591   MPKI: 0.04478
L2C TRANSLATION FROM L1D PREFETCHER ACCESS:        772  HIT:        293  MISS:        479  HIT %:    37.9534  MISS %:    62.0466   MPKI: 0.00958
L2C PREFETCH  REQUESTED:     364767  ISSUED:     364767  USEFUL:      13842  USELESS:     140013
L2C USEFUL LOAD PREFETCHES:      13842 PREFETCH ISSUED TO LOWER LEVEL:     155187  ACCURACY: 8.91956
L2C TIMELY PREFETCHES:      13842 LATE PREFETCHES: 213 DROPPED PREFETCHES: 0
L2C PREFETCHES SAME FILL-ORIGIN LEVEL: 55830 DIFFERENT FILL-ORIGIN LEVEL: 529
L2C AVERAGE MISS LATENCY: 83.9066 cycles
L2C RQ	ACCESS:     709049	FORWARD:          0	MERGED:          0	TO_CACHE:     709036
L2C WQ	ACCESS:     191916	FORWARD:         13	MERGED:          0	TO_CACHE:     191916
L2C PQ	ACCESS:    1079583	FORWARD:          0	MERGED:     132419	TO_CACHE:     947164

L2C Instructions Evicting Data 81057
L2C Translations Evicting Data 1646
L2C Data Evicting Data 121993
L2C Instructions Evicting Instructions 55536
L2C Translations Evicting Instructions 1041
L2C Data Evicting Instructions 76063
L2C Instructions Evicting Translations 1057
L2C Translations Evicting Translations 31
L2C Data Evicting Translations 1504
L2C Dense regions hint from L2: 0
PSCL5 TOTAL     ACCESS:       4513  HIT:       4513  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 LOAD TRANSLATION ACCESS:       3768  HIT:       3768  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 TRANSLATION FROM L1D PREFETCHER ACCESS:        745  HIT:        745  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL5 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL5 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL5 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL5 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL4 TOTAL     ACCESS:       4510  HIT:       4509  MISS:          1  HIT %:    99.9778  MISS %:  0.0221729   MPKI: 2e-05
PSCL4 LOAD TRANSLATION ACCESS:       3765  HIT:       3764  MISS:          1  HIT %:    99.9734  MISS %:  0.0265604   MPKI: 2e-05
PSCL4 TRANSLATION FROM L1D PREFETCHER ACCESS:        745  HIT:        745  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL4 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL4 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL4 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL4 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL3 TOTAL     ACCESS:       4413  HIT:       4398  MISS:         15  HIT %:    99.6601  MISS %:   0.339905   MPKI: 0.0003
PSCL3 LOAD TRANSLATION ACCESS:       3690  HIT:       3675  MISS:         15  HIT %:    99.5935  MISS %:   0.406504   MPKI: 0.0003
PSCL3 TRANSLATION FROM L1D PREFETCHER ACCESS:        723  HIT:        723  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL3 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL3 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL3 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL3 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

PSCL2 TOTAL     ACCESS:       4513  HIT:       4275  MISS:        238  HIT %:    94.7263  MISS %:    5.27365   MPKI: 0.00476
PSCL2 LOAD TRANSLATION ACCESS:       3793  HIT:       3555  MISS:        238  HIT %:    93.7253  MISS %:    6.27472   MPKI: 0.00476
PSCL2 TRANSLATION FROM L1D PREFETCHER ACCESS:        720  HIT:        720  MISS:          0  HIT %:        100  MISS %:          0   MPKI: 0
PSCL2 PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
PSCL2 USEFUL LOAD PREFETCHES:          0 PREFETCH ISSUED TO LOWER LEVEL:          0  ACCURACY: -nan
PSCL2 TIMELY PREFETCHES:          0 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
PSCL2 PREFETCHES SAME FILL-ORIGIN LEVEL: 0 DIFFERENT FILL-ORIGIN LEVEL: 0

LLC TOTAL     ACCESS:     436804  HIT:     309566  MISS:     127238  HIT %:    70.8707  MISS %:    29.1293   MPKI: 2.54476
LLC LOAD      ACCESS:      98108  HIT:      69981  MISS:      28127  HIT %:    71.3306  MISS %:    28.6694   MPKI: 0.56254
LLC RFO       ACCESS:      84444  HIT:      37884  MISS:      46560  HIT %:    44.8629  MISS %:    55.1371   MPKI: 0.9312
LLC PREFETCH  ACCESS:     155181  HIT:     107553  MISS:      47628  HIT %:    69.3081  MISS %:    30.6919   MPKI: 0.95256
LLC WRITEBACK ACCESS:      96353  HIT:      92672  MISS:       3681  HIT %:    96.1797  MISS %:    3.82033   MPKI: 0.07362
LLC LOAD TRANSLATION ACCESS:       2239  HIT:       1167  MISS:       1072  HIT %:    52.1215  MISS %:    47.8785   MPKI: 0.02144
LLC TRANSLATION FROM L1D PREFETCHER ACCESS:        479  HIT:        309  MISS:        170  HIT %:    64.5094  MISS %:    35.4906   MPKI: 0.0034
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:       2937  USELESS:      46328
LLC USEFUL LOAD PREFETCHES:       2937 PREFETCH ISSUED TO LOWER LEVEL:      47628  ACCURACY: 6.16654
LLC TIMELY PREFETCHES:       2937 LATE PREFETCHES: 0 DROPPED PREFETCHES: 0
LLC PREFETCHES SAME FILL-ORIGIN LEVEL: 160 DIFFERENT FILL-ORIGIN LEVEL: 0
LLC AVERAGE MISS LATENCY: 151.597 cycles
LLC RQ	ACCESS:     185270	FORWARD:          0	MERGED:          0	TO_CACHE:     185270
LLC WQ	ACCESS:      96353	FORWARD:          0	MERGED:          0	TO_CACHE:      96353
LLC PQ	ACCESS:     155187	FORWARD:          0	MERGED:          1	TO_CACHE:     155186

LLC Dense regions hint to LLC: 0

RAW hits: 1011937
Loads Generated: 14209317
Loads sent to L1D: 13197380
Stores Generated: 5238051
Stores sent to L1D: 5238055
Major fault: 0 Minor fault: 4055
Allocated PAGES: 4055
I-Shadow cache 408 bytes
Touched + WorthPF tables 6144 bytes 
MMA filter 174 bytes 
FNL filter 272 bytes 
TOTAL PREFETCHER STORAGE SIZE: 25174 bytes
CPU 0 L1I next line prefetcher final stats
------------------
Depth Distribution
------------------
depth 0: 29366
depth 1: 187192
depth 2: 310516
depth 3: 263065
depth 4: 31572
depth 5: 325
depth 6: 0
depth 7: 0
depth 8: 0
depth 9: 0
depth 10: 0
depth 11: 0
depth 12: 0
depth 13: 0
depth 14: 0
depth 15: 0
depth 16: 0
depth 17: 0
depth 18: 0
depth 19: 0
depth 20: 0
depth 21: 0
depth 22: 0
depth 23: 0
depth 24: 0
depth 25: 0
depth 26: 0
depth 27: 0
depth 28: 0
depth 29: 0
Total: 822036
------------------
ST read accesses: 255418
ST write accesses: 82479
PT read accesses: 6643866
PT write accesses: 303266
FILTER read accesses: 1806446
FILTER write accesses: 1227415
GHR read accesses: 836440
GHR write accesses: 38186
PERC read accesses: 47035701
PERC write accesses: 3365983
GHR counter read accesses: 675794
GHR counter write accesses: 930887
GHR ip read accesses: 2114013
GHR ip write accesses: 1351588
ST tag read accesses: 10911791
ST tag write accesses: 1764433

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      30114  ROW_BUFFER_MISS:      93438
 DBUS_CONGESTED:        166
 WQ ROW_BUFFER_HIT:       7711  ROW_BUFFER_MISS:      39190  FULL:          0

 AVG_CONGESTED_CYCLE: 4
 All warmup complete: 2
Channel 0 Bank busy for read cycles: 0
Channel 0 Bank busy for write cycles: 0
Channel 0
Rank 0
0banks busy for read cycles: 70064777
0banks busy for write cycles: 17959
1banks busy for read cycles: 5524171
1banks busy for write cycles: 2365422
2banks busy for read cycles: 1511030
2banks busy for write cycles: 750113
3banks busy for read cycles: 614365
3banks busy for write cycles: 394343
4banks busy for read cycles: 348065
4banks busy for write cycles: 227955
5banks busy for read cycles: 224258
5banks busy for write cycles: 159203
6banks busy for read cycles: 182171
6banks busy for write cycles: 112697
7banks busy for read cycles: 113241
7banks busy for write cycles: 97440
8banks busy for read cycles: 93115
8banks busy for write cycles: 142705

CPU 0 Branch Prediction Accuracy: 94.1242% MPKI: 11.6089 Average ROB Occupancy at Mispredict: 34.8648
Branch types
NOT_BRANCH: 40121082 80.2422%
BRANCH_DIRECT_JUMP: 644555 1.28911%
BRANCH_INDIRECT: 201946 0.403892%
BRANCH_CONDITIONAL: 7003557 14.0071%
BRANCH_DIRECT_CALL: 564821 1.12964%
BRANCH_INDIRECT_CALL: 445012 0.890024%
BRANCH_RETURN: 1018716 2.03743%
BRANCH_OTHER: 0 0%

DRAM PAGES: 1048576
Allocated PAGES: 4055
