
ST7567S.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004438  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c90  08004610  08004610  00005610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080052a0  080052a0  0000700c  2**0
                  CONTENTS
  4 .ARM          00000008  080052a0  080052a0  000062a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080052a8  080052a8  0000700c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080052a8  080052a8  000062a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080052ac  080052ac  000062ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000000c  20000000  080052b0  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000108  2000000c  080052bc  0000700c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000114  080052bc  00007114  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000700c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00010063  00000000  00000000  0000703c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000021ab  00000000  00000000  0001709f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d08  00000000  00000000  00019250  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000a25  00000000  00000000  00019f58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d6ac  00000000  00000000  0001a97d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010a7f  00000000  00000000  00038029  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000b945e  00000000  00000000  00048aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00101f06  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000361c  00000000  00000000  00101f4c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000055  00000000  00000000  00105568  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	2000000c 	.word	0x2000000c
 80001f4:	00000000 	.word	0x00000000
 80001f8:	080045f8 	.word	0x080045f8

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000010 	.word	0x20000010
 8000214:	080045f8 	.word	0x080045f8

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000228:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 800022c:	f000 b96a 	b.w	8000504 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	460c      	mov	r4, r1
 8000250:	2b00      	cmp	r3, #0
 8000252:	d14e      	bne.n	80002f2 <__udivmoddi4+0xaa>
 8000254:	4694      	mov	ip, r2
 8000256:	458c      	cmp	ip, r1
 8000258:	4686      	mov	lr, r0
 800025a:	fab2 f282 	clz	r2, r2
 800025e:	d962      	bls.n	8000326 <__udivmoddi4+0xde>
 8000260:	b14a      	cbz	r2, 8000276 <__udivmoddi4+0x2e>
 8000262:	f1c2 0320 	rsb	r3, r2, #32
 8000266:	4091      	lsls	r1, r2
 8000268:	fa20 f303 	lsr.w	r3, r0, r3
 800026c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000270:	4319      	orrs	r1, r3
 8000272:	fa00 fe02 	lsl.w	lr, r0, r2
 8000276:	ea4f 471c 	mov.w	r7, ip, lsr #16
 800027a:	fa1f f68c 	uxth.w	r6, ip
 800027e:	fbb1 f4f7 	udiv	r4, r1, r7
 8000282:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000286:	fb07 1114 	mls	r1, r7, r4, r1
 800028a:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800028e:	fb04 f106 	mul.w	r1, r4, r6
 8000292:	4299      	cmp	r1, r3
 8000294:	d90a      	bls.n	80002ac <__udivmoddi4+0x64>
 8000296:	eb1c 0303 	adds.w	r3, ip, r3
 800029a:	f104 30ff 	add.w	r0, r4, #4294967295	@ 0xffffffff
 800029e:	f080 8112 	bcs.w	80004c6 <__udivmoddi4+0x27e>
 80002a2:	4299      	cmp	r1, r3
 80002a4:	f240 810f 	bls.w	80004c6 <__udivmoddi4+0x27e>
 80002a8:	3c02      	subs	r4, #2
 80002aa:	4463      	add	r3, ip
 80002ac:	1a59      	subs	r1, r3, r1
 80002ae:	fa1f f38e 	uxth.w	r3, lr
 80002b2:	fbb1 f0f7 	udiv	r0, r1, r7
 80002b6:	fb07 1110 	mls	r1, r7, r0, r1
 80002ba:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002be:	fb00 f606 	mul.w	r6, r0, r6
 80002c2:	429e      	cmp	r6, r3
 80002c4:	d90a      	bls.n	80002dc <__udivmoddi4+0x94>
 80002c6:	eb1c 0303 	adds.w	r3, ip, r3
 80002ca:	f100 31ff 	add.w	r1, r0, #4294967295	@ 0xffffffff
 80002ce:	f080 80fc 	bcs.w	80004ca <__udivmoddi4+0x282>
 80002d2:	429e      	cmp	r6, r3
 80002d4:	f240 80f9 	bls.w	80004ca <__udivmoddi4+0x282>
 80002d8:	4463      	add	r3, ip
 80002da:	3802      	subs	r0, #2
 80002dc:	1b9b      	subs	r3, r3, r6
 80002de:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80002e2:	2100      	movs	r1, #0
 80002e4:	b11d      	cbz	r5, 80002ee <__udivmoddi4+0xa6>
 80002e6:	40d3      	lsrs	r3, r2
 80002e8:	2200      	movs	r2, #0
 80002ea:	e9c5 3200 	strd	r3, r2, [r5]
 80002ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d905      	bls.n	8000302 <__udivmoddi4+0xba>
 80002f6:	b10d      	cbz	r5, 80002fc <__udivmoddi4+0xb4>
 80002f8:	e9c5 0100 	strd	r0, r1, [r5]
 80002fc:	2100      	movs	r1, #0
 80002fe:	4608      	mov	r0, r1
 8000300:	e7f5      	b.n	80002ee <__udivmoddi4+0xa6>
 8000302:	fab3 f183 	clz	r1, r3
 8000306:	2900      	cmp	r1, #0
 8000308:	d146      	bne.n	8000398 <__udivmoddi4+0x150>
 800030a:	42a3      	cmp	r3, r4
 800030c:	d302      	bcc.n	8000314 <__udivmoddi4+0xcc>
 800030e:	4290      	cmp	r0, r2
 8000310:	f0c0 80f0 	bcc.w	80004f4 <__udivmoddi4+0x2ac>
 8000314:	1a86      	subs	r6, r0, r2
 8000316:	eb64 0303 	sbc.w	r3, r4, r3
 800031a:	2001      	movs	r0, #1
 800031c:	2d00      	cmp	r5, #0
 800031e:	d0e6      	beq.n	80002ee <__udivmoddi4+0xa6>
 8000320:	e9c5 6300 	strd	r6, r3, [r5]
 8000324:	e7e3      	b.n	80002ee <__udivmoddi4+0xa6>
 8000326:	2a00      	cmp	r2, #0
 8000328:	f040 8090 	bne.w	800044c <__udivmoddi4+0x204>
 800032c:	eba1 040c 	sub.w	r4, r1, ip
 8000330:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000334:	fa1f f78c 	uxth.w	r7, ip
 8000338:	2101      	movs	r1, #1
 800033a:	fbb4 f6f8 	udiv	r6, r4, r8
 800033e:	ea4f 431e 	mov.w	r3, lr, lsr #16
 8000342:	fb08 4416 	mls	r4, r8, r6, r4
 8000346:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800034a:	fb07 f006 	mul.w	r0, r7, r6
 800034e:	4298      	cmp	r0, r3
 8000350:	d908      	bls.n	8000364 <__udivmoddi4+0x11c>
 8000352:	eb1c 0303 	adds.w	r3, ip, r3
 8000356:	f106 34ff 	add.w	r4, r6, #4294967295	@ 0xffffffff
 800035a:	d202      	bcs.n	8000362 <__udivmoddi4+0x11a>
 800035c:	4298      	cmp	r0, r3
 800035e:	f200 80cd 	bhi.w	80004fc <__udivmoddi4+0x2b4>
 8000362:	4626      	mov	r6, r4
 8000364:	1a1c      	subs	r4, r3, r0
 8000366:	fa1f f38e 	uxth.w	r3, lr
 800036a:	fbb4 f0f8 	udiv	r0, r4, r8
 800036e:	fb08 4410 	mls	r4, r8, r0, r4
 8000372:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000376:	fb00 f707 	mul.w	r7, r0, r7
 800037a:	429f      	cmp	r7, r3
 800037c:	d908      	bls.n	8000390 <__udivmoddi4+0x148>
 800037e:	eb1c 0303 	adds.w	r3, ip, r3
 8000382:	f100 34ff 	add.w	r4, r0, #4294967295	@ 0xffffffff
 8000386:	d202      	bcs.n	800038e <__udivmoddi4+0x146>
 8000388:	429f      	cmp	r7, r3
 800038a:	f200 80b0 	bhi.w	80004ee <__udivmoddi4+0x2a6>
 800038e:	4620      	mov	r0, r4
 8000390:	1bdb      	subs	r3, r3, r7
 8000392:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000396:	e7a5      	b.n	80002e4 <__udivmoddi4+0x9c>
 8000398:	f1c1 0620 	rsb	r6, r1, #32
 800039c:	408b      	lsls	r3, r1
 800039e:	fa22 f706 	lsr.w	r7, r2, r6
 80003a2:	431f      	orrs	r7, r3
 80003a4:	fa20 fc06 	lsr.w	ip, r0, r6
 80003a8:	fa04 f301 	lsl.w	r3, r4, r1
 80003ac:	ea43 030c 	orr.w	r3, r3, ip
 80003b0:	40f4      	lsrs	r4, r6
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	0c38      	lsrs	r0, r7, #16
 80003b8:	ea4f 4913 	mov.w	r9, r3, lsr #16
 80003bc:	fbb4 fef0 	udiv	lr, r4, r0
 80003c0:	fa1f fc87 	uxth.w	ip, r7
 80003c4:	fb00 441e 	mls	r4, r0, lr, r4
 80003c8:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80003cc:	fb0e f90c 	mul.w	r9, lr, ip
 80003d0:	45a1      	cmp	r9, r4
 80003d2:	fa02 f201 	lsl.w	r2, r2, r1
 80003d6:	d90a      	bls.n	80003ee <__udivmoddi4+0x1a6>
 80003d8:	193c      	adds	r4, r7, r4
 80003da:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 80003de:	f080 8084 	bcs.w	80004ea <__udivmoddi4+0x2a2>
 80003e2:	45a1      	cmp	r9, r4
 80003e4:	f240 8081 	bls.w	80004ea <__udivmoddi4+0x2a2>
 80003e8:	f1ae 0e02 	sub.w	lr, lr, #2
 80003ec:	443c      	add	r4, r7
 80003ee:	eba4 0409 	sub.w	r4, r4, r9
 80003f2:	fa1f f983 	uxth.w	r9, r3
 80003f6:	fbb4 f3f0 	udiv	r3, r4, r0
 80003fa:	fb00 4413 	mls	r4, r0, r3, r4
 80003fe:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000402:	fb03 fc0c 	mul.w	ip, r3, ip
 8000406:	45a4      	cmp	ip, r4
 8000408:	d907      	bls.n	800041a <__udivmoddi4+0x1d2>
 800040a:	193c      	adds	r4, r7, r4
 800040c:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 8000410:	d267      	bcs.n	80004e2 <__udivmoddi4+0x29a>
 8000412:	45a4      	cmp	ip, r4
 8000414:	d965      	bls.n	80004e2 <__udivmoddi4+0x29a>
 8000416:	3b02      	subs	r3, #2
 8000418:	443c      	add	r4, r7
 800041a:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800041e:	fba0 9302 	umull	r9, r3, r0, r2
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	429c      	cmp	r4, r3
 8000428:	46ce      	mov	lr, r9
 800042a:	469c      	mov	ip, r3
 800042c:	d351      	bcc.n	80004d2 <__udivmoddi4+0x28a>
 800042e:	d04e      	beq.n	80004ce <__udivmoddi4+0x286>
 8000430:	b155      	cbz	r5, 8000448 <__udivmoddi4+0x200>
 8000432:	ebb8 030e 	subs.w	r3, r8, lr
 8000436:	eb64 040c 	sbc.w	r4, r4, ip
 800043a:	fa04 f606 	lsl.w	r6, r4, r6
 800043e:	40cb      	lsrs	r3, r1
 8000440:	431e      	orrs	r6, r3
 8000442:	40cc      	lsrs	r4, r1
 8000444:	e9c5 6400 	strd	r6, r4, [r5]
 8000448:	2100      	movs	r1, #0
 800044a:	e750      	b.n	80002ee <__udivmoddi4+0xa6>
 800044c:	f1c2 0320 	rsb	r3, r2, #32
 8000450:	fa20 f103 	lsr.w	r1, r0, r3
 8000454:	fa0c fc02 	lsl.w	ip, ip, r2
 8000458:	fa24 f303 	lsr.w	r3, r4, r3
 800045c:	4094      	lsls	r4, r2
 800045e:	430c      	orrs	r4, r1
 8000460:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000464:	fa00 fe02 	lsl.w	lr, r0, r2
 8000468:	fa1f f78c 	uxth.w	r7, ip
 800046c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000470:	fb08 3110 	mls	r1, r8, r0, r3
 8000474:	0c23      	lsrs	r3, r4, #16
 8000476:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800047a:	fb00 f107 	mul.w	r1, r0, r7
 800047e:	4299      	cmp	r1, r3
 8000480:	d908      	bls.n	8000494 <__udivmoddi4+0x24c>
 8000482:	eb1c 0303 	adds.w	r3, ip, r3
 8000486:	f100 36ff 	add.w	r6, r0, #4294967295	@ 0xffffffff
 800048a:	d22c      	bcs.n	80004e6 <__udivmoddi4+0x29e>
 800048c:	4299      	cmp	r1, r3
 800048e:	d92a      	bls.n	80004e6 <__udivmoddi4+0x29e>
 8000490:	3802      	subs	r0, #2
 8000492:	4463      	add	r3, ip
 8000494:	1a5b      	subs	r3, r3, r1
 8000496:	b2a4      	uxth	r4, r4
 8000498:	fbb3 f1f8 	udiv	r1, r3, r8
 800049c:	fb08 3311 	mls	r3, r8, r1, r3
 80004a0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004a4:	fb01 f307 	mul.w	r3, r1, r7
 80004a8:	42a3      	cmp	r3, r4
 80004aa:	d908      	bls.n	80004be <__udivmoddi4+0x276>
 80004ac:	eb1c 0404 	adds.w	r4, ip, r4
 80004b0:	f101 36ff 	add.w	r6, r1, #4294967295	@ 0xffffffff
 80004b4:	d213      	bcs.n	80004de <__udivmoddi4+0x296>
 80004b6:	42a3      	cmp	r3, r4
 80004b8:	d911      	bls.n	80004de <__udivmoddi4+0x296>
 80004ba:	3902      	subs	r1, #2
 80004bc:	4464      	add	r4, ip
 80004be:	1ae4      	subs	r4, r4, r3
 80004c0:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80004c4:	e739      	b.n	800033a <__udivmoddi4+0xf2>
 80004c6:	4604      	mov	r4, r0
 80004c8:	e6f0      	b.n	80002ac <__udivmoddi4+0x64>
 80004ca:	4608      	mov	r0, r1
 80004cc:	e706      	b.n	80002dc <__udivmoddi4+0x94>
 80004ce:	45c8      	cmp	r8, r9
 80004d0:	d2ae      	bcs.n	8000430 <__udivmoddi4+0x1e8>
 80004d2:	ebb9 0e02 	subs.w	lr, r9, r2
 80004d6:	eb63 0c07 	sbc.w	ip, r3, r7
 80004da:	3801      	subs	r0, #1
 80004dc:	e7a8      	b.n	8000430 <__udivmoddi4+0x1e8>
 80004de:	4631      	mov	r1, r6
 80004e0:	e7ed      	b.n	80004be <__udivmoddi4+0x276>
 80004e2:	4603      	mov	r3, r0
 80004e4:	e799      	b.n	800041a <__udivmoddi4+0x1d2>
 80004e6:	4630      	mov	r0, r6
 80004e8:	e7d4      	b.n	8000494 <__udivmoddi4+0x24c>
 80004ea:	46d6      	mov	lr, sl
 80004ec:	e77f      	b.n	80003ee <__udivmoddi4+0x1a6>
 80004ee:	4463      	add	r3, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e74d      	b.n	8000390 <__udivmoddi4+0x148>
 80004f4:	4606      	mov	r6, r0
 80004f6:	4623      	mov	r3, r4
 80004f8:	4608      	mov	r0, r1
 80004fa:	e70f      	b.n	800031c <__udivmoddi4+0xd4>
 80004fc:	3e02      	subs	r6, #2
 80004fe:	4463      	add	r3, ip
 8000500:	e730      	b.n	8000364 <__udivmoddi4+0x11c>
 8000502:	bf00      	nop

08000504 <__aeabi_idiv0>:
 8000504:	4770      	bx	lr
 8000506:	bf00      	nop

08000508 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000508:	b5b0      	push	{r4, r5, r7, lr}
 800050a:	f6ad 0d48 	subw	sp, sp, #2120	@ 0x848
 800050e:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000510:	f001 fab1 	bl	8001a76 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000514:	f000 f9b4 	bl	8000880 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000518:	f000 fa88 	bl	8000a2c <MX_GPIO_Init>
  MX_I2C1_Init();
 800051c:	f000 f9fa 	bl	8000914 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8000520:	f000 fa38 	bl	8000994 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  //uint8_t buff[20];

  LCD_Init(&Display, &hi2c1, 0x7F);
 8000524:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000528:	227f      	movs	r2, #127	@ 0x7f
 800052a:	49d0      	ldr	r1, [pc, #832]	@ (800086c <main+0x364>)
 800052c:	4618      	mov	r0, r3
 800052e:	f000 fb19 	bl	8000b64 <LCD_Init>

  // Clear Display
  LCD_Clear(&Display);
 8000532:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000536:	4618      	mov	r0, r3
 8000538:	f000 fbb6 	bl	8000ca8 <LCD_Clear>
  LCD_Update(&Display);
 800053c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000540:	4618      	mov	r0, r3
 8000542:	f000 fb7a 	bl	8000c3a <LCD_Update>

  // Draw Pixels
  for (uint8_t x=0; x< 128; x+=4) {
 8000546:	2300      	movs	r3, #0
 8000548:	f887 383f 	strb.w	r3, [r7, #2111]	@ 0x83f
 800054c:	e01a      	b.n	8000584 <main+0x7c>
	  for (uint8_t y=0; y< 64; y+=4) {
 800054e:	2300      	movs	r3, #0
 8000550:	f887 383e 	strb.w	r3, [r7, #2110]	@ 0x83e
 8000554:	e00d      	b.n	8000572 <main+0x6a>
		  LCD_DrawPixel(&Display, x, y, PIXEL_ON);
 8000556:	f897 283e 	ldrb.w	r2, [r7, #2110]	@ 0x83e
 800055a:	f897 183f 	ldrb.w	r1, [r7, #2111]	@ 0x83f
 800055e:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000562:	2301      	movs	r3, #1
 8000564:	f000 fbae 	bl	8000cc4 <LCD_DrawPixel>
	  for (uint8_t y=0; y< 64; y+=4) {
 8000568:	f897 383e 	ldrb.w	r3, [r7, #2110]	@ 0x83e
 800056c:	3304      	adds	r3, #4
 800056e:	f887 383e 	strb.w	r3, [r7, #2110]	@ 0x83e
 8000572:	f897 383e 	ldrb.w	r3, [r7, #2110]	@ 0x83e
 8000576:	2b3f      	cmp	r3, #63	@ 0x3f
 8000578:	d9ed      	bls.n	8000556 <main+0x4e>
  for (uint8_t x=0; x< 128; x+=4) {
 800057a:	f897 383f 	ldrb.w	r3, [r7, #2111]	@ 0x83f
 800057e:	3304      	adds	r3, #4
 8000580:	f887 383f 	strb.w	r3, [r7, #2111]	@ 0x83f
 8000584:	f997 383f 	ldrsb.w	r3, [r7, #2111]	@ 0x83f
 8000588:	2b00      	cmp	r3, #0
 800058a:	dae0      	bge.n	800054e <main+0x46>
	  }
  }
  LCD_Update(&Display);
 800058c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000590:	4618      	mov	r0, r3
 8000592:	f000 fb52 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 8000596:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 800059a:	f001 fadd 	bl	8001b58 <HAL_Delay>

  // Draw Lines
  LCD_Cache_Clear(&Display);
 800059e:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fb22 	bl	8000bec <LCD_Cache_Clear>
  LCD_DrawLine(&Display, 0,0,127,63, PIXEL_ON);
 80005a8:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005ac:	2301      	movs	r3, #1
 80005ae:	9301      	str	r3, [sp, #4]
 80005b0:	233f      	movs	r3, #63	@ 0x3f
 80005b2:	9300      	str	r3, [sp, #0]
 80005b4:	237f      	movs	r3, #127	@ 0x7f
 80005b6:	2200      	movs	r2, #0
 80005b8:	2100      	movs	r1, #0
 80005ba:	f000 fbe8 	bl	8000d8e <LCD_DrawLine>
  LCD_DrawLine(&Display, 0,63,127,0, PIXEL_ON);
 80005be:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005c2:	2301      	movs	r3, #1
 80005c4:	9301      	str	r3, [sp, #4]
 80005c6:	2300      	movs	r3, #0
 80005c8:	9300      	str	r3, [sp, #0]
 80005ca:	237f      	movs	r3, #127	@ 0x7f
 80005cc:	223f      	movs	r2, #63	@ 0x3f
 80005ce:	2100      	movs	r1, #0
 80005d0:	f000 fbdd 	bl	8000d8e <LCD_DrawLine>
  LCD_Update(&Display);
 80005d4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005d8:	4618      	mov	r0, r3
 80005da:	f000 fb2e 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 80005de:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 80005e2:	f001 fab9 	bl	8001b58 <HAL_Delay>

  // Draw Circles
  LCD_Cache_Clear(&Display);
 80005e6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80005ea:	4618      	mov	r0, r3
 80005ec:	f000 fafe 	bl	8000bec <LCD_Cache_Clear>
  LCD_DrawCircle(&Display, 63,31,20, PIXEL_ON);
 80005f0:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 80005f4:	2301      	movs	r3, #1
 80005f6:	9300      	str	r3, [sp, #0]
 80005f8:	2314      	movs	r3, #20
 80005fa:	221f      	movs	r2, #31
 80005fc:	213f      	movs	r1, #63	@ 0x3f
 80005fe:	f000 fc57 	bl	8000eb0 <LCD_DrawCircle>
  LCD_DrawCircle(&Display, 63,31,25, PIXEL_ON);
 8000602:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000606:	2301      	movs	r3, #1
 8000608:	9300      	str	r3, [sp, #0]
 800060a:	2319      	movs	r3, #25
 800060c:	221f      	movs	r2, #31
 800060e:	213f      	movs	r1, #63	@ 0x3f
 8000610:	f000 fc4e 	bl	8000eb0 <LCD_DrawCircle>
  LCD_DrawCircle(&Display, 63,31,30, PIXEL_ON);
 8000614:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000618:	2301      	movs	r3, #1
 800061a:	9300      	str	r3, [sp, #0]
 800061c:	231e      	movs	r3, #30
 800061e:	221f      	movs	r2, #31
 8000620:	213f      	movs	r1, #63	@ 0x3f
 8000622:	f000 fc45 	bl	8000eb0 <LCD_DrawCircle>
  LCD_Update(&Display);
 8000626:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800062a:	4618      	mov	r0, r3
 800062c:	f000 fb05 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 8000630:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000634:	f001 fa90 	bl	8001b58 <HAL_Delay>

  // Draw Rectangles
  LCD_Cache_Clear(&Display);
 8000638:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800063c:	4618      	mov	r0, r3
 800063e:	f000 fad5 	bl	8000bec <LCD_Cache_Clear>
  LCD_DrawRect(&Display, 10,10,117,53, PIXEL_ON);
 8000642:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000646:	2301      	movs	r3, #1
 8000648:	9301      	str	r3, [sp, #4]
 800064a:	2335      	movs	r3, #53	@ 0x35
 800064c:	9300      	str	r3, [sp, #0]
 800064e:	2375      	movs	r3, #117	@ 0x75
 8000650:	220a      	movs	r2, #10
 8000652:	210a      	movs	r1, #10
 8000654:	f000 fce7 	bl	8001026 <LCD_DrawRect>
  LCD_DrawRect(&Display, 0,0,24,24, PIXEL_ON);
 8000658:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 800065c:	2301      	movs	r3, #1
 800065e:	9301      	str	r3, [sp, #4]
 8000660:	2318      	movs	r3, #24
 8000662:	9300      	str	r3, [sp, #0]
 8000664:	2318      	movs	r3, #24
 8000666:	2200      	movs	r2, #0
 8000668:	2100      	movs	r1, #0
 800066a:	f000 fcdc 	bl	8001026 <LCD_DrawRect>
  LCD_DrawRect(&Display, 103,39,127,63, PIXEL_ON);
 800066e:	f207 4034 	addw	r0, r7, #1076	@ 0x434
 8000672:	2301      	movs	r3, #1
 8000674:	9301      	str	r3, [sp, #4]
 8000676:	233f      	movs	r3, #63	@ 0x3f
 8000678:	9300      	str	r3, [sp, #0]
 800067a:	237f      	movs	r3, #127	@ 0x7f
 800067c:	2227      	movs	r2, #39	@ 0x27
 800067e:	2167      	movs	r1, #103	@ 0x67
 8000680:	f000 fcd1 	bl	8001026 <LCD_DrawRect>
  LCD_Update(&Display);
 8000684:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000688:	4618      	mov	r0, r3
 800068a:	f000 fad6 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 800068e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000692:	f001 fa61 	bl	8001b58 <HAL_Delay>

  //Print Text
  uint8_t buf[] = " Hello!";
 8000696:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800069a:	f2a3 4314 	subw	r3, r3, #1044	@ 0x414
 800069e:	4a74      	ldr	r2, [pc, #464]	@ (8000870 <main+0x368>)
 80006a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80006a4:	e883 0003 	stmia.w	r3, {r0, r1}
  LCD_Cache_Clear(&Display);
 80006a8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006ac:	4618      	mov	r0, r3
 80006ae:	f000 fa9d 	bl	8000bec <LCD_Cache_Clear>
  LCD_SetTextPos(&Display, 0, 0);
 80006b2:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006b6:	2200      	movs	r2, #0
 80006b8:	2100      	movs	r1, #0
 80006ba:	4618      	mov	r0, r3
 80006bc:	f000 fd07 	bl	80010ce <LCD_SetTextPos>
  LCD_Print(&Display, buf, 1); // Font Size 1
 80006c0:	f207 412c 	addw	r1, r7, #1068	@ 0x42c
 80006c4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006c8:	2201      	movs	r2, #1
 80006ca:	4618      	mov	r0, r3
 80006cc:	f000 ffd6 	bl	800167c <LCD_Print>
  LCD_Update(&Display);
 80006d0:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006d4:	4618      	mov	r0, r3
 80006d6:	f000 fab0 	bl	8000c3a <LCD_Update>
  //HAL_Delay(3000);

  LCD_SetTextPos(&Display, 0, 2);
 80006da:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006de:	2202      	movs	r2, #2
 80006e0:	2100      	movs	r1, #0
 80006e2:	4618      	mov	r0, r3
 80006e4:	f000 fcf3 	bl	80010ce <LCD_SetTextPos>
  LCD_Print(&Display, buf, 2); // Font Size 2
 80006e8:	f207 412c 	addw	r1, r7, #1068	@ 0x42c
 80006ec:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006f0:	2202      	movs	r2, #2
 80006f2:	4618      	mov	r0, r3
 80006f4:	f000 ffc2 	bl	800167c <LCD_Print>
  LCD_Update(&Display);
 80006f8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80006fc:	4618      	mov	r0, r3
 80006fe:	f000 fa9c 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 8000702:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000706:	f001 fa27 	bl	8001b58 <HAL_Delay>

  //Print Numbers
  LCD_Cache_Clear(&Display);
 800070a:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800070e:	4618      	mov	r0, r3
 8000710:	f000 fa6c 	bl	8000bec <LCD_Cache_Clear>
  uint8_t bufNumbers[] = "23.45";
 8000714:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 8000718:	f2a3 431c 	subw	r3, r3, #1052	@ 0x41c
 800071c:	4a55      	ldr	r2, [pc, #340]	@ (8000874 <main+0x36c>)
 800071e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000722:	6018      	str	r0, [r3, #0]
 8000724:	3304      	adds	r3, #4
 8000726:	8019      	strh	r1, [r3, #0]
  LCD_SetTextPos(&Display, 0, 0);
 8000728:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800072c:	2200      	movs	r2, #0
 800072e:	2100      	movs	r1, #0
 8000730:	4618      	mov	r0, r3
 8000732:	f000 fccc 	bl	80010ce <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, 2); // Font Size 2
 8000736:	f207 4124 	addw	r1, r7, #1060	@ 0x424
 800073a:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800073e:	2202      	movs	r2, #2
 8000740:	4618      	mov	r0, r3
 8000742:	f000 ff9b 	bl	800167c <LCD_Print>

  LCD_SetTextPos(&Display, 0, 4);
 8000746:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800074a:	2204      	movs	r2, #4
 800074c:	2100      	movs	r1, #0
 800074e:	4618      	mov	r0, r3
 8000750:	f000 fcbd 	bl	80010ce <LCD_SetTextPos>
  LCD_Print(&Display, bufNumbers, 4); // Font Size 4
 8000754:	f207 4124 	addw	r1, r7, #1060	@ 0x424
 8000758:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800075c:	2204      	movs	r2, #4
 800075e:	4618      	mov	r0, r3
 8000760:	f000 ff8c 	bl	800167c <LCD_Print>
  LCD_Update(&Display);
 8000764:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000768:	4618      	mov	r0, r3
 800076a:	f000 fa66 	bl	8000c3a <LCD_Update>
  HAL_Delay(3000);
 800076e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8000772:	f001 f9f1 	bl	8001b58 <HAL_Delay>

  //Menu
  uint8_t items[4][8]= {" Item 1\0", " Item 2\0", " Item 3\0", " Item 4\0"} ;
 8000776:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800077a:	f2a3 433c 	subw	r3, r3, #1084	@ 0x43c
 800077e:	4a3e      	ldr	r2, [pc, #248]	@ (8000878 <main+0x370>)
 8000780:	461c      	mov	r4, r3
 8000782:	4615      	mov	r5, r2
 8000784:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000786:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000788:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800078c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  for (uint8_t item=0; item<4; item++) {
 8000790:	2300      	movs	r3, #0
 8000792:	f887 383d 	strb.w	r3, [r7, #2109]	@ 0x83d
 8000796:	e04a      	b.n	800082e <main+0x326>
	  LCD_Cache_Clear(&Display);
 8000798:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800079c:	4618      	mov	r0, r3
 800079e:	f000 fa25 	bl	8000bec <LCD_Cache_Clear>

	  for (uint8_t i=0; i<4; i++) {
 80007a2:	2300      	movs	r3, #0
 80007a4:	f887 383c 	strb.w	r3, [r7, #2108]	@ 0x83c
 80007a8:	e018      	b.n	80007dc <main+0x2d4>
		  LCD_SetTextPos(&Display, 0, i);
 80007aa:	f897 283c 	ldrb.w	r2, [r7, #2108]	@ 0x83c
 80007ae:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007b2:	2100      	movs	r1, #0
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 fc8a 	bl	80010ce <LCD_SetTextPos>
		  LCD_Print(&Display, items[i], 1);
 80007ba:	f897 383c 	ldrb.w	r3, [r7, #2108]	@ 0x83c
 80007be:	f207 4204 	addw	r2, r7, #1028	@ 0x404
 80007c2:	00db      	lsls	r3, r3, #3
 80007c4:	18d1      	adds	r1, r2, r3
 80007c6:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007ca:	2201      	movs	r2, #1
 80007cc:	4618      	mov	r0, r3
 80007ce:	f000 ff55 	bl	800167c <LCD_Print>
	  for (uint8_t i=0; i<4; i++) {
 80007d2:	f897 383c 	ldrb.w	r3, [r7, #2108]	@ 0x83c
 80007d6:	3301      	adds	r3, #1
 80007d8:	f887 383c 	strb.w	r3, [r7, #2108]	@ 0x83c
 80007dc:	f897 383c 	ldrb.w	r3, [r7, #2108]	@ 0x83c
 80007e0:	2b03      	cmp	r3, #3
 80007e2:	d9e2      	bls.n	80007aa <main+0x2a2>
	  }

	  LCD_SetTextPos(&Display, 0, item);
 80007e4:	f897 283d 	ldrb.w	r2, [r7, #2109]	@ 0x83d
 80007e8:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007ec:	2100      	movs	r1, #0
 80007ee:	4618      	mov	r0, r3
 80007f0:	f000 fc6d 	bl	80010ce <LCD_SetTextPos>
	  LCD_Chr(&Display, '>', 1);
 80007f4:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 80007f8:	2201      	movs	r2, #1
 80007fa:	213e      	movs	r1, #62	@ 0x3e
 80007fc:	4618      	mov	r0, r3
 80007fe:	f000 fcb3 	bl	8001168 <LCD_Chr>
	  LCD_IvertLine(&Display, item);
 8000802:	f897 283d 	ldrb.w	r2, [r7, #2109]	@ 0x83d
 8000806:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 800080a:	4611      	mov	r1, r2
 800080c:	4618      	mov	r0, r3
 800080e:	f000 ff7c 	bl	800170a <LCD_IvertLine>

	  LCD_Update(&Display);
 8000812:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000816:	4618      	mov	r0, r3
 8000818:	f000 fa0f 	bl	8000c3a <LCD_Update>
	  HAL_Delay(1000);
 800081c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000820:	f001 f99a 	bl	8001b58 <HAL_Delay>
  for (uint8_t item=0; item<4; item++) {
 8000824:	f897 383d 	ldrb.w	r3, [r7, #2109]	@ 0x83d
 8000828:	3301      	adds	r3, #1
 800082a:	f887 383d 	strb.w	r3, [r7, #2109]	@ 0x83d
 800082e:	f897 383d 	ldrb.w	r3, [r7, #2109]	@ 0x83d
 8000832:	2b03      	cmp	r3, #3
 8000834:	d9b0      	bls.n	8000798 <main+0x290>
  }

  //Draw Image
  uint8_t Picture[8][128] =
 8000836:	f507 6304 	add.w	r3, r7, #2112	@ 0x840
 800083a:	f6a3 033c 	subw	r3, r3, #2108	@ 0x83c
 800083e:	4a0f      	ldr	r2, [pc, #60]	@ (800087c <main+0x374>)
 8000840:	4618      	mov	r0, r3
 8000842:	4611      	mov	r1, r2
 8000844:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000848:	461a      	mov	r2, r3
 800084a:	f003 fec7 	bl	80045dc <memcpy>
    	 {0x0,0x0,0x0,0x0,0x3E,0x2,0x2,0x3E,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x20,0x1E,0x2,0x2,0x3E,0x0,0x0,0x3E,0x1C,0x22,0x0,0x0,0x3E,0x18,0x4,0x3E,0x0,0x22,0x14,0x8,0x14,0x22,0x0,0x0,0x0,0x0,0x3E,0x2,0x2,0x3E,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x0,0x34,0xA,0x3E,0x0,0x20,0x1E,0x2,0x2,0x3E,0x0,0x0,0x3E,0x28,0x28,0x10,0x0,0x0,0x3E,0x8,0x8,0x3E,0x0,0x0,0x3E,0x18,0x4,0x3E,0x0,0x0,0x3E,0x1C,0x22,0x0,0x0,0x3E,0x0,0x0,0x3E,0x2A,0x14,0x0,0x0,0x0,0x20,0x10,0x18,0xE,0x7,0x7,0x3,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0},
    	 {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x80,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0},
    	 {0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x1E,0x20,0x1C,0x2,0x1C,0x20,0x1E,0x0,0x20,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x2,0x1C,0x20,0x1C,0x2,0x0,0x3E,0x0,0x24,0x2A,0x2A,0x12,0x0,0x3F,0x0,0x0,0x30,0x2A,0x2A,0x3E,0x0,0x0,0x3F,0x22,0x22,0x1C,0x0,0x0,0x20,0x0,0x0,0x1C,0x22,0x22,0x14,0x0,0x1C,0x22,0x22,0x1C,0x0,0x0,0x3E,0x2,0x2,0x3E,0x2,0x2,0x3C,0x0,0x30,0xE,0x1,0x0,0x3F,0x22,0x22,0x1C,0x0,0x0,0x3F,0x0,0x0,0x1C,0x22,0x22,0x1C,0x0,0x0,0x5C,0xA2,0xA2,0x7E,0x0,0x30,0xE,0x1,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0,0x0}
    	};

  LCD_Image(&Display, (uint8_t *)&Picture);
 800084e:	1d3a      	adds	r2, r7, #4
 8000850:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000854:	4611      	mov	r1, r2
 8000856:	4618      	mov	r0, r3
 8000858:	f000 ff81 	bl	800175e <LCD_Image>
  LCD_Update(&Display);
 800085c:	f207 4334 	addw	r3, r7, #1076	@ 0x434
 8000860:	4618      	mov	r0, r3
 8000862:	f000 f9ea 	bl	8000c3a <LCD_Update>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000866:	bf00      	nop
 8000868:	e7fd      	b.n	8000866 <main+0x35e>
 800086a:	bf00      	nop
 800086c:	20000028 	.word	0x20000028
 8000870:	08004610 	.word	0x08004610
 8000874:	08004618 	.word	0x08004618
 8000878:	08004620 	.word	0x08004620
 800087c:	08004640 	.word	0x08004640

08000880 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	b094      	sub	sp, #80	@ 0x50
 8000884:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000886:	f107 0318 	add.w	r3, r7, #24
 800088a:	2238      	movs	r2, #56	@ 0x38
 800088c:	2100      	movs	r1, #0
 800088e:	4618      	mov	r0, r3
 8000890:	f003 fe78 	bl	8004584 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000894:	1d3b      	adds	r3, r7, #4
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
 800089e:	60da      	str	r2, [r3, #12]
 80008a0:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 80008a2:	2000      	movs	r0, #0
 80008a4:	f002 f85e 	bl	8002964 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80008a8:	2301      	movs	r3, #1
 80008aa:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008ac:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008b0:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008b2:	2302      	movs	r3, #2
 80008b4:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008b6:	2303      	movs	r3, #3
 80008b8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 80008ba:	2302      	movs	r3, #2
 80008bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 80008be:	2355      	movs	r3, #85	@ 0x55
 80008c0:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008c2:	2302      	movs	r3, #2
 80008c4:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80008c6:	2302      	movs	r3, #2
 80008c8:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80008ca:	2302      	movs	r3, #2
 80008cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008ce:	f107 0318 	add.w	r3, r7, #24
 80008d2:	4618      	mov	r0, r3
 80008d4:	f002 f8fa 	bl	8002acc <HAL_RCC_OscConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0x62>
  {
    Error_Handler();
 80008de:	f000 f909 	bl	8000af4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008e2:	230f      	movs	r3, #15
 80008e4:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008e6:	2303      	movs	r3, #3
 80008e8:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80008ee:	2300      	movs	r3, #0
 80008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80008f6:	1d3b      	adds	r3, r7, #4
 80008f8:	2104      	movs	r1, #4
 80008fa:	4618      	mov	r0, r3
 80008fc:	f002 fbf8 	bl	80030f0 <HAL_RCC_ClockConfig>
 8000900:	4603      	mov	r3, r0
 8000902:	2b00      	cmp	r3, #0
 8000904:	d001      	beq.n	800090a <SystemClock_Config+0x8a>
  {
    Error_Handler();
 8000906:	f000 f8f5 	bl	8000af4 <Error_Handler>
  }
}
 800090a:	bf00      	nop
 800090c:	3750      	adds	r7, #80	@ 0x50
 800090e:	46bd      	mov	sp, r7
 8000910:	bd80      	pop	{r7, pc}
	...

08000914 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000914:	b580      	push	{r7, lr}
 8000916:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8000918:	4b1b      	ldr	r3, [pc, #108]	@ (8000988 <MX_I2C1_Init+0x74>)
 800091a:	4a1c      	ldr	r2, [pc, #112]	@ (800098c <MX_I2C1_Init+0x78>)
 800091c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x40621236;
 800091e:	4b1a      	ldr	r3, [pc, #104]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000920:	4a1b      	ldr	r2, [pc, #108]	@ (8000990 <MX_I2C1_Init+0x7c>)
 8000922:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8000924:	4b18      	ldr	r3, [pc, #96]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800092a:	4b17      	ldr	r3, [pc, #92]	@ (8000988 <MX_I2C1_Init+0x74>)
 800092c:	2201      	movs	r2, #1
 800092e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000930:	4b15      	ldr	r3, [pc, #84]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000932:	2200      	movs	r2, #0
 8000934:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8000936:	4b14      	ldr	r3, [pc, #80]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000938:	2200      	movs	r2, #0
 800093a:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800093c:	4b12      	ldr	r3, [pc, #72]	@ (8000988 <MX_I2C1_Init+0x74>)
 800093e:	2200      	movs	r2, #0
 8000940:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000942:	4b11      	ldr	r3, [pc, #68]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000944:	2200      	movs	r2, #0
 8000946:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000948:	4b0f      	ldr	r3, [pc, #60]	@ (8000988 <MX_I2C1_Init+0x74>)
 800094a:	2200      	movs	r2, #0
 800094c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 800094e:	480e      	ldr	r0, [pc, #56]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000950:	f001 fba2 	bl	8002098 <HAL_I2C_Init>
 8000954:	4603      	mov	r3, r0
 8000956:	2b00      	cmp	r3, #0
 8000958:	d001      	beq.n	800095e <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 800095a:	f000 f8cb 	bl	8000af4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800095e:	2100      	movs	r1, #0
 8000960:	4809      	ldr	r0, [pc, #36]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000962:	f001 ff67 	bl	8002834 <HAL_I2CEx_ConfigAnalogFilter>
 8000966:	4603      	mov	r3, r0
 8000968:	2b00      	cmp	r3, #0
 800096a:	d001      	beq.n	8000970 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 800096c:	f000 f8c2 	bl	8000af4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8000970:	2100      	movs	r1, #0
 8000972:	4805      	ldr	r0, [pc, #20]	@ (8000988 <MX_I2C1_Init+0x74>)
 8000974:	f001 ffa9 	bl	80028ca <HAL_I2CEx_ConfigDigitalFilter>
 8000978:	4603      	mov	r3, r0
 800097a:	2b00      	cmp	r3, #0
 800097c:	d001      	beq.n	8000982 <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 800097e:	f000 f8b9 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8000982:	bf00      	nop
 8000984:	bd80      	pop	{r7, pc}
 8000986:	bf00      	nop
 8000988:	20000028 	.word	0x20000028
 800098c:	40005400 	.word	0x40005400
 8000990:	40621236 	.word	0x40621236

08000994 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000998:	4b22      	ldr	r3, [pc, #136]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 800099a:	4a23      	ldr	r2, [pc, #140]	@ (8000a28 <MX_USART1_UART_Init+0x94>)
 800099c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800099e:	4b21      	ldr	r3, [pc, #132]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009a6:	4b1f      	ldr	r3, [pc, #124]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009a8:	2200      	movs	r2, #0
 80009aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009ac:	4b1d      	ldr	r3, [pc, #116]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009ae:	2200      	movs	r2, #0
 80009b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009b2:	4b1c      	ldr	r3, [pc, #112]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009b8:	4b1a      	ldr	r3, [pc, #104]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009ba:	220c      	movs	r2, #12
 80009bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009be:	4b19      	ldr	r3, [pc, #100]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009c4:	4b17      	ldr	r3, [pc, #92]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009c6:	2200      	movs	r2, #0
 80009c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009ca:	4b16      	ldr	r3, [pc, #88]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009d0:	4b14      	ldr	r3, [pc, #80]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009d6:	4b13      	ldr	r3, [pc, #76]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009d8:	2200      	movs	r2, #0
 80009da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009dc:	4811      	ldr	r0, [pc, #68]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009de:	f002 ff93 	bl	8003908 <HAL_UART_Init>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80009e8:	f000 f884 	bl	8000af4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009ec:	2100      	movs	r1, #0
 80009ee:	480d      	ldr	r0, [pc, #52]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 80009f0:	f003 fcfe 	bl	80043f0 <HAL_UARTEx_SetTxFifoThreshold>
 80009f4:	4603      	mov	r3, r0
 80009f6:	2b00      	cmp	r3, #0
 80009f8:	d001      	beq.n	80009fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80009fa:	f000 f87b 	bl	8000af4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009fe:	2100      	movs	r1, #0
 8000a00:	4808      	ldr	r0, [pc, #32]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 8000a02:	f003 fd33 	bl	800446c <HAL_UARTEx_SetRxFifoThreshold>
 8000a06:	4603      	mov	r3, r0
 8000a08:	2b00      	cmp	r3, #0
 8000a0a:	d001      	beq.n	8000a10 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a0c:	f000 f872 	bl	8000af4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a10:	4804      	ldr	r0, [pc, #16]	@ (8000a24 <MX_USART1_UART_Init+0x90>)
 8000a12:	f003 fcb4 	bl	800437e <HAL_UARTEx_DisableFifoMode>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a1c:	f000 f86a 	bl	8000af4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	bd80      	pop	{r7, pc}
 8000a24:	2000007c 	.word	0x2000007c
 8000a28:	40013800 	.word	0x40013800

08000a2c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000a2c:	b580      	push	{r7, lr}
 8000a2e:	b08a      	sub	sp, #40	@ 0x28
 8000a30:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a32:	f107 0314 	add.w	r3, r7, #20
 8000a36:	2200      	movs	r2, #0
 8000a38:	601a      	str	r2, [r3, #0]
 8000a3a:	605a      	str	r2, [r3, #4]
 8000a3c:	609a      	str	r2, [r3, #8]
 8000a3e:	60da      	str	r2, [r3, #12]
 8000a40:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000a42:	4b2a      	ldr	r3, [pc, #168]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a46:	4a29      	ldr	r2, [pc, #164]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a48:	f043 0304 	orr.w	r3, r3, #4
 8000a4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a4e:	4b27      	ldr	r3, [pc, #156]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a52:	f003 0304 	and.w	r3, r3, #4
 8000a56:	613b      	str	r3, [r7, #16]
 8000a58:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000a5a:	4b24      	ldr	r3, [pc, #144]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a5c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a5e:	4a23      	ldr	r2, [pc, #140]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a60:	f043 0320 	orr.w	r3, r3, #32
 8000a64:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a66:	4b21      	ldr	r3, [pc, #132]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a68:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a6a:	f003 0320 	and.w	r3, r3, #32
 8000a6e:	60fb      	str	r3, [r7, #12]
 8000a70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a72:	4b1e      	ldr	r3, [pc, #120]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a74:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a76:	4a1d      	ldr	r2, [pc, #116]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a78:	f043 0301 	orr.w	r3, r3, #1
 8000a7c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a7e:	4b1b      	ldr	r3, [pc, #108]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a82:	f003 0301 	and.w	r3, r3, #1
 8000a86:	60bb      	str	r3, [r7, #8]
 8000a88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000a8a:	4b18      	ldr	r3, [pc, #96]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a8e:	4a17      	ldr	r2, [pc, #92]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a90:	f043 0302 	orr.w	r3, r3, #2
 8000a94:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000a96:	4b15      	ldr	r3, [pc, #84]	@ (8000aec <MX_GPIO_Init+0xc0>)
 8000a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000a9a:	f003 0302 	and.w	r3, r3, #2
 8000a9e:	607b      	str	r3, [r7, #4]
 8000aa0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GPIO_Port, LED_Pin, GPIO_PIN_RESET);
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	2140      	movs	r1, #64	@ 0x40
 8000aa6:	4812      	ldr	r0, [pc, #72]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000aa8:	f001 fade 	bl	8002068 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : KEY_Pin */
  GPIO_InitStruct.Pin = KEY_Pin;
 8000aac:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ab0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ab6:	2302      	movs	r3, #2
 8000ab8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KEY_GPIO_Port, &GPIO_InitStruct);
 8000aba:	f107 0314 	add.w	r3, r7, #20
 8000abe:	4619      	mov	r1, r3
 8000ac0:	480b      	ldr	r0, [pc, #44]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000ac2:	f001 f94f 	bl	8001d64 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_Pin */
  GPIO_InitStruct.Pin = LED_Pin;
 8000ac6:	2340      	movs	r3, #64	@ 0x40
 8000ac8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000aca:	2301      	movs	r3, #1
 8000acc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ace:	2300      	movs	r3, #0
 8000ad0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ad2:	2300      	movs	r3, #0
 8000ad4:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED_GPIO_Port, &GPIO_InitStruct);
 8000ad6:	f107 0314 	add.w	r3, r7, #20
 8000ada:	4619      	mov	r1, r3
 8000adc:	4804      	ldr	r0, [pc, #16]	@ (8000af0 <MX_GPIO_Init+0xc4>)
 8000ade:	f001 f941 	bl	8001d64 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3728      	adds	r7, #40	@ 0x28
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40021000 	.word	0x40021000
 8000af0:	48000800 	.word	0x48000800

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000af8:	b672      	cpsid	i
}
 8000afa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000afc:	bf00      	nop
 8000afe:	e7fd      	b.n	8000afc <Error_Handler+0x8>

08000b00 <st7567s_cmd>:
#include "main.h"
#include "st7567s.h"
#include "string.h"


void st7567s_cmd(ST7567SStruct *st7567s, uint8_t cmd) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b086      	sub	sp, #24
 8000b04:	af02      	add	r7, sp, #8
 8000b06:	6078      	str	r0, [r7, #4]
 8000b08:	460b      	mov	r3, r1
 8000b0a:	70fb      	strb	r3, [r7, #3]
	uint8_t i2c_tx[2];
	i2c_tx[0] = 0x00;
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	733b      	strb	r3, [r7, #12]
	i2c_tx[1] = cmd;
 8000b10:	78fb      	ldrb	r3, [r7, #3]
 8000b12:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(st7567s->hi2c, ST7567S_ADR, (uint8_t*)i2c_tx, 2, 1000);
 8000b14:	687b      	ldr	r3, [r7, #4]
 8000b16:	6818      	ldr	r0, [r3, #0]
 8000b18:	f107 020c 	add.w	r2, r7, #12
 8000b1c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b20:	9300      	str	r3, [sp, #0]
 8000b22:	2302      	movs	r3, #2
 8000b24:	217f      	movs	r1, #127	@ 0x7f
 8000b26:	f001 fb53 	bl	80021d0 <HAL_I2C_Master_Transmit>
}
 8000b2a:	bf00      	nop
 8000b2c:	3710      	adds	r7, #16
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}

08000b32 <st7567s_data>:

void st7567s_data(ST7567SStruct *st7567s, uint8_t data) {
 8000b32:	b580      	push	{r7, lr}
 8000b34:	b086      	sub	sp, #24
 8000b36:	af02      	add	r7, sp, #8
 8000b38:	6078      	str	r0, [r7, #4]
 8000b3a:	460b      	mov	r3, r1
 8000b3c:	70fb      	strb	r3, [r7, #3]
	uint8_t i2c_tx[2];
	i2c_tx[0] = 0x40;
 8000b3e:	2340      	movs	r3, #64	@ 0x40
 8000b40:	733b      	strb	r3, [r7, #12]
	i2c_tx[1] = data;
 8000b42:	78fb      	ldrb	r3, [r7, #3]
 8000b44:	737b      	strb	r3, [r7, #13]
	HAL_I2C_Master_Transmit(st7567s->hi2c, ST7567S_ADR, (uint8_t*)i2c_tx, 2, 1000);
 8000b46:	687b      	ldr	r3, [r7, #4]
 8000b48:	6818      	ldr	r0, [r3, #0]
 8000b4a:	f107 020c 	add.w	r2, r7, #12
 8000b4e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000b52:	9300      	str	r3, [sp, #0]
 8000b54:	2302      	movs	r3, #2
 8000b56:	217f      	movs	r1, #127	@ 0x7f
 8000b58:	f001 fb3a 	bl	80021d0 <HAL_I2C_Master_Transmit>
}
 8000b5c:	bf00      	nop
 8000b5e:	3710      	adds	r7, #16
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bd80      	pop	{r7, pc}

08000b64 <LCD_Init>:
    	st7567s_data(st7567s, 0x00); // row=bit0--bit7
    }
  }
}

void LCD_Init(ST7567SStruct *st7567s, I2C_HandleTypeDef *hi2c, uint8_t Address) {
 8000b64:	b580      	push	{r7, lr}
 8000b66:	b084      	sub	sp, #16
 8000b68:	af00      	add	r7, sp, #0
 8000b6a:	60f8      	str	r0, [r7, #12]
 8000b6c:	60b9      	str	r1, [r7, #8]
 8000b6e:	4613      	mov	r3, r2
 8000b70:	71fb      	strb	r3, [r7, #7]
	st7567s->hi2c = hi2c;
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	68ba      	ldr	r2, [r7, #8]
 8000b76:	601a      	str	r2, [r3, #0]
	st7567s->Address = Address;
 8000b78:	68fb      	ldr	r3, [r7, #12]
 8000b7a:	79fa      	ldrb	r2, [r7, #7]
 8000b7c:	711a      	strb	r2, [r3, #4]

	st7567s_cmd(st7567s, 0xE2);    // Internal reset
 8000b7e:	21e2      	movs	r1, #226	@ 0xe2
 8000b80:	68f8      	ldr	r0, [r7, #12]
 8000b82:	f7ff ffbd 	bl	8000b00 <st7567s_cmd>
	HAL_Delay(10);
 8000b86:	200a      	movs	r0, #10
 8000b88:	f000 ffe6 	bl	8001b58 <HAL_Delay>
	st7567s_cmd(st7567s, 0xA2);    // 0xa2 LCD bias ratio is 1/9; 0xa3 is bias ratio 1/7; 128X64=1/9
 8000b8c:	21a2      	movs	r1, #162	@ 0xa2
 8000b8e:	68f8      	ldr	r0, [r7, #12]
 8000b90:	f7ff ffb6 	bl	8000b00 <st7567s_cmd>

    // normal screen
	st7567s_cmd(st7567s, 0xA0);    // (0xa0-0xa1 is ADC direction selection) 0xa0 is segment forward, 0xa1 is segment reverse
 8000b94:	21a0      	movs	r1, #160	@ 0xa0
 8000b96:	68f8      	ldr	r0, [r7, #12]
 8000b98:	f7ff ffb2 	bl	8000b00 <st7567s_cmd>
	st7567s_cmd(st7567s, 0xC8);    // com output mode drive direction is reverse
 8000b9c:	21c8      	movs	r1, #200	@ 0xc8
 8000b9e:	68f8      	ldr	r0, [r7, #12]
 8000ba0:	f7ff ffae 	bl	8000b00 <st7567s_cmd>
    //st7567s_cmd(st7567s, 0xC0);

    //st7567s_cmd(st7567s, 0xA7);    // 0xA6 Normal, 0xA7 Inverse

    // Adjust display brightness
	st7567s_cmd(st7567s, 0x25);    // 0x20-0x27 is the internal Rb/Ra resistance adjustment setting of V5 voltage RR=4.5V
 8000ba4:	2125      	movs	r1, #37	@ 0x25
 8000ba6:	68f8      	ldr	r0, [r7, #12]
 8000ba8:	f7ff ffaa 	bl	8000b00 <st7567s_cmd>
    //st750x3F67s_cmd(0x24);    // only 0x25 and 0x24 is ok
    st7567s_cmd(st7567s, 0x81);    // Electricity Mode Settings
 8000bac:	2181      	movs	r1, #129	@ 0x81
 8000bae:	68f8      	ldr	r0, [r7, #12]
 8000bb0:	f7ff ffa6 	bl	8000b00 <st7567s_cmd>
    st7567s_cmd(st7567s, 0x20);
 8000bb4:	2120      	movs	r1, #32
 8000bb6:	68f8      	ldr	r0, [r7, #12]
 8000bb8:	f7ff ffa2 	bl	8000b00 <st7567s_cmd>

    st7567s_cmd(st7567s, 0x2C);    // Internal Power Supply Control Mode
 8000bbc:	212c      	movs	r1, #44	@ 0x2c
 8000bbe:	68f8      	ldr	r0, [r7, #12]
 8000bc0:	f7ff ff9e 	bl	8000b00 <st7567s_cmd>
    st7567s_cmd(st7567s, 0x2E);
 8000bc4:	212e      	movs	r1, #46	@ 0x2e
 8000bc6:	68f8      	ldr	r0, [r7, #12]
 8000bc8:	f7ff ff9a 	bl	8000b00 <st7567s_cmd>
    st7567s_cmd(st7567s, 0x2F);
 8000bcc:	212f      	movs	r1, #47	@ 0x2f
 8000bce:	68f8      	ldr	r0, [r7, #12]
 8000bd0:	f7ff ff96 	bl	8000b00 <st7567s_cmd>

    st7567s_cmd(st7567s, 0xAF);
 8000bd4:	21af      	movs	r1, #175	@ 0xaf
 8000bd6:	68f8      	ldr	r0, [r7, #12]
 8000bd8:	f7ff ff92 	bl	8000b00 <st7567s_cmd>
    st7567s_cmd(st7567s, 0x40);
 8000bdc:	2140      	movs	r1, #64	@ 0x40
 8000bde:	68f8      	ldr	r0, [r7, #12]
 8000be0:	f7ff ff8e 	bl	8000b00 <st7567s_cmd>
}
 8000be4:	bf00      	nop
 8000be6:	3710      	adds	r7, #16
 8000be8:	46bd      	mov	sp, r7
 8000bea:	bd80      	pop	{r7, pc}

08000bec <LCD_Cache_Clear>:

void LCD_Cache_Clear(ST7567SStruct *st7567s) {
 8000bec:	b480      	push	{r7}
 8000bee:	b085      	sub	sp, #20
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
    uint8_t page, column;
    for (page=0; page<LCD_NUM_PAGES; page++) {
 8000bf4:	2300      	movs	r3, #0
 8000bf6:	73fb      	strb	r3, [r7, #15]
 8000bf8:	e015      	b.n	8000c26 <LCD_Cache_Clear+0x3a>
       for (column=0; column<LCD_WIDTH; column++) {
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	73bb      	strb	r3, [r7, #14]
 8000bfe:	e00b      	b.n	8000c18 <LCD_Cache_Clear+0x2c>
    	   st7567s->LCD_Cache[page][column] = 0x00;
 8000c00:	7bfa      	ldrb	r2, [r7, #15]
 8000c02:	7bbb      	ldrb	r3, [r7, #14]
 8000c04:	6879      	ldr	r1, [r7, #4]
 8000c06:	01d2      	lsls	r2, r2, #7
 8000c08:	440a      	add	r2, r1
 8000c0a:	4413      	add	r3, r2
 8000c0c:	3305      	adds	r3, #5
 8000c0e:	2200      	movs	r2, #0
 8000c10:	701a      	strb	r2, [r3, #0]
       for (column=0; column<LCD_WIDTH; column++) {
 8000c12:	7bbb      	ldrb	r3, [r7, #14]
 8000c14:	3301      	adds	r3, #1
 8000c16:	73bb      	strb	r3, [r7, #14]
 8000c18:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c1c:	2b00      	cmp	r3, #0
 8000c1e:	daef      	bge.n	8000c00 <LCD_Cache_Clear+0x14>
    for (page=0; page<LCD_NUM_PAGES; page++) {
 8000c20:	7bfb      	ldrb	r3, [r7, #15]
 8000c22:	3301      	adds	r3, #1
 8000c24:	73fb      	strb	r3, [r7, #15]
 8000c26:	7bfb      	ldrb	r3, [r7, #15]
 8000c28:	2b07      	cmp	r3, #7
 8000c2a:	d9e6      	bls.n	8000bfa <LCD_Cache_Clear+0xe>
        }
    }
}
 8000c2c:	bf00      	nop
 8000c2e:	bf00      	nop
 8000c30:	3714      	adds	r7, #20
 8000c32:	46bd      	mov	sp, r7
 8000c34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c38:	4770      	bx	lr

08000c3a <LCD_Update>:

void LCD_Update(ST7567SStruct *st7567s) {
 8000c3a:	b580      	push	{r7, lr}
 8000c3c:	b084      	sub	sp, #16
 8000c3e:	af00      	add	r7, sp, #0
 8000c40:	6078      	str	r0, [r7, #4]
    uint8_t page;
    uint8_t column;

    for (page = 0; page < LCD_NUM_PAGES; page++) {
 8000c42:	2300      	movs	r3, #0
 8000c44:	73fb      	strb	r3, [r7, #15]
 8000c46:	e027      	b.n	8000c98 <LCD_Update+0x5e>
    	st7567s_cmd(st7567s, 0xb0 + page); //y, page address y=1-0-1-1-y3-y2-y1-y0, 1-page with 8-rows
 8000c48:	7bfb      	ldrb	r3, [r7, #15]
 8000c4a:	3b50      	subs	r3, #80	@ 0x50
 8000c4c:	b2db      	uxtb	r3, r3
 8000c4e:	4619      	mov	r1, r3
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff ff55 	bl	8000b00 <st7567s_cmd>

        // automatically increased by one
        st7567s_cmd(st7567s, 0x10); //x, column address x=0-0-0-0-1-x7-x6-x5-x4
 8000c56:	2110      	movs	r1, #16
 8000c58:	6878      	ldr	r0, [r7, #4]
 8000c5a:	f7ff ff51 	bl	8000b00 <st7567s_cmd>
        st7567s_cmd(st7567s, 0x00); //x, column address x=0-0-0-0-0-x3-x2-x1-x0
 8000c5e:	2100      	movs	r1, #0
 8000c60:	6878      	ldr	r0, [r7, #4]
 8000c62:	f7ff ff4d 	bl	8000b00 <st7567s_cmd>

        for(column=0; column<128; column++){
 8000c66:	2300      	movs	r3, #0
 8000c68:	73bb      	strb	r3, [r7, #14]
 8000c6a:	e00e      	b.n	8000c8a <LCD_Update+0x50>
        	st7567s_data(st7567s, st7567s->LCD_Cache[page][column]); //row=bit0--bit7
 8000c6c:	7bfa      	ldrb	r2, [r7, #15]
 8000c6e:	7bbb      	ldrb	r3, [r7, #14]
 8000c70:	6879      	ldr	r1, [r7, #4]
 8000c72:	01d2      	lsls	r2, r2, #7
 8000c74:	440a      	add	r2, r1
 8000c76:	4413      	add	r3, r2
 8000c78:	3305      	adds	r3, #5
 8000c7a:	781b      	ldrb	r3, [r3, #0]
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	6878      	ldr	r0, [r7, #4]
 8000c80:	f7ff ff57 	bl	8000b32 <st7567s_data>
        for(column=0; column<128; column++){
 8000c84:	7bbb      	ldrb	r3, [r7, #14]
 8000c86:	3301      	adds	r3, #1
 8000c88:	73bb      	strb	r3, [r7, #14]
 8000c8a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8000c8e:	2b00      	cmp	r3, #0
 8000c90:	daec      	bge.n	8000c6c <LCD_Update+0x32>
    for (page = 0; page < LCD_NUM_PAGES; page++) {
 8000c92:	7bfb      	ldrb	r3, [r7, #15]
 8000c94:	3301      	adds	r3, #1
 8000c96:	73fb      	strb	r3, [r7, #15]
 8000c98:	7bfb      	ldrb	r3, [r7, #15]
 8000c9a:	2b07      	cmp	r3, #7
 8000c9c:	d9d4      	bls.n	8000c48 <LCD_Update+0xe>
        }
    }
}
 8000c9e:	bf00      	nop
 8000ca0:	bf00      	nop
 8000ca2:	3710      	adds	r7, #16
 8000ca4:	46bd      	mov	sp, r7
 8000ca6:	bd80      	pop	{r7, pc}

08000ca8 <LCD_Clear>:

void LCD_Clear(ST7567SStruct *st7567s) {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	b082      	sub	sp, #8
 8000cac:	af00      	add	r7, sp, #0
 8000cae:	6078      	str	r0, [r7, #4]
    LCD_Cache_Clear(st7567s);
 8000cb0:	6878      	ldr	r0, [r7, #4]
 8000cb2:	f7ff ff9b 	bl	8000bec <LCD_Cache_Clear>
    LCD_Update(st7567s);
 8000cb6:	6878      	ldr	r0, [r7, #4]
 8000cb8:	f7ff ffbf 	bl	8000c3a <LCD_Update>
}
 8000cbc:	bf00      	nop
 8000cbe:	3708      	adds	r7, #8
 8000cc0:	46bd      	mov	sp, r7
 8000cc2:	bd80      	pop	{r7, pc}

08000cc4 <LCD_DrawPixel>:

//------------------------------

// Draw Pixel
void LCD_DrawPixel (ST7567SStruct *st7567s, uint8_t x, uint8_t y, uint8_t color) {
 8000cc4:	b480      	push	{r7}
 8000cc6:	b085      	sub	sp, #20
 8000cc8:	af00      	add	r7, sp, #0
 8000cca:	6078      	str	r0, [r7, #4]
 8000ccc:	4608      	mov	r0, r1
 8000cce:	4611      	mov	r1, r2
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	4603      	mov	r3, r0
 8000cd4:	70fb      	strb	r3, [r7, #3]
 8000cd6:	460b      	mov	r3, r1
 8000cd8:	70bb      	strb	r3, [r7, #2]
 8000cda:	4613      	mov	r3, r2
 8000cdc:	707b      	strb	r3, [r7, #1]
	uint8_t temp = 0;
 8000cde:	2300      	movs	r3, #0
 8000ce0:	73fb      	strb	r3, [r7, #15]
	uint8_t p = 0;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	73bb      	strb	r3, [r7, #14]

	// Out of range
	if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) {
 8000ce6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000cea:	2b00      	cmp	r3, #0
 8000cec:	db49      	blt.n	8000d82 <LCD_DrawPixel+0xbe>
 8000cee:	78bb      	ldrb	r3, [r7, #2]
 8000cf0:	2b3f      	cmp	r3, #63	@ 0x3f
 8000cf2:	d846      	bhi.n	8000d82 <LCD_DrawPixel+0xbe>
		return;
    }

	p = y/8;
 8000cf4:	78bb      	ldrb	r3, [r7, #2]
 8000cf6:	08db      	lsrs	r3, r3, #3
 8000cf8:	73bb      	strb	r3, [r7, #14]

	temp = st7567s->LCD_Cache[p][x];
 8000cfa:	7bba      	ldrb	r2, [r7, #14]
 8000cfc:	78fb      	ldrb	r3, [r7, #3]
 8000cfe:	6879      	ldr	r1, [r7, #4]
 8000d00:	01d2      	lsls	r2, r2, #7
 8000d02:	440a      	add	r2, r1
 8000d04:	4413      	add	r3, r2
 8000d06:	3305      	adds	r3, #5
 8000d08:	781b      	ldrb	r3, [r3, #0]
 8000d0a:	73fb      	strb	r3, [r7, #15]

	if (color == PIXEL_INVERT) {
 8000d0c:	787b      	ldrb	r3, [r7, #1]
 8000d0e:	2bff      	cmp	r3, #255	@ 0xff
 8000d10:	d10d      	bne.n	8000d2e <LCD_DrawPixel+0x6a>
		temp ^= (0x01<<(y-p*8));
 8000d12:	78ba      	ldrb	r2, [r7, #2]
 8000d14:	7bbb      	ldrb	r3, [r7, #14]
 8000d16:	00db      	lsls	r3, r3, #3
 8000d18:	1ad3      	subs	r3, r2, r3
 8000d1a:	2201      	movs	r2, #1
 8000d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8000d20:	b25a      	sxtb	r2, r3
 8000d22:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d26:	4053      	eors	r3, r2
 8000d28:	b25b      	sxtb	r3, r3
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e01f      	b.n	8000d6e <LCD_DrawPixel+0xaa>
	} else {
		if (color == PIXEL_ON) {
 8000d2e:	787b      	ldrb	r3, [r7, #1]
 8000d30:	2b01      	cmp	r3, #1
 8000d32:	d10d      	bne.n	8000d50 <LCD_DrawPixel+0x8c>
            temp |= (0x01<<(y-p*8));
 8000d34:	78ba      	ldrb	r2, [r7, #2]
 8000d36:	7bbb      	ldrb	r3, [r7, #14]
 8000d38:	00db      	lsls	r3, r3, #3
 8000d3a:	1ad3      	subs	r3, r2, r3
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8000d42:	b25a      	sxtb	r2, r3
 8000d44:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d48:	4313      	orrs	r3, r2
 8000d4a:	b25b      	sxtb	r3, r3
 8000d4c:	73fb      	strb	r3, [r7, #15]
 8000d4e:	e00e      	b.n	8000d6e <LCD_DrawPixel+0xaa>
        } else {
            temp &=~(0x01<<(y-p*8));
 8000d50:	78ba      	ldrb	r2, [r7, #2]
 8000d52:	7bbb      	ldrb	r3, [r7, #14]
 8000d54:	00db      	lsls	r3, r3, #3
 8000d56:	1ad3      	subs	r3, r2, r3
 8000d58:	2201      	movs	r2, #1
 8000d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8000d5e:	b25b      	sxtb	r3, r3
 8000d60:	43db      	mvns	r3, r3
 8000d62:	b25a      	sxtb	r2, r3
 8000d64:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d68:	4013      	ands	r3, r2
 8000d6a:	b25b      	sxtb	r3, r3
 8000d6c:	73fb      	strb	r3, [r7, #15]
        }
	}

	st7567s->LCD_Cache[p][x] = temp;
 8000d6e:	7bba      	ldrb	r2, [r7, #14]
 8000d70:	78fb      	ldrb	r3, [r7, #3]
 8000d72:	6879      	ldr	r1, [r7, #4]
 8000d74:	01d2      	lsls	r2, r2, #7
 8000d76:	440a      	add	r2, r1
 8000d78:	4413      	add	r3, r2
 8000d7a:	3305      	adds	r3, #5
 8000d7c:	7bfa      	ldrb	r2, [r7, #15]
 8000d7e:	701a      	strb	r2, [r3, #0]
 8000d80:	e000      	b.n	8000d84 <LCD_DrawPixel+0xc0>
		return;
 8000d82:	bf00      	nop
}
 8000d84:	3714      	adds	r7, #20
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LCD_DrawLine>:

// Draw line
void LCD_DrawLine(ST7567SStruct *st7567s, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, const uint8_t color) {
 8000d8e:	b580      	push	{r7, lr}
 8000d90:	b088      	sub	sp, #32
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	6078      	str	r0, [r7, #4]
 8000d96:	4608      	mov	r0, r1
 8000d98:	4611      	mov	r1, r2
 8000d9a:	461a      	mov	r2, r3
 8000d9c:	4603      	mov	r3, r0
 8000d9e:	70fb      	strb	r3, [r7, #3]
 8000da0:	460b      	mov	r3, r1
 8000da2:	70bb      	strb	r3, [r7, #2]
 8000da4:	4613      	mov	r3, r2
 8000da6:	707b      	strb	r3, [r7, #1]

    // dy   y2 - y1
    // -- = -------
    // dx   x2 - x1

    dy = y2 - y1;
 8000da8:	f897 2028 	ldrb.w	r2, [r7, #40]	@ 0x28
 8000dac:	78bb      	ldrb	r3, [r7, #2]
 8000dae:	1ad3      	subs	r3, r2, r3
 8000db0:	61bb      	str	r3, [r7, #24]
    dx = x2 - x1;
 8000db2:	787a      	ldrb	r2, [r7, #1]
 8000db4:	78fb      	ldrb	r3, [r7, #3]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	61fb      	str	r3, [r7, #28]

    if (dy < 0)
 8000dba:	69bb      	ldr	r3, [r7, #24]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	da06      	bge.n	8000dce <LCD_DrawLine+0x40>
    {
        dy    = -dy;
 8000dc0:	69bb      	ldr	r3, [r7, #24]
 8000dc2:	425b      	negs	r3, r3
 8000dc4:	61bb      	str	r3, [r7, #24]
        stepy = -1;
 8000dc6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000dca:	613b      	str	r3, [r7, #16]
 8000dcc:	e001      	b.n	8000dd2 <LCD_DrawLine+0x44>
    }
    else
    {
        stepy = 1;
 8000dce:	2301      	movs	r3, #1
 8000dd0:	613b      	str	r3, [r7, #16]
    }

    if (dx < 0)
 8000dd2:	69fb      	ldr	r3, [r7, #28]
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	da06      	bge.n	8000de6 <LCD_DrawLine+0x58>
    {
        dx    = -dx;
 8000dd8:	69fb      	ldr	r3, [r7, #28]
 8000dda:	425b      	negs	r3, r3
 8000ddc:	61fb      	str	r3, [r7, #28]
        stepx = -1;
 8000dde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000de2:	617b      	str	r3, [r7, #20]
 8000de4:	e001      	b.n	8000dea <LCD_DrawLine+0x5c>
    }
    else
    {
        stepx = 1;
 8000de6:	2301      	movs	r3, #1
 8000de8:	617b      	str	r3, [r7, #20]
    }

    dx <<= 1;
 8000dea:	69fb      	ldr	r3, [r7, #28]
 8000dec:	005b      	lsls	r3, r3, #1
 8000dee:	61fb      	str	r3, [r7, #28]
    dy <<= 1;
 8000df0:	69bb      	ldr	r3, [r7, #24]
 8000df2:	005b      	lsls	r3, r3, #1
 8000df4:	61bb      	str	r3, [r7, #24]

    // Draw start point
    LCD_DrawPixel(st7567s, x1, y1, color);
 8000df6:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000dfa:	78ba      	ldrb	r2, [r7, #2]
 8000dfc:	78f9      	ldrb	r1, [r7, #3]
 8000dfe:	6878      	ldr	r0, [r7, #4]
 8000e00:	f7ff ff60 	bl	8000cc4 <LCD_DrawPixel>

    // Draw next points
    if (dx > dy)
 8000e04:	69fa      	ldr	r2, [r7, #28]
 8000e06:	69bb      	ldr	r3, [r7, #24]
 8000e08:	429a      	cmp	r2, r3
 8000e0a:	dd26      	ble.n	8000e5a <LCD_DrawLine+0xcc>
    {
        fraction = dy - ( dx >> 1);
 8000e0c:	69fb      	ldr	r3, [r7, #28]
 8000e0e:	105b      	asrs	r3, r3, #1
 8000e10:	69ba      	ldr	r2, [r7, #24]
 8000e12:	1ad3      	subs	r3, r2, r3
 8000e14:	60fb      	str	r3, [r7, #12]
        while (x1 != x2)
 8000e16:	e01b      	b.n	8000e50 <LCD_DrawLine+0xc2>
        {
            if (fraction >= 0)
 8000e18:	68fb      	ldr	r3, [r7, #12]
 8000e1a:	2b00      	cmp	r3, #0
 8000e1c:	db08      	blt.n	8000e30 <LCD_DrawLine+0xa2>
            {
                y1 += stepy;
 8000e1e:	693b      	ldr	r3, [r7, #16]
 8000e20:	b2da      	uxtb	r2, r3
 8000e22:	78bb      	ldrb	r3, [r7, #2]
 8000e24:	4413      	add	r3, r2
 8000e26:	70bb      	strb	r3, [r7, #2]
                fraction -= dx;
 8000e28:	68fa      	ldr	r2, [r7, #12]
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	1ad3      	subs	r3, r2, r3
 8000e2e:	60fb      	str	r3, [r7, #12]
            }
            x1 += stepx;
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	b2da      	uxtb	r2, r3
 8000e34:	78fb      	ldrb	r3, [r7, #3]
 8000e36:	4413      	add	r3, r2
 8000e38:	70fb      	strb	r3, [r7, #3]
            fraction += dy;
 8000e3a:	68fa      	ldr	r2, [r7, #12]
 8000e3c:	69bb      	ldr	r3, [r7, #24]
 8000e3e:	4413      	add	r3, r2
 8000e40:	60fb      	str	r3, [r7, #12]

            LCD_DrawPixel(st7567s, x1, y1, color);
 8000e42:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e46:	78ba      	ldrb	r2, [r7, #2]
 8000e48:	78f9      	ldrb	r1, [r7, #3]
 8000e4a:	6878      	ldr	r0, [r7, #4]
 8000e4c:	f7ff ff3a 	bl	8000cc4 <LCD_DrawPixel>
        while (x1 != x2)
 8000e50:	78fa      	ldrb	r2, [r7, #3]
 8000e52:	787b      	ldrb	r3, [r7, #1]
 8000e54:	429a      	cmp	r2, r3
 8000e56:	d1df      	bne.n	8000e18 <LCD_DrawLine+0x8a>
            fraction += dx;

           LCD_DrawPixel(st7567s, x1, y1, color);
        }
    }
}
 8000e58:	e026      	b.n	8000ea8 <LCD_DrawLine+0x11a>
        fraction = dx - ( dy >> 1);
 8000e5a:	69bb      	ldr	r3, [r7, #24]
 8000e5c:	105b      	asrs	r3, r3, #1
 8000e5e:	69fa      	ldr	r2, [r7, #28]
 8000e60:	1ad3      	subs	r3, r2, r3
 8000e62:	60fb      	str	r3, [r7, #12]
        while (y1 != y2)
 8000e64:	e01b      	b.n	8000e9e <LCD_DrawLine+0x110>
            if (fraction >= 0)
 8000e66:	68fb      	ldr	r3, [r7, #12]
 8000e68:	2b00      	cmp	r3, #0
 8000e6a:	db08      	blt.n	8000e7e <LCD_DrawLine+0xf0>
                x1 += stepx;
 8000e6c:	697b      	ldr	r3, [r7, #20]
 8000e6e:	b2da      	uxtb	r2, r3
 8000e70:	78fb      	ldrb	r3, [r7, #3]
 8000e72:	4413      	add	r3, r2
 8000e74:	70fb      	strb	r3, [r7, #3]
                fraction -= dy;
 8000e76:	68fa      	ldr	r2, [r7, #12]
 8000e78:	69bb      	ldr	r3, [r7, #24]
 8000e7a:	1ad3      	subs	r3, r2, r3
 8000e7c:	60fb      	str	r3, [r7, #12]
            y1 += stepy;
 8000e7e:	693b      	ldr	r3, [r7, #16]
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	78bb      	ldrb	r3, [r7, #2]
 8000e84:	4413      	add	r3, r2
 8000e86:	70bb      	strb	r3, [r7, #2]
            fraction += dx;
 8000e88:	68fa      	ldr	r2, [r7, #12]
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	4413      	add	r3, r2
 8000e8e:	60fb      	str	r3, [r7, #12]
           LCD_DrawPixel(st7567s, x1, y1, color);
 8000e90:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8000e94:	78ba      	ldrb	r2, [r7, #2]
 8000e96:	78f9      	ldrb	r1, [r7, #3]
 8000e98:	6878      	ldr	r0, [r7, #4]
 8000e9a:	f7ff ff13 	bl	8000cc4 <LCD_DrawPixel>
        while (y1 != y2)
 8000e9e:	78ba      	ldrb	r2, [r7, #2]
 8000ea0:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8000ea4:	429a      	cmp	r2, r3
 8000ea6:	d1de      	bne.n	8000e66 <LCD_DrawLine+0xd8>
}
 8000ea8:	bf00      	nop
 8000eaa:	3720      	adds	r7, #32
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <LCD_DrawCircle>:


// Draw Circle
void LCD_DrawCircle(ST7567SStruct *st7567s, uint8_t x, uint8_t y, uint8_t radius, uint8_t color) {
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b084      	sub	sp, #16
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	6078      	str	r0, [r7, #4]
 8000eb8:	4608      	mov	r0, r1
 8000eba:	4611      	mov	r1, r2
 8000ebc:	461a      	mov	r2, r3
 8000ebe:	4603      	mov	r3, r0
 8000ec0:	70fb      	strb	r3, [r7, #3]
 8000ec2:	460b      	mov	r3, r1
 8000ec4:	70bb      	strb	r3, [r7, #2]
 8000ec6:	4613      	mov	r3, r2
 8000ec8:	707b      	strb	r3, [r7, #1]
    int8_t xc = 0;
 8000eca:	2300      	movs	r3, #0
 8000ecc:	73fb      	strb	r3, [r7, #15]
    int8_t yc = 0;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	73bb      	strb	r3, [r7, #14]
    int8_t p = 0;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	737b      	strb	r3, [r7, #13]

    // Out of range
	if ((x >= LCD_WIDTH) || (y >= LCD_HEIGHT)) {
 8000ed6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8000eda:	2b00      	cmp	r3, #0
 8000edc:	f2c0 809f 	blt.w	800101e <LCD_DrawCircle+0x16e>
 8000ee0:	78bb      	ldrb	r3, [r7, #2]
 8000ee2:	2b3f      	cmp	r3, #63	@ 0x3f
 8000ee4:	f200 809b 	bhi.w	800101e <LCD_DrawCircle+0x16e>
		return;
    }

    yc = radius;
 8000ee8:	787b      	ldrb	r3, [r7, #1]
 8000eea:	73bb      	strb	r3, [r7, #14]
    p = 3 - (radius<<1);
 8000eec:	787b      	ldrb	r3, [r7, #1]
 8000eee:	005b      	lsls	r3, r3, #1
 8000ef0:	b2db      	uxtb	r3, r3
 8000ef2:	f1c3 0303 	rsb	r3, r3, #3
 8000ef6:	b2db      	uxtb	r3, r3
 8000ef8:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 8000efa:	e088      	b.n	800100e <LCD_DrawCircle+0x15e>
    {
        LCD_DrawPixel(st7567s, x + xc, y + yc, color);
 8000efc:	7bfa      	ldrb	r2, [r7, #15]
 8000efe:	78fb      	ldrb	r3, [r7, #3]
 8000f00:	4413      	add	r3, r2
 8000f02:	b2d9      	uxtb	r1, r3
 8000f04:	7bba      	ldrb	r2, [r7, #14]
 8000f06:	78bb      	ldrb	r3, [r7, #2]
 8000f08:	4413      	add	r3, r2
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	7e3b      	ldrb	r3, [r7, #24]
 8000f0e:	6878      	ldr	r0, [r7, #4]
 8000f10:	f7ff fed8 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x + xc, y - yc, color);
 8000f14:	7bfa      	ldrb	r2, [r7, #15]
 8000f16:	78fb      	ldrb	r3, [r7, #3]
 8000f18:	4413      	add	r3, r2
 8000f1a:	b2d9      	uxtb	r1, r3
 8000f1c:	7bbb      	ldrb	r3, [r7, #14]
 8000f1e:	78ba      	ldrb	r2, [r7, #2]
 8000f20:	1ad3      	subs	r3, r2, r3
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	7e3b      	ldrb	r3, [r7, #24]
 8000f26:	6878      	ldr	r0, [r7, #4]
 8000f28:	f7ff fecc 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x - xc, y + yc, color);
 8000f2c:	7bfb      	ldrb	r3, [r7, #15]
 8000f2e:	78fa      	ldrb	r2, [r7, #3]
 8000f30:	1ad3      	subs	r3, r2, r3
 8000f32:	b2d9      	uxtb	r1, r3
 8000f34:	7bba      	ldrb	r2, [r7, #14]
 8000f36:	78bb      	ldrb	r3, [r7, #2]
 8000f38:	4413      	add	r3, r2
 8000f3a:	b2da      	uxtb	r2, r3
 8000f3c:	7e3b      	ldrb	r3, [r7, #24]
 8000f3e:	6878      	ldr	r0, [r7, #4]
 8000f40:	f7ff fec0 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x - xc, y - yc, color);
 8000f44:	7bfb      	ldrb	r3, [r7, #15]
 8000f46:	78fa      	ldrb	r2, [r7, #3]
 8000f48:	1ad3      	subs	r3, r2, r3
 8000f4a:	b2d9      	uxtb	r1, r3
 8000f4c:	7bbb      	ldrb	r3, [r7, #14]
 8000f4e:	78ba      	ldrb	r2, [r7, #2]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	b2da      	uxtb	r2, r3
 8000f54:	7e3b      	ldrb	r3, [r7, #24]
 8000f56:	6878      	ldr	r0, [r7, #4]
 8000f58:	f7ff feb4 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x + yc, y + xc, color);
 8000f5c:	7bba      	ldrb	r2, [r7, #14]
 8000f5e:	78fb      	ldrb	r3, [r7, #3]
 8000f60:	4413      	add	r3, r2
 8000f62:	b2d9      	uxtb	r1, r3
 8000f64:	7bfa      	ldrb	r2, [r7, #15]
 8000f66:	78bb      	ldrb	r3, [r7, #2]
 8000f68:	4413      	add	r3, r2
 8000f6a:	b2da      	uxtb	r2, r3
 8000f6c:	7e3b      	ldrb	r3, [r7, #24]
 8000f6e:	6878      	ldr	r0, [r7, #4]
 8000f70:	f7ff fea8 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x + yc, y - xc, color);
 8000f74:	7bba      	ldrb	r2, [r7, #14]
 8000f76:	78fb      	ldrb	r3, [r7, #3]
 8000f78:	4413      	add	r3, r2
 8000f7a:	b2d9      	uxtb	r1, r3
 8000f7c:	7bfb      	ldrb	r3, [r7, #15]
 8000f7e:	78ba      	ldrb	r2, [r7, #2]
 8000f80:	1ad3      	subs	r3, r2, r3
 8000f82:	b2da      	uxtb	r2, r3
 8000f84:	7e3b      	ldrb	r3, [r7, #24]
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f7ff fe9c 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x - yc, y + xc, color);
 8000f8c:	7bbb      	ldrb	r3, [r7, #14]
 8000f8e:	78fa      	ldrb	r2, [r7, #3]
 8000f90:	1ad3      	subs	r3, r2, r3
 8000f92:	b2d9      	uxtb	r1, r3
 8000f94:	7bfa      	ldrb	r2, [r7, #15]
 8000f96:	78bb      	ldrb	r3, [r7, #2]
 8000f98:	4413      	add	r3, r2
 8000f9a:	b2da      	uxtb	r2, r3
 8000f9c:	7e3b      	ldrb	r3, [r7, #24]
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f7ff fe90 	bl	8000cc4 <LCD_DrawPixel>
        LCD_DrawPixel(st7567s, x - yc, y - xc, color);
 8000fa4:	7bbb      	ldrb	r3, [r7, #14]
 8000fa6:	78fa      	ldrb	r2, [r7, #3]
 8000fa8:	1ad3      	subs	r3, r2, r3
 8000faa:	b2d9      	uxtb	r1, r3
 8000fac:	7bfb      	ldrb	r3, [r7, #15]
 8000fae:	78ba      	ldrb	r2, [r7, #2]
 8000fb0:	1ad3      	subs	r3, r2, r3
 8000fb2:	b2da      	uxtb	r2, r3
 8000fb4:	7e3b      	ldrb	r3, [r7, #24]
 8000fb6:	6878      	ldr	r0, [r7, #4]
 8000fb8:	f7ff fe84 	bl	8000cc4 <LCD_DrawPixel>
        if (p < 0){
 8000fbc:	f997 300d 	ldrsb.w	r3, [r7, #13]
 8000fc0:	2b00      	cmp	r3, #0
 8000fc2:	da0e      	bge.n	8000fe2 <LCD_DrawCircle+0x132>
             p += (xc++ << 2) + 6;
 8000fc4:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000fc8:	b2d3      	uxtb	r3, r2
 8000fca:	3301      	adds	r3, #1
 8000fcc:	b2db      	uxtb	r3, r3
 8000fce:	73fb      	strb	r3, [r7, #15]
 8000fd0:	4613      	mov	r3, r2
 8000fd2:	009b      	lsls	r3, r3, #2
 8000fd4:	3306      	adds	r3, #6
 8000fd6:	b2da      	uxtb	r2, r3
 8000fd8:	7b7b      	ldrb	r3, [r7, #13]
 8000fda:	4413      	add	r3, r2
 8000fdc:	b2db      	uxtb	r3, r3
 8000fde:	737b      	strb	r3, [r7, #13]
 8000fe0:	e015      	b.n	800100e <LCD_DrawCircle+0x15e>
        } else {
            p += ((xc++ - yc--)<<2) + 10;
 8000fe2:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8000fe6:	b2d3      	uxtb	r3, r2
 8000fe8:	3301      	adds	r3, #1
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	73fb      	strb	r3, [r7, #15]
 8000fee:	4611      	mov	r1, r2
 8000ff0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 8000ff4:	b2d3      	uxtb	r3, r2
 8000ff6:	3b01      	subs	r3, #1
 8000ff8:	b2db      	uxtb	r3, r3
 8000ffa:	73bb      	strb	r3, [r7, #14]
 8000ffc:	4613      	mov	r3, r2
 8000ffe:	1acb      	subs	r3, r1, r3
 8001000:	009b      	lsls	r3, r3, #2
 8001002:	330a      	adds	r3, #10
 8001004:	b2da      	uxtb	r2, r3
 8001006:	7b7b      	ldrb	r3, [r7, #13]
 8001008:	4413      	add	r3, r2
 800100a:	b2db      	uxtb	r3, r3
 800100c:	737b      	strb	r3, [r7, #13]
    while (xc <= yc)
 800100e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8001012:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001016:	429a      	cmp	r2, r3
 8001018:	f77f af70 	ble.w	8000efc <LCD_DrawCircle+0x4c>
 800101c:	e000      	b.n	8001020 <LCD_DrawCircle+0x170>
		return;
 800101e:	bf00      	nop
        }
    }
}
 8001020:	3710      	adds	r7, #16
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <LCD_DrawRect>:

// Draw Rect
void LCD_DrawRect(ST7567SStruct *st7567s, uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, uint8_t color) {
 8001026:	b580      	push	{r7, lr}
 8001028:	b084      	sub	sp, #16
 800102a:	af00      	add	r7, sp, #0
 800102c:	6078      	str	r0, [r7, #4]
 800102e:	4608      	mov	r0, r1
 8001030:	4611      	mov	r1, r2
 8001032:	461a      	mov	r2, r3
 8001034:	4603      	mov	r3, r0
 8001036:	70fb      	strb	r3, [r7, #3]
 8001038:	460b      	mov	r3, r1
 800103a:	70bb      	strb	r3, [r7, #2]
 800103c:	4613      	mov	r3, r2
 800103e:	707b      	strb	r3, [r7, #1]
    uint8_t tmpIdx;

    // Out of range
    if ((x1 >= LCD_WIDTH) || (x2 >= LCD_WIDTH) || (y1 >= LCD_HEIGHT) || (y2 >= LCD_HEIGHT)) {
 8001040:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001044:	2b00      	cmp	r3, #0
 8001046:	db3e      	blt.n	80010c6 <LCD_DrawRect+0xa0>
 8001048:	f997 3001 	ldrsb.w	r3, [r7, #1]
 800104c:	2b00      	cmp	r3, #0
 800104e:	db3a      	blt.n	80010c6 <LCD_DrawRect+0xa0>
 8001050:	78bb      	ldrb	r3, [r7, #2]
 8001052:	2b3f      	cmp	r3, #63	@ 0x3f
 8001054:	d837      	bhi.n	80010c6 <LCD_DrawRect+0xa0>
 8001056:	7e3b      	ldrb	r3, [r7, #24]
 8001058:	2b3f      	cmp	r3, #63	@ 0x3f
 800105a:	d834      	bhi.n	80010c6 <LCD_DrawRect+0xa0>
        return;
    }

    if ((x2 > x1) && (y2 > y1))
 800105c:	787a      	ldrb	r2, [r7, #1]
 800105e:	78fb      	ldrb	r3, [r7, #3]
 8001060:	429a      	cmp	r2, r3
 8001062:	d931      	bls.n	80010c8 <LCD_DrawRect+0xa2>
 8001064:	7e3a      	ldrb	r2, [r7, #24]
 8001066:	78bb      	ldrb	r3, [r7, #2]
 8001068:	429a      	cmp	r2, r3
 800106a:	d92d      	bls.n	80010c8 <LCD_DrawRect+0xa2>
    {
        // Draw horizontal lines
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 800106c:	78fb      	ldrb	r3, [r7, #3]
 800106e:	73fb      	strb	r3, [r7, #15]
 8001070:	e00e      	b.n	8001090 <LCD_DrawRect+0x6a>
        {
            LCD_DrawPixel(st7567s, tmpIdx, y1, color);
 8001072:	7f3b      	ldrb	r3, [r7, #28]
 8001074:	78ba      	ldrb	r2, [r7, #2]
 8001076:	7bf9      	ldrb	r1, [r7, #15]
 8001078:	6878      	ldr	r0, [r7, #4]
 800107a:	f7ff fe23 	bl	8000cc4 <LCD_DrawPixel>
            LCD_DrawPixel(st7567s, tmpIdx, y2, color);
 800107e:	7f3b      	ldrb	r3, [r7, #28]
 8001080:	7e3a      	ldrb	r2, [r7, #24]
 8001082:	7bf9      	ldrb	r1, [r7, #15]
 8001084:	6878      	ldr	r0, [r7, #4]
 8001086:	f7ff fe1d 	bl	8000cc4 <LCD_DrawPixel>
        for (tmpIdx = x1; tmpIdx <= x2; tmpIdx++)
 800108a:	7bfb      	ldrb	r3, [r7, #15]
 800108c:	3301      	adds	r3, #1
 800108e:	73fb      	strb	r3, [r7, #15]
 8001090:	7bfa      	ldrb	r2, [r7, #15]
 8001092:	787b      	ldrb	r3, [r7, #1]
 8001094:	429a      	cmp	r2, r3
 8001096:	d9ec      	bls.n	8001072 <LCD_DrawRect+0x4c>
        }

        // Draw vertical lines
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 8001098:	78bb      	ldrb	r3, [r7, #2]
 800109a:	73fb      	strb	r3, [r7, #15]
 800109c:	e00e      	b.n	80010bc <LCD_DrawRect+0x96>
        {
            LCD_DrawPixel(st7567s, x1, tmpIdx, color);
 800109e:	7f3b      	ldrb	r3, [r7, #28]
 80010a0:	7bfa      	ldrb	r2, [r7, #15]
 80010a2:	78f9      	ldrb	r1, [r7, #3]
 80010a4:	6878      	ldr	r0, [r7, #4]
 80010a6:	f7ff fe0d 	bl	8000cc4 <LCD_DrawPixel>
            LCD_DrawPixel(st7567s, x2, tmpIdx, color);
 80010aa:	7f3b      	ldrb	r3, [r7, #28]
 80010ac:	7bfa      	ldrb	r2, [r7, #15]
 80010ae:	7879      	ldrb	r1, [r7, #1]
 80010b0:	6878      	ldr	r0, [r7, #4]
 80010b2:	f7ff fe07 	bl	8000cc4 <LCD_DrawPixel>
        for (tmpIdx = y1; tmpIdx <= y2; tmpIdx++)
 80010b6:	7bfb      	ldrb	r3, [r7, #15]
 80010b8:	3301      	adds	r3, #1
 80010ba:	73fb      	strb	r3, [r7, #15]
 80010bc:	7bfa      	ldrb	r2, [r7, #15]
 80010be:	7e3b      	ldrb	r3, [r7, #24]
 80010c0:	429a      	cmp	r2, r3
 80010c2:	d9ec      	bls.n	800109e <LCD_DrawRect+0x78>
 80010c4:	e000      	b.n	80010c8 <LCD_DrawRect+0xa2>
        return;
 80010c6:	bf00      	nop
        }
    }
}
 80010c8:	3710      	adds	r7, #16
 80010ca:	46bd      	mov	sp, r7
 80010cc:	bd80      	pop	{r7, pc}

080010ce <LCD_SetTextPos>:

//------------------------
void LCD_SetTextPos(ST7567SStruct *st7567s, uint8_t x, uint8_t y) {
 80010ce:	b480      	push	{r7}
 80010d0:	b083      	sub	sp, #12
 80010d2:	af00      	add	r7, sp, #0
 80010d4:	6078      	str	r0, [r7, #4]
 80010d6:	460b      	mov	r3, r1
 80010d8:	70fb      	strb	r3, [r7, #3]
 80010da:	4613      	mov	r3, r2
 80010dc:	70bb      	strb	r3, [r7, #2]
	st7567s->LCD_Txt_X = x;
 80010de:	687b      	ldr	r3, [r7, #4]
 80010e0:	78fa      	ldrb	r2, [r7, #3]
 80010e2:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
	st7567s->LCD_Txt_Y = y;
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	78ba      	ldrb	r2, [r7, #2]
 80010ea:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
}
 80010ee:	bf00      	nop
 80010f0:	370c      	adds	r7, #12
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <LCD_IncPos>:

void LCD_IncPos(ST7567SStruct *st7567s, uint8_t fontSize) {
 80010fa:	b480      	push	{r7}
 80010fc:	b083      	sub	sp, #12
 80010fe:	af00      	add	r7, sp, #0
 8001100:	6078      	str	r0, [r7, #4]
 8001102:	460b      	mov	r3, r1
 8001104:	70fb      	strb	r3, [r7, #3]
	st7567s->LCD_Txt_X += fontSize;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f893 2405 	ldrb.w	r2, [r3, #1029]	@ 0x405
 800110c:	78fb      	ldrb	r3, [r7, #3]
 800110e:	4413      	add	r3, r2
 8001110:	b2da      	uxtb	r2, r3
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    if ((st7567s->LCD_Txt_X*6 /*+ fontSize*6*/) > LCD_WIDTH) {
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800111e:	461a      	mov	r2, r3
 8001120:	4613      	mov	r3, r2
 8001122:	005b      	lsls	r3, r3, #1
 8001124:	4413      	add	r3, r2
 8001126:	005b      	lsls	r3, r3, #1
 8001128:	2b80      	cmp	r3, #128	@ 0x80
 800112a:	dd16      	ble.n	800115a <LCD_IncPos+0x60>
    	st7567s->LCD_Txt_X = 0;
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	2200      	movs	r2, #0
 8001130:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
    	st7567s->LCD_Txt_Y += fontSize;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	f893 2406 	ldrb.w	r2, [r3, #1030]	@ 0x406
 800113a:	78fb      	ldrb	r3, [r7, #3]
 800113c:	4413      	add	r3, r2
 800113e:	b2da      	uxtb	r2, r3
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
        if ((st7567s->LCD_Txt_Y*8 /*+ fontSize*8*/) > LCD_HEIGHT) {
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800114c:	00db      	lsls	r3, r3, #3
 800114e:	2b40      	cmp	r3, #64	@ 0x40
 8001150:	dd03      	ble.n	800115a <LCD_IncPos+0x60>
        	st7567s->LCD_Txt_Y = 0;
 8001152:	687b      	ldr	r3, [r7, #4]
 8001154:	2200      	movs	r2, #0
 8001156:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
        }
    }
}
 800115a:	bf00      	nop
 800115c:	370c      	adds	r7, #12
 800115e:	46bd      	mov	sp, r7
 8001160:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001164:	4770      	bx	lr
	...

08001168 <LCD_Chr>:

void LCD_Chr(ST7567SStruct *st7567s, uint8_t ch, uint8_t fontSize) {
 8001168:	b5b0      	push	{r4, r5, r7, lr}
 800116a:	b084      	sub	sp, #16
 800116c:	af00      	add	r7, sp, #0
 800116e:	6078      	str	r0, [r7, #4]
 8001170:	460b      	mov	r3, r1
 8001172:	70fb      	strb	r3, [r7, #3]
 8001174:	4613      	mov	r3, r2
 8001176:	70bb      	strb	r3, [r7, #2]

	// Out of range
	//if ( (LCD_X + 6*size > LCD_X_RES) || ((LCD_Y + 8*size) > LCD_Y_RES) )
    //	return;

    if ( (ch >= 0x20) && (ch <= 0x7F) )
 8001178:	78fb      	ldrb	r3, [r7, #3]
 800117a:	2b1f      	cmp	r3, #31
 800117c:	d907      	bls.n	800118e <LCD_Chr+0x26>
 800117e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001182:	2b00      	cmp	r3, #0
 8001184:	db03      	blt.n	800118e <LCD_Chr+0x26>
    {
        // offset in symbols table ASCII[0x20-0x7F]
        ch -= 32;
 8001186:	78fb      	ldrb	r3, [r7, #3]
 8001188:	3b20      	subs	r3, #32
 800118a:	70fb      	strb	r3, [r7, #3]
 800118c:	e065      	b.n	800125a <LCD_Chr+0xf2>
    }
    else if ( (ch >= 0xA5) && (ch <= 0xBF) ) {
 800118e:	78fb      	ldrb	r3, [r7, #3]
 8001190:	2ba4      	cmp	r3, #164	@ 0xa4
 8001192:	d959      	bls.n	8001248 <LCD_Chr+0xe0>
 8001194:	78fb      	ldrb	r3, [r7, #3]
 8001196:	2bbf      	cmp	r3, #191	@ 0xbf
 8001198:	d856      	bhi.n	8001248 <LCD_Chr+0xe0>
        switch (ch)
 800119a:	78fb      	ldrb	r3, [r7, #3]
 800119c:	3ba5      	subs	r3, #165	@ 0xa5
 800119e:	2b1a      	cmp	r3, #26
 80011a0:	d850      	bhi.n	8001244 <LCD_Chr+0xdc>
 80011a2:	a201      	add	r2, pc, #4	@ (adr r2, 80011a8 <LCD_Chr+0x40>)
 80011a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011a8:	08001215 	.word	0x08001215
 80011ac:	08001245 	.word	0x08001245
 80011b0:	08001245 	.word	0x08001245
 80011b4:	08001245 	.word	0x08001245
 80011b8:	08001245 	.word	0x08001245
 80011bc:	0800121b 	.word	0x0800121b
 80011c0:	08001245 	.word	0x08001245
 80011c4:	08001245 	.word	0x08001245
 80011c8:	08001245 	.word	0x08001245
 80011cc:	08001245 	.word	0x08001245
 80011d0:	08001221 	.word	0x08001221
 80011d4:	08001245 	.word	0x08001245
 80011d8:	08001245 	.word	0x08001245
 80011dc:	08001227 	.word	0x08001227
 80011e0:	0800122d 	.word	0x0800122d
 80011e4:	08001233 	.word	0x08001233
 80011e8:	08001245 	.word	0x08001245
 80011ec:	08001245 	.word	0x08001245
 80011f0:	08001245 	.word	0x08001245
 80011f4:	08001245 	.word	0x08001245
 80011f8:	08001245 	.word	0x08001245
 80011fc:	08001239 	.word	0x08001239
 8001200:	08001245 	.word	0x08001245
 8001204:	08001245 	.word	0x08001245
 8001208:	08001245 	.word	0x08001245
 800120c:	08001245 	.word	0x08001245
 8001210:	0800123f 	.word	0x0800123f
        {
        case 0xA5:
            ch = 96;
 8001214:	2360      	movs	r3, #96	@ 0x60
 8001216:	70fb      	strb	r3, [r7, #3]
            break;
 8001218:	e015      	b.n	8001246 <LCD_Chr+0xde>
        case 0xAA:
            ch = 97;
 800121a:	2361      	movs	r3, #97	@ 0x61
 800121c:	70fb      	strb	r3, [r7, #3]
            break;
 800121e:	e012      	b.n	8001246 <LCD_Chr+0xde>
        case 0xAF:
            ch = 98;
 8001220:	2362      	movs	r3, #98	@ 0x62
 8001222:	70fb      	strb	r3, [r7, #3]
            break;
 8001224:	e00f      	b.n	8001246 <LCD_Chr+0xde>
        case 0xB2:
            ch = 99;
 8001226:	2363      	movs	r3, #99	@ 0x63
 8001228:	70fb      	strb	r3, [r7, #3]
            break;
 800122a:	e00c      	b.n	8001246 <LCD_Chr+0xde>

        case 0xB3:
            ch = 100;
 800122c:	2364      	movs	r3, #100	@ 0x64
 800122e:	70fb      	strb	r3, [r7, #3]
            break;
 8001230:	e009      	b.n	8001246 <LCD_Chr+0xde>
        case 0xB4:
            ch = 101;
 8001232:	2365      	movs	r3, #101	@ 0x65
 8001234:	70fb      	strb	r3, [r7, #3]
            break;
 8001236:	e006      	b.n	8001246 <LCD_Chr+0xde>
        case 0xBA:
            ch = 102;
 8001238:	2366      	movs	r3, #102	@ 0x66
 800123a:	70fb      	strb	r3, [r7, #3]
            break;
 800123c:	e003      	b.n	8001246 <LCD_Chr+0xde>
        case 0xBF:
            ch = 103;
 800123e:	2367      	movs	r3, #103	@ 0x67
 8001240:	70fb      	strb	r3, [r7, #3]
            break;
 8001242:	e000      	b.n	8001246 <LCD_Chr+0xde>

        default:
            break;
 8001244:	bf00      	nop
        switch (ch)
 8001246:	e008      	b.n	800125a <LCD_Chr+0xf2>
        }
    }
    else if (ch >= 0xC0)
 8001248:	78fb      	ldrb	r3, [r7, #3]
 800124a:	2bbf      	cmp	r3, #191	@ 0xbf
 800124c:	d903      	bls.n	8001256 <LCD_Chr+0xee>
    {
        // offset in symbols table CP1251[0xC0-0xFF] (Cyrillic)
        ch -= 88;
 800124e:	78fb      	ldrb	r3, [r7, #3]
 8001250:	3b58      	subs	r3, #88	@ 0x58
 8001252:	70fb      	strb	r3, [r7, #3]
 8001254:	e001      	b.n	800125a <LCD_Chr+0xf2>
    }
    else
    {
        // Ignore unknown symbols
        ch = 31;
 8001256:	231f      	movs	r3, #31
 8001258:	70fb      	strb	r3, [r7, #3]
    }

    if (fontSize == 1)
 800125a:	78bb      	ldrb	r3, [r7, #2]
 800125c:	2b01      	cmp	r3, #1
 800125e:	d128      	bne.n	80012b2 <LCD_Chr+0x14a>
    {
       for (x = 0; x < 5; x++) {
 8001260:	2300      	movs	r3, #0
 8001262:	73fb      	strb	r3, [r7, #15]
 8001264:	e021      	b.n	80012aa <LCD_Chr+0x142>
    	   st7567s->LCD_Cache[st7567s->LCD_Txt_Y][st7567s->LCD_Txt_X*6 + x] = FontLookup[ch][x];
 8001266:	78fa      	ldrb	r2, [r7, #3]
 8001268:	7bf8      	ldrb	r0, [r7, #15]
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001270:	461d      	mov	r5, r3
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001278:	4619      	mov	r1, r3
 800127a:	460b      	mov	r3, r1
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	440b      	add	r3, r1
 8001280:	005b      	lsls	r3, r3, #1
 8001282:	4619      	mov	r1, r3
 8001284:	7bfb      	ldrb	r3, [r7, #15]
 8001286:	4419      	add	r1, r3
 8001288:	4ca8      	ldr	r4, [pc, #672]	@ (800152c <LCD_Chr+0x3c4>)
 800128a:	4613      	mov	r3, r2
 800128c:	009b      	lsls	r3, r3, #2
 800128e:	4413      	add	r3, r2
 8001290:	4423      	add	r3, r4
 8001292:	4403      	add	r3, r0
 8001294:	7818      	ldrb	r0, [r3, #0]
 8001296:	687a      	ldr	r2, [r7, #4]
 8001298:	01eb      	lsls	r3, r5, #7
 800129a:	4413      	add	r3, r2
 800129c:	440b      	add	r3, r1
 800129e:	3305      	adds	r3, #5
 80012a0:	4602      	mov	r2, r0
 80012a2:	701a      	strb	r2, [r3, #0]
       for (x = 0; x < 5; x++) {
 80012a4:	7bfb      	ldrb	r3, [r7, #15]
 80012a6:	3301      	adds	r3, #1
 80012a8:	73fb      	strb	r3, [r7, #15]
 80012aa:	7bfb      	ldrb	r3, [r7, #15]
 80012ac:	2b04      	cmp	r3, #4
 80012ae:	d9da      	bls.n	8001266 <LCD_Chr+0xfe>
 80012b0:	e1d8      	b.n	8001664 <LCD_Chr+0x4fc>
       }
    }
    else if (fontSize == 2)
 80012b2:	78bb      	ldrb	r3, [r7, #2]
 80012b4:	2b02      	cmp	r3, #2
 80012b6:	f040 8105 	bne.w	80014c4 <LCD_Chr+0x35c>
    {
        // The Big numbers defined in BigNumbers array
        // Other symbols will scale
        if ((ch > 15) & (ch < 26)) {
 80012ba:	78fb      	ldrb	r3, [r7, #3]
 80012bc:	2b0f      	cmp	r3, #15
 80012be:	bf8c      	ite	hi
 80012c0:	2301      	movhi	r3, #1
 80012c2:	2300      	movls	r3, #0
 80012c4:	b2da      	uxtb	r2, r3
 80012c6:	78fb      	ldrb	r3, [r7, #3]
 80012c8:	2b19      	cmp	r3, #25
 80012ca:	bf94      	ite	ls
 80012cc:	2301      	movls	r3, #1
 80012ce:	2300      	movhi	r3, #0
 80012d0:	b2db      	uxtb	r3, r3
 80012d2:	4013      	ands	r3, r2
 80012d4:	b2db      	uxtb	r3, r3
 80012d6:	2b00      	cmp	r3, #0
 80012d8:	d04e      	beq.n	8001378 <LCD_Chr+0x210>
          ch -= 16;
 80012da:	78fb      	ldrb	r3, [r7, #3]
 80012dc:	3b10      	subs	r3, #16
 80012de:	70fb      	strb	r3, [r7, #3]
          for (x = 0; x < 10; x++)
 80012e0:	2300      	movs	r3, #0
 80012e2:	73fb      	strb	r3, [r7, #15]
 80012e4:	e044      	b.n	8001370 <LCD_Chr+0x208>
          {
        	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y][st7567s->LCD_Txt_X*6 + x] = BigNumbers[ch][x];
 80012e6:	78fa      	ldrb	r2, [r7, #3]
 80012e8:	7bf8      	ldrb	r0, [r7, #15]
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80012f0:	461d      	mov	r5, r3
 80012f2:	687b      	ldr	r3, [r7, #4]
 80012f4:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80012f8:	4619      	mov	r1, r3
 80012fa:	460b      	mov	r3, r1
 80012fc:	005b      	lsls	r3, r3, #1
 80012fe:	440b      	add	r3, r1
 8001300:	005b      	lsls	r3, r3, #1
 8001302:	4619      	mov	r1, r3
 8001304:	7bfb      	ldrb	r3, [r7, #15]
 8001306:	4419      	add	r1, r3
 8001308:	4c89      	ldr	r4, [pc, #548]	@ (8001530 <LCD_Chr+0x3c8>)
 800130a:	4613      	mov	r3, r2
 800130c:	009b      	lsls	r3, r3, #2
 800130e:	4413      	add	r3, r2
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	4423      	add	r3, r4
 8001314:	4403      	add	r3, r0
 8001316:	7818      	ldrb	r0, [r3, #0]
 8001318:	687a      	ldr	r2, [r7, #4]
 800131a:	01eb      	lsls	r3, r5, #7
 800131c:	4413      	add	r3, r2
 800131e:	440b      	add	r3, r1
 8001320:	3305      	adds	r3, #5
 8001322:	4602      	mov	r2, r0
 8001324:	701a      	strb	r2, [r3, #0]
        	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y+1][st7567s->LCD_Txt_X*6 + x] = BigNumbers[ch][x+10];
 8001326:	78fa      	ldrb	r2, [r7, #3]
 8001328:	7bfb      	ldrb	r3, [r7, #15]
 800132a:	f103 040a 	add.w	r4, r3, #10
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001334:	1c58      	adds	r0, r3, #1
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800133c:	4619      	mov	r1, r3
 800133e:	460b      	mov	r3, r1
 8001340:	005b      	lsls	r3, r3, #1
 8001342:	440b      	add	r3, r1
 8001344:	005b      	lsls	r3, r3, #1
 8001346:	4619      	mov	r1, r3
 8001348:	7bfb      	ldrb	r3, [r7, #15]
 800134a:	4419      	add	r1, r3
 800134c:	4d78      	ldr	r5, [pc, #480]	@ (8001530 <LCD_Chr+0x3c8>)
 800134e:	4613      	mov	r3, r2
 8001350:	009b      	lsls	r3, r3, #2
 8001352:	4413      	add	r3, r2
 8001354:	009b      	lsls	r3, r3, #2
 8001356:	442b      	add	r3, r5
 8001358:	4423      	add	r3, r4
 800135a:	781c      	ldrb	r4, [r3, #0]
 800135c:	687a      	ldr	r2, [r7, #4]
 800135e:	01c3      	lsls	r3, r0, #7
 8001360:	4413      	add	r3, r2
 8001362:	440b      	add	r3, r1
 8001364:	3305      	adds	r3, #5
 8001366:	4622      	mov	r2, r4
 8001368:	701a      	strb	r2, [r3, #0]
          for (x = 0; x < 10; x++)
 800136a:	7bfb      	ldrb	r3, [r7, #15]
 800136c:	3301      	adds	r3, #1
 800136e:	73fb      	strb	r3, [r7, #15]
 8001370:	7bfb      	ldrb	r3, [r7, #15]
 8001372:	2b09      	cmp	r3, #9
 8001374:	d9b7      	bls.n	80012e6 <LCD_Chr+0x17e>
 8001376:	e175      	b.n	8001664 <LCD_Chr+0x4fc>
          }
        }
        else {
        	// Scale symbol image
            for (x = 0; x < 5; x++)
 8001378:	2300      	movs	r3, #0
 800137a:	73fb      	strb	r3, [r7, #15]
 800137c:	e08e      	b.n	800149c <LCD_Chr+0x334>
            {
            	for (y = 0; y < 8; y++) {
 800137e:	2300      	movs	r3, #0
 8001380:	73bb      	strb	r3, [r7, #14]
 8001382:	e084      	b.n	800148e <LCD_Chr+0x326>
                    if ((FontLookup[ch][x] & (1 << y)) > 0) {
 8001384:	78fa      	ldrb	r2, [r7, #3]
 8001386:	7bf9      	ldrb	r1, [r7, #15]
 8001388:	4868      	ldr	r0, [pc, #416]	@ (800152c <LCD_Chr+0x3c4>)
 800138a:	4613      	mov	r3, r2
 800138c:	009b      	lsls	r3, r3, #2
 800138e:	4413      	add	r3, r2
 8001390:	4403      	add	r3, r0
 8001392:	440b      	add	r3, r1
 8001394:	781b      	ldrb	r3, [r3, #0]
 8001396:	4619      	mov	r1, r3
 8001398:	7bbb      	ldrb	r3, [r7, #14]
 800139a:	2201      	movs	r2, #1
 800139c:	fa02 f303 	lsl.w	r3, r2, r3
 80013a0:	400b      	ands	r3, r1
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	dd02      	ble.n	80013ac <LCD_Chr+0x244>
                        color = PIXEL_ON;
 80013a6:	2301      	movs	r3, #1
 80013a8:	737b      	strb	r3, [r7, #13]
 80013aa:	e001      	b.n	80013b0 <LCD_Chr+0x248>
                    } else {
                        color = PIXEL_OFF;
 80013ac:	2300      	movs	r3, #0
 80013ae:	737b      	strb	r3, [r7, #13]
                    }
            		LCD_DrawPixel(st7567s, st7567s->LCD_Txt_X*6 + x*2, st7567s->LCD_Txt_Y*8 + y*2, color);
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80013b6:	461a      	mov	r2, r3
 80013b8:	4613      	mov	r3, r2
 80013ba:	005b      	lsls	r3, r3, #1
 80013bc:	441a      	add	r2, r3
 80013be:	7bfb      	ldrb	r3, [r7, #15]
 80013c0:	4413      	add	r3, r2
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	005b      	lsls	r3, r3, #1
 80013c6:	b2d9      	uxtb	r1, r3
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80013ce:	009a      	lsls	r2, r3, #2
 80013d0:	7bbb      	ldrb	r3, [r7, #14]
 80013d2:	4413      	add	r3, r2
 80013d4:	b2db      	uxtb	r3, r3
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	b2da      	uxtb	r2, r3
 80013da:	7b7b      	ldrb	r3, [r7, #13]
 80013dc:	6878      	ldr	r0, [r7, #4]
 80013de:	f7ff fc71 	bl	8000cc4 <LCD_DrawPixel>
            		LCD_DrawPixel(st7567s, st7567s->LCD_Txt_X*6 + x*2, st7567s->LCD_Txt_Y*8 + y*2+1, color);
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80013e8:	461a      	mov	r2, r3
 80013ea:	4613      	mov	r3, r2
 80013ec:	005b      	lsls	r3, r3, #1
 80013ee:	441a      	add	r2, r3
 80013f0:	7bfb      	ldrb	r3, [r7, #15]
 80013f2:	4413      	add	r3, r2
 80013f4:	b2db      	uxtb	r3, r3
 80013f6:	005b      	lsls	r3, r3, #1
 80013f8:	b2d9      	uxtb	r1, r3
 80013fa:	687b      	ldr	r3, [r7, #4]
 80013fc:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001400:	009a      	lsls	r2, r3, #2
 8001402:	7bbb      	ldrb	r3, [r7, #14]
 8001404:	4413      	add	r3, r2
 8001406:	b2db      	uxtb	r3, r3
 8001408:	005b      	lsls	r3, r3, #1
 800140a:	b2db      	uxtb	r3, r3
 800140c:	3301      	adds	r3, #1
 800140e:	b2da      	uxtb	r2, r3
 8001410:	7b7b      	ldrb	r3, [r7, #13]
 8001412:	6878      	ldr	r0, [r7, #4]
 8001414:	f7ff fc56 	bl	8000cc4 <LCD_DrawPixel>
            		LCD_DrawPixel(st7567s, st7567s->LCD_Txt_X*6 + x*2+1, st7567s->LCD_Txt_Y*8 + y*2, color);
 8001418:	687b      	ldr	r3, [r7, #4]
 800141a:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800141e:	461a      	mov	r2, r3
 8001420:	4613      	mov	r3, r2
 8001422:	005b      	lsls	r3, r3, #1
 8001424:	441a      	add	r2, r3
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	4413      	add	r3, r2
 800142a:	b2db      	uxtb	r3, r3
 800142c:	005b      	lsls	r3, r3, #1
 800142e:	b2db      	uxtb	r3, r3
 8001430:	3301      	adds	r3, #1
 8001432:	b2d9      	uxtb	r1, r3
 8001434:	687b      	ldr	r3, [r7, #4]
 8001436:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800143a:	009a      	lsls	r2, r3, #2
 800143c:	7bbb      	ldrb	r3, [r7, #14]
 800143e:	4413      	add	r3, r2
 8001440:	b2db      	uxtb	r3, r3
 8001442:	005b      	lsls	r3, r3, #1
 8001444:	b2da      	uxtb	r2, r3
 8001446:	7b7b      	ldrb	r3, [r7, #13]
 8001448:	6878      	ldr	r0, [r7, #4]
 800144a:	f7ff fc3b 	bl	8000cc4 <LCD_DrawPixel>
            		LCD_DrawPixel(st7567s, st7567s->LCD_Txt_X*6 + x*2+1, st7567s->LCD_Txt_Y*8 + y*2+1, color);
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001454:	461a      	mov	r2, r3
 8001456:	4613      	mov	r3, r2
 8001458:	005b      	lsls	r3, r3, #1
 800145a:	441a      	add	r2, r3
 800145c:	7bfb      	ldrb	r3, [r7, #15]
 800145e:	4413      	add	r3, r2
 8001460:	b2db      	uxtb	r3, r3
 8001462:	005b      	lsls	r3, r3, #1
 8001464:	b2db      	uxtb	r3, r3
 8001466:	3301      	adds	r3, #1
 8001468:	b2d9      	uxtb	r1, r3
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001470:	009a      	lsls	r2, r3, #2
 8001472:	7bbb      	ldrb	r3, [r7, #14]
 8001474:	4413      	add	r3, r2
 8001476:	b2db      	uxtb	r3, r3
 8001478:	005b      	lsls	r3, r3, #1
 800147a:	b2db      	uxtb	r3, r3
 800147c:	3301      	adds	r3, #1
 800147e:	b2da      	uxtb	r2, r3
 8001480:	7b7b      	ldrb	r3, [r7, #13]
 8001482:	6878      	ldr	r0, [r7, #4]
 8001484:	f7ff fc1e 	bl	8000cc4 <LCD_DrawPixel>
            	for (y = 0; y < 8; y++) {
 8001488:	7bbb      	ldrb	r3, [r7, #14]
 800148a:	3301      	adds	r3, #1
 800148c:	73bb      	strb	r3, [r7, #14]
 800148e:	7bbb      	ldrb	r3, [r7, #14]
 8001490:	2b07      	cmp	r3, #7
 8001492:	f67f af77 	bls.w	8001384 <LCD_Chr+0x21c>
            for (x = 0; x < 5; x++)
 8001496:	7bfb      	ldrb	r3, [r7, #15]
 8001498:	3301      	adds	r3, #1
 800149a:	73fb      	strb	r3, [r7, #15]
 800149c:	7bfb      	ldrb	r3, [r7, #15]
 800149e:	2b04      	cmp	r3, #4
 80014a0:	f67f af6d 	bls.w	800137e <LCD_Chr+0x216>
            	}
            }
            if ((ch == 14) || (ch == 26)) { // . :
 80014a4:	78fb      	ldrb	r3, [r7, #3]
 80014a6:	2b0e      	cmp	r3, #14
 80014a8:	d003      	beq.n	80014b2 <LCD_Chr+0x34a>
 80014aa:	78fb      	ldrb	r3, [r7, #3]
 80014ac:	2b1a      	cmp	r3, #26
 80014ae:	f040 80d9 	bne.w	8001664 <LCD_Chr+0x4fc>
            	st7567s->LCD_Txt_X -=1;
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80014b8:	3b01      	subs	r3, #1
 80014ba:	b2da      	uxtb	r2, r3
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
 80014c2:	e0cf      	b.n	8001664 <LCD_Chr+0x4fc>
        	}
        }
    }
    else if (fontSize == 4) {
 80014c4:	78bb      	ldrb	r3, [r7, #2]
 80014c6:	2b04      	cmp	r3, #4
 80014c8:	f040 80cc 	bne.w	8001664 <LCD_Chr+0x4fc>
        // The LARGE numbers defined in LargeNumbers array
        // Other symbols will ignored
        // "+", "-" and "."
        if ((ch > 15) & (ch < 26)) {
 80014cc:	78fb      	ldrb	r3, [r7, #3]
 80014ce:	2b0f      	cmp	r3, #15
 80014d0:	bf8c      	ite	hi
 80014d2:	2301      	movhi	r3, #1
 80014d4:	2300      	movls	r3, #0
 80014d6:	b2da      	uxtb	r2, r3
 80014d8:	78fb      	ldrb	r3, [r7, #3]
 80014da:	2b19      	cmp	r3, #25
 80014dc:	bf94      	ite	ls
 80014de:	2301      	movls	r3, #1
 80014e0:	2300      	movhi	r3, #0
 80014e2:	b2db      	uxtb	r3, r3
 80014e4:	4013      	ands	r3, r2
 80014e6:	b2db      	uxtb	r3, r3
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d003      	beq.n	80014f4 <LCD_Chr+0x38c>
          ch -= 16;
 80014ec:	78fb      	ldrb	r3, [r7, #3]
 80014ee:	3b10      	subs	r3, #16
 80014f0:	70fb      	strb	r3, [r7, #3]
 80014f2:	e013      	b.n	800151c <LCD_Chr+0x3b4>
        }
        else if (ch == 43-32) { // +
 80014f4:	78fb      	ldrb	r3, [r7, #3]
 80014f6:	2b0b      	cmp	r3, #11
 80014f8:	d102      	bne.n	8001500 <LCD_Chr+0x398>
          ch = 10;
 80014fa:	230a      	movs	r3, #10
 80014fc:	70fb      	strb	r3, [r7, #3]
 80014fe:	e00d      	b.n	800151c <LCD_Chr+0x3b4>
        }
        else if (ch == 45-32) { // -
 8001500:	78fb      	ldrb	r3, [r7, #3]
 8001502:	2b0d      	cmp	r3, #13
 8001504:	d102      	bne.n	800150c <LCD_Chr+0x3a4>
          ch = 11;
 8001506:	230b      	movs	r3, #11
 8001508:	70fb      	strb	r3, [r7, #3]
 800150a:	e007      	b.n	800151c <LCD_Chr+0x3b4>
        }
        else if (ch == 46-32) { // .
 800150c:	78fb      	ldrb	r3, [r7, #3]
 800150e:	2b0e      	cmp	r3, #14
 8001510:	d102      	bne.n	8001518 <LCD_Chr+0x3b0>
          ch = 12;
 8001512:	230c      	movs	r3, #12
 8001514:	70fb      	strb	r3, [r7, #3]
 8001516:	e001      	b.n	800151c <LCD_Chr+0x3b4>
        }
        else {
          ch= 255;
 8001518:	23ff      	movs	r3, #255	@ 0xff
 800151a:	70fb      	strb	r3, [r7, #3]
        }

        if (ch != 255) {
 800151c:	78fb      	ldrb	r3, [r7, #3]
 800151e:	2bff      	cmp	r3, #255	@ 0xff
 8001520:	f000 8095 	beq.w	800164e <LCD_Chr+0x4e6>
              for (x = 0; x < 20; x++)
 8001524:	2300      	movs	r3, #0
 8001526:	73fb      	strb	r3, [r7, #15]
 8001528:	e08d      	b.n	8001646 <LCD_Chr+0x4de>
 800152a:	bf00      	nop
 800152c:	08004a40 	.word	0x08004a40
 8001530:	08004d88 	.word	0x08004d88
              {
            	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y][st7567s->LCD_Txt_X*6 + x] = LargeNumbers[ch][x];
 8001534:	78fa      	ldrb	r2, [r7, #3]
 8001536:	7bf8      	ldrb	r0, [r7, #15]
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800153e:	461d      	mov	r5, r3
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001546:	4619      	mov	r1, r3
 8001548:	460b      	mov	r3, r1
 800154a:	005b      	lsls	r3, r3, #1
 800154c:	440b      	add	r3, r1
 800154e:	005b      	lsls	r3, r3, #1
 8001550:	4619      	mov	r1, r3
 8001552:	7bfb      	ldrb	r3, [r7, #15]
 8001554:	4419      	add	r1, r3
 8001556:	4c48      	ldr	r4, [pc, #288]	@ (8001678 <LCD_Chr+0x510>)
 8001558:	4613      	mov	r3, r2
 800155a:	009b      	lsls	r3, r3, #2
 800155c:	4413      	add	r3, r2
 800155e:	011b      	lsls	r3, r3, #4
 8001560:	4423      	add	r3, r4
 8001562:	4403      	add	r3, r0
 8001564:	7818      	ldrb	r0, [r3, #0]
 8001566:	687a      	ldr	r2, [r7, #4]
 8001568:	01eb      	lsls	r3, r5, #7
 800156a:	4413      	add	r3, r2
 800156c:	440b      	add	r3, r1
 800156e:	3305      	adds	r3, #5
 8001570:	4602      	mov	r2, r0
 8001572:	701a      	strb	r2, [r3, #0]
            	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y+1][st7567s->LCD_Txt_X*6 + x] = LargeNumbers[ch][20+x];
 8001574:	78fa      	ldrb	r2, [r7, #3]
 8001576:	7bfb      	ldrb	r3, [r7, #15]
 8001578:	f103 0414 	add.w	r4, r3, #20
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 8001582:	1c58      	adds	r0, r3, #1
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800158a:	4619      	mov	r1, r3
 800158c:	460b      	mov	r3, r1
 800158e:	005b      	lsls	r3, r3, #1
 8001590:	440b      	add	r3, r1
 8001592:	005b      	lsls	r3, r3, #1
 8001594:	4619      	mov	r1, r3
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	4419      	add	r1, r3
 800159a:	4d37      	ldr	r5, [pc, #220]	@ (8001678 <LCD_Chr+0x510>)
 800159c:	4613      	mov	r3, r2
 800159e:	009b      	lsls	r3, r3, #2
 80015a0:	4413      	add	r3, r2
 80015a2:	011b      	lsls	r3, r3, #4
 80015a4:	442b      	add	r3, r5
 80015a6:	4423      	add	r3, r4
 80015a8:	781c      	ldrb	r4, [r3, #0]
 80015aa:	687a      	ldr	r2, [r7, #4]
 80015ac:	01c3      	lsls	r3, r0, #7
 80015ae:	4413      	add	r3, r2
 80015b0:	440b      	add	r3, r1
 80015b2:	3305      	adds	r3, #5
 80015b4:	4622      	mov	r2, r4
 80015b6:	701a      	strb	r2, [r3, #0]
            	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y+2][st7567s->LCD_Txt_X*6 + x] = LargeNumbers[ch][40+x];
 80015b8:	78fa      	ldrb	r2, [r7, #3]
 80015ba:	7bfb      	ldrb	r3, [r7, #15]
 80015bc:	f103 0428 	add.w	r4, r3, #40	@ 0x28
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80015c6:	1c98      	adds	r0, r3, #2
 80015c8:	687b      	ldr	r3, [r7, #4]
 80015ca:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 80015ce:	4619      	mov	r1, r3
 80015d0:	460b      	mov	r3, r1
 80015d2:	005b      	lsls	r3, r3, #1
 80015d4:	440b      	add	r3, r1
 80015d6:	005b      	lsls	r3, r3, #1
 80015d8:	4619      	mov	r1, r3
 80015da:	7bfb      	ldrb	r3, [r7, #15]
 80015dc:	4419      	add	r1, r3
 80015de:	4d26      	ldr	r5, [pc, #152]	@ (8001678 <LCD_Chr+0x510>)
 80015e0:	4613      	mov	r3, r2
 80015e2:	009b      	lsls	r3, r3, #2
 80015e4:	4413      	add	r3, r2
 80015e6:	011b      	lsls	r3, r3, #4
 80015e8:	442b      	add	r3, r5
 80015ea:	4423      	add	r3, r4
 80015ec:	781c      	ldrb	r4, [r3, #0]
 80015ee:	687a      	ldr	r2, [r7, #4]
 80015f0:	01c3      	lsls	r3, r0, #7
 80015f2:	4413      	add	r3, r2
 80015f4:	440b      	add	r3, r1
 80015f6:	3305      	adds	r3, #5
 80015f8:	4622      	mov	r2, r4
 80015fa:	701a      	strb	r2, [r3, #0]
            	  st7567s->LCD_Cache[st7567s->LCD_Txt_Y+3][st7567s->LCD_Txt_X*6 + x] = LargeNumbers[ch][60+x];
 80015fc:	78fa      	ldrb	r2, [r7, #3]
 80015fe:	7bfb      	ldrb	r3, [r7, #15]
 8001600:	f103 043c 	add.w	r4, r3, #60	@ 0x3c
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 800160a:	1cd8      	adds	r0, r3, #3
 800160c:	687b      	ldr	r3, [r7, #4]
 800160e:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001612:	4619      	mov	r1, r3
 8001614:	460b      	mov	r3, r1
 8001616:	005b      	lsls	r3, r3, #1
 8001618:	440b      	add	r3, r1
 800161a:	005b      	lsls	r3, r3, #1
 800161c:	4619      	mov	r1, r3
 800161e:	7bfb      	ldrb	r3, [r7, #15]
 8001620:	4419      	add	r1, r3
 8001622:	4d15      	ldr	r5, [pc, #84]	@ (8001678 <LCD_Chr+0x510>)
 8001624:	4613      	mov	r3, r2
 8001626:	009b      	lsls	r3, r3, #2
 8001628:	4413      	add	r3, r2
 800162a:	011b      	lsls	r3, r3, #4
 800162c:	442b      	add	r3, r5
 800162e:	4423      	add	r3, r4
 8001630:	781c      	ldrb	r4, [r3, #0]
 8001632:	687a      	ldr	r2, [r7, #4]
 8001634:	01c3      	lsls	r3, r0, #7
 8001636:	4413      	add	r3, r2
 8001638:	440b      	add	r3, r1
 800163a:	3305      	adds	r3, #5
 800163c:	4622      	mov	r2, r4
 800163e:	701a      	strb	r2, [r3, #0]
              for (x = 0; x < 20; x++)
 8001640:	7bfb      	ldrb	r3, [r7, #15]
 8001642:	3301      	adds	r3, #1
 8001644:	73fb      	strb	r3, [r7, #15]
 8001646:	7bfb      	ldrb	r3, [r7, #15]
 8001648:	2b13      	cmp	r3, #19
 800164a:	f67f af73 	bls.w	8001534 <LCD_Chr+0x3cc>
              }
        }

        if (ch == 12) { // .
 800164e:	78fb      	ldrb	r3, [r7, #3]
 8001650:	2b0c      	cmp	r3, #12
 8001652:	d107      	bne.n	8001664 <LCD_Chr+0x4fc>
        	st7567s->LCD_Txt_X -=1;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 800165a:	3b01      	subs	r3, #1
 800165c:	b2da      	uxtb	r2, r3
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
        }

    }

    LCD_IncPos(st7567s, fontSize);
 8001664:	78bb      	ldrb	r3, [r7, #2]
 8001666:	4619      	mov	r1, r3
 8001668:	6878      	ldr	r0, [r7, #4]
 800166a:	f7ff fd46 	bl	80010fa <LCD_IncPos>
}
 800166e:	bf00      	nop
 8001670:	3710      	adds	r7, #16
 8001672:	46bd      	mov	sp, r7
 8001674:	bdb0      	pop	{r4, r5, r7, pc}
 8001676:	bf00      	nop
 8001678:	08004e50 	.word	0x08004e50

0800167c <LCD_Print>:

// Print a string to display
void LCD_Print(ST7567SStruct *st7567s, uint8_t dataArray[], uint8_t fontSize) {
 800167c:	b580      	push	{r7, lr}
 800167e:	b086      	sub	sp, #24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	4613      	mov	r3, r2
 8001688:	71fb      	strb	r3, [r7, #7]
    uint8_t tmpIdx = 0;
 800168a:	2300      	movs	r3, #0
 800168c:	75fb      	strb	r3, [r7, #23]

    while( dataArray[ tmpIdx ] != '\0' )
 800168e:	e031      	b.n	80016f4 <LCD_Print+0x78>
    {
        if ((st7567s->LCD_Txt_X*6 + fontSize*6) > LCD_WIDTH) {
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	f893 3405 	ldrb.w	r3, [r3, #1029]	@ 0x405
 8001696:	461a      	mov	r2, r3
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	441a      	add	r2, r3
 800169c:	4613      	mov	r3, r2
 800169e:	005b      	lsls	r3, r3, #1
 80016a0:	4413      	add	r3, r2
 80016a2:	005b      	lsls	r3, r3, #1
 80016a4:	2b80      	cmp	r3, #128	@ 0x80
 80016a6:	dd19      	ble.n	80016dc <LCD_Print+0x60>
        	st7567s->LCD_Txt_X = 0;
 80016a8:	68fb      	ldr	r3, [r7, #12]
 80016aa:	2200      	movs	r2, #0
 80016ac:	f883 2405 	strb.w	r2, [r3, #1029]	@ 0x405
            st7567s->LCD_Txt_Y += fontSize;
 80016b0:	68fb      	ldr	r3, [r7, #12]
 80016b2:	f893 2406 	ldrb.w	r2, [r3, #1030]	@ 0x406
 80016b6:	79fb      	ldrb	r3, [r7, #7]
 80016b8:	4413      	add	r3, r2
 80016ba:	b2da      	uxtb	r2, r3
 80016bc:	68fb      	ldr	r3, [r7, #12]
 80016be:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
            if ((st7567s->LCD_Txt_Y*8 + fontSize*8) > LCD_HEIGHT) {
 80016c2:	68fb      	ldr	r3, [r7, #12]
 80016c4:	f893 3406 	ldrb.w	r3, [r3, #1030]	@ 0x406
 80016c8:	461a      	mov	r2, r3
 80016ca:	79fb      	ldrb	r3, [r7, #7]
 80016cc:	4413      	add	r3, r2
 80016ce:	00db      	lsls	r3, r3, #3
 80016d0:	2b40      	cmp	r3, #64	@ 0x40
 80016d2:	dd03      	ble.n	80016dc <LCD_Print+0x60>
            	st7567s->LCD_Txt_Y = 0;
 80016d4:	68fb      	ldr	r3, [r7, #12]
 80016d6:	2200      	movs	r2, #0
 80016d8:	f883 2406 	strb.w	r2, [r3, #1030]	@ 0x406
            }
        }

        LCD_Chr(st7567s, dataArray[ tmpIdx ], fontSize);
 80016dc:	7dfb      	ldrb	r3, [r7, #23]
 80016de:	68ba      	ldr	r2, [r7, #8]
 80016e0:	4413      	add	r3, r2
 80016e2:	781b      	ldrb	r3, [r3, #0]
 80016e4:	79fa      	ldrb	r2, [r7, #7]
 80016e6:	4619      	mov	r1, r3
 80016e8:	68f8      	ldr	r0, [r7, #12]
 80016ea:	f7ff fd3d 	bl	8001168 <LCD_Chr>
        tmpIdx++;
 80016ee:	7dfb      	ldrb	r3, [r7, #23]
 80016f0:	3301      	adds	r3, #1
 80016f2:	75fb      	strb	r3, [r7, #23]
    while( dataArray[ tmpIdx ] != '\0' )
 80016f4:	7dfb      	ldrb	r3, [r7, #23]
 80016f6:	68ba      	ldr	r2, [r7, #8]
 80016f8:	4413      	add	r3, r2
 80016fa:	781b      	ldrb	r3, [r3, #0]
 80016fc:	2b00      	cmp	r3, #0
 80016fe:	d1c7      	bne.n	8001690 <LCD_Print+0x14>
    }
}
 8001700:	bf00      	nop
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}

0800170a <LCD_IvertLine>:
		st7567s->LCD_Cache[line][x] = ~st7567s->LCD_Cache[line][x];
	}
}

// Invert string line
void LCD_IvertLine(ST7567SStruct *st7567s, uint8_t line) {
 800170a:	b480      	push	{r7}
 800170c:	b085      	sub	sp, #20
 800170e:	af00      	add	r7, sp, #0
 8001710:	6078      	str	r0, [r7, #4]
 8001712:	460b      	mov	r3, r1
 8001714:	70fb      	strb	r3, [r7, #3]
	uint8_t x;

	for (x=0; x<LCD_WIDTH; x++){
 8001716:	2300      	movs	r3, #0
 8001718:	73fb      	strb	r3, [r7, #15]
 800171a:	e015      	b.n	8001748 <LCD_IvertLine+0x3e>
		st7567s->LCD_Cache[line][x] = ~st7567s->LCD_Cache[line][x];
 800171c:	78fa      	ldrb	r2, [r7, #3]
 800171e:	7bfb      	ldrb	r3, [r7, #15]
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	01d2      	lsls	r2, r2, #7
 8001724:	440a      	add	r2, r1
 8001726:	4413      	add	r3, r2
 8001728:	3305      	adds	r3, #5
 800172a:	7819      	ldrb	r1, [r3, #0]
 800172c:	78fa      	ldrb	r2, [r7, #3]
 800172e:	7bfb      	ldrb	r3, [r7, #15]
 8001730:	43c9      	mvns	r1, r1
 8001732:	b2c8      	uxtb	r0, r1
 8001734:	6879      	ldr	r1, [r7, #4]
 8001736:	01d2      	lsls	r2, r2, #7
 8001738:	440a      	add	r2, r1
 800173a:	4413      	add	r3, r2
 800173c:	3305      	adds	r3, #5
 800173e:	4602      	mov	r2, r0
 8001740:	701a      	strb	r2, [r3, #0]
	for (x=0; x<LCD_WIDTH; x++){
 8001742:	7bfb      	ldrb	r3, [r7, #15]
 8001744:	3301      	adds	r3, #1
 8001746:	73fb      	strb	r3, [r7, #15]
 8001748:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800174c:	2b00      	cmp	r3, #0
 800174e:	dae5      	bge.n	800171c <LCD_IvertLine+0x12>
	}
}
 8001750:	bf00      	nop
 8001752:	bf00      	nop
 8001754:	3714      	adds	r7, #20
 8001756:	46bd      	mov	sp, r7
 8001758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800175c:	4770      	bx	lr

0800175e <LCD_Image>:

// Draw Image
void LCD_Image(ST7567SStruct *st7567s, uint8_t *imageData) {
 800175e:	b580      	push	{r7, lr}
 8001760:	b082      	sub	sp, #8
 8001762:	af00      	add	r7, sp, #0
 8001764:	6078      	str	r0, [r7, #4]
 8001766:	6039      	str	r1, [r7, #0]
	// Copy data to the cache
	memcpy(st7567s->LCD_Cache, imageData, LCD_CACHE_SIZE);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	3305      	adds	r3, #5
 800176c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001770:	6839      	ldr	r1, [r7, #0]
 8001772:	4618      	mov	r0, r3
 8001774:	f002 ff32 	bl	80045dc <memcpy>
}
 8001778:	bf00      	nop
 800177a:	3708      	adds	r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}

08001780 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001786:	4b0f      	ldr	r3, [pc, #60]	@ (80017c4 <HAL_MspInit+0x44>)
 8001788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800178a:	4a0e      	ldr	r2, [pc, #56]	@ (80017c4 <HAL_MspInit+0x44>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6613      	str	r3, [r2, #96]	@ 0x60
 8001792:	4b0c      	ldr	r3, [pc, #48]	@ (80017c4 <HAL_MspInit+0x44>)
 8001794:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001796:	f003 0301 	and.w	r3, r3, #1
 800179a:	607b      	str	r3, [r7, #4]
 800179c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800179e:	4b09      	ldr	r3, [pc, #36]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017a2:	4a08      	ldr	r2, [pc, #32]	@ (80017c4 <HAL_MspInit+0x44>)
 80017a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	6593      	str	r3, [r2, #88]	@ 0x58
 80017aa:	4b06      	ldr	r3, [pc, #24]	@ (80017c4 <HAL_MspInit+0x44>)
 80017ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017ae:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80017b2:	603b      	str	r3, [r7, #0]
 80017b4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80017b6:	f001 f979 	bl	8002aac <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
 80017c2:	bf00      	nop
 80017c4:	40021000 	.word	0x40021000

080017c8 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017c8:	b580      	push	{r7, lr}
 80017ca:	b09c      	sub	sp, #112	@ 0x70
 80017cc:	af00      	add	r7, sp, #0
 80017ce:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017d0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017d4:	2200      	movs	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
 80017d8:	605a      	str	r2, [r3, #4]
 80017da:	609a      	str	r2, [r3, #8]
 80017dc:	60da      	str	r2, [r3, #12]
 80017de:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80017e0:	f107 0318 	add.w	r3, r7, #24
 80017e4:	2244      	movs	r2, #68	@ 0x44
 80017e6:	2100      	movs	r1, #0
 80017e8:	4618      	mov	r0, r3
 80017ea:	f002 fecb 	bl	8004584 <memset>
  if(hi2c->Instance==I2C1)
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	681b      	ldr	r3, [r3, #0]
 80017f2:	4a2d      	ldr	r2, [pc, #180]	@ (80018a8 <HAL_I2C_MspInit+0xe0>)
 80017f4:	4293      	cmp	r3, r2
 80017f6:	d153      	bne.n	80018a0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 80017f8:	2340      	movs	r3, #64	@ 0x40
 80017fa:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 80017fc:	2300      	movs	r3, #0
 80017fe:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001800:	f107 0318 	add.w	r3, r7, #24
 8001804:	4618      	mov	r0, r3
 8001806:	f001 fe8f 	bl	8003528 <HAL_RCCEx_PeriphCLKConfig>
 800180a:	4603      	mov	r3, r0
 800180c:	2b00      	cmp	r3, #0
 800180e:	d001      	beq.n	8001814 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001810:	f7ff f970 	bl	8000af4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001814:	4b25      	ldr	r3, [pc, #148]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 8001816:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001818:	4a24      	ldr	r2, [pc, #144]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 800181a:	f043 0301 	orr.w	r3, r3, #1
 800181e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001820:	4b22      	ldr	r3, [pc, #136]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 8001822:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001824:	f003 0301 	and.w	r3, r3, #1
 8001828:	617b      	str	r3, [r7, #20]
 800182a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800182c:	4b1f      	ldr	r3, [pc, #124]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 800182e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001830:	4a1e      	ldr	r2, [pc, #120]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 8001832:	f043 0302 	orr.w	r3, r3, #2
 8001836:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001838:	4b1c      	ldr	r3, [pc, #112]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 800183a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800183c:	f003 0302 	and.w	r3, r3, #2
 8001840:	613b      	str	r3, [r7, #16]
 8001842:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001844:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001848:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800184a:	2312      	movs	r3, #18
 800184c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800184e:	2301      	movs	r3, #1
 8001850:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001852:	2300      	movs	r3, #0
 8001854:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001856:	2304      	movs	r3, #4
 8001858:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800185a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800185e:	4619      	mov	r1, r3
 8001860:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001864:	f000 fa7e 	bl	8001d64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001868:	2380      	movs	r3, #128	@ 0x80
 800186a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800186c:	2312      	movs	r3, #18
 800186e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001870:	2301      	movs	r3, #1
 8001872:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001874:	2300      	movs	r3, #0
 8001876:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001878:	2304      	movs	r3, #4
 800187a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800187c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001880:	4619      	mov	r1, r3
 8001882:	480b      	ldr	r0, [pc, #44]	@ (80018b0 <HAL_I2C_MspInit+0xe8>)
 8001884:	f000 fa6e 	bl	8001d64 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001888:	4b08      	ldr	r3, [pc, #32]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 800188a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800188c:	4a07      	ldr	r2, [pc, #28]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 800188e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001892:	6593      	str	r3, [r2, #88]	@ 0x58
 8001894:	4b05      	ldr	r3, [pc, #20]	@ (80018ac <HAL_I2C_MspInit+0xe4>)
 8001896:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001898:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800189c:	60fb      	str	r3, [r7, #12]
 800189e:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80018a0:	bf00      	nop
 80018a2:	3770      	adds	r7, #112	@ 0x70
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	40005400 	.word	0x40005400
 80018ac:	40021000 	.word	0x40021000
 80018b0:	48000400 	.word	0x48000400

080018b4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b09c      	sub	sp, #112	@ 0x70
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80018bc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]
 80018c4:	605a      	str	r2, [r3, #4]
 80018c6:	609a      	str	r2, [r3, #8]
 80018c8:	60da      	str	r2, [r3, #12]
 80018ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018cc:	f107 0318 	add.w	r3, r7, #24
 80018d0:	2244      	movs	r2, #68	@ 0x44
 80018d2:	2100      	movs	r1, #0
 80018d4:	4618      	mov	r0, r3
 80018d6:	f002 fe55 	bl	8004584 <memset>
  if(huart->Instance==USART1)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4a2d      	ldr	r2, [pc, #180]	@ (8001994 <HAL_UART_MspInit+0xe0>)
 80018e0:	4293      	cmp	r3, r2
 80018e2:	d153      	bne.n	800198c <HAL_UART_MspInit+0xd8>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80018e4:	2301      	movs	r3, #1
 80018e6:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80018e8:	2300      	movs	r3, #0
 80018ea:	61fb      	str	r3, [r7, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018ec:	f107 0318 	add.w	r3, r7, #24
 80018f0:	4618      	mov	r0, r3
 80018f2:	f001 fe19 	bl	8003528 <HAL_RCCEx_PeriphCLKConfig>
 80018f6:	4603      	mov	r3, r0
 80018f8:	2b00      	cmp	r3, #0
 80018fa:	d001      	beq.n	8001900 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80018fc:	f7ff f8fa 	bl	8000af4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001900:	4b25      	ldr	r3, [pc, #148]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 8001902:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001904:	4a24      	ldr	r2, [pc, #144]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 8001906:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800190a:	6613      	str	r3, [r2, #96]	@ 0x60
 800190c:	4b22      	ldr	r3, [pc, #136]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 800190e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001910:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001914:	617b      	str	r3, [r7, #20]
 8001916:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001918:	4b1f      	ldr	r3, [pc, #124]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 800191a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800191c:	4a1e      	ldr	r2, [pc, #120]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 800191e:	f043 0304 	orr.w	r3, r3, #4
 8001922:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001924:	4b1c      	ldr	r3, [pc, #112]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 8001926:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001928:	f003 0304 	and.w	r3, r3, #4
 800192c:	613b      	str	r3, [r7, #16]
 800192e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001930:	4b19      	ldr	r3, [pc, #100]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 8001932:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001934:	4a18      	ldr	r2, [pc, #96]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 8001936:	f043 0301 	orr.w	r3, r3, #1
 800193a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800193c:	4b16      	ldr	r3, [pc, #88]	@ (8001998 <HAL_UART_MspInit+0xe4>)
 800193e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001940:	f003 0301 	and.w	r3, r3, #1
 8001944:	60fb      	str	r3, [r7, #12]
 8001946:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8001948:	2310      	movs	r3, #16
 800194a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800194c:	2302      	movs	r3, #2
 800194e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001950:	2300      	movs	r3, #0
 8001952:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001954:	2300      	movs	r3, #0
 8001956:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001958:	2307      	movs	r3, #7
 800195a:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800195c:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001960:	4619      	mov	r1, r3
 8001962:	480e      	ldr	r0, [pc, #56]	@ (800199c <HAL_UART_MspInit+0xe8>)
 8001964:	f000 f9fe 	bl	8001d64 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001968:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800196c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800196e:	2302      	movs	r3, #2
 8001970:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001972:	2300      	movs	r3, #0
 8001974:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001976:	2300      	movs	r3, #0
 8001978:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800197a:	2307      	movs	r3, #7
 800197c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800197e:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001982:	4619      	mov	r1, r3
 8001984:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001988:	f000 f9ec 	bl	8001d64 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 800198c:	bf00      	nop
 800198e:	3770      	adds	r7, #112	@ 0x70
 8001990:	46bd      	mov	sp, r7
 8001992:	bd80      	pop	{r7, pc}
 8001994:	40013800 	.word	0x40013800
 8001998:	40021000 	.word	0x40021000
 800199c:	48000800 	.word	0x48000800

080019a0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <NMI_Handler+0x4>

080019a8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <HardFault_Handler+0x4>

080019b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80019b4:	bf00      	nop
 80019b6:	e7fd      	b.n	80019b4 <MemManage_Handler+0x4>

080019b8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019b8:	b480      	push	{r7}
 80019ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019bc:	bf00      	nop
 80019be:	e7fd      	b.n	80019bc <BusFault_Handler+0x4>

080019c0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019c0:	b480      	push	{r7}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019c4:	bf00      	nop
 80019c6:	e7fd      	b.n	80019c4 <UsageFault_Handler+0x4>

080019c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80019c8:	b480      	push	{r7}
 80019ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80019cc:	bf00      	nop
 80019ce:	46bd      	mov	sp, r7
 80019d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d4:	4770      	bx	lr

080019d6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019d6:	b480      	push	{r7}
 80019d8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019da:	bf00      	nop
 80019dc:	46bd      	mov	sp, r7
 80019de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019e2:	4770      	bx	lr

080019e4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80019e4:	b480      	push	{r7}
 80019e6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80019e8:	bf00      	nop
 80019ea:	46bd      	mov	sp, r7
 80019ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f0:	4770      	bx	lr

080019f2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80019f2:	b580      	push	{r7, lr}
 80019f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80019f6:	f000 f891 	bl	8001b1c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80019fa:	bf00      	nop
 80019fc:	bd80      	pop	{r7, pc}
	...

08001a00 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001a00:	b480      	push	{r7}
 8001a02:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001a04:	4b06      	ldr	r3, [pc, #24]	@ (8001a20 <SystemInit+0x20>)
 8001a06:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001a0a:	4a05      	ldr	r2, [pc, #20]	@ (8001a20 <SystemInit+0x20>)
 8001a0c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001a10:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001a14:	bf00      	nop
 8001a16:	46bd      	mov	sp, r7
 8001a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a1c:	4770      	bx	lr
 8001a1e:	bf00      	nop
 8001a20:	e000ed00 	.word	0xe000ed00

08001a24 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8001a24:	480d      	ldr	r0, [pc, #52]	@ (8001a5c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8001a26:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8001a28:	f7ff ffea 	bl	8001a00 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001a2c:	480c      	ldr	r0, [pc, #48]	@ (8001a60 <LoopForever+0x6>)
  ldr r1, =_edata
 8001a2e:	490d      	ldr	r1, [pc, #52]	@ (8001a64 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001a30:	4a0d      	ldr	r2, [pc, #52]	@ (8001a68 <LoopForever+0xe>)
  movs r3, #0
 8001a32:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8001a34:	e002      	b.n	8001a3c <LoopCopyDataInit>

08001a36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001a36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001a38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001a3a:	3304      	adds	r3, #4

08001a3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001a3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001a3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001a40:	d3f9      	bcc.n	8001a36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001a42:	4a0a      	ldr	r2, [pc, #40]	@ (8001a6c <LoopForever+0x12>)
  ldr r4, =_ebss
 8001a44:	4c0a      	ldr	r4, [pc, #40]	@ (8001a70 <LoopForever+0x16>)
  movs r3, #0
 8001a46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001a48:	e001      	b.n	8001a4e <LoopFillZerobss>

08001a4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001a4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001a4c:	3204      	adds	r2, #4

08001a4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001a4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001a50:	d3fb      	bcc.n	8001a4a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8001a52:	f002 fd9f 	bl	8004594 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001a56:	f7fe fd57 	bl	8000508 <main>

08001a5a <LoopForever>:

LoopForever:
    b LoopForever
 8001a5a:	e7fe      	b.n	8001a5a <LoopForever>
  ldr   r0, =_estack
 8001a5c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8001a60:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001a64:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 8001a68:	080052b0 	.word	0x080052b0
  ldr r2, =_sbss
 8001a6c:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 8001a70:	20000114 	.word	0x20000114

08001a74 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a74:	e7fe      	b.n	8001a74 <ADC1_2_IRQHandler>

08001a76 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a76:	b580      	push	{r7, lr}
 8001a78:	b082      	sub	sp, #8
 8001a7a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a80:	2003      	movs	r0, #3
 8001a82:	f000 f93d 	bl	8001d00 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a86:	200f      	movs	r0, #15
 8001a88:	f000 f80e 	bl	8001aa8 <HAL_InitTick>
 8001a8c:	4603      	mov	r3, r0
 8001a8e:	2b00      	cmp	r3, #0
 8001a90:	d002      	beq.n	8001a98 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	71fb      	strb	r3, [r7, #7]
 8001a96:	e001      	b.n	8001a9c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a98:	f7ff fe72 	bl	8001780 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a9c:	79fb      	ldrb	r3, [r7, #7]

}
 8001a9e:	4618      	mov	r0, r3
 8001aa0:	3708      	adds	r7, #8
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bd80      	pop	{r7, pc}
	...

08001aa8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b084      	sub	sp, #16
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001ab4:	4b16      	ldr	r3, [pc, #88]	@ (8001b10 <HAL_InitTick+0x68>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d022      	beq.n	8001b02 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001abc:	4b15      	ldr	r3, [pc, #84]	@ (8001b14 <HAL_InitTick+0x6c>)
 8001abe:	681a      	ldr	r2, [r3, #0]
 8001ac0:	4b13      	ldr	r3, [pc, #76]	@ (8001b10 <HAL_InitTick+0x68>)
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001ac8:	fbb1 f3f3 	udiv	r3, r1, r3
 8001acc:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad0:	4618      	mov	r0, r3
 8001ad2:	f000 f93a 	bl	8001d4a <HAL_SYSTICK_Config>
 8001ad6:	4603      	mov	r3, r0
 8001ad8:	2b00      	cmp	r3, #0
 8001ada:	d10f      	bne.n	8001afc <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2b0f      	cmp	r3, #15
 8001ae0:	d809      	bhi.n	8001af6 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	6879      	ldr	r1, [r7, #4]
 8001ae6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001aea:	f000 f914 	bl	8001d16 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001aee:	4a0a      	ldr	r2, [pc, #40]	@ (8001b18 <HAL_InitTick+0x70>)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	6013      	str	r3, [r2, #0]
 8001af4:	e007      	b.n	8001b06 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001af6:	2301      	movs	r3, #1
 8001af8:	73fb      	strb	r3, [r7, #15]
 8001afa:	e004      	b.n	8001b06 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001afc:	2301      	movs	r3, #1
 8001afe:	73fb      	strb	r3, [r7, #15]
 8001b00:	e001      	b.n	8001b06 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8001b08:	4618      	mov	r0, r3
 8001b0a:	3710      	adds	r7, #16
 8001b0c:	46bd      	mov	sp, r7
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	20000008 	.word	0x20000008
 8001b14:	20000000 	.word	0x20000000
 8001b18:	20000004 	.word	0x20000004

08001b1c <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001b20:	4b05      	ldr	r3, [pc, #20]	@ (8001b38 <HAL_IncTick+0x1c>)
 8001b22:	681a      	ldr	r2, [r3, #0]
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_IncTick+0x20>)
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4413      	add	r3, r2
 8001b2a:	4a03      	ldr	r2, [pc, #12]	@ (8001b38 <HAL_IncTick+0x1c>)
 8001b2c:	6013      	str	r3, [r2, #0]
}
 8001b2e:	bf00      	nop
 8001b30:	46bd      	mov	sp, r7
 8001b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b36:	4770      	bx	lr
 8001b38:	20000110 	.word	0x20000110
 8001b3c:	20000008 	.word	0x20000008

08001b40 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b40:	b480      	push	{r7}
 8001b42:	af00      	add	r7, sp, #0
  return uwTick;
 8001b44:	4b03      	ldr	r3, [pc, #12]	@ (8001b54 <HAL_GetTick+0x14>)
 8001b46:	681b      	ldr	r3, [r3, #0]
}
 8001b48:	4618      	mov	r0, r3
 8001b4a:	46bd      	mov	sp, r7
 8001b4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b50:	4770      	bx	lr
 8001b52:	bf00      	nop
 8001b54:	20000110 	.word	0x20000110

08001b58 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b084      	sub	sp, #16
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b60:	f7ff ffee 	bl	8001b40 <HAL_GetTick>
 8001b64:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b6a:	68fb      	ldr	r3, [r7, #12]
 8001b6c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001b70:	d004      	beq.n	8001b7c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b72:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <HAL_Delay+0x40>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	68fa      	ldr	r2, [r7, #12]
 8001b78:	4413      	add	r3, r2
 8001b7a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b7c:	bf00      	nop
 8001b7e:	f7ff ffdf 	bl	8001b40 <HAL_GetTick>
 8001b82:	4602      	mov	r2, r0
 8001b84:	68bb      	ldr	r3, [r7, #8]
 8001b86:	1ad3      	subs	r3, r2, r3
 8001b88:	68fa      	ldr	r2, [r7, #12]
 8001b8a:	429a      	cmp	r2, r3
 8001b8c:	d8f7      	bhi.n	8001b7e <HAL_Delay+0x26>
  {
  }
}
 8001b8e:	bf00      	nop
 8001b90:	bf00      	nop
 8001b92:	3710      	adds	r7, #16
 8001b94:	46bd      	mov	sp, r7
 8001b96:	bd80      	pop	{r7, pc}
 8001b98:	20000008 	.word	0x20000008

08001b9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	b085      	sub	sp, #20
 8001ba0:	af00      	add	r7, sp, #0
 8001ba2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	f003 0307 	and.w	r3, r3, #7
 8001baa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001bac:	4b0c      	ldr	r3, [pc, #48]	@ (8001be0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001bb2:	68ba      	ldr	r2, [r7, #8]
 8001bb4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001bb8:	4013      	ands	r3, r2
 8001bba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001bbc:	68fb      	ldr	r3, [r7, #12]
 8001bbe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001bc0:	68bb      	ldr	r3, [r7, #8]
 8001bc2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001bc4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001bc8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001bcc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001bce:	4a04      	ldr	r2, [pc, #16]	@ (8001be0 <__NVIC_SetPriorityGrouping+0x44>)
 8001bd0:	68bb      	ldr	r3, [r7, #8]
 8001bd2:	60d3      	str	r3, [r2, #12]
}
 8001bd4:	bf00      	nop
 8001bd6:	3714      	adds	r7, #20
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001be4:	b480      	push	{r7}
 8001be6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001be8:	4b04      	ldr	r3, [pc, #16]	@ (8001bfc <__NVIC_GetPriorityGrouping+0x18>)
 8001bea:	68db      	ldr	r3, [r3, #12]
 8001bec:	0a1b      	lsrs	r3, r3, #8
 8001bee:	f003 0307 	and.w	r3, r3, #7
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bfa:	4770      	bx	lr
 8001bfc:	e000ed00 	.word	0xe000ed00

08001c00 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001c00:	b480      	push	{r7}
 8001c02:	b083      	sub	sp, #12
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	4603      	mov	r3, r0
 8001c08:	6039      	str	r1, [r7, #0]
 8001c0a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001c0c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	db0a      	blt.n	8001c2a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c14:	683b      	ldr	r3, [r7, #0]
 8001c16:	b2da      	uxtb	r2, r3
 8001c18:	490c      	ldr	r1, [pc, #48]	@ (8001c4c <__NVIC_SetPriority+0x4c>)
 8001c1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001c1e:	0112      	lsls	r2, r2, #4
 8001c20:	b2d2      	uxtb	r2, r2
 8001c22:	440b      	add	r3, r1
 8001c24:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001c28:	e00a      	b.n	8001c40 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001c2a:	683b      	ldr	r3, [r7, #0]
 8001c2c:	b2da      	uxtb	r2, r3
 8001c2e:	4908      	ldr	r1, [pc, #32]	@ (8001c50 <__NVIC_SetPriority+0x50>)
 8001c30:	79fb      	ldrb	r3, [r7, #7]
 8001c32:	f003 030f 	and.w	r3, r3, #15
 8001c36:	3b04      	subs	r3, #4
 8001c38:	0112      	lsls	r2, r2, #4
 8001c3a:	b2d2      	uxtb	r2, r2
 8001c3c:	440b      	add	r3, r1
 8001c3e:	761a      	strb	r2, [r3, #24]
}
 8001c40:	bf00      	nop
 8001c42:	370c      	adds	r7, #12
 8001c44:	46bd      	mov	sp, r7
 8001c46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4a:	4770      	bx	lr
 8001c4c:	e000e100 	.word	0xe000e100
 8001c50:	e000ed00 	.word	0xe000ed00

08001c54 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001c54:	b480      	push	{r7}
 8001c56:	b089      	sub	sp, #36	@ 0x24
 8001c58:	af00      	add	r7, sp, #0
 8001c5a:	60f8      	str	r0, [r7, #12]
 8001c5c:	60b9      	str	r1, [r7, #8]
 8001c5e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	f003 0307 	and.w	r3, r3, #7
 8001c66:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001c68:	69fb      	ldr	r3, [r7, #28]
 8001c6a:	f1c3 0307 	rsb	r3, r3, #7
 8001c6e:	2b04      	cmp	r3, #4
 8001c70:	bf28      	it	cs
 8001c72:	2304      	movcs	r3, #4
 8001c74:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c76:	69fb      	ldr	r3, [r7, #28]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	2b06      	cmp	r3, #6
 8001c7c:	d902      	bls.n	8001c84 <NVIC_EncodePriority+0x30>
 8001c7e:	69fb      	ldr	r3, [r7, #28]
 8001c80:	3b03      	subs	r3, #3
 8001c82:	e000      	b.n	8001c86 <NVIC_EncodePriority+0x32>
 8001c84:	2300      	movs	r3, #0
 8001c86:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c88:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c92:	43da      	mvns	r2, r3
 8001c94:	68bb      	ldr	r3, [r7, #8]
 8001c96:	401a      	ands	r2, r3
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c9c:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ca0:	697b      	ldr	r3, [r7, #20]
 8001ca2:	fa01 f303 	lsl.w	r3, r1, r3
 8001ca6:	43d9      	mvns	r1, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001cac:	4313      	orrs	r3, r2
         );
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	3724      	adds	r7, #36	@ 0x24
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr
	...

08001cbc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	b082      	sub	sp, #8
 8001cc0:	af00      	add	r7, sp, #0
 8001cc2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	3b01      	subs	r3, #1
 8001cc8:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ccc:	d301      	bcc.n	8001cd2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001cce:	2301      	movs	r3, #1
 8001cd0:	e00f      	b.n	8001cf2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001cd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001cfc <SysTick_Config+0x40>)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	3b01      	subs	r3, #1
 8001cd8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001cda:	210f      	movs	r1, #15
 8001cdc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001ce0:	f7ff ff8e 	bl	8001c00 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ce4:	4b05      	ldr	r3, [pc, #20]	@ (8001cfc <SysTick_Config+0x40>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001cea:	4b04      	ldr	r3, [pc, #16]	@ (8001cfc <SysTick_Config+0x40>)
 8001cec:	2207      	movs	r2, #7
 8001cee:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001cf0:	2300      	movs	r3, #0
}
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	3708      	adds	r7, #8
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	e000e010 	.word	0xe000e010

08001d00 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	b082      	sub	sp, #8
 8001d04:	af00      	add	r7, sp, #0
 8001d06:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001d08:	6878      	ldr	r0, [r7, #4]
 8001d0a:	f7ff ff47 	bl	8001b9c <__NVIC_SetPriorityGrouping>
}
 8001d0e:	bf00      	nop
 8001d10:	3708      	adds	r7, #8
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}

08001d16 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d16:	b580      	push	{r7, lr}
 8001d18:	b086      	sub	sp, #24
 8001d1a:	af00      	add	r7, sp, #0
 8001d1c:	4603      	mov	r3, r0
 8001d1e:	60b9      	str	r1, [r7, #8]
 8001d20:	607a      	str	r2, [r7, #4]
 8001d22:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001d24:	f7ff ff5e 	bl	8001be4 <__NVIC_GetPriorityGrouping>
 8001d28:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001d2a:	687a      	ldr	r2, [r7, #4]
 8001d2c:	68b9      	ldr	r1, [r7, #8]
 8001d2e:	6978      	ldr	r0, [r7, #20]
 8001d30:	f7ff ff90 	bl	8001c54 <NVIC_EncodePriority>
 8001d34:	4602      	mov	r2, r0
 8001d36:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001d3a:	4611      	mov	r1, r2
 8001d3c:	4618      	mov	r0, r3
 8001d3e:	f7ff ff5f 	bl	8001c00 <__NVIC_SetPriority>
}
 8001d42:	bf00      	nop
 8001d44:	3718      	adds	r7, #24
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001d4a:	b580      	push	{r7, lr}
 8001d4c:	b082      	sub	sp, #8
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f7ff ffb2 	bl	8001cbc <SysTick_Config>
 8001d58:	4603      	mov	r3, r0
}
 8001d5a:	4618      	mov	r0, r3
 8001d5c:	3708      	adds	r7, #8
 8001d5e:	46bd      	mov	sp, r7
 8001d60:	bd80      	pop	{r7, pc}
	...

08001d64 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001d64:	b480      	push	{r7}
 8001d66:	b087      	sub	sp, #28
 8001d68:	af00      	add	r7, sp, #0
 8001d6a:	6078      	str	r0, [r7, #4]
 8001d6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d72:	e15a      	b.n	800202a <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d74:	683b      	ldr	r3, [r7, #0]
 8001d76:	681a      	ldr	r2, [r3, #0]
 8001d78:	2101      	movs	r1, #1
 8001d7a:	697b      	ldr	r3, [r7, #20]
 8001d7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d80:	4013      	ands	r3, r2
 8001d82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d84:	68fb      	ldr	r3, [r7, #12]
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	f000 814c 	beq.w	8002024 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d8c:	683b      	ldr	r3, [r7, #0]
 8001d8e:	685b      	ldr	r3, [r3, #4]
 8001d90:	f003 0303 	and.w	r3, r3, #3
 8001d94:	2b01      	cmp	r3, #1
 8001d96:	d005      	beq.n	8001da4 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	685b      	ldr	r3, [r3, #4]
 8001d9c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001da0:	2b02      	cmp	r3, #2
 8001da2:	d130      	bne.n	8001e06 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	689b      	ldr	r3, [r3, #8]
 8001da8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001daa:	697b      	ldr	r3, [r7, #20]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	2203      	movs	r2, #3
 8001db0:	fa02 f303 	lsl.w	r3, r2, r3
 8001db4:	43db      	mvns	r3, r3
 8001db6:	693a      	ldr	r2, [r7, #16]
 8001db8:	4013      	ands	r3, r2
 8001dba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	68da      	ldr	r2, [r3, #12]
 8001dc0:	697b      	ldr	r3, [r7, #20]
 8001dc2:	005b      	lsls	r3, r3, #1
 8001dc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc8:	693a      	ldr	r2, [r7, #16]
 8001dca:	4313      	orrs	r3, r2
 8001dcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	693a      	ldr	r2, [r7, #16]
 8001dd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001dda:	2201      	movs	r2, #1
 8001ddc:	697b      	ldr	r3, [r7, #20]
 8001dde:	fa02 f303 	lsl.w	r3, r2, r3
 8001de2:	43db      	mvns	r3, r3
 8001de4:	693a      	ldr	r2, [r7, #16]
 8001de6:	4013      	ands	r3, r2
 8001de8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001dea:	683b      	ldr	r3, [r7, #0]
 8001dec:	685b      	ldr	r3, [r3, #4]
 8001dee:	091b      	lsrs	r3, r3, #4
 8001df0:	f003 0201 	and.w	r2, r3, #1
 8001df4:	697b      	ldr	r3, [r7, #20]
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	693a      	ldr	r2, [r7, #16]
 8001dfc:	4313      	orrs	r3, r2
 8001dfe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	693a      	ldr	r2, [r7, #16]
 8001e04:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001e06:	683b      	ldr	r3, [r7, #0]
 8001e08:	685b      	ldr	r3, [r3, #4]
 8001e0a:	f003 0303 	and.w	r3, r3, #3
 8001e0e:	2b03      	cmp	r3, #3
 8001e10:	d017      	beq.n	8001e42 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	005b      	lsls	r3, r3, #1
 8001e1c:	2203      	movs	r2, #3
 8001e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e22:	43db      	mvns	r3, r3
 8001e24:	693a      	ldr	r2, [r7, #16]
 8001e26:	4013      	ands	r3, r2
 8001e28:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001e2a:	683b      	ldr	r3, [r7, #0]
 8001e2c:	689a      	ldr	r2, [r3, #8]
 8001e2e:	697b      	ldr	r3, [r7, #20]
 8001e30:	005b      	lsls	r3, r3, #1
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	693a      	ldr	r2, [r7, #16]
 8001e38:	4313      	orrs	r3, r2
 8001e3a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	693a      	ldr	r2, [r7, #16]
 8001e40:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001e42:	683b      	ldr	r3, [r7, #0]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	f003 0303 	and.w	r3, r3, #3
 8001e4a:	2b02      	cmp	r3, #2
 8001e4c:	d123      	bne.n	8001e96 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001e4e:	697b      	ldr	r3, [r7, #20]
 8001e50:	08da      	lsrs	r2, r3, #3
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	3208      	adds	r2, #8
 8001e56:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001e5a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001e5c:	697b      	ldr	r3, [r7, #20]
 8001e5e:	f003 0307 	and.w	r3, r3, #7
 8001e62:	009b      	lsls	r3, r3, #2
 8001e64:	220f      	movs	r2, #15
 8001e66:	fa02 f303 	lsl.w	r3, r2, r3
 8001e6a:	43db      	mvns	r3, r3
 8001e6c:	693a      	ldr	r2, [r7, #16]
 8001e6e:	4013      	ands	r3, r2
 8001e70:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e72:	683b      	ldr	r3, [r7, #0]
 8001e74:	691a      	ldr	r2, [r3, #16]
 8001e76:	697b      	ldr	r3, [r7, #20]
 8001e78:	f003 0307 	and.w	r3, r3, #7
 8001e7c:	009b      	lsls	r3, r3, #2
 8001e7e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e82:	693a      	ldr	r2, [r7, #16]
 8001e84:	4313      	orrs	r3, r2
 8001e86:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e88:	697b      	ldr	r3, [r7, #20]
 8001e8a:	08da      	lsrs	r2, r3, #3
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3208      	adds	r2, #8
 8001e90:	6939      	ldr	r1, [r7, #16]
 8001e92:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	681b      	ldr	r3, [r3, #0]
 8001e9a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e9c:	697b      	ldr	r3, [r7, #20]
 8001e9e:	005b      	lsls	r3, r3, #1
 8001ea0:	2203      	movs	r2, #3
 8001ea2:	fa02 f303 	lsl.w	r3, r2, r3
 8001ea6:	43db      	mvns	r3, r3
 8001ea8:	693a      	ldr	r2, [r7, #16]
 8001eaa:	4013      	ands	r3, r2
 8001eac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001eae:	683b      	ldr	r3, [r7, #0]
 8001eb0:	685b      	ldr	r3, [r3, #4]
 8001eb2:	f003 0203 	and.w	r2, r3, #3
 8001eb6:	697b      	ldr	r3, [r7, #20]
 8001eb8:	005b      	lsls	r3, r3, #1
 8001eba:	fa02 f303 	lsl.w	r3, r2, r3
 8001ebe:	693a      	ldr	r2, [r7, #16]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	693a      	ldr	r2, [r7, #16]
 8001ec8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001eca:	683b      	ldr	r3, [r7, #0]
 8001ecc:	685b      	ldr	r3, [r3, #4]
 8001ece:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	f000 80a6 	beq.w	8002024 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed8:	4b5b      	ldr	r3, [pc, #364]	@ (8002048 <HAL_GPIO_Init+0x2e4>)
 8001eda:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001edc:	4a5a      	ldr	r2, [pc, #360]	@ (8002048 <HAL_GPIO_Init+0x2e4>)
 8001ede:	f043 0301 	orr.w	r3, r3, #1
 8001ee2:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ee4:	4b58      	ldr	r3, [pc, #352]	@ (8002048 <HAL_GPIO_Init+0x2e4>)
 8001ee6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ee8:	f003 0301 	and.w	r3, r3, #1
 8001eec:	60bb      	str	r3, [r7, #8]
 8001eee:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001ef0:	4a56      	ldr	r2, [pc, #344]	@ (800204c <HAL_GPIO_Init+0x2e8>)
 8001ef2:	697b      	ldr	r3, [r7, #20]
 8001ef4:	089b      	lsrs	r3, r3, #2
 8001ef6:	3302      	adds	r3, #2
 8001ef8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001efc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001efe:	697b      	ldr	r3, [r7, #20]
 8001f00:	f003 0303 	and.w	r3, r3, #3
 8001f04:	009b      	lsls	r3, r3, #2
 8001f06:	220f      	movs	r2, #15
 8001f08:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0c:	43db      	mvns	r3, r3
 8001f0e:	693a      	ldr	r2, [r7, #16]
 8001f10:	4013      	ands	r3, r2
 8001f12:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001f1a:	d01f      	beq.n	8001f5c <HAL_GPIO_Init+0x1f8>
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	4a4c      	ldr	r2, [pc, #304]	@ (8002050 <HAL_GPIO_Init+0x2ec>)
 8001f20:	4293      	cmp	r3, r2
 8001f22:	d019      	beq.n	8001f58 <HAL_GPIO_Init+0x1f4>
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	4a4b      	ldr	r2, [pc, #300]	@ (8002054 <HAL_GPIO_Init+0x2f0>)
 8001f28:	4293      	cmp	r3, r2
 8001f2a:	d013      	beq.n	8001f54 <HAL_GPIO_Init+0x1f0>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	4a4a      	ldr	r2, [pc, #296]	@ (8002058 <HAL_GPIO_Init+0x2f4>)
 8001f30:	4293      	cmp	r3, r2
 8001f32:	d00d      	beq.n	8001f50 <HAL_GPIO_Init+0x1ec>
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	4a49      	ldr	r2, [pc, #292]	@ (800205c <HAL_GPIO_Init+0x2f8>)
 8001f38:	4293      	cmp	r3, r2
 8001f3a:	d007      	beq.n	8001f4c <HAL_GPIO_Init+0x1e8>
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	4a48      	ldr	r2, [pc, #288]	@ (8002060 <HAL_GPIO_Init+0x2fc>)
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d101      	bne.n	8001f48 <HAL_GPIO_Init+0x1e4>
 8001f44:	2305      	movs	r3, #5
 8001f46:	e00a      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f48:	2306      	movs	r3, #6
 8001f4a:	e008      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f4c:	2304      	movs	r3, #4
 8001f4e:	e006      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f50:	2303      	movs	r3, #3
 8001f52:	e004      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f54:	2302      	movs	r3, #2
 8001f56:	e002      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f58:	2301      	movs	r3, #1
 8001f5a:	e000      	b.n	8001f5e <HAL_GPIO_Init+0x1fa>
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	697a      	ldr	r2, [r7, #20]
 8001f60:	f002 0203 	and.w	r2, r2, #3
 8001f64:	0092      	lsls	r2, r2, #2
 8001f66:	4093      	lsls	r3, r2
 8001f68:	693a      	ldr	r2, [r7, #16]
 8001f6a:	4313      	orrs	r3, r2
 8001f6c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001f6e:	4937      	ldr	r1, [pc, #220]	@ (800204c <HAL_GPIO_Init+0x2e8>)
 8001f70:	697b      	ldr	r3, [r7, #20]
 8001f72:	089b      	lsrs	r3, r3, #2
 8001f74:	3302      	adds	r3, #2
 8001f76:	693a      	ldr	r2, [r7, #16]
 8001f78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f7c:	4b39      	ldr	r3, [pc, #228]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f82:	68fb      	ldr	r3, [r7, #12]
 8001f84:	43db      	mvns	r3, r3
 8001f86:	693a      	ldr	r2, [r7, #16]
 8001f88:	4013      	ands	r3, r2
 8001f8a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f94:	2b00      	cmp	r3, #0
 8001f96:	d003      	beq.n	8001fa0 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f98:	693a      	ldr	r2, [r7, #16]
 8001f9a:	68fb      	ldr	r3, [r7, #12]
 8001f9c:	4313      	orrs	r3, r2
 8001f9e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001fa0:	4a30      	ldr	r2, [pc, #192]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001fa2:	693b      	ldr	r3, [r7, #16]
 8001fa4:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001fa8:	68db      	ldr	r3, [r3, #12]
 8001faa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fac:	68fb      	ldr	r3, [r7, #12]
 8001fae:	43db      	mvns	r3, r3
 8001fb0:	693a      	ldr	r2, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d003      	beq.n	8001fca <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001fc2:	693a      	ldr	r2, [r7, #16]
 8001fc4:	68fb      	ldr	r3, [r7, #12]
 8001fc6:	4313      	orrs	r3, r2
 8001fc8:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001fca:	4a26      	ldr	r2, [pc, #152]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001fcc:	693b      	ldr	r3, [r7, #16]
 8001fce:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001fd0:	4b24      	ldr	r3, [pc, #144]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001fd2:	685b      	ldr	r3, [r3, #4]
 8001fd4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	43db      	mvns	r3, r3
 8001fda:	693a      	ldr	r2, [r7, #16]
 8001fdc:	4013      	ands	r3, r2
 8001fde:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001fe0:	683b      	ldr	r3, [r7, #0]
 8001fe2:	685b      	ldr	r3, [r3, #4]
 8001fe4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d003      	beq.n	8001ff4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001fec:	693a      	ldr	r2, [r7, #16]
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	4313      	orrs	r3, r2
 8001ff2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001ff6:	693b      	ldr	r3, [r7, #16]
 8001ff8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001ffa:	4b1a      	ldr	r3, [pc, #104]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	43db      	mvns	r3, r3
 8002004:	693a      	ldr	r2, [r7, #16]
 8002006:	4013      	ands	r3, r2
 8002008:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800200a:	683b      	ldr	r3, [r7, #0]
 800200c:	685b      	ldr	r3, [r3, #4]
 800200e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002012:	2b00      	cmp	r3, #0
 8002014:	d003      	beq.n	800201e <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8002016:	693a      	ldr	r2, [r7, #16]
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	4313      	orrs	r3, r2
 800201c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800201e:	4a11      	ldr	r2, [pc, #68]	@ (8002064 <HAL_GPIO_Init+0x300>)
 8002020:	693b      	ldr	r3, [r7, #16]
 8002022:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002024:	697b      	ldr	r3, [r7, #20]
 8002026:	3301      	adds	r3, #1
 8002028:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	681a      	ldr	r2, [r3, #0]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	fa22 f303 	lsr.w	r3, r2, r3
 8002034:	2b00      	cmp	r3, #0
 8002036:	f47f ae9d 	bne.w	8001d74 <HAL_GPIO_Init+0x10>
  }
}
 800203a:	bf00      	nop
 800203c:	bf00      	nop
 800203e:	371c      	adds	r7, #28
 8002040:	46bd      	mov	sp, r7
 8002042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002046:	4770      	bx	lr
 8002048:	40021000 	.word	0x40021000
 800204c:	40010000 	.word	0x40010000
 8002050:	48000400 	.word	0x48000400
 8002054:	48000800 	.word	0x48000800
 8002058:	48000c00 	.word	0x48000c00
 800205c:	48001000 	.word	0x48001000
 8002060:	48001400 	.word	0x48001400
 8002064:	40010400 	.word	0x40010400

08002068 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002068:	b480      	push	{r7}
 800206a:	b083      	sub	sp, #12
 800206c:	af00      	add	r7, sp, #0
 800206e:	6078      	str	r0, [r7, #4]
 8002070:	460b      	mov	r3, r1
 8002072:	807b      	strh	r3, [r7, #2]
 8002074:	4613      	mov	r3, r2
 8002076:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002078:	787b      	ldrb	r3, [r7, #1]
 800207a:	2b00      	cmp	r3, #0
 800207c:	d003      	beq.n	8002086 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800207e:	887a      	ldrh	r2, [r7, #2]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002084:	e002      	b.n	800208c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002086:	887a      	ldrh	r2, [r7, #2]
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800208c:	bf00      	nop
 800208e:	370c      	adds	r7, #12
 8002090:	46bd      	mov	sp, r7
 8002092:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002096:	4770      	bx	lr

08002098 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002098:	b580      	push	{r7, lr}
 800209a:	b082      	sub	sp, #8
 800209c:	af00      	add	r7, sp, #0
 800209e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	2b00      	cmp	r3, #0
 80020a4:	d101      	bne.n	80020aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80020a6:	2301      	movs	r3, #1
 80020a8:	e08d      	b.n	80021c6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80020b0:	b2db      	uxtb	r3, r3
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d106      	bne.n	80020c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80020be:	6878      	ldr	r0, [r7, #4]
 80020c0:	f7ff fb82 	bl	80017c8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	2224      	movs	r2, #36	@ 0x24
 80020c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	681a      	ldr	r2, [r3, #0]
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f022 0201 	bic.w	r2, r2, #1
 80020da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685a      	ldr	r2, [r3, #4]
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80020e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	689a      	ldr	r2, [r3, #8]
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80020fa:	687b      	ldr	r3, [r7, #4]
 80020fc:	68db      	ldr	r3, [r3, #12]
 80020fe:	2b01      	cmp	r3, #1
 8002100:	d107      	bne.n	8002112 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	689a      	ldr	r2, [r3, #8]
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800210e:	609a      	str	r2, [r3, #8]
 8002110:	e006      	b.n	8002120 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8002112:	687b      	ldr	r3, [r7, #4]
 8002114:	689a      	ldr	r2, [r3, #8]
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800211e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	68db      	ldr	r3, [r3, #12]
 8002124:	2b02      	cmp	r3, #2
 8002126:	d108      	bne.n	800213a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	685a      	ldr	r2, [r3, #4]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002136:	605a      	str	r2, [r3, #4]
 8002138:	e007      	b.n	800214a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	685a      	ldr	r2, [r3, #4]
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002148:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	685b      	ldr	r3, [r3, #4]
 8002150:	687a      	ldr	r2, [r7, #4]
 8002152:	6812      	ldr	r2, [r2, #0]
 8002154:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002158:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800215c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	68da      	ldr	r2, [r3, #12]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800216c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	691a      	ldr	r2, [r3, #16]
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	695b      	ldr	r3, [r3, #20]
 8002176:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800217a:	687b      	ldr	r3, [r7, #4]
 800217c:	699b      	ldr	r3, [r3, #24]
 800217e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	681b      	ldr	r3, [r3, #0]
 8002184:	430a      	orrs	r2, r1
 8002186:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	69d9      	ldr	r1, [r3, #28]
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	6a1a      	ldr	r2, [r3, #32]
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	681b      	ldr	r3, [r3, #0]
 8002194:	430a      	orrs	r2, r1
 8002196:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	681a      	ldr	r2, [r3, #0]
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	681b      	ldr	r3, [r3, #0]
 80021a2:	f042 0201 	orr.w	r2, r2, #1
 80021a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	2200      	movs	r2, #0
 80021ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2220      	movs	r2, #32
 80021b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	2200      	movs	r2, #0
 80021ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	2200      	movs	r2, #0
 80021c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80021c4:	2300      	movs	r3, #0
}
 80021c6:	4618      	mov	r0, r3
 80021c8:	3708      	adds	r7, #8
 80021ca:	46bd      	mov	sp, r7
 80021cc:	bd80      	pop	{r7, pc}
	...

080021d0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b088      	sub	sp, #32
 80021d4:	af02      	add	r7, sp, #8
 80021d6:	60f8      	str	r0, [r7, #12]
 80021d8:	607a      	str	r2, [r7, #4]
 80021da:	461a      	mov	r2, r3
 80021dc:	460b      	mov	r3, r1
 80021de:	817b      	strh	r3, [r7, #10]
 80021e0:	4613      	mov	r3, r2
 80021e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80021e4:	68fb      	ldr	r3, [r7, #12]
 80021e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80021ea:	b2db      	uxtb	r3, r3
 80021ec:	2b20      	cmp	r3, #32
 80021ee:	f040 80fd 	bne.w	80023ec <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021f2:	68fb      	ldr	r3, [r7, #12]
 80021f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021f8:	2b01      	cmp	r3, #1
 80021fa:	d101      	bne.n	8002200 <HAL_I2C_Master_Transmit+0x30>
 80021fc:	2302      	movs	r3, #2
 80021fe:	e0f6      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
 8002200:	68fb      	ldr	r3, [r7, #12]
 8002202:	2201      	movs	r2, #1
 8002204:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002208:	f7ff fc9a 	bl	8001b40 <HAL_GetTick>
 800220c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800220e:	693b      	ldr	r3, [r7, #16]
 8002210:	9300      	str	r3, [sp, #0]
 8002212:	2319      	movs	r3, #25
 8002214:	2201      	movs	r2, #1
 8002216:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f000 f914 	bl	8002448 <I2C_WaitOnFlagUntilTimeout>
 8002220:	4603      	mov	r3, r0
 8002222:	2b00      	cmp	r3, #0
 8002224:	d001      	beq.n	800222a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8002226:	2301      	movs	r3, #1
 8002228:	e0e1      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	2221      	movs	r2, #33	@ 0x21
 800222e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	2210      	movs	r2, #16
 8002236:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800223a:	68fb      	ldr	r3, [r7, #12]
 800223c:	2200      	movs	r2, #0
 800223e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002240:	68fb      	ldr	r3, [r7, #12]
 8002242:	687a      	ldr	r2, [r7, #4]
 8002244:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	893a      	ldrh	r2, [r7, #8]
 800224a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	2200      	movs	r2, #0
 8002250:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002252:	68fb      	ldr	r3, [r7, #12]
 8002254:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002256:	b29b      	uxth	r3, r3
 8002258:	2bff      	cmp	r3, #255	@ 0xff
 800225a:	d906      	bls.n	800226a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800225c:	68fb      	ldr	r3, [r7, #12]
 800225e:	22ff      	movs	r2, #255	@ 0xff
 8002260:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002262:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002266:	617b      	str	r3, [r7, #20]
 8002268:	e007      	b.n	800227a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800226a:	68fb      	ldr	r3, [r7, #12]
 800226c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800226e:	b29a      	uxth	r2, r3
 8002270:	68fb      	ldr	r3, [r7, #12]
 8002272:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002274:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002278:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800227a:	68fb      	ldr	r3, [r7, #12]
 800227c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800227e:	2b00      	cmp	r3, #0
 8002280:	d024      	beq.n	80022cc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002282:	68fb      	ldr	r3, [r7, #12]
 8002284:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002286:	781a      	ldrb	r2, [r3, #0]
 8002288:	68fb      	ldr	r3, [r7, #12]
 800228a:	681b      	ldr	r3, [r3, #0]
 800228c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800228e:	68fb      	ldr	r3, [r7, #12]
 8002290:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002292:	1c5a      	adds	r2, r3, #1
 8002294:	68fb      	ldr	r3, [r7, #12]
 8002296:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8002298:	68fb      	ldr	r3, [r7, #12]
 800229a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800229c:	b29b      	uxth	r3, r3
 800229e:	3b01      	subs	r3, #1
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	68fb      	ldr	r3, [r7, #12]
 80022a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022a6:	68fb      	ldr	r3, [r7, #12]
 80022a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022aa:	3b01      	subs	r3, #1
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	68fb      	ldr	r3, [r7, #12]
 80022b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80022b2:	68fb      	ldr	r3, [r7, #12]
 80022b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022b6:	b2db      	uxtb	r3, r3
 80022b8:	3301      	adds	r3, #1
 80022ba:	b2da      	uxtb	r2, r3
 80022bc:	8979      	ldrh	r1, [r7, #10]
 80022be:	4b4e      	ldr	r3, [pc, #312]	@ (80023f8 <HAL_I2C_Master_Transmit+0x228>)
 80022c0:	9300      	str	r3, [sp, #0]
 80022c2:	697b      	ldr	r3, [r7, #20]
 80022c4:	68f8      	ldr	r0, [r7, #12]
 80022c6:	f000 fa83 	bl	80027d0 <I2C_TransferConfig>
 80022ca:	e066      	b.n	800239a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022d0:	b2da      	uxtb	r2, r3
 80022d2:	8979      	ldrh	r1, [r7, #10]
 80022d4:	4b48      	ldr	r3, [pc, #288]	@ (80023f8 <HAL_I2C_Master_Transmit+0x228>)
 80022d6:	9300      	str	r3, [sp, #0]
 80022d8:	697b      	ldr	r3, [r7, #20]
 80022da:	68f8      	ldr	r0, [r7, #12]
 80022dc:	f000 fa78 	bl	80027d0 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80022e0:	e05b      	b.n	800239a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80022e2:	693a      	ldr	r2, [r7, #16]
 80022e4:	6a39      	ldr	r1, [r7, #32]
 80022e6:	68f8      	ldr	r0, [r7, #12]
 80022e8:	f000 f907 	bl	80024fa <I2C_WaitOnTXISFlagUntilTimeout>
 80022ec:	4603      	mov	r3, r0
 80022ee:	2b00      	cmp	r3, #0
 80022f0:	d001      	beq.n	80022f6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80022f2:	2301      	movs	r3, #1
 80022f4:	e07b      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022fa:	781a      	ldrb	r2, [r3, #0]
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002302:	68fb      	ldr	r3, [r7, #12]
 8002304:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002306:	1c5a      	adds	r2, r3, #1
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800230c:	68fb      	ldr	r3, [r7, #12]
 800230e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002310:	b29b      	uxth	r3, r3
 8002312:	3b01      	subs	r3, #1
 8002314:	b29a      	uxth	r2, r3
 8002316:	68fb      	ldr	r3, [r7, #12]
 8002318:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800231a:	68fb      	ldr	r3, [r7, #12]
 800231c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800231e:	3b01      	subs	r3, #1
 8002320:	b29a      	uxth	r2, r3
 8002322:	68fb      	ldr	r3, [r7, #12]
 8002324:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002326:	68fb      	ldr	r3, [r7, #12]
 8002328:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800232a:	b29b      	uxth	r3, r3
 800232c:	2b00      	cmp	r3, #0
 800232e:	d034      	beq.n	800239a <HAL_I2C_Master_Transmit+0x1ca>
 8002330:	68fb      	ldr	r3, [r7, #12]
 8002332:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002334:	2b00      	cmp	r3, #0
 8002336:	d130      	bne.n	800239a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002338:	693b      	ldr	r3, [r7, #16]
 800233a:	9300      	str	r3, [sp, #0]
 800233c:	6a3b      	ldr	r3, [r7, #32]
 800233e:	2200      	movs	r2, #0
 8002340:	2180      	movs	r1, #128	@ 0x80
 8002342:	68f8      	ldr	r0, [r7, #12]
 8002344:	f000 f880 	bl	8002448 <I2C_WaitOnFlagUntilTimeout>
 8002348:	4603      	mov	r3, r0
 800234a:	2b00      	cmp	r3, #0
 800234c:	d001      	beq.n	8002352 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800234e:	2301      	movs	r3, #1
 8002350:	e04d      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002352:	68fb      	ldr	r3, [r7, #12]
 8002354:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002356:	b29b      	uxth	r3, r3
 8002358:	2bff      	cmp	r3, #255	@ 0xff
 800235a:	d90e      	bls.n	800237a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800235c:	68fb      	ldr	r3, [r7, #12]
 800235e:	22ff      	movs	r2, #255	@ 0xff
 8002360:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002366:	b2da      	uxtb	r2, r3
 8002368:	8979      	ldrh	r1, [r7, #10]
 800236a:	2300      	movs	r3, #0
 800236c:	9300      	str	r3, [sp, #0]
 800236e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002372:	68f8      	ldr	r0, [r7, #12]
 8002374:	f000 fa2c 	bl	80027d0 <I2C_TransferConfig>
 8002378:	e00f      	b.n	800239a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800237e:	b29a      	uxth	r2, r3
 8002380:	68fb      	ldr	r3, [r7, #12]
 8002382:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002388:	b2da      	uxtb	r2, r3
 800238a:	8979      	ldrh	r1, [r7, #10]
 800238c:	2300      	movs	r3, #0
 800238e:	9300      	str	r3, [sp, #0]
 8002390:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002394:	68f8      	ldr	r0, [r7, #12]
 8002396:	f000 fa1b 	bl	80027d0 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800239a:	68fb      	ldr	r3, [r7, #12]
 800239c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800239e:	b29b      	uxth	r3, r3
 80023a0:	2b00      	cmp	r3, #0
 80023a2:	d19e      	bne.n	80022e2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80023a4:	693a      	ldr	r2, [r7, #16]
 80023a6:	6a39      	ldr	r1, [r7, #32]
 80023a8:	68f8      	ldr	r0, [r7, #12]
 80023aa:	f000 f8ed 	bl	8002588 <I2C_WaitOnSTOPFlagUntilTimeout>
 80023ae:	4603      	mov	r3, r0
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d001      	beq.n	80023b8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80023b4:	2301      	movs	r3, #1
 80023b6:	e01a      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	2220      	movs	r2, #32
 80023be:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	6859      	ldr	r1, [r3, #4]
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681a      	ldr	r2, [r3, #0]
 80023ca:	4b0c      	ldr	r3, [pc, #48]	@ (80023fc <HAL_I2C_Master_Transmit+0x22c>)
 80023cc:	400b      	ands	r3, r1
 80023ce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80023d0:	68fb      	ldr	r3, [r7, #12]
 80023d2:	2220      	movs	r2, #32
 80023d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	2200      	movs	r2, #0
 80023dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80023e0:	68fb      	ldr	r3, [r7, #12]
 80023e2:	2200      	movs	r2, #0
 80023e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80023e8:	2300      	movs	r3, #0
 80023ea:	e000      	b.n	80023ee <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80023ec:	2302      	movs	r3, #2
  }
}
 80023ee:	4618      	mov	r0, r3
 80023f0:	3718      	adds	r7, #24
 80023f2:	46bd      	mov	sp, r7
 80023f4:	bd80      	pop	{r7, pc}
 80023f6:	bf00      	nop
 80023f8:	80002000 	.word	0x80002000
 80023fc:	fe00e800 	.word	0xfe00e800

08002400 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002400:	b480      	push	{r7}
 8002402:	b083      	sub	sp, #12
 8002404:	af00      	add	r7, sp, #0
 8002406:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	699b      	ldr	r3, [r3, #24]
 800240e:	f003 0302 	and.w	r3, r3, #2
 8002412:	2b02      	cmp	r3, #2
 8002414:	d103      	bne.n	800241e <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	2200      	movs	r2, #0
 800241c:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	699b      	ldr	r3, [r3, #24]
 8002424:	f003 0301 	and.w	r3, r3, #1
 8002428:	2b01      	cmp	r3, #1
 800242a:	d007      	beq.n	800243c <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	681b      	ldr	r3, [r3, #0]
 8002430:	699a      	ldr	r2, [r3, #24]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f042 0201 	orr.w	r2, r2, #1
 800243a:	619a      	str	r2, [r3, #24]
  }
}
 800243c:	bf00      	nop
 800243e:	370c      	adds	r7, #12
 8002440:	46bd      	mov	sp, r7
 8002442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002446:	4770      	bx	lr

08002448 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	b084      	sub	sp, #16
 800244c:	af00      	add	r7, sp, #0
 800244e:	60f8      	str	r0, [r7, #12]
 8002450:	60b9      	str	r1, [r7, #8]
 8002452:	603b      	str	r3, [r7, #0]
 8002454:	4613      	mov	r3, r2
 8002456:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002458:	e03b      	b.n	80024d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800245a:	69ba      	ldr	r2, [r7, #24]
 800245c:	6839      	ldr	r1, [r7, #0]
 800245e:	68f8      	ldr	r0, [r7, #12]
 8002460:	f000 f8d6 	bl	8002610 <I2C_IsErrorOccurred>
 8002464:	4603      	mov	r3, r0
 8002466:	2b00      	cmp	r3, #0
 8002468:	d001      	beq.n	800246e <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800246a:	2301      	movs	r3, #1
 800246c:	e041      	b.n	80024f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800246e:	683b      	ldr	r3, [r7, #0]
 8002470:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002474:	d02d      	beq.n	80024d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002476:	f7ff fb63 	bl	8001b40 <HAL_GetTick>
 800247a:	4602      	mov	r2, r0
 800247c:	69bb      	ldr	r3, [r7, #24]
 800247e:	1ad3      	subs	r3, r2, r3
 8002480:	683a      	ldr	r2, [r7, #0]
 8002482:	429a      	cmp	r2, r3
 8002484:	d302      	bcc.n	800248c <I2C_WaitOnFlagUntilTimeout+0x44>
 8002486:	683b      	ldr	r3, [r7, #0]
 8002488:	2b00      	cmp	r3, #0
 800248a:	d122      	bne.n	80024d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	699a      	ldr	r2, [r3, #24]
 8002492:	68bb      	ldr	r3, [r7, #8]
 8002494:	4013      	ands	r3, r2
 8002496:	68ba      	ldr	r2, [r7, #8]
 8002498:	429a      	cmp	r2, r3
 800249a:	bf0c      	ite	eq
 800249c:	2301      	moveq	r3, #1
 800249e:	2300      	movne	r3, #0
 80024a0:	b2db      	uxtb	r3, r3
 80024a2:	461a      	mov	r2, r3
 80024a4:	79fb      	ldrb	r3, [r7, #7]
 80024a6:	429a      	cmp	r2, r3
 80024a8:	d113      	bne.n	80024d2 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80024aa:	68fb      	ldr	r3, [r7, #12]
 80024ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024ae:	f043 0220 	orr.w	r2, r3, #32
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	2220      	movs	r2, #32
 80024ba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80024be:	68fb      	ldr	r3, [r7, #12]
 80024c0:	2200      	movs	r2, #0
 80024c2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	2200      	movs	r2, #0
 80024ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80024ce:	2301      	movs	r3, #1
 80024d0:	e00f      	b.n	80024f2 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	699a      	ldr	r2, [r3, #24]
 80024d8:	68bb      	ldr	r3, [r7, #8]
 80024da:	4013      	ands	r3, r2
 80024dc:	68ba      	ldr	r2, [r7, #8]
 80024de:	429a      	cmp	r2, r3
 80024e0:	bf0c      	ite	eq
 80024e2:	2301      	moveq	r3, #1
 80024e4:	2300      	movne	r3, #0
 80024e6:	b2db      	uxtb	r3, r3
 80024e8:	461a      	mov	r2, r3
 80024ea:	79fb      	ldrb	r3, [r7, #7]
 80024ec:	429a      	cmp	r2, r3
 80024ee:	d0b4      	beq.n	800245a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3710      	adds	r7, #16
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	60f8      	str	r0, [r7, #12]
 8002502:	60b9      	str	r1, [r7, #8]
 8002504:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002506:	e033      	b.n	8002570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002508:	687a      	ldr	r2, [r7, #4]
 800250a:	68b9      	ldr	r1, [r7, #8]
 800250c:	68f8      	ldr	r0, [r7, #12]
 800250e:	f000 f87f 	bl	8002610 <I2C_IsErrorOccurred>
 8002512:	4603      	mov	r3, r0
 8002514:	2b00      	cmp	r3, #0
 8002516:	d001      	beq.n	800251c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002518:	2301      	movs	r3, #1
 800251a:	e031      	b.n	8002580 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800251c:	68bb      	ldr	r3, [r7, #8]
 800251e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8002522:	d025      	beq.n	8002570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002524:	f7ff fb0c 	bl	8001b40 <HAL_GetTick>
 8002528:	4602      	mov	r2, r0
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	1ad3      	subs	r3, r2, r3
 800252e:	68ba      	ldr	r2, [r7, #8]
 8002530:	429a      	cmp	r2, r3
 8002532:	d302      	bcc.n	800253a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d11a      	bne.n	8002570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 800253a:	68fb      	ldr	r3, [r7, #12]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	699b      	ldr	r3, [r3, #24]
 8002540:	f003 0302 	and.w	r3, r3, #2
 8002544:	2b02      	cmp	r3, #2
 8002546:	d013      	beq.n	8002570 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800254c:	f043 0220 	orr.w	r2, r3, #32
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002554:	68fb      	ldr	r3, [r7, #12]
 8002556:	2220      	movs	r2, #32
 8002558:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	2200      	movs	r2, #0
 8002560:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	2200      	movs	r2, #0
 8002568:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800256c:	2301      	movs	r3, #1
 800256e:	e007      	b.n	8002580 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002570:	68fb      	ldr	r3, [r7, #12]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	699b      	ldr	r3, [r3, #24]
 8002576:	f003 0302 	and.w	r3, r3, #2
 800257a:	2b02      	cmp	r3, #2
 800257c:	d1c4      	bne.n	8002508 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800257e:	2300      	movs	r3, #0
}
 8002580:	4618      	mov	r0, r3
 8002582:	3710      	adds	r7, #16
 8002584:	46bd      	mov	sp, r7
 8002586:	bd80      	pop	{r7, pc}

08002588 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002588:	b580      	push	{r7, lr}
 800258a:	b084      	sub	sp, #16
 800258c:	af00      	add	r7, sp, #0
 800258e:	60f8      	str	r0, [r7, #12]
 8002590:	60b9      	str	r1, [r7, #8]
 8002592:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002594:	e02f      	b.n	80025f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002596:	687a      	ldr	r2, [r7, #4]
 8002598:	68b9      	ldr	r1, [r7, #8]
 800259a:	68f8      	ldr	r0, [r7, #12]
 800259c:	f000 f838 	bl	8002610 <I2C_IsErrorOccurred>
 80025a0:	4603      	mov	r3, r0
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d001      	beq.n	80025aa <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80025a6:	2301      	movs	r3, #1
 80025a8:	e02d      	b.n	8002606 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80025aa:	f7ff fac9 	bl	8001b40 <HAL_GetTick>
 80025ae:	4602      	mov	r2, r0
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	1ad3      	subs	r3, r2, r3
 80025b4:	68ba      	ldr	r2, [r7, #8]
 80025b6:	429a      	cmp	r2, r3
 80025b8:	d302      	bcc.n	80025c0 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80025ba:	68bb      	ldr	r3, [r7, #8]
 80025bc:	2b00      	cmp	r3, #0
 80025be:	d11a      	bne.n	80025f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80025c0:	68fb      	ldr	r3, [r7, #12]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	699b      	ldr	r3, [r3, #24]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b20      	cmp	r3, #32
 80025cc:	d013      	beq.n	80025f6 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025d2:	f043 0220 	orr.w	r2, r3, #32
 80025d6:	68fb      	ldr	r3, [r7, #12]
 80025d8:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	2220      	movs	r2, #32
 80025de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	2200      	movs	r2, #0
 80025e6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2200      	movs	r2, #0
 80025ee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80025f2:	2301      	movs	r3, #1
 80025f4:	e007      	b.n	8002606 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	699b      	ldr	r3, [r3, #24]
 80025fc:	f003 0320 	and.w	r3, r3, #32
 8002600:	2b20      	cmp	r3, #32
 8002602:	d1c8      	bne.n	8002596 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002604:	2300      	movs	r3, #0
}
 8002606:	4618      	mov	r0, r3
 8002608:	3710      	adds	r7, #16
 800260a:	46bd      	mov	sp, r7
 800260c:	bd80      	pop	{r7, pc}
	...

08002610 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002610:	b580      	push	{r7, lr}
 8002612:	b08a      	sub	sp, #40	@ 0x28
 8002614:	af00      	add	r7, sp, #0
 8002616:	60f8      	str	r0, [r7, #12]
 8002618:	60b9      	str	r1, [r7, #8]
 800261a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800261c:	2300      	movs	r3, #0
 800261e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	681b      	ldr	r3, [r3, #0]
 8002626:	699b      	ldr	r3, [r3, #24]
 8002628:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 800262a:	2300      	movs	r3, #0
 800262c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 800262e:	687b      	ldr	r3, [r7, #4]
 8002630:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002632:	69bb      	ldr	r3, [r7, #24]
 8002634:	f003 0310 	and.w	r3, r3, #16
 8002638:	2b00      	cmp	r3, #0
 800263a:	d068      	beq.n	800270e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	681b      	ldr	r3, [r3, #0]
 8002640:	2210      	movs	r2, #16
 8002642:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002644:	e049      	b.n	80026da <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002646:	68bb      	ldr	r3, [r7, #8]
 8002648:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800264c:	d045      	beq.n	80026da <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800264e:	f7ff fa77 	bl	8001b40 <HAL_GetTick>
 8002652:	4602      	mov	r2, r0
 8002654:	69fb      	ldr	r3, [r7, #28]
 8002656:	1ad3      	subs	r3, r2, r3
 8002658:	68ba      	ldr	r2, [r7, #8]
 800265a:	429a      	cmp	r2, r3
 800265c:	d302      	bcc.n	8002664 <I2C_IsErrorOccurred+0x54>
 800265e:	68bb      	ldr	r3, [r7, #8]
 8002660:	2b00      	cmp	r3, #0
 8002662:	d13a      	bne.n	80026da <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002664:	68fb      	ldr	r3, [r7, #12]
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	685b      	ldr	r3, [r3, #4]
 800266a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800266e:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002670:	68fb      	ldr	r3, [r7, #12]
 8002672:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002676:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	699b      	ldr	r3, [r3, #24]
 800267e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002682:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002686:	d121      	bne.n	80026cc <I2C_IsErrorOccurred+0xbc>
 8002688:	697b      	ldr	r3, [r7, #20]
 800268a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800268e:	d01d      	beq.n	80026cc <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002690:	7cfb      	ldrb	r3, [r7, #19]
 8002692:	2b20      	cmp	r3, #32
 8002694:	d01a      	beq.n	80026cc <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685a      	ldr	r2, [r3, #4]
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80026a4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80026a6:	f7ff fa4b 	bl	8001b40 <HAL_GetTick>
 80026aa:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026ac:	e00e      	b.n	80026cc <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80026ae:	f7ff fa47 	bl	8001b40 <HAL_GetTick>
 80026b2:	4602      	mov	r2, r0
 80026b4:	69fb      	ldr	r3, [r7, #28]
 80026b6:	1ad3      	subs	r3, r2, r3
 80026b8:	2b19      	cmp	r3, #25
 80026ba:	d907      	bls.n	80026cc <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80026bc:	6a3b      	ldr	r3, [r7, #32]
 80026be:	f043 0320 	orr.w	r3, r3, #32
 80026c2:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80026c4:	2301      	movs	r3, #1
 80026c6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80026ca:	e006      	b.n	80026da <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	699b      	ldr	r3, [r3, #24]
 80026d2:	f003 0320 	and.w	r3, r3, #32
 80026d6:	2b20      	cmp	r3, #32
 80026d8:	d1e9      	bne.n	80026ae <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	699b      	ldr	r3, [r3, #24]
 80026e0:	f003 0320 	and.w	r3, r3, #32
 80026e4:	2b20      	cmp	r3, #32
 80026e6:	d003      	beq.n	80026f0 <I2C_IsErrorOccurred+0xe0>
 80026e8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d0aa      	beq.n	8002646 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80026f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80026f4:	2b00      	cmp	r3, #0
 80026f6:	d103      	bne.n	8002700 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80026f8:	68fb      	ldr	r3, [r7, #12]
 80026fa:	681b      	ldr	r3, [r3, #0]
 80026fc:	2220      	movs	r2, #32
 80026fe:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002700:	6a3b      	ldr	r3, [r7, #32]
 8002702:	f043 0304 	orr.w	r3, r3, #4
 8002706:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002708:	2301      	movs	r3, #1
 800270a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	699b      	ldr	r3, [r3, #24]
 8002714:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002716:	69bb      	ldr	r3, [r7, #24]
 8002718:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800271c:	2b00      	cmp	r3, #0
 800271e:	d00b      	beq.n	8002738 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002720:	6a3b      	ldr	r3, [r7, #32]
 8002722:	f043 0301 	orr.w	r3, r3, #1
 8002726:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002730:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002732:	2301      	movs	r3, #1
 8002734:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002738:	69bb      	ldr	r3, [r7, #24]
 800273a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800273e:	2b00      	cmp	r3, #0
 8002740:	d00b      	beq.n	800275a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002742:	6a3b      	ldr	r3, [r7, #32]
 8002744:	f043 0308 	orr.w	r3, r3, #8
 8002748:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002752:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002754:	2301      	movs	r3, #1
 8002756:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800275a:	69bb      	ldr	r3, [r7, #24]
 800275c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002760:	2b00      	cmp	r3, #0
 8002762:	d00b      	beq.n	800277c <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002764:	6a3b      	ldr	r3, [r7, #32]
 8002766:	f043 0302 	orr.w	r3, r3, #2
 800276a:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002774:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002776:	2301      	movs	r3, #1
 8002778:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 800277c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002780:	2b00      	cmp	r3, #0
 8002782:	d01c      	beq.n	80027be <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002784:	68f8      	ldr	r0, [r7, #12]
 8002786:	f7ff fe3b 	bl	8002400 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	6859      	ldr	r1, [r3, #4]
 8002790:	68fb      	ldr	r3, [r7, #12]
 8002792:	681a      	ldr	r2, [r3, #0]
 8002794:	4b0d      	ldr	r3, [pc, #52]	@ (80027cc <I2C_IsErrorOccurred+0x1bc>)
 8002796:	400b      	ands	r3, r1
 8002798:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800279e:	6a3b      	ldr	r3, [r7, #32]
 80027a0:	431a      	orrs	r2, r3
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	2220      	movs	r2, #32
 80027aa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80027ae:	68fb      	ldr	r3, [r7, #12]
 80027b0:	2200      	movs	r2, #0
 80027b2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	2200      	movs	r2, #0
 80027ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80027be:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80027c2:	4618      	mov	r0, r3
 80027c4:	3728      	adds	r7, #40	@ 0x28
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	fe00e800 	.word	0xfe00e800

080027d0 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b087      	sub	sp, #28
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	60f8      	str	r0, [r7, #12]
 80027d8:	607b      	str	r3, [r7, #4]
 80027da:	460b      	mov	r3, r1
 80027dc:	817b      	strh	r3, [r7, #10]
 80027de:	4613      	mov	r3, r2
 80027e0:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027e2:	897b      	ldrh	r3, [r7, #10]
 80027e4:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027e8:	7a7b      	ldrb	r3, [r7, #9]
 80027ea:	041b      	lsls	r3, r3, #16
 80027ec:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027f0:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80027f6:	6a3b      	ldr	r3, [r7, #32]
 80027f8:	4313      	orrs	r3, r2
 80027fa:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80027fe:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002800:	68fb      	ldr	r3, [r7, #12]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	685a      	ldr	r2, [r3, #4]
 8002806:	6a3b      	ldr	r3, [r7, #32]
 8002808:	0d5b      	lsrs	r3, r3, #21
 800280a:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 800280e:	4b08      	ldr	r3, [pc, #32]	@ (8002830 <I2C_TransferConfig+0x60>)
 8002810:	430b      	orrs	r3, r1
 8002812:	43db      	mvns	r3, r3
 8002814:	ea02 0103 	and.w	r1, r2, r3
 8002818:	68fb      	ldr	r3, [r7, #12]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	697a      	ldr	r2, [r7, #20]
 800281e:	430a      	orrs	r2, r1
 8002820:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002822:	bf00      	nop
 8002824:	371c      	adds	r7, #28
 8002826:	46bd      	mov	sp, r7
 8002828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800282c:	4770      	bx	lr
 800282e:	bf00      	nop
 8002830:	03ff63ff 	.word	0x03ff63ff

08002834 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002834:	b480      	push	{r7}
 8002836:	b083      	sub	sp, #12
 8002838:	af00      	add	r7, sp, #0
 800283a:	6078      	str	r0, [r7, #4]
 800283c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800283e:	687b      	ldr	r3, [r7, #4]
 8002840:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002844:	b2db      	uxtb	r3, r3
 8002846:	2b20      	cmp	r3, #32
 8002848:	d138      	bne.n	80028bc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002854:	2302      	movs	r3, #2
 8002856:	e032      	b.n	80028be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	2201      	movs	r2, #1
 800285c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	2224      	movs	r2, #36	@ 0x24
 8002864:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	681a      	ldr	r2, [r3, #0]
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	f022 0201 	bic.w	r2, r2, #1
 8002876:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	681b      	ldr	r3, [r3, #0]
 800287c:	681a      	ldr	r2, [r3, #0]
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002886:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	6819      	ldr	r1, [r3, #0]
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	683a      	ldr	r2, [r7, #0]
 8002894:	430a      	orrs	r2, r1
 8002896:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	f042 0201 	orr.w	r2, r2, #1
 80028a6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	2220      	movs	r2, #32
 80028ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	2200      	movs	r2, #0
 80028b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80028b8:	2300      	movs	r3, #0
 80028ba:	e000      	b.n	80028be <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80028bc:	2302      	movs	r3, #2
  }
}
 80028be:	4618      	mov	r0, r3
 80028c0:	370c      	adds	r7, #12
 80028c2:	46bd      	mov	sp, r7
 80028c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c8:	4770      	bx	lr

080028ca <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80028ca:	b480      	push	{r7}
 80028cc:	b085      	sub	sp, #20
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
 80028d2:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80028da:	b2db      	uxtb	r3, r3
 80028dc:	2b20      	cmp	r3, #32
 80028de:	d139      	bne.n	8002954 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028e6:	2b01      	cmp	r3, #1
 80028e8:	d101      	bne.n	80028ee <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80028ea:	2302      	movs	r3, #2
 80028ec:	e033      	b.n	8002956 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	2224      	movs	r2, #36	@ 0x24
 80028fa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	681b      	ldr	r3, [r3, #0]
 8002902:	681a      	ldr	r2, [r3, #0]
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	681b      	ldr	r3, [r3, #0]
 8002908:	f022 0201 	bic.w	r2, r2, #1
 800290c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800290e:	687b      	ldr	r3, [r7, #4]
 8002910:	681b      	ldr	r3, [r3, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800291c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	021b      	lsls	r3, r3, #8
 8002922:	68fa      	ldr	r2, [r7, #12]
 8002924:	4313      	orrs	r3, r2
 8002926:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	68fa      	ldr	r2, [r7, #12]
 800292e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	681b      	ldr	r3, [r3, #0]
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	f042 0201 	orr.w	r2, r2, #1
 800293e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	2220      	movs	r2, #32
 8002944:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	2200      	movs	r2, #0
 800294c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002950:	2300      	movs	r3, #0
 8002952:	e000      	b.n	8002956 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002954:	2302      	movs	r3, #2
  }
}
 8002956:	4618      	mov	r0, r3
 8002958:	3714      	adds	r7, #20
 800295a:	46bd      	mov	sp, r7
 800295c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002960:	4770      	bx	lr
	...

08002964 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002964:	b480      	push	{r7}
 8002966:	b085      	sub	sp, #20
 8002968:	af00      	add	r7, sp, #0
 800296a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2b00      	cmp	r3, #0
 8002970:	d141      	bne.n	80029f6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002972:	4b4b      	ldr	r3, [pc, #300]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800297a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800297e:	d131      	bne.n	80029e4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002980:	4b47      	ldr	r3, [pc, #284]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002982:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002986:	4a46      	ldr	r2, [pc, #280]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002988:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800298c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002990:	4b43      	ldr	r3, [pc, #268]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002998:	4a41      	ldr	r2, [pc, #260]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800299a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800299e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80029a0:	4b40      	ldr	r3, [pc, #256]	@ (8002aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80029a2:	681b      	ldr	r3, [r3, #0]
 80029a4:	2232      	movs	r2, #50	@ 0x32
 80029a6:	fb02 f303 	mul.w	r3, r2, r3
 80029aa:	4a3f      	ldr	r2, [pc, #252]	@ (8002aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80029ac:	fba2 2303 	umull	r2, r3, r2, r3
 80029b0:	0c9b      	lsrs	r3, r3, #18
 80029b2:	3301      	adds	r3, #1
 80029b4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029b6:	e002      	b.n	80029be <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	3b01      	subs	r3, #1
 80029bc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80029be:	4b38      	ldr	r3, [pc, #224]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029c0:	695b      	ldr	r3, [r3, #20]
 80029c2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029c6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029ca:	d102      	bne.n	80029d2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d1f2      	bne.n	80029b8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029d2:	4b33      	ldr	r3, [pc, #204]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029d4:	695b      	ldr	r3, [r3, #20]
 80029d6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80029da:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80029de:	d158      	bne.n	8002a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80029e0:	2303      	movs	r3, #3
 80029e2:	e057      	b.n	8002a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80029e4:	4b2e      	ldr	r3, [pc, #184]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80029ea:	4a2d      	ldr	r2, [pc, #180]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80029ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80029f0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80029f4:	e04d      	b.n	8002a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80029fc:	d141      	bne.n	8002a82 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80029fe:	4b28      	ldr	r3, [pc, #160]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002a06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a0a:	d131      	bne.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a0c:	4b24      	ldr	r3, [pc, #144]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a0e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a12:	4a23      	ldr	r2, [pc, #140]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a14:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a18:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a1c:	4b20      	ldr	r3, [pc, #128]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a24:	4a1e      	ldr	r2, [pc, #120]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a26:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002a2a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8002aa4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	2232      	movs	r2, #50	@ 0x32
 8002a32:	fb02 f303 	mul.w	r3, r2, r3
 8002a36:	4a1c      	ldr	r2, [pc, #112]	@ (8002aa8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002a38:	fba2 2303 	umull	r2, r3, r2, r3
 8002a3c:	0c9b      	lsrs	r3, r3, #18
 8002a3e:	3301      	adds	r3, #1
 8002a40:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a42:	e002      	b.n	8002a4a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002a44:	68fb      	ldr	r3, [r7, #12]
 8002a46:	3b01      	subs	r3, #1
 8002a48:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a4a:	4b15      	ldr	r3, [pc, #84]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a4c:	695b      	ldr	r3, [r3, #20]
 8002a4e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a52:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a56:	d102      	bne.n	8002a5e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d1f2      	bne.n	8002a44 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a5e:	4b10      	ldr	r3, [pc, #64]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a60:	695b      	ldr	r3, [r3, #20]
 8002a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002a66:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002a6a:	d112      	bne.n	8002a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002a6c:	2303      	movs	r3, #3
 8002a6e:	e011      	b.n	8002a94 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002a70:	4b0b      	ldr	r3, [pc, #44]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a72:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002a76:	4a0a      	ldr	r2, [pc, #40]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a78:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002a7c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002a80:	e007      	b.n	8002a92 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002a82:	4b07      	ldr	r3, [pc, #28]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a84:	681b      	ldr	r3, [r3, #0]
 8002a86:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002a8a:	4a05      	ldr	r2, [pc, #20]	@ (8002aa0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002a8c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002a90:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002a92:	2300      	movs	r3, #0
}
 8002a94:	4618      	mov	r0, r3
 8002a96:	3714      	adds	r7, #20
 8002a98:	46bd      	mov	sp, r7
 8002a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9e:	4770      	bx	lr
 8002aa0:	40007000 	.word	0x40007000
 8002aa4:	20000000 	.word	0x20000000
 8002aa8:	431bde83 	.word	0x431bde83

08002aac <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002ab0:	4b05      	ldr	r3, [pc, #20]	@ (8002ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ab2:	689b      	ldr	r3, [r3, #8]
 8002ab4:	4a04      	ldr	r2, [pc, #16]	@ (8002ac8 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002ab6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aba:	6093      	str	r3, [r2, #8]
}
 8002abc:	bf00      	nop
 8002abe:	46bd      	mov	sp, r7
 8002ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac4:	4770      	bx	lr
 8002ac6:	bf00      	nop
 8002ac8:	40007000 	.word	0x40007000

08002acc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002acc:	b580      	push	{r7, lr}
 8002ace:	b088      	sub	sp, #32
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	d101      	bne.n	8002ade <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ada:	2301      	movs	r3, #1
 8002adc:	e2fe      	b.n	80030dc <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	f003 0301 	and.w	r3, r3, #1
 8002ae6:	2b00      	cmp	r3, #0
 8002ae8:	d075      	beq.n	8002bd6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002aea:	4b97      	ldr	r3, [pc, #604]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002aec:	689b      	ldr	r3, [r3, #8]
 8002aee:	f003 030c 	and.w	r3, r3, #12
 8002af2:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002af4:	4b94      	ldr	r3, [pc, #592]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002af6:	68db      	ldr	r3, [r3, #12]
 8002af8:	f003 0303 	and.w	r3, r3, #3
 8002afc:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002afe:	69bb      	ldr	r3, [r7, #24]
 8002b00:	2b0c      	cmp	r3, #12
 8002b02:	d102      	bne.n	8002b0a <HAL_RCC_OscConfig+0x3e>
 8002b04:	697b      	ldr	r3, [r7, #20]
 8002b06:	2b03      	cmp	r3, #3
 8002b08:	d002      	beq.n	8002b10 <HAL_RCC_OscConfig+0x44>
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	2b08      	cmp	r3, #8
 8002b0e:	d10b      	bne.n	8002b28 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b10:	4b8d      	ldr	r3, [pc, #564]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d05b      	beq.n	8002bd4 <HAL_RCC_OscConfig+0x108>
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	d157      	bne.n	8002bd4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002b24:	2301      	movs	r3, #1
 8002b26:	e2d9      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	685b      	ldr	r3, [r3, #4]
 8002b2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002b30:	d106      	bne.n	8002b40 <HAL_RCC_OscConfig+0x74>
 8002b32:	4b85      	ldr	r3, [pc, #532]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a84      	ldr	r2, [pc, #528]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b38:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b3c:	6013      	str	r3, [r2, #0]
 8002b3e:	e01d      	b.n	8002b7c <HAL_RCC_OscConfig+0xb0>
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	685b      	ldr	r3, [r3, #4]
 8002b44:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002b48:	d10c      	bne.n	8002b64 <HAL_RCC_OscConfig+0x98>
 8002b4a:	4b7f      	ldr	r3, [pc, #508]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	4a7e      	ldr	r2, [pc, #504]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b50:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002b54:	6013      	str	r3, [r2, #0]
 8002b56:	4b7c      	ldr	r3, [pc, #496]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	4a7b      	ldr	r2, [pc, #492]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b5c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b60:	6013      	str	r3, [r2, #0]
 8002b62:	e00b      	b.n	8002b7c <HAL_RCC_OscConfig+0xb0>
 8002b64:	4b78      	ldr	r3, [pc, #480]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a77      	ldr	r2, [pc, #476]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b6a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b6e:	6013      	str	r3, [r2, #0]
 8002b70:	4b75      	ldr	r3, [pc, #468]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a74      	ldr	r2, [pc, #464]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002b76:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002b7a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	685b      	ldr	r3, [r3, #4]
 8002b80:	2b00      	cmp	r3, #0
 8002b82:	d013      	beq.n	8002bac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b84:	f7fe ffdc 	bl	8001b40 <HAL_GetTick>
 8002b88:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b8a:	e008      	b.n	8002b9e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b8c:	f7fe ffd8 	bl	8001b40 <HAL_GetTick>
 8002b90:	4602      	mov	r2, r0
 8002b92:	693b      	ldr	r3, [r7, #16]
 8002b94:	1ad3      	subs	r3, r2, r3
 8002b96:	2b64      	cmp	r3, #100	@ 0x64
 8002b98:	d901      	bls.n	8002b9e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002b9a:	2303      	movs	r3, #3
 8002b9c:	e29e      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b9e:	4b6a      	ldr	r3, [pc, #424]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d0f0      	beq.n	8002b8c <HAL_RCC_OscConfig+0xc0>
 8002baa:	e014      	b.n	8002bd6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002bac:	f7fe ffc8 	bl	8001b40 <HAL_GetTick>
 8002bb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bb2:	e008      	b.n	8002bc6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002bb4:	f7fe ffc4 	bl	8001b40 <HAL_GetTick>
 8002bb8:	4602      	mov	r2, r0
 8002bba:	693b      	ldr	r3, [r7, #16]
 8002bbc:	1ad3      	subs	r3, r2, r3
 8002bbe:	2b64      	cmp	r3, #100	@ 0x64
 8002bc0:	d901      	bls.n	8002bc6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002bc2:	2303      	movs	r3, #3
 8002bc4:	e28a      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002bc6:	4b60      	ldr	r3, [pc, #384]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d1f0      	bne.n	8002bb4 <HAL_RCC_OscConfig+0xe8>
 8002bd2:	e000      	b.n	8002bd6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002bd4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002bd6:	687b      	ldr	r3, [r7, #4]
 8002bd8:	681b      	ldr	r3, [r3, #0]
 8002bda:	f003 0302 	and.w	r3, r3, #2
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d075      	beq.n	8002cce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002be2:	4b59      	ldr	r3, [pc, #356]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002be4:	689b      	ldr	r3, [r3, #8]
 8002be6:	f003 030c 	and.w	r3, r3, #12
 8002bea:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002bec:	4b56      	ldr	r3, [pc, #344]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002bee:	68db      	ldr	r3, [r3, #12]
 8002bf0:	f003 0303 	and.w	r3, r3, #3
 8002bf4:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8002bf6:	69bb      	ldr	r3, [r7, #24]
 8002bf8:	2b0c      	cmp	r3, #12
 8002bfa:	d102      	bne.n	8002c02 <HAL_RCC_OscConfig+0x136>
 8002bfc:	697b      	ldr	r3, [r7, #20]
 8002bfe:	2b02      	cmp	r3, #2
 8002c00:	d002      	beq.n	8002c08 <HAL_RCC_OscConfig+0x13c>
 8002c02:	69bb      	ldr	r3, [r7, #24]
 8002c04:	2b04      	cmp	r3, #4
 8002c06:	d11f      	bne.n	8002c48 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c08:	4b4f      	ldr	r3, [pc, #316]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c10:	2b00      	cmp	r3, #0
 8002c12:	d005      	beq.n	8002c20 <HAL_RCC_OscConfig+0x154>
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	68db      	ldr	r3, [r3, #12]
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d101      	bne.n	8002c20 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e25d      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c20:	4b49      	ldr	r3, [pc, #292]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c22:	685b      	ldr	r3, [r3, #4]
 8002c24:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	691b      	ldr	r3, [r3, #16]
 8002c2c:	061b      	lsls	r3, r3, #24
 8002c2e:	4946      	ldr	r1, [pc, #280]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c30:	4313      	orrs	r3, r2
 8002c32:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002c34:	4b45      	ldr	r3, [pc, #276]	@ (8002d4c <HAL_RCC_OscConfig+0x280>)
 8002c36:	681b      	ldr	r3, [r3, #0]
 8002c38:	4618      	mov	r0, r3
 8002c3a:	f7fe ff35 	bl	8001aa8 <HAL_InitTick>
 8002c3e:	4603      	mov	r3, r0
 8002c40:	2b00      	cmp	r3, #0
 8002c42:	d043      	beq.n	8002ccc <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8002c44:	2301      	movs	r3, #1
 8002c46:	e249      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	68db      	ldr	r3, [r3, #12]
 8002c4c:	2b00      	cmp	r3, #0
 8002c4e:	d023      	beq.n	8002c98 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002c50:	4b3d      	ldr	r3, [pc, #244]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	4a3c      	ldr	r2, [pc, #240]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c56:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002c5a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c5c:	f7fe ff70 	bl	8001b40 <HAL_GetTick>
 8002c60:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c62:	e008      	b.n	8002c76 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c64:	f7fe ff6c 	bl	8001b40 <HAL_GetTick>
 8002c68:	4602      	mov	r2, r0
 8002c6a:	693b      	ldr	r3, [r7, #16]
 8002c6c:	1ad3      	subs	r3, r2, r3
 8002c6e:	2b02      	cmp	r3, #2
 8002c70:	d901      	bls.n	8002c76 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8002c72:	2303      	movs	r3, #3
 8002c74:	e232      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c76:	4b34      	ldr	r3, [pc, #208]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d0f0      	beq.n	8002c64 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c82:	4b31      	ldr	r3, [pc, #196]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c84:	685b      	ldr	r3, [r3, #4]
 8002c86:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	061b      	lsls	r3, r3, #24
 8002c90:	492d      	ldr	r1, [pc, #180]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	604b      	str	r3, [r1, #4]
 8002c96:	e01a      	b.n	8002cce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002c98:	4b2b      	ldr	r3, [pc, #172]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	4a2a      	ldr	r2, [pc, #168]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002c9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ca2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ca4:	f7fe ff4c 	bl	8001b40 <HAL_GetTick>
 8002ca8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002caa:	e008      	b.n	8002cbe <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cac:	f7fe ff48 	bl	8001b40 <HAL_GetTick>
 8002cb0:	4602      	mov	r2, r0
 8002cb2:	693b      	ldr	r3, [r7, #16]
 8002cb4:	1ad3      	subs	r3, r2, r3
 8002cb6:	2b02      	cmp	r3, #2
 8002cb8:	d901      	bls.n	8002cbe <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8002cba:	2303      	movs	r3, #3
 8002cbc:	e20e      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002cbe:	4b22      	ldr	r3, [pc, #136]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002cc0:	681b      	ldr	r3, [r3, #0]
 8002cc2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f0      	bne.n	8002cac <HAL_RCC_OscConfig+0x1e0>
 8002cca:	e000      	b.n	8002cce <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002ccc:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	f003 0308 	and.w	r3, r3, #8
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d041      	beq.n	8002d5e <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	695b      	ldr	r3, [r3, #20]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d01c      	beq.n	8002d1c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ce2:	4b19      	ldr	r3, [pc, #100]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002ce4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ce8:	4a17      	ldr	r2, [pc, #92]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002cea:	f043 0301 	orr.w	r3, r3, #1
 8002cee:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002cf2:	f7fe ff25 	bl	8001b40 <HAL_GetTick>
 8002cf6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cfa:	f7fe ff21 	bl	8001b40 <HAL_GetTick>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e1e7      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002d0c:	4b0e      	ldr	r3, [pc, #56]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002d0e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d12:	f003 0302 	and.w	r3, r3, #2
 8002d16:	2b00      	cmp	r3, #0
 8002d18:	d0ef      	beq.n	8002cfa <HAL_RCC_OscConfig+0x22e>
 8002d1a:	e020      	b.n	8002d5e <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002d1e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d22:	4a09      	ldr	r2, [pc, #36]	@ (8002d48 <HAL_RCC_OscConfig+0x27c>)
 8002d24:	f023 0301 	bic.w	r3, r3, #1
 8002d28:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002d2c:	f7fe ff08 	bl	8001b40 <HAL_GetTick>
 8002d30:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d32:	e00d      	b.n	8002d50 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002d34:	f7fe ff04 	bl	8001b40 <HAL_GetTick>
 8002d38:	4602      	mov	r2, r0
 8002d3a:	693b      	ldr	r3, [r7, #16]
 8002d3c:	1ad3      	subs	r3, r2, r3
 8002d3e:	2b02      	cmp	r3, #2
 8002d40:	d906      	bls.n	8002d50 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e1ca      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
 8002d46:	bf00      	nop
 8002d48:	40021000 	.word	0x40021000
 8002d4c:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d50:	4b8c      	ldr	r3, [pc, #560]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002d52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d56:	f003 0302 	and.w	r3, r3, #2
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d1ea      	bne.n	8002d34 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	f003 0304 	and.w	r3, r3, #4
 8002d66:	2b00      	cmp	r3, #0
 8002d68:	f000 80a6 	beq.w	8002eb8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d70:	4b84      	ldr	r3, [pc, #528]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002d72:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d74:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d78:	2b00      	cmp	r3, #0
 8002d7a:	d101      	bne.n	8002d80 <HAL_RCC_OscConfig+0x2b4>
 8002d7c:	2301      	movs	r3, #1
 8002d7e:	e000      	b.n	8002d82 <HAL_RCC_OscConfig+0x2b6>
 8002d80:	2300      	movs	r3, #0
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d00d      	beq.n	8002da2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d86:	4b7f      	ldr	r3, [pc, #508]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002d88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002d8c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002d90:	6593      	str	r3, [r2, #88]	@ 0x58
 8002d92:	4b7c      	ldr	r3, [pc, #496]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002d9a:	60fb      	str	r3, [r7, #12]
 8002d9c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002d9e:	2301      	movs	r3, #1
 8002da0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002da2:	4b79      	ldr	r3, [pc, #484]	@ (8002f88 <HAL_RCC_OscConfig+0x4bc>)
 8002da4:	681b      	ldr	r3, [r3, #0]
 8002da6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d118      	bne.n	8002de0 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dae:	4b76      	ldr	r3, [pc, #472]	@ (8002f88 <HAL_RCC_OscConfig+0x4bc>)
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a75      	ldr	r2, [pc, #468]	@ (8002f88 <HAL_RCC_OscConfig+0x4bc>)
 8002db4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002db8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dba:	f7fe fec1 	bl	8001b40 <HAL_GetTick>
 8002dbe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dc0:	e008      	b.n	8002dd4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dc2:	f7fe febd 	bl	8001b40 <HAL_GetTick>
 8002dc6:	4602      	mov	r2, r0
 8002dc8:	693b      	ldr	r3, [r7, #16]
 8002dca:	1ad3      	subs	r3, r2, r3
 8002dcc:	2b02      	cmp	r3, #2
 8002dce:	d901      	bls.n	8002dd4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8002dd0:	2303      	movs	r3, #3
 8002dd2:	e183      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd4:	4b6c      	ldr	r3, [pc, #432]	@ (8002f88 <HAL_RCC_OscConfig+0x4bc>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d0f0      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	689b      	ldr	r3, [r3, #8]
 8002de4:	2b01      	cmp	r3, #1
 8002de6:	d108      	bne.n	8002dfa <HAL_RCC_OscConfig+0x32e>
 8002de8:	4b66      	ldr	r3, [pc, #408]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002dea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dee:	4a65      	ldr	r2, [pc, #404]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002df0:	f043 0301 	orr.w	r3, r3, #1
 8002df4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002df8:	e024      	b.n	8002e44 <HAL_RCC_OscConfig+0x378>
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	689b      	ldr	r3, [r3, #8]
 8002dfe:	2b05      	cmp	r3, #5
 8002e00:	d110      	bne.n	8002e24 <HAL_RCC_OscConfig+0x358>
 8002e02:	4b60      	ldr	r3, [pc, #384]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e04:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e08:	4a5e      	ldr	r2, [pc, #376]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e0a:	f043 0304 	orr.w	r3, r3, #4
 8002e0e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e12:	4b5c      	ldr	r3, [pc, #368]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e14:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e18:	4a5a      	ldr	r2, [pc, #360]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e1a:	f043 0301 	orr.w	r3, r3, #1
 8002e1e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e22:	e00f      	b.n	8002e44 <HAL_RCC_OscConfig+0x378>
 8002e24:	4b57      	ldr	r3, [pc, #348]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e2a:	4a56      	ldr	r2, [pc, #344]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e2c:	f023 0301 	bic.w	r3, r3, #1
 8002e30:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8002e34:	4b53      	ldr	r3, [pc, #332]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e3a:	4a52      	ldr	r2, [pc, #328]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e3c:	f023 0304 	bic.w	r3, r3, #4
 8002e40:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	689b      	ldr	r3, [r3, #8]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	d016      	beq.n	8002e7a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e4c:	f7fe fe78 	bl	8001b40 <HAL_GetTick>
 8002e50:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e52:	e00a      	b.n	8002e6a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e54:	f7fe fe74 	bl	8001b40 <HAL_GetTick>
 8002e58:	4602      	mov	r2, r0
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	1ad3      	subs	r3, r2, r3
 8002e5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d901      	bls.n	8002e6a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8002e66:	2303      	movs	r3, #3
 8002e68:	e138      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e6a:	4b46      	ldr	r3, [pc, #280]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e6c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e70:	f003 0302 	and.w	r3, r3, #2
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d0ed      	beq.n	8002e54 <HAL_RCC_OscConfig+0x388>
 8002e78:	e015      	b.n	8002ea6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002e7a:	f7fe fe61 	bl	8001b40 <HAL_GetTick>
 8002e7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e80:	e00a      	b.n	8002e98 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e82:	f7fe fe5d 	bl	8001b40 <HAL_GetTick>
 8002e86:	4602      	mov	r2, r0
 8002e88:	693b      	ldr	r3, [r7, #16]
 8002e8a:	1ad3      	subs	r3, r2, r3
 8002e8c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002e90:	4293      	cmp	r3, r2
 8002e92:	d901      	bls.n	8002e98 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8002e94:	2303      	movs	r3, #3
 8002e96:	e121      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e98:	4b3a      	ldr	r3, [pc, #232]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002e9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e9e:	f003 0302 	and.w	r3, r3, #2
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d1ed      	bne.n	8002e82 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002ea6:	7ffb      	ldrb	r3, [r7, #31]
 8002ea8:	2b01      	cmp	r3, #1
 8002eaa:	d105      	bne.n	8002eb8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002eac:	4b35      	ldr	r3, [pc, #212]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002eae:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002eb0:	4a34      	ldr	r2, [pc, #208]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002eb2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002eb6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	f003 0320 	and.w	r3, r3, #32
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d03c      	beq.n	8002f3e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	699b      	ldr	r3, [r3, #24]
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01c      	beq.n	8002f06 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8002ecc:	4b2d      	ldr	r3, [pc, #180]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002ece:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002ed4:	f043 0301 	orr.w	r3, r3, #1
 8002ed8:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002edc:	f7fe fe30 	bl	8001b40 <HAL_GetTick>
 8002ee0:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ee2:	e008      	b.n	8002ef6 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002ee4:	f7fe fe2c 	bl	8001b40 <HAL_GetTick>
 8002ee8:	4602      	mov	r2, r0
 8002eea:	693b      	ldr	r3, [r7, #16]
 8002eec:	1ad3      	subs	r3, r2, r3
 8002eee:	2b02      	cmp	r3, #2
 8002ef0:	d901      	bls.n	8002ef6 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	e0f2      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8002ef6:	4b23      	ldr	r3, [pc, #140]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002ef8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002efc:	f003 0302 	and.w	r3, r3, #2
 8002f00:	2b00      	cmp	r3, #0
 8002f02:	d0ef      	beq.n	8002ee4 <HAL_RCC_OscConfig+0x418>
 8002f04:	e01b      	b.n	8002f3e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8002f06:	4b1f      	ldr	r3, [pc, #124]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f08:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f0c:	4a1d      	ldr	r2, [pc, #116]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f0e:	f023 0301 	bic.w	r3, r3, #1
 8002f12:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002f16:	f7fe fe13 	bl	8001b40 <HAL_GetTick>
 8002f1a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f1c:	e008      	b.n	8002f30 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002f1e:	f7fe fe0f 	bl	8001b40 <HAL_GetTick>
 8002f22:	4602      	mov	r2, r0
 8002f24:	693b      	ldr	r3, [r7, #16]
 8002f26:	1ad3      	subs	r3, r2, r3
 8002f28:	2b02      	cmp	r3, #2
 8002f2a:	d901      	bls.n	8002f30 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8002f2c:	2303      	movs	r3, #3
 8002f2e:	e0d5      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8002f30:	4b14      	ldr	r3, [pc, #80]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f32:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8002f36:	f003 0302 	and.w	r3, r3, #2
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	d1ef      	bne.n	8002f1e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	69db      	ldr	r3, [r3, #28]
 8002f42:	2b00      	cmp	r3, #0
 8002f44:	f000 80c9 	beq.w	80030da <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8002f48:	4b0e      	ldr	r3, [pc, #56]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f4a:	689b      	ldr	r3, [r3, #8]
 8002f4c:	f003 030c 	and.w	r3, r3, #12
 8002f50:	2b0c      	cmp	r3, #12
 8002f52:	f000 8083 	beq.w	800305c <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	69db      	ldr	r3, [r3, #28]
 8002f5a:	2b02      	cmp	r3, #2
 8002f5c:	d15e      	bne.n	800301c <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f5e:	4b09      	ldr	r3, [pc, #36]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	4a08      	ldr	r2, [pc, #32]	@ (8002f84 <HAL_RCC_OscConfig+0x4b8>)
 8002f64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6a:	f7fe fde9 	bl	8001b40 <HAL_GetTick>
 8002f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f70:	e00c      	b.n	8002f8c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f72:	f7fe fde5 	bl	8001b40 <HAL_GetTick>
 8002f76:	4602      	mov	r2, r0
 8002f78:	693b      	ldr	r3, [r7, #16]
 8002f7a:	1ad3      	subs	r3, r2, r3
 8002f7c:	2b02      	cmp	r3, #2
 8002f7e:	d905      	bls.n	8002f8c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8002f80:	2303      	movs	r3, #3
 8002f82:	e0ab      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
 8002f84:	40021000 	.word	0x40021000
 8002f88:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f8c:	4b55      	ldr	r3, [pc, #340]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002f94:	2b00      	cmp	r3, #0
 8002f96:	d1ec      	bne.n	8002f72 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f98:	4b52      	ldr	r3, [pc, #328]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002f9a:	68da      	ldr	r2, [r3, #12]
 8002f9c:	4b52      	ldr	r3, [pc, #328]	@ (80030e8 <HAL_RCC_OscConfig+0x61c>)
 8002f9e:	4013      	ands	r3, r2
 8002fa0:	687a      	ldr	r2, [r7, #4]
 8002fa2:	6a11      	ldr	r1, [r2, #32]
 8002fa4:	687a      	ldr	r2, [r7, #4]
 8002fa6:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8002fa8:	3a01      	subs	r2, #1
 8002faa:	0112      	lsls	r2, r2, #4
 8002fac:	4311      	orrs	r1, r2
 8002fae:	687a      	ldr	r2, [r7, #4]
 8002fb0:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8002fb2:	0212      	lsls	r2, r2, #8
 8002fb4:	4311      	orrs	r1, r2
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8002fba:	0852      	lsrs	r2, r2, #1
 8002fbc:	3a01      	subs	r2, #1
 8002fbe:	0552      	lsls	r2, r2, #21
 8002fc0:	4311      	orrs	r1, r2
 8002fc2:	687a      	ldr	r2, [r7, #4]
 8002fc4:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002fc6:	0852      	lsrs	r2, r2, #1
 8002fc8:	3a01      	subs	r2, #1
 8002fca:	0652      	lsls	r2, r2, #25
 8002fcc:	4311      	orrs	r1, r2
 8002fce:	687a      	ldr	r2, [r7, #4]
 8002fd0:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8002fd2:	06d2      	lsls	r2, r2, #27
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	4943      	ldr	r1, [pc, #268]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002fdc:	4b41      	ldr	r3, [pc, #260]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a40      	ldr	r2, [pc, #256]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002fe2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002fe6:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002fe8:	4b3e      	ldr	r3, [pc, #248]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002fea:	68db      	ldr	r3, [r3, #12]
 8002fec:	4a3d      	ldr	r2, [pc, #244]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8002fee:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002ff2:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ff4:	f7fe fda4 	bl	8001b40 <HAL_GetTick>
 8002ff8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002ffa:	e008      	b.n	800300e <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ffc:	f7fe fda0 	bl	8001b40 <HAL_GetTick>
 8003000:	4602      	mov	r2, r0
 8003002:	693b      	ldr	r3, [r7, #16]
 8003004:	1ad3      	subs	r3, r2, r3
 8003006:	2b02      	cmp	r3, #2
 8003008:	d901      	bls.n	800300e <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800300a:	2303      	movs	r3, #3
 800300c:	e066      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800300e:	4b35      	ldr	r3, [pc, #212]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003016:	2b00      	cmp	r3, #0
 8003018:	d0f0      	beq.n	8002ffc <HAL_RCC_OscConfig+0x530>
 800301a:	e05e      	b.n	80030da <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800301c:	4b31      	ldr	r3, [pc, #196]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a30      	ldr	r2, [pc, #192]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8003022:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003026:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003028:	f7fe fd8a 	bl	8001b40 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800302e:	e008      	b.n	8003042 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003030:	f7fe fd86 	bl	8001b40 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	2b02      	cmp	r3, #2
 800303c:	d901      	bls.n	8003042 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 800303e:	2303      	movs	r3, #3
 8003040:	e04c      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003042:	4b28      	ldr	r3, [pc, #160]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800304a:	2b00      	cmp	r3, #0
 800304c:	d1f0      	bne.n	8003030 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800304e:	4b25      	ldr	r3, [pc, #148]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8003050:	68da      	ldr	r2, [r3, #12]
 8003052:	4924      	ldr	r1, [pc, #144]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 8003054:	4b25      	ldr	r3, [pc, #148]	@ (80030ec <HAL_RCC_OscConfig+0x620>)
 8003056:	4013      	ands	r3, r2
 8003058:	60cb      	str	r3, [r1, #12]
 800305a:	e03e      	b.n	80030da <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	69db      	ldr	r3, [r3, #28]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d101      	bne.n	8003068 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003064:	2301      	movs	r3, #1
 8003066:	e039      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8003068:	4b1e      	ldr	r3, [pc, #120]	@ (80030e4 <HAL_RCC_OscConfig+0x618>)
 800306a:	68db      	ldr	r3, [r3, #12]
 800306c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800306e:	697b      	ldr	r3, [r7, #20]
 8003070:	f003 0203 	and.w	r2, r3, #3
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	6a1b      	ldr	r3, [r3, #32]
 8003078:	429a      	cmp	r2, r3
 800307a:	d12c      	bne.n	80030d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800307c:	697b      	ldr	r3, [r7, #20]
 800307e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003086:	3b01      	subs	r3, #1
 8003088:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	429a      	cmp	r2, r3
 800308c:	d123      	bne.n	80030d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800308e:	697b      	ldr	r3, [r7, #20]
 8003090:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003098:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800309a:	429a      	cmp	r2, r3
 800309c:	d11b      	bne.n	80030d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800309e:	697b      	ldr	r3, [r7, #20]
 80030a0:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80030a8:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80030aa:	429a      	cmp	r2, r3
 80030ac:	d113      	bne.n	80030d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030ae:	697b      	ldr	r3, [r7, #20]
 80030b0:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80030b8:	085b      	lsrs	r3, r3, #1
 80030ba:	3b01      	subs	r3, #1
 80030bc:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80030be:	429a      	cmp	r2, r3
 80030c0:	d109      	bne.n	80030d6 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030c2:	697b      	ldr	r3, [r7, #20]
 80030c4:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030cc:	085b      	lsrs	r3, r3, #1
 80030ce:	3b01      	subs	r3, #1
 80030d0:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030d2:	429a      	cmp	r2, r3
 80030d4:	d001      	beq.n	80030da <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e000      	b.n	80030dc <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80030da:	2300      	movs	r3, #0
}
 80030dc:	4618      	mov	r0, r3
 80030de:	3720      	adds	r7, #32
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	40021000 	.word	0x40021000
 80030e8:	019f800c 	.word	0x019f800c
 80030ec:	feeefffc 	.word	0xfeeefffc

080030f0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b086      	sub	sp, #24
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	6078      	str	r0, [r7, #4]
 80030f8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80030fa:	2300      	movs	r3, #0
 80030fc:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	2b00      	cmp	r3, #0
 8003102:	d101      	bne.n	8003108 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003104:	2301      	movs	r3, #1
 8003106:	e11e      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003108:	4b91      	ldr	r3, [pc, #580]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f003 030f 	and.w	r3, r3, #15
 8003110:	683a      	ldr	r2, [r7, #0]
 8003112:	429a      	cmp	r2, r3
 8003114:	d910      	bls.n	8003138 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003116:	4b8e      	ldr	r3, [pc, #568]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 020f 	bic.w	r2, r3, #15
 800311e:	498c      	ldr	r1, [pc, #560]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 8003120:	683b      	ldr	r3, [r7, #0]
 8003122:	4313      	orrs	r3, r2
 8003124:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003126:	4b8a      	ldr	r3, [pc, #552]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	f003 030f 	and.w	r3, r3, #15
 800312e:	683a      	ldr	r2, [r7, #0]
 8003130:	429a      	cmp	r2, r3
 8003132:	d001      	beq.n	8003138 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003134:	2301      	movs	r3, #1
 8003136:	e106      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	f003 0301 	and.w	r3, r3, #1
 8003140:	2b00      	cmp	r3, #0
 8003142:	d073      	beq.n	800322c <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	685b      	ldr	r3, [r3, #4]
 8003148:	2b03      	cmp	r3, #3
 800314a:	d129      	bne.n	80031a0 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800314c:	4b81      	ldr	r3, [pc, #516]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d101      	bne.n	800315c <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	e0f4      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 800315c:	f000 f99e 	bl	800349c <RCC_GetSysClockFreqFromPLLSource>
 8003160:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003162:	693b      	ldr	r3, [r7, #16]
 8003164:	4a7c      	ldr	r2, [pc, #496]	@ (8003358 <HAL_RCC_ClockConfig+0x268>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d93f      	bls.n	80031ea <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800316a:	4b7a      	ldr	r3, [pc, #488]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800316c:	689b      	ldr	r3, [r3, #8]
 800316e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003172:	2b00      	cmp	r3, #0
 8003174:	d009      	beq.n	800318a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800317e:	2b00      	cmp	r3, #0
 8003180:	d033      	beq.n	80031ea <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8003186:	2b00      	cmp	r3, #0
 8003188:	d12f      	bne.n	80031ea <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800318a:	4b72      	ldr	r3, [pc, #456]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800318c:	689b      	ldr	r3, [r3, #8]
 800318e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003192:	4a70      	ldr	r2, [pc, #448]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003194:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003198:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800319a:	2380      	movs	r3, #128	@ 0x80
 800319c:	617b      	str	r3, [r7, #20]
 800319e:	e024      	b.n	80031ea <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d107      	bne.n	80031b8 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80031a8:	4b6a      	ldr	r3, [pc, #424]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80031b0:	2b00      	cmp	r3, #0
 80031b2:	d109      	bne.n	80031c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80031b4:	2301      	movs	r3, #1
 80031b6:	e0c6      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80031b8:	4b66      	ldr	r3, [pc, #408]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d101      	bne.n	80031c8 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80031c4:	2301      	movs	r3, #1
 80031c6:	e0be      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80031c8:	f000 f8ce 	bl	8003368 <HAL_RCC_GetSysClockFreq>
 80031cc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80031ce:	693b      	ldr	r3, [r7, #16]
 80031d0:	4a61      	ldr	r2, [pc, #388]	@ (8003358 <HAL_RCC_ClockConfig+0x268>)
 80031d2:	4293      	cmp	r3, r2
 80031d4:	d909      	bls.n	80031ea <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80031d6:	4b5f      	ldr	r3, [pc, #380]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031d8:	689b      	ldr	r3, [r3, #8]
 80031da:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80031de:	4a5d      	ldr	r2, [pc, #372]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031e0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80031e4:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80031e6:	2380      	movs	r3, #128	@ 0x80
 80031e8:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80031ea:	4b5a      	ldr	r3, [pc, #360]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	f023 0203 	bic.w	r2, r3, #3
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	4957      	ldr	r1, [pc, #348]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80031f8:	4313      	orrs	r3, r2
 80031fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031fc:	f7fe fca0 	bl	8001b40 <HAL_GetTick>
 8003200:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003202:	e00a      	b.n	800321a <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003204:	f7fe fc9c 	bl	8001b40 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003212:	4293      	cmp	r3, r2
 8003214:	d901      	bls.n	800321a <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e095      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800321a:	4b4e      	ldr	r3, [pc, #312]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800321c:	689b      	ldr	r3, [r3, #8]
 800321e:	f003 020c 	and.w	r2, r3, #12
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	685b      	ldr	r3, [r3, #4]
 8003226:	009b      	lsls	r3, r3, #2
 8003228:	429a      	cmp	r2, r3
 800322a:	d1eb      	bne.n	8003204 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	f003 0302 	and.w	r3, r3, #2
 8003234:	2b00      	cmp	r3, #0
 8003236:	d023      	beq.n	8003280 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	681b      	ldr	r3, [r3, #0]
 800323c:	f003 0304 	and.w	r3, r3, #4
 8003240:	2b00      	cmp	r3, #0
 8003242:	d005      	beq.n	8003250 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003244:	4b43      	ldr	r3, [pc, #268]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003246:	689b      	ldr	r3, [r3, #8]
 8003248:	4a42      	ldr	r2, [pc, #264]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800324a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800324e:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	f003 0308 	and.w	r3, r3, #8
 8003258:	2b00      	cmp	r3, #0
 800325a:	d007      	beq.n	800326c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800325c:	4b3d      	ldr	r3, [pc, #244]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800325e:	689b      	ldr	r3, [r3, #8]
 8003260:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003264:	4a3b      	ldr	r2, [pc, #236]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003266:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800326a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800326c:	4b39      	ldr	r3, [pc, #228]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800326e:	689b      	ldr	r3, [r3, #8]
 8003270:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	689b      	ldr	r3, [r3, #8]
 8003278:	4936      	ldr	r1, [pc, #216]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800327a:	4313      	orrs	r3, r2
 800327c:	608b      	str	r3, [r1, #8]
 800327e:	e008      	b.n	8003292 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003280:	697b      	ldr	r3, [r7, #20]
 8003282:	2b80      	cmp	r3, #128	@ 0x80
 8003284:	d105      	bne.n	8003292 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8003286:	4b33      	ldr	r3, [pc, #204]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003288:	689b      	ldr	r3, [r3, #8]
 800328a:	4a32      	ldr	r2, [pc, #200]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 800328c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003290:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003292:	4b2f      	ldr	r3, [pc, #188]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	f003 030f 	and.w	r3, r3, #15
 800329a:	683a      	ldr	r2, [r7, #0]
 800329c:	429a      	cmp	r2, r3
 800329e:	d21d      	bcs.n	80032dc <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032a0:	4b2b      	ldr	r3, [pc, #172]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f023 020f 	bic.w	r2, r3, #15
 80032a8:	4929      	ldr	r1, [pc, #164]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 80032aa:	683b      	ldr	r3, [r7, #0]
 80032ac:	4313      	orrs	r3, r2
 80032ae:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80032b0:	f7fe fc46 	bl	8001b40 <HAL_GetTick>
 80032b4:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032b6:	e00a      	b.n	80032ce <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b8:	f7fe fc42 	bl	8001b40 <HAL_GetTick>
 80032bc:	4602      	mov	r2, r0
 80032be:	68fb      	ldr	r3, [r7, #12]
 80032c0:	1ad3      	subs	r3, r2, r3
 80032c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032c6:	4293      	cmp	r3, r2
 80032c8:	d901      	bls.n	80032ce <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80032ca:	2303      	movs	r3, #3
 80032cc:	e03b      	b.n	8003346 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ce:	4b20      	ldr	r3, [pc, #128]	@ (8003350 <HAL_RCC_ClockConfig+0x260>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 030f 	and.w	r3, r3, #15
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d1ed      	bne.n	80032b8 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f003 0304 	and.w	r3, r3, #4
 80032e4:	2b00      	cmp	r3, #0
 80032e6:	d008      	beq.n	80032fa <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80032e8:	4b1a      	ldr	r3, [pc, #104]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	68db      	ldr	r3, [r3, #12]
 80032f4:	4917      	ldr	r1, [pc, #92]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 80032f6:	4313      	orrs	r3, r2
 80032f8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	681b      	ldr	r3, [r3, #0]
 80032fe:	f003 0308 	and.w	r3, r3, #8
 8003302:	2b00      	cmp	r3, #0
 8003304:	d009      	beq.n	800331a <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003306:	4b13      	ldr	r3, [pc, #76]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003308:	689b      	ldr	r3, [r3, #8]
 800330a:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	691b      	ldr	r3, [r3, #16]
 8003312:	00db      	lsls	r3, r3, #3
 8003314:	490f      	ldr	r1, [pc, #60]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003316:	4313      	orrs	r3, r2
 8003318:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800331a:	f000 f825 	bl	8003368 <HAL_RCC_GetSysClockFreq>
 800331e:	4602      	mov	r2, r0
 8003320:	4b0c      	ldr	r3, [pc, #48]	@ (8003354 <HAL_RCC_ClockConfig+0x264>)
 8003322:	689b      	ldr	r3, [r3, #8]
 8003324:	091b      	lsrs	r3, r3, #4
 8003326:	f003 030f 	and.w	r3, r3, #15
 800332a:	490c      	ldr	r1, [pc, #48]	@ (800335c <HAL_RCC_ClockConfig+0x26c>)
 800332c:	5ccb      	ldrb	r3, [r1, r3]
 800332e:	f003 031f 	and.w	r3, r3, #31
 8003332:	fa22 f303 	lsr.w	r3, r2, r3
 8003336:	4a0a      	ldr	r2, [pc, #40]	@ (8003360 <HAL_RCC_ClockConfig+0x270>)
 8003338:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800333a:	4b0a      	ldr	r3, [pc, #40]	@ (8003364 <HAL_RCC_ClockConfig+0x274>)
 800333c:	681b      	ldr	r3, [r3, #0]
 800333e:	4618      	mov	r0, r3
 8003340:	f7fe fbb2 	bl	8001aa8 <HAL_InitTick>
 8003344:	4603      	mov	r3, r0
}
 8003346:	4618      	mov	r0, r3
 8003348:	3718      	adds	r7, #24
 800334a:	46bd      	mov	sp, r7
 800334c:	bd80      	pop	{r7, pc}
 800334e:	bf00      	nop
 8003350:	40022000 	.word	0x40022000
 8003354:	40021000 	.word	0x40021000
 8003358:	04c4b400 	.word	0x04c4b400
 800335c:	08005260 	.word	0x08005260
 8003360:	20000000 	.word	0x20000000
 8003364:	20000004 	.word	0x20000004

08003368 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003368:	b480      	push	{r7}
 800336a:	b087      	sub	sp, #28
 800336c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800336e:	4b2c      	ldr	r3, [pc, #176]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003370:	689b      	ldr	r3, [r3, #8]
 8003372:	f003 030c 	and.w	r3, r3, #12
 8003376:	2b04      	cmp	r3, #4
 8003378:	d102      	bne.n	8003380 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800337a:	4b2a      	ldr	r3, [pc, #168]	@ (8003424 <HAL_RCC_GetSysClockFreq+0xbc>)
 800337c:	613b      	str	r3, [r7, #16]
 800337e:	e047      	b.n	8003410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003380:	4b27      	ldr	r3, [pc, #156]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003382:	689b      	ldr	r3, [r3, #8]
 8003384:	f003 030c 	and.w	r3, r3, #12
 8003388:	2b08      	cmp	r3, #8
 800338a:	d102      	bne.n	8003392 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800338c:	4b26      	ldr	r3, [pc, #152]	@ (8003428 <HAL_RCC_GetSysClockFreq+0xc0>)
 800338e:	613b      	str	r3, [r7, #16]
 8003390:	e03e      	b.n	8003410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003392:	4b23      	ldr	r3, [pc, #140]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f003 030c 	and.w	r3, r3, #12
 800339a:	2b0c      	cmp	r3, #12
 800339c:	d136      	bne.n	800340c <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800339e:	4b20      	ldr	r3, [pc, #128]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033a0:	68db      	ldr	r3, [r3, #12]
 80033a2:	f003 0303 	and.w	r3, r3, #3
 80033a6:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80033a8:	4b1d      	ldr	r3, [pc, #116]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033aa:	68db      	ldr	r3, [r3, #12]
 80033ac:	091b      	lsrs	r3, r3, #4
 80033ae:	f003 030f 	and.w	r3, r3, #15
 80033b2:	3301      	adds	r3, #1
 80033b4:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	2b03      	cmp	r3, #3
 80033ba:	d10c      	bne.n	80033d6 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033bc:	4a1a      	ldr	r2, [pc, #104]	@ (8003428 <HAL_RCC_GetSysClockFreq+0xc0>)
 80033be:	68bb      	ldr	r3, [r7, #8]
 80033c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80033c4:	4a16      	ldr	r2, [pc, #88]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033c6:	68d2      	ldr	r2, [r2, #12]
 80033c8:	0a12      	lsrs	r2, r2, #8
 80033ca:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033ce:	fb02 f303 	mul.w	r3, r2, r3
 80033d2:	617b      	str	r3, [r7, #20]
      break;
 80033d4:	e00c      	b.n	80033f0 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80033d6:	4a13      	ldr	r2, [pc, #76]	@ (8003424 <HAL_RCC_GetSysClockFreq+0xbc>)
 80033d8:	68bb      	ldr	r3, [r7, #8]
 80033da:	fbb2 f3f3 	udiv	r3, r2, r3
 80033de:	4a10      	ldr	r2, [pc, #64]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033e0:	68d2      	ldr	r2, [r2, #12]
 80033e2:	0a12      	lsrs	r2, r2, #8
 80033e4:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80033e8:	fb02 f303 	mul.w	r3, r2, r3
 80033ec:	617b      	str	r3, [r7, #20]
      break;
 80033ee:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80033f0:	4b0b      	ldr	r3, [pc, #44]	@ (8003420 <HAL_RCC_GetSysClockFreq+0xb8>)
 80033f2:	68db      	ldr	r3, [r3, #12]
 80033f4:	0e5b      	lsrs	r3, r3, #25
 80033f6:	f003 0303 	and.w	r3, r3, #3
 80033fa:	3301      	adds	r3, #1
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8003400:	697a      	ldr	r2, [r7, #20]
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	fbb2 f3f3 	udiv	r3, r2, r3
 8003408:	613b      	str	r3, [r7, #16]
 800340a:	e001      	b.n	8003410 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 800340c:	2300      	movs	r3, #0
 800340e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003410:	693b      	ldr	r3, [r7, #16]
}
 8003412:	4618      	mov	r0, r3
 8003414:	371c      	adds	r7, #28
 8003416:	46bd      	mov	sp, r7
 8003418:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341c:	4770      	bx	lr
 800341e:	bf00      	nop
 8003420:	40021000 	.word	0x40021000
 8003424:	00f42400 	.word	0x00f42400
 8003428:	007a1200 	.word	0x007a1200

0800342c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800342c:	b480      	push	{r7}
 800342e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003430:	4b03      	ldr	r3, [pc, #12]	@ (8003440 <HAL_RCC_GetHCLKFreq+0x14>)
 8003432:	681b      	ldr	r3, [r3, #0]
}
 8003434:	4618      	mov	r0, r3
 8003436:	46bd      	mov	sp, r7
 8003438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800343c:	4770      	bx	lr
 800343e:	bf00      	nop
 8003440:	20000000 	.word	0x20000000

08003444 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003444:	b580      	push	{r7, lr}
 8003446:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003448:	f7ff fff0 	bl	800342c <HAL_RCC_GetHCLKFreq>
 800344c:	4602      	mov	r2, r0
 800344e:	4b06      	ldr	r3, [pc, #24]	@ (8003468 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003450:	689b      	ldr	r3, [r3, #8]
 8003452:	0a1b      	lsrs	r3, r3, #8
 8003454:	f003 0307 	and.w	r3, r3, #7
 8003458:	4904      	ldr	r1, [pc, #16]	@ (800346c <HAL_RCC_GetPCLK1Freq+0x28>)
 800345a:	5ccb      	ldrb	r3, [r1, r3]
 800345c:	f003 031f 	and.w	r3, r3, #31
 8003460:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003464:	4618      	mov	r0, r3
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40021000 	.word	0x40021000
 800346c:	08005270 	.word	0x08005270

08003470 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003470:	b580      	push	{r7, lr}
 8003472:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003474:	f7ff ffda 	bl	800342c <HAL_RCC_GetHCLKFreq>
 8003478:	4602      	mov	r2, r0
 800347a:	4b06      	ldr	r3, [pc, #24]	@ (8003494 <HAL_RCC_GetPCLK2Freq+0x24>)
 800347c:	689b      	ldr	r3, [r3, #8]
 800347e:	0adb      	lsrs	r3, r3, #11
 8003480:	f003 0307 	and.w	r3, r3, #7
 8003484:	4904      	ldr	r1, [pc, #16]	@ (8003498 <HAL_RCC_GetPCLK2Freq+0x28>)
 8003486:	5ccb      	ldrb	r3, [r1, r3]
 8003488:	f003 031f 	and.w	r3, r3, #31
 800348c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003490:	4618      	mov	r0, r3
 8003492:	bd80      	pop	{r7, pc}
 8003494:	40021000 	.word	0x40021000
 8003498:	08005270 	.word	0x08005270

0800349c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800349c:	b480      	push	{r7}
 800349e:	b087      	sub	sp, #28
 80034a0:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034a2:	4b1e      	ldr	r3, [pc, #120]	@ (800351c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034a4:	68db      	ldr	r3, [r3, #12]
 80034a6:	f003 0303 	and.w	r3, r3, #3
 80034aa:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034ac:	4b1b      	ldr	r3, [pc, #108]	@ (800351c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034ae:	68db      	ldr	r3, [r3, #12]
 80034b0:	091b      	lsrs	r3, r3, #4
 80034b2:	f003 030f 	and.w	r3, r3, #15
 80034b6:	3301      	adds	r3, #1
 80034b8:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80034ba:	693b      	ldr	r3, [r7, #16]
 80034bc:	2b03      	cmp	r3, #3
 80034be:	d10c      	bne.n	80034da <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034c0:	4a17      	ldr	r2, [pc, #92]	@ (8003520 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80034c2:	68fb      	ldr	r3, [r7, #12]
 80034c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80034c8:	4a14      	ldr	r2, [pc, #80]	@ (800351c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034ca:	68d2      	ldr	r2, [r2, #12]
 80034cc:	0a12      	lsrs	r2, r2, #8
 80034ce:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034d2:	fb02 f303 	mul.w	r3, r2, r3
 80034d6:	617b      	str	r3, [r7, #20]
    break;
 80034d8:	e00c      	b.n	80034f4 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034da:	4a12      	ldr	r2, [pc, #72]	@ (8003524 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80034dc:	68fb      	ldr	r3, [r7, #12]
 80034de:	fbb2 f3f3 	udiv	r3, r2, r3
 80034e2:	4a0e      	ldr	r2, [pc, #56]	@ (800351c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034e4:	68d2      	ldr	r2, [r2, #12]
 80034e6:	0a12      	lsrs	r2, r2, #8
 80034e8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80034ec:	fb02 f303 	mul.w	r3, r2, r3
 80034f0:	617b      	str	r3, [r7, #20]
    break;
 80034f2:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80034f4:	4b09      	ldr	r3, [pc, #36]	@ (800351c <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80034f6:	68db      	ldr	r3, [r3, #12]
 80034f8:	0e5b      	lsrs	r3, r3, #25
 80034fa:	f003 0303 	and.w	r3, r3, #3
 80034fe:	3301      	adds	r3, #1
 8003500:	005b      	lsls	r3, r3, #1
 8003502:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8003504:	697a      	ldr	r2, [r7, #20]
 8003506:	68bb      	ldr	r3, [r7, #8]
 8003508:	fbb2 f3f3 	udiv	r3, r2, r3
 800350c:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 800350e:	687b      	ldr	r3, [r7, #4]
}
 8003510:	4618      	mov	r0, r3
 8003512:	371c      	adds	r7, #28
 8003514:	46bd      	mov	sp, r7
 8003516:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351a:	4770      	bx	lr
 800351c:	40021000 	.word	0x40021000
 8003520:	007a1200 	.word	0x007a1200
 8003524:	00f42400 	.word	0x00f42400

08003528 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003528:	b580      	push	{r7, lr}
 800352a:	b086      	sub	sp, #24
 800352c:	af00      	add	r7, sp, #0
 800352e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003530:	2300      	movs	r3, #0
 8003532:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003534:	2300      	movs	r3, #0
 8003536:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003540:	2b00      	cmp	r3, #0
 8003542:	f000 8098 	beq.w	8003676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003546:	2300      	movs	r3, #0
 8003548:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800354a:	4b43      	ldr	r3, [pc, #268]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800354c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800354e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003552:	2b00      	cmp	r3, #0
 8003554:	d10d      	bne.n	8003572 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003556:	4b40      	ldr	r3, [pc, #256]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003558:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800355a:	4a3f      	ldr	r2, [pc, #252]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800355c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003560:	6593      	str	r3, [r2, #88]	@ 0x58
 8003562:	4b3d      	ldr	r3, [pc, #244]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003564:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003566:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800356a:	60bb      	str	r3, [r7, #8]
 800356c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800356e:	2301      	movs	r3, #1
 8003570:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003572:	4b3a      	ldr	r3, [pc, #232]	@ (800365c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	4a39      	ldr	r2, [pc, #228]	@ (800365c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003578:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800357c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800357e:	f7fe fadf 	bl	8001b40 <HAL_GetTick>
 8003582:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003584:	e009      	b.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003586:	f7fe fadb 	bl	8001b40 <HAL_GetTick>
 800358a:	4602      	mov	r2, r0
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	1ad3      	subs	r3, r2, r3
 8003590:	2b02      	cmp	r3, #2
 8003592:	d902      	bls.n	800359a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003594:	2303      	movs	r3, #3
 8003596:	74fb      	strb	r3, [r7, #19]
        break;
 8003598:	e005      	b.n	80035a6 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800359a:	4b30      	ldr	r3, [pc, #192]	@ (800365c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035a2:	2b00      	cmp	r3, #0
 80035a4:	d0ef      	beq.n	8003586 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 80035a6:	7cfb      	ldrb	r3, [r7, #19]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	d159      	bne.n	8003660 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80035ac:	4b2a      	ldr	r3, [pc, #168]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035b2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80035b6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80035b8:	697b      	ldr	r3, [r7, #20]
 80035ba:	2b00      	cmp	r3, #0
 80035bc:	d01e      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035c2:	697a      	ldr	r2, [r7, #20]
 80035c4:	429a      	cmp	r2, r3
 80035c6:	d019      	beq.n	80035fc <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80035c8:	4b23      	ldr	r3, [pc, #140]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ce:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80035d2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80035d4:	4b20      	ldr	r3, [pc, #128]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035da:	4a1f      	ldr	r2, [pc, #124]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80035e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80035e4:	4b1c      	ldr	r3, [pc, #112]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035e6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80035ea:	4a1b      	ldr	r2, [pc, #108]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035ec:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80035f0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80035f4:	4a18      	ldr	r2, [pc, #96]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80035f6:	697b      	ldr	r3, [r7, #20]
 80035f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80035fc:	697b      	ldr	r3, [r7, #20]
 80035fe:	f003 0301 	and.w	r3, r3, #1
 8003602:	2b00      	cmp	r3, #0
 8003604:	d016      	beq.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003606:	f7fe fa9b 	bl	8001b40 <HAL_GetTick>
 800360a:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800360c:	e00b      	b.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800360e:	f7fe fa97 	bl	8001b40 <HAL_GetTick>
 8003612:	4602      	mov	r2, r0
 8003614:	68fb      	ldr	r3, [r7, #12]
 8003616:	1ad3      	subs	r3, r2, r3
 8003618:	f241 3288 	movw	r2, #5000	@ 0x1388
 800361c:	4293      	cmp	r3, r2
 800361e:	d902      	bls.n	8003626 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003620:	2303      	movs	r3, #3
 8003622:	74fb      	strb	r3, [r7, #19]
            break;
 8003624:	e006      	b.n	8003634 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003626:	4b0c      	ldr	r3, [pc, #48]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003628:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362c:	f003 0302 	and.w	r3, r3, #2
 8003630:	2b00      	cmp	r3, #0
 8003632:	d0ec      	beq.n	800360e <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003634:	7cfb      	ldrb	r3, [r7, #19]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d10b      	bne.n	8003652 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800363a:	4b07      	ldr	r3, [pc, #28]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800363c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003640:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003648:	4903      	ldr	r1, [pc, #12]	@ (8003658 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800364a:	4313      	orrs	r3, r2
 800364c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003650:	e008      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003652:	7cfb      	ldrb	r3, [r7, #19]
 8003654:	74bb      	strb	r3, [r7, #18]
 8003656:	e005      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003658:	40021000 	.word	0x40021000
 800365c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003660:	7cfb      	ldrb	r3, [r7, #19]
 8003662:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003664:	7c7b      	ldrb	r3, [r7, #17]
 8003666:	2b01      	cmp	r3, #1
 8003668:	d105      	bne.n	8003676 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800366a:	4ba6      	ldr	r3, [pc, #664]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800366c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800366e:	4aa5      	ldr	r2, [pc, #660]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003670:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003674:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d00a      	beq.n	8003698 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003682:	4ba0      	ldr	r3, [pc, #640]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003684:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003688:	f023 0203 	bic.w	r2, r3, #3
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	685b      	ldr	r3, [r3, #4]
 8003690:	499c      	ldr	r1, [pc, #624]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003692:	4313      	orrs	r3, r2
 8003694:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	f003 0302 	and.w	r3, r3, #2
 80036a0:	2b00      	cmp	r3, #0
 80036a2:	d00a      	beq.n	80036ba <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80036a4:	4b97      	ldr	r3, [pc, #604]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036aa:	f023 020c 	bic.w	r2, r3, #12
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	689b      	ldr	r3, [r3, #8]
 80036b2:	4994      	ldr	r1, [pc, #592]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036b4:	4313      	orrs	r3, r2
 80036b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	f003 0304 	and.w	r3, r3, #4
 80036c2:	2b00      	cmp	r3, #0
 80036c4:	d00a      	beq.n	80036dc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80036c6:	4b8f      	ldr	r3, [pc, #572]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036c8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036cc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	68db      	ldr	r3, [r3, #12]
 80036d4:	498b      	ldr	r1, [pc, #556]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036d6:	4313      	orrs	r3, r2
 80036d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681b      	ldr	r3, [r3, #0]
 80036e0:	f003 0308 	and.w	r3, r3, #8
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d00a      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80036e8:	4b86      	ldr	r3, [pc, #536]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036ee:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	691b      	ldr	r3, [r3, #16]
 80036f6:	4983      	ldr	r1, [pc, #524]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80036f8:	4313      	orrs	r3, r2
 80036fa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f003 0320 	and.w	r3, r3, #32
 8003706:	2b00      	cmp	r3, #0
 8003708:	d00a      	beq.n	8003720 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800370a:	4b7e      	ldr	r3, [pc, #504]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800370c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003710:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	695b      	ldr	r3, [r3, #20]
 8003718:	497a      	ldr	r1, [pc, #488]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800371a:	4313      	orrs	r3, r2
 800371c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003728:	2b00      	cmp	r3, #0
 800372a:	d00a      	beq.n	8003742 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800372c:	4b75      	ldr	r3, [pc, #468]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003732:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	699b      	ldr	r3, [r3, #24]
 800373a:	4972      	ldr	r1, [pc, #456]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800374a:	2b00      	cmp	r3, #0
 800374c:	d00a      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800374e:	4b6d      	ldr	r3, [pc, #436]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003750:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003754:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	69db      	ldr	r3, [r3, #28]
 800375c:	4969      	ldr	r1, [pc, #420]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800375e:	4313      	orrs	r3, r2
 8003760:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800376c:	2b00      	cmp	r3, #0
 800376e:	d00a      	beq.n	8003786 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003770:	4b64      	ldr	r3, [pc, #400]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003772:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003776:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	6a1b      	ldr	r3, [r3, #32]
 800377e:	4961      	ldr	r1, [pc, #388]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003780:	4313      	orrs	r3, r2
 8003782:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800378e:	2b00      	cmp	r3, #0
 8003790:	d00a      	beq.n	80037a8 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003792:	4b5c      	ldr	r3, [pc, #368]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003794:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003798:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037a0:	4958      	ldr	r1, [pc, #352]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037a2:	4313      	orrs	r3, r2
 80037a4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	681b      	ldr	r3, [r3, #0]
 80037ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d015      	beq.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80037b4:	4b53      	ldr	r3, [pc, #332]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037ba:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037c2:	4950      	ldr	r1, [pc, #320]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037c4:	4313      	orrs	r3, r2
 80037c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80037d2:	d105      	bne.n	80037e0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80037d4:	4b4b      	ldr	r3, [pc, #300]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4a4a      	ldr	r2, [pc, #296]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80037de:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037e8:	2b00      	cmp	r3, #0
 80037ea:	d015      	beq.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80037ec:	4b45      	ldr	r3, [pc, #276]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80037f2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80037f6:	687b      	ldr	r3, [r7, #4]
 80037f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80037fa:	4942      	ldr	r1, [pc, #264]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80037fc:	4313      	orrs	r3, r2
 80037fe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003806:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800380a:	d105      	bne.n	8003818 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800380c:	4b3d      	ldr	r3, [pc, #244]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800380e:	68db      	ldr	r3, [r3, #12]
 8003810:	4a3c      	ldr	r2, [pc, #240]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003812:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003816:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003820:	2b00      	cmp	r3, #0
 8003822:	d015      	beq.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003824:	4b37      	ldr	r3, [pc, #220]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003826:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800382a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003832:	4934      	ldr	r1, [pc, #208]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003834:	4313      	orrs	r3, r2
 8003836:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800383e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003842:	d105      	bne.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003844:	4b2f      	ldr	r3, [pc, #188]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003846:	68db      	ldr	r3, [r3, #12]
 8003848:	4a2e      	ldr	r2, [pc, #184]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800384a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800384e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003858:	2b00      	cmp	r3, #0
 800385a:	d015      	beq.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800385c:	4b29      	ldr	r3, [pc, #164]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800385e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003862:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003866:	687b      	ldr	r3, [r7, #4]
 8003868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800386a:	4926      	ldr	r1, [pc, #152]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800386c:	4313      	orrs	r3, r2
 800386e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003876:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800387a:	d105      	bne.n	8003888 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800387c:	4b21      	ldr	r3, [pc, #132]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800387e:	68db      	ldr	r3, [r3, #12]
 8003880:	4a20      	ldr	r2, [pc, #128]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003882:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003886:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003890:	2b00      	cmp	r3, #0
 8003892:	d015      	beq.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003894:	4b1b      	ldr	r3, [pc, #108]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003896:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800389a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038a2:	4918      	ldr	r1, [pc, #96]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038a4:	4313      	orrs	r3, r2
 80038a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038ae:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80038b2:	d105      	bne.n	80038c0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80038b4:	4b13      	ldr	r3, [pc, #76]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038b6:	68db      	ldr	r3, [r3, #12]
 80038b8:	4a12      	ldr	r2, [pc, #72]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038ba:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80038be:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80038c8:	2b00      	cmp	r3, #0
 80038ca:	d015      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80038cc:	4b0d      	ldr	r3, [pc, #52]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80038d2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038da:	490a      	ldr	r1, [pc, #40]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038dc:	4313      	orrs	r3, r2
 80038de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80038e6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80038ea:	d105      	bne.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80038ec:	4b05      	ldr	r3, [pc, #20]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038ee:	68db      	ldr	r3, [r3, #12]
 80038f0:	4a04      	ldr	r2, [pc, #16]	@ (8003904 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80038f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038f6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80038f8:	7cbb      	ldrb	r3, [r7, #18]
}
 80038fa:	4618      	mov	r0, r3
 80038fc:	3718      	adds	r7, #24
 80038fe:	46bd      	mov	sp, r7
 8003900:	bd80      	pop	{r7, pc}
 8003902:	bf00      	nop
 8003904:	40021000 	.word	0x40021000

08003908 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b082      	sub	sp, #8
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	2b00      	cmp	r3, #0
 8003914:	d101      	bne.n	800391a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003916:	2301      	movs	r3, #1
 8003918:	e042      	b.n	80039a0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003920:	2b00      	cmp	r3, #0
 8003922:	d106      	bne.n	8003932 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2200      	movs	r2, #0
 8003928:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800392c:	6878      	ldr	r0, [r7, #4]
 800392e:	f7fd ffc1 	bl	80018b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	2224      	movs	r2, #36	@ 0x24
 8003936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681a      	ldr	r2, [r3, #0]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	681b      	ldr	r3, [r3, #0]
 8003944:	f022 0201 	bic.w	r2, r2, #1
 8003948:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800394e:	2b00      	cmp	r3, #0
 8003950:	d002      	beq.n	8003958 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	f000 faf4 	bl	8003f40 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003958:	6878      	ldr	r0, [r7, #4]
 800395a:	f000 f825 	bl	80039a8 <UART_SetConfig>
 800395e:	4603      	mov	r3, r0
 8003960:	2b01      	cmp	r3, #1
 8003962:	d101      	bne.n	8003968 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e01b      	b.n	80039a0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	685a      	ldr	r2, [r3, #4]
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003976:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	689a      	ldr	r2, [r3, #8]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003986:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681a      	ldr	r2, [r3, #0]
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	f042 0201 	orr.w	r2, r2, #1
 8003996:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003998:	6878      	ldr	r0, [r7, #4]
 800399a:	f000 fb73 	bl	8004084 <UART_CheckIdleState>
 800399e:	4603      	mov	r3, r0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}

080039a8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80039a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80039ac:	b08c      	sub	sp, #48	@ 0x30
 80039ae:	af00      	add	r7, sp, #0
 80039b0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80039b2:	2300      	movs	r3, #0
 80039b4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80039b8:	697b      	ldr	r3, [r7, #20]
 80039ba:	689a      	ldr	r2, [r3, #8]
 80039bc:	697b      	ldr	r3, [r7, #20]
 80039be:	691b      	ldr	r3, [r3, #16]
 80039c0:	431a      	orrs	r2, r3
 80039c2:	697b      	ldr	r3, [r7, #20]
 80039c4:	695b      	ldr	r3, [r3, #20]
 80039c6:	431a      	orrs	r2, r3
 80039c8:	697b      	ldr	r3, [r7, #20]
 80039ca:	69db      	ldr	r3, [r3, #28]
 80039cc:	4313      	orrs	r3, r2
 80039ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80039d0:	697b      	ldr	r3, [r7, #20]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	681a      	ldr	r2, [r3, #0]
 80039d6:	4bab      	ldr	r3, [pc, #684]	@ (8003c84 <UART_SetConfig+0x2dc>)
 80039d8:	4013      	ands	r3, r2
 80039da:	697a      	ldr	r2, [r7, #20]
 80039dc:	6812      	ldr	r2, [r2, #0]
 80039de:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80039e0:	430b      	orrs	r3, r1
 80039e2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80039e4:	697b      	ldr	r3, [r7, #20]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	685b      	ldr	r3, [r3, #4]
 80039ea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80039ee:	697b      	ldr	r3, [r7, #20]
 80039f0:	68da      	ldr	r2, [r3, #12]
 80039f2:	697b      	ldr	r3, [r7, #20]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	430a      	orrs	r2, r1
 80039f8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80039fa:	697b      	ldr	r3, [r7, #20]
 80039fc:	699b      	ldr	r3, [r3, #24]
 80039fe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003a00:	697b      	ldr	r3, [r7, #20]
 8003a02:	681b      	ldr	r3, [r3, #0]
 8003a04:	4aa0      	ldr	r2, [pc, #640]	@ (8003c88 <UART_SetConfig+0x2e0>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d004      	beq.n	8003a14 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003a0a:	697b      	ldr	r3, [r7, #20]
 8003a0c:	6a1b      	ldr	r3, [r3, #32]
 8003a0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003a10:	4313      	orrs	r3, r2
 8003a12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003a14:	697b      	ldr	r3, [r7, #20]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	689b      	ldr	r3, [r3, #8]
 8003a1a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8003a1e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8003a22:	697a      	ldr	r2, [r7, #20]
 8003a24:	6812      	ldr	r2, [r2, #0]
 8003a26:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003a28:	430b      	orrs	r3, r1
 8003a2a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a32:	f023 010f 	bic.w	r1, r3, #15
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003a3a:	697b      	ldr	r3, [r7, #20]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	430a      	orrs	r2, r1
 8003a40:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	4a91      	ldr	r2, [pc, #580]	@ (8003c8c <UART_SetConfig+0x2e4>)
 8003a48:	4293      	cmp	r3, r2
 8003a4a:	d125      	bne.n	8003a98 <UART_SetConfig+0xf0>
 8003a4c:	4b90      	ldr	r3, [pc, #576]	@ (8003c90 <UART_SetConfig+0x2e8>)
 8003a4e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003a52:	f003 0303 	and.w	r3, r3, #3
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d81a      	bhi.n	8003a90 <UART_SetConfig+0xe8>
 8003a5a:	a201      	add	r2, pc, #4	@ (adr r2, 8003a60 <UART_SetConfig+0xb8>)
 8003a5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a60:	08003a71 	.word	0x08003a71
 8003a64:	08003a81 	.word	0x08003a81
 8003a68:	08003a79 	.word	0x08003a79
 8003a6c:	08003a89 	.word	0x08003a89
 8003a70:	2301      	movs	r3, #1
 8003a72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a76:	e0d6      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003a78:	2302      	movs	r3, #2
 8003a7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a7e:	e0d2      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003a80:	2304      	movs	r3, #4
 8003a82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a86:	e0ce      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003a88:	2308      	movs	r3, #8
 8003a8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a8e:	e0ca      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003a90:	2310      	movs	r3, #16
 8003a92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003a96:	e0c6      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a7d      	ldr	r2, [pc, #500]	@ (8003c94 <UART_SetConfig+0x2ec>)
 8003a9e:	4293      	cmp	r3, r2
 8003aa0:	d138      	bne.n	8003b14 <UART_SetConfig+0x16c>
 8003aa2:	4b7b      	ldr	r3, [pc, #492]	@ (8003c90 <UART_SetConfig+0x2e8>)
 8003aa4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003aa8:	f003 030c 	and.w	r3, r3, #12
 8003aac:	2b0c      	cmp	r3, #12
 8003aae:	d82d      	bhi.n	8003b0c <UART_SetConfig+0x164>
 8003ab0:	a201      	add	r2, pc, #4	@ (adr r2, 8003ab8 <UART_SetConfig+0x110>)
 8003ab2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003ab6:	bf00      	nop
 8003ab8:	08003aed 	.word	0x08003aed
 8003abc:	08003b0d 	.word	0x08003b0d
 8003ac0:	08003b0d 	.word	0x08003b0d
 8003ac4:	08003b0d 	.word	0x08003b0d
 8003ac8:	08003afd 	.word	0x08003afd
 8003acc:	08003b0d 	.word	0x08003b0d
 8003ad0:	08003b0d 	.word	0x08003b0d
 8003ad4:	08003b0d 	.word	0x08003b0d
 8003ad8:	08003af5 	.word	0x08003af5
 8003adc:	08003b0d 	.word	0x08003b0d
 8003ae0:	08003b0d 	.word	0x08003b0d
 8003ae4:	08003b0d 	.word	0x08003b0d
 8003ae8:	08003b05 	.word	0x08003b05
 8003aec:	2300      	movs	r3, #0
 8003aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003af2:	e098      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003af4:	2302      	movs	r3, #2
 8003af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003afa:	e094      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003afc:	2304      	movs	r3, #4
 8003afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b02:	e090      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b04:	2308      	movs	r3, #8
 8003b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b0a:	e08c      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b0c:	2310      	movs	r3, #16
 8003b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b12:	e088      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	4a5f      	ldr	r2, [pc, #380]	@ (8003c98 <UART_SetConfig+0x2f0>)
 8003b1a:	4293      	cmp	r3, r2
 8003b1c:	d125      	bne.n	8003b6a <UART_SetConfig+0x1c2>
 8003b1e:	4b5c      	ldr	r3, [pc, #368]	@ (8003c90 <UART_SetConfig+0x2e8>)
 8003b20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b24:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003b28:	2b30      	cmp	r3, #48	@ 0x30
 8003b2a:	d016      	beq.n	8003b5a <UART_SetConfig+0x1b2>
 8003b2c:	2b30      	cmp	r3, #48	@ 0x30
 8003b2e:	d818      	bhi.n	8003b62 <UART_SetConfig+0x1ba>
 8003b30:	2b20      	cmp	r3, #32
 8003b32:	d00a      	beq.n	8003b4a <UART_SetConfig+0x1a2>
 8003b34:	2b20      	cmp	r3, #32
 8003b36:	d814      	bhi.n	8003b62 <UART_SetConfig+0x1ba>
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d002      	beq.n	8003b42 <UART_SetConfig+0x19a>
 8003b3c:	2b10      	cmp	r3, #16
 8003b3e:	d008      	beq.n	8003b52 <UART_SetConfig+0x1aa>
 8003b40:	e00f      	b.n	8003b62 <UART_SetConfig+0x1ba>
 8003b42:	2300      	movs	r3, #0
 8003b44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b48:	e06d      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b4a:	2302      	movs	r3, #2
 8003b4c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b50:	e069      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b52:	2304      	movs	r3, #4
 8003b54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b58:	e065      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b5a:	2308      	movs	r3, #8
 8003b5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b60:	e061      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b62:	2310      	movs	r3, #16
 8003b64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b68:	e05d      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003b6a:	697b      	ldr	r3, [r7, #20]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a4b      	ldr	r2, [pc, #300]	@ (8003c9c <UART_SetConfig+0x2f4>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d125      	bne.n	8003bc0 <UART_SetConfig+0x218>
 8003b74:	4b46      	ldr	r3, [pc, #280]	@ (8003c90 <UART_SetConfig+0x2e8>)
 8003b76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b7a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8003b7e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b80:	d016      	beq.n	8003bb0 <UART_SetConfig+0x208>
 8003b82:	2bc0      	cmp	r3, #192	@ 0xc0
 8003b84:	d818      	bhi.n	8003bb8 <UART_SetConfig+0x210>
 8003b86:	2b80      	cmp	r3, #128	@ 0x80
 8003b88:	d00a      	beq.n	8003ba0 <UART_SetConfig+0x1f8>
 8003b8a:	2b80      	cmp	r3, #128	@ 0x80
 8003b8c:	d814      	bhi.n	8003bb8 <UART_SetConfig+0x210>
 8003b8e:	2b00      	cmp	r3, #0
 8003b90:	d002      	beq.n	8003b98 <UART_SetConfig+0x1f0>
 8003b92:	2b40      	cmp	r3, #64	@ 0x40
 8003b94:	d008      	beq.n	8003ba8 <UART_SetConfig+0x200>
 8003b96:	e00f      	b.n	8003bb8 <UART_SetConfig+0x210>
 8003b98:	2300      	movs	r3, #0
 8003b9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003b9e:	e042      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003ba0:	2302      	movs	r3, #2
 8003ba2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003ba6:	e03e      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003ba8:	2304      	movs	r3, #4
 8003baa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bae:	e03a      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003bb0:	2308      	movs	r3, #8
 8003bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bb6:	e036      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003bb8:	2310      	movs	r3, #16
 8003bba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bbe:	e032      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	4a30      	ldr	r2, [pc, #192]	@ (8003c88 <UART_SetConfig+0x2e0>)
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	d12a      	bne.n	8003c20 <UART_SetConfig+0x278>
 8003bca:	4b31      	ldr	r3, [pc, #196]	@ (8003c90 <UART_SetConfig+0x2e8>)
 8003bcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003bd4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bd8:	d01a      	beq.n	8003c10 <UART_SetConfig+0x268>
 8003bda:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003bde:	d81b      	bhi.n	8003c18 <UART_SetConfig+0x270>
 8003be0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003be4:	d00c      	beq.n	8003c00 <UART_SetConfig+0x258>
 8003be6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003bea:	d815      	bhi.n	8003c18 <UART_SetConfig+0x270>
 8003bec:	2b00      	cmp	r3, #0
 8003bee:	d003      	beq.n	8003bf8 <UART_SetConfig+0x250>
 8003bf0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003bf4:	d008      	beq.n	8003c08 <UART_SetConfig+0x260>
 8003bf6:	e00f      	b.n	8003c18 <UART_SetConfig+0x270>
 8003bf8:	2300      	movs	r3, #0
 8003bfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003bfe:	e012      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003c00:	2302      	movs	r3, #2
 8003c02:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c06:	e00e      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003c08:	2304      	movs	r3, #4
 8003c0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c0e:	e00a      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003c10:	2308      	movs	r3, #8
 8003c12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c16:	e006      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003c18:	2310      	movs	r3, #16
 8003c1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003c1e:	e002      	b.n	8003c26 <UART_SetConfig+0x27e>
 8003c20:	2310      	movs	r3, #16
 8003c22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003c26:	697b      	ldr	r3, [r7, #20]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	4a17      	ldr	r2, [pc, #92]	@ (8003c88 <UART_SetConfig+0x2e0>)
 8003c2c:	4293      	cmp	r3, r2
 8003c2e:	f040 80a8 	bne.w	8003d82 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003c32:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003c36:	2b08      	cmp	r3, #8
 8003c38:	d834      	bhi.n	8003ca4 <UART_SetConfig+0x2fc>
 8003c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8003c40 <UART_SetConfig+0x298>)
 8003c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c40:	08003c65 	.word	0x08003c65
 8003c44:	08003ca5 	.word	0x08003ca5
 8003c48:	08003c6d 	.word	0x08003c6d
 8003c4c:	08003ca5 	.word	0x08003ca5
 8003c50:	08003c73 	.word	0x08003c73
 8003c54:	08003ca5 	.word	0x08003ca5
 8003c58:	08003ca5 	.word	0x08003ca5
 8003c5c:	08003ca5 	.word	0x08003ca5
 8003c60:	08003c7b 	.word	0x08003c7b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003c64:	f7ff fbee 	bl	8003444 <HAL_RCC_GetPCLK1Freq>
 8003c68:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c6a:	e021      	b.n	8003cb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8003ca0 <UART_SetConfig+0x2f8>)
 8003c6e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c70:	e01e      	b.n	8003cb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003c72:	f7ff fb79 	bl	8003368 <HAL_RCC_GetSysClockFreq>
 8003c76:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003c78:	e01a      	b.n	8003cb0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003c7a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003c7e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003c80:	e016      	b.n	8003cb0 <UART_SetConfig+0x308>
 8003c82:	bf00      	nop
 8003c84:	cfff69f3 	.word	0xcfff69f3
 8003c88:	40008000 	.word	0x40008000
 8003c8c:	40013800 	.word	0x40013800
 8003c90:	40021000 	.word	0x40021000
 8003c94:	40004400 	.word	0x40004400
 8003c98:	40004800 	.word	0x40004800
 8003c9c:	40004c00 	.word	0x40004c00
 8003ca0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8003ca4:	2300      	movs	r3, #0
 8003ca6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003ca8:	2301      	movs	r3, #1
 8003caa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003cae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003cb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb2:	2b00      	cmp	r3, #0
 8003cb4:	f000 812a 	beq.w	8003f0c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003cb8:	697b      	ldr	r3, [r7, #20]
 8003cba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cbc:	4a9e      	ldr	r2, [pc, #632]	@ (8003f38 <UART_SetConfig+0x590>)
 8003cbe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003cc2:	461a      	mov	r2, r3
 8003cc4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cc6:	fbb3 f3f2 	udiv	r3, r3, r2
 8003cca:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ccc:	697b      	ldr	r3, [r7, #20]
 8003cce:	685a      	ldr	r2, [r3, #4]
 8003cd0:	4613      	mov	r3, r2
 8003cd2:	005b      	lsls	r3, r3, #1
 8003cd4:	4413      	add	r3, r2
 8003cd6:	69ba      	ldr	r2, [r7, #24]
 8003cd8:	429a      	cmp	r2, r3
 8003cda:	d305      	bcc.n	8003ce8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	685b      	ldr	r3, [r3, #4]
 8003ce0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003ce2:	69ba      	ldr	r2, [r7, #24]
 8003ce4:	429a      	cmp	r2, r3
 8003ce6:	d903      	bls.n	8003cf0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8003ce8:	2301      	movs	r3, #1
 8003cea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003cee:	e10d      	b.n	8003f0c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cf2:	2200      	movs	r2, #0
 8003cf4:	60bb      	str	r3, [r7, #8]
 8003cf6:	60fa      	str	r2, [r7, #12]
 8003cf8:	697b      	ldr	r3, [r7, #20]
 8003cfa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003cfc:	4a8e      	ldr	r2, [pc, #568]	@ (8003f38 <UART_SetConfig+0x590>)
 8003cfe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003d02:	b29b      	uxth	r3, r3
 8003d04:	2200      	movs	r2, #0
 8003d06:	603b      	str	r3, [r7, #0]
 8003d08:	607a      	str	r2, [r7, #4]
 8003d0a:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003d0e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003d12:	f7fc fa81 	bl	8000218 <__aeabi_uldivmod>
 8003d16:	4602      	mov	r2, r0
 8003d18:	460b      	mov	r3, r1
 8003d1a:	4610      	mov	r0, r2
 8003d1c:	4619      	mov	r1, r3
 8003d1e:	f04f 0200 	mov.w	r2, #0
 8003d22:	f04f 0300 	mov.w	r3, #0
 8003d26:	020b      	lsls	r3, r1, #8
 8003d28:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003d2c:	0202      	lsls	r2, r0, #8
 8003d2e:	6979      	ldr	r1, [r7, #20]
 8003d30:	6849      	ldr	r1, [r1, #4]
 8003d32:	0849      	lsrs	r1, r1, #1
 8003d34:	2000      	movs	r0, #0
 8003d36:	460c      	mov	r4, r1
 8003d38:	4605      	mov	r5, r0
 8003d3a:	eb12 0804 	adds.w	r8, r2, r4
 8003d3e:	eb43 0905 	adc.w	r9, r3, r5
 8003d42:	697b      	ldr	r3, [r7, #20]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	2200      	movs	r2, #0
 8003d48:	469a      	mov	sl, r3
 8003d4a:	4693      	mov	fp, r2
 8003d4c:	4652      	mov	r2, sl
 8003d4e:	465b      	mov	r3, fp
 8003d50:	4640      	mov	r0, r8
 8003d52:	4649      	mov	r1, r9
 8003d54:	f7fc fa60 	bl	8000218 <__aeabi_uldivmod>
 8003d58:	4602      	mov	r2, r0
 8003d5a:	460b      	mov	r3, r1
 8003d5c:	4613      	mov	r3, r2
 8003d5e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003d60:	6a3b      	ldr	r3, [r7, #32]
 8003d62:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8003d66:	d308      	bcc.n	8003d7a <UART_SetConfig+0x3d2>
 8003d68:	6a3b      	ldr	r3, [r7, #32]
 8003d6a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003d6e:	d204      	bcs.n	8003d7a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	6a3a      	ldr	r2, [r7, #32]
 8003d76:	60da      	str	r2, [r3, #12]
 8003d78:	e0c8      	b.n	8003f0c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003d80:	e0c4      	b.n	8003f0c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003d82:	697b      	ldr	r3, [r7, #20]
 8003d84:	69db      	ldr	r3, [r3, #28]
 8003d86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003d8a:	d167      	bne.n	8003e5c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 8003d8c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003d90:	2b08      	cmp	r3, #8
 8003d92:	d828      	bhi.n	8003de6 <UART_SetConfig+0x43e>
 8003d94:	a201      	add	r2, pc, #4	@ (adr r2, 8003d9c <UART_SetConfig+0x3f4>)
 8003d96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d9a:	bf00      	nop
 8003d9c:	08003dc1 	.word	0x08003dc1
 8003da0:	08003dc9 	.word	0x08003dc9
 8003da4:	08003dd1 	.word	0x08003dd1
 8003da8:	08003de7 	.word	0x08003de7
 8003dac:	08003dd7 	.word	0x08003dd7
 8003db0:	08003de7 	.word	0x08003de7
 8003db4:	08003de7 	.word	0x08003de7
 8003db8:	08003de7 	.word	0x08003de7
 8003dbc:	08003ddf 	.word	0x08003ddf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003dc0:	f7ff fb40 	bl	8003444 <HAL_RCC_GetPCLK1Freq>
 8003dc4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003dc6:	e014      	b.n	8003df2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003dc8:	f7ff fb52 	bl	8003470 <HAL_RCC_GetPCLK2Freq>
 8003dcc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003dce:	e010      	b.n	8003df2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dd0:	4b5a      	ldr	r3, [pc, #360]	@ (8003f3c <UART_SetConfig+0x594>)
 8003dd2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003dd4:	e00d      	b.n	8003df2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003dd6:	f7ff fac7 	bl	8003368 <HAL_RCC_GetSysClockFreq>
 8003dda:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003ddc:	e009      	b.n	8003df2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dde:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003de2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003de4:	e005      	b.n	8003df2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8003de6:	2300      	movs	r3, #0
 8003de8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003dea:	2301      	movs	r3, #1
 8003dec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003df0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003df2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	f000 8089 	beq.w	8003f0c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003dfa:	697b      	ldr	r3, [r7, #20]
 8003dfc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003dfe:	4a4e      	ldr	r2, [pc, #312]	@ (8003f38 <UART_SetConfig+0x590>)
 8003e00:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003e04:	461a      	mov	r2, r3
 8003e06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e08:	fbb3 f3f2 	udiv	r3, r3, r2
 8003e0c:	005a      	lsls	r2, r3, #1
 8003e0e:	697b      	ldr	r3, [r7, #20]
 8003e10:	685b      	ldr	r3, [r3, #4]
 8003e12:	085b      	lsrs	r3, r3, #1
 8003e14:	441a      	add	r2, r3
 8003e16:	697b      	ldr	r3, [r7, #20]
 8003e18:	685b      	ldr	r3, [r3, #4]
 8003e1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003e1e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003e20:	6a3b      	ldr	r3, [r7, #32]
 8003e22:	2b0f      	cmp	r3, #15
 8003e24:	d916      	bls.n	8003e54 <UART_SetConfig+0x4ac>
 8003e26:	6a3b      	ldr	r3, [r7, #32]
 8003e28:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e2c:	d212      	bcs.n	8003e54 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003e2e:	6a3b      	ldr	r3, [r7, #32]
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	f023 030f 	bic.w	r3, r3, #15
 8003e36:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003e38:	6a3b      	ldr	r3, [r7, #32]
 8003e3a:	085b      	lsrs	r3, r3, #1
 8003e3c:	b29b      	uxth	r3, r3
 8003e3e:	f003 0307 	and.w	r3, r3, #7
 8003e42:	b29a      	uxth	r2, r3
 8003e44:	8bfb      	ldrh	r3, [r7, #30]
 8003e46:	4313      	orrs	r3, r2
 8003e48:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	681b      	ldr	r3, [r3, #0]
 8003e4e:	8bfa      	ldrh	r2, [r7, #30]
 8003e50:	60da      	str	r2, [r3, #12]
 8003e52:	e05b      	b.n	8003f0c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003e5a:	e057      	b.n	8003f0c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003e5c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003e60:	2b08      	cmp	r3, #8
 8003e62:	d828      	bhi.n	8003eb6 <UART_SetConfig+0x50e>
 8003e64:	a201      	add	r2, pc, #4	@ (adr r2, 8003e6c <UART_SetConfig+0x4c4>)
 8003e66:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003e6a:	bf00      	nop
 8003e6c:	08003e91 	.word	0x08003e91
 8003e70:	08003e99 	.word	0x08003e99
 8003e74:	08003ea1 	.word	0x08003ea1
 8003e78:	08003eb7 	.word	0x08003eb7
 8003e7c:	08003ea7 	.word	0x08003ea7
 8003e80:	08003eb7 	.word	0x08003eb7
 8003e84:	08003eb7 	.word	0x08003eb7
 8003e88:	08003eb7 	.word	0x08003eb7
 8003e8c:	08003eaf 	.word	0x08003eaf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003e90:	f7ff fad8 	bl	8003444 <HAL_RCC_GetPCLK1Freq>
 8003e94:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e96:	e014      	b.n	8003ec2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003e98:	f7ff faea 	bl	8003470 <HAL_RCC_GetPCLK2Freq>
 8003e9c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003e9e:	e010      	b.n	8003ec2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ea0:	4b26      	ldr	r3, [pc, #152]	@ (8003f3c <UART_SetConfig+0x594>)
 8003ea2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003ea4:	e00d      	b.n	8003ec2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ea6:	f7ff fa5f 	bl	8003368 <HAL_RCC_GetSysClockFreq>
 8003eaa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003eac:	e009      	b.n	8003ec2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003eae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003eb2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003eb4:	e005      	b.n	8003ec2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8003eb6:	2300      	movs	r3, #0
 8003eb8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003eba:	2301      	movs	r3, #1
 8003ebc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003ec0:	bf00      	nop
    }

    if (pclk != 0U)
 8003ec2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d021      	beq.n	8003f0c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003ec8:	697b      	ldr	r3, [r7, #20]
 8003eca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ecc:	4a1a      	ldr	r2, [pc, #104]	@ (8003f38 <UART_SetConfig+0x590>)
 8003ece:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003ed2:	461a      	mov	r2, r3
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	fbb3 f2f2 	udiv	r2, r3, r2
 8003eda:	697b      	ldr	r3, [r7, #20]
 8003edc:	685b      	ldr	r3, [r3, #4]
 8003ede:	085b      	lsrs	r3, r3, #1
 8003ee0:	441a      	add	r2, r3
 8003ee2:	697b      	ldr	r3, [r7, #20]
 8003ee4:	685b      	ldr	r3, [r3, #4]
 8003ee6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003eea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003eec:	6a3b      	ldr	r3, [r7, #32]
 8003eee:	2b0f      	cmp	r3, #15
 8003ef0:	d909      	bls.n	8003f06 <UART_SetConfig+0x55e>
 8003ef2:	6a3b      	ldr	r3, [r7, #32]
 8003ef4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003ef8:	d205      	bcs.n	8003f06 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003efa:	6a3b      	ldr	r3, [r7, #32]
 8003efc:	b29a      	uxth	r2, r3
 8003efe:	697b      	ldr	r3, [r7, #20]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	60da      	str	r2, [r3, #12]
 8003f04:	e002      	b.n	8003f0c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8003f06:	2301      	movs	r3, #1
 8003f08:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	2201      	movs	r2, #1
 8003f10:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003f14:	697b      	ldr	r3, [r7, #20]
 8003f16:	2201      	movs	r2, #1
 8003f18:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003f1c:	697b      	ldr	r3, [r7, #20]
 8003f1e:	2200      	movs	r2, #0
 8003f20:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003f22:	697b      	ldr	r3, [r7, #20]
 8003f24:	2200      	movs	r2, #0
 8003f26:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003f28:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003f2c:	4618      	mov	r0, r3
 8003f2e:	3730      	adds	r7, #48	@ 0x30
 8003f30:	46bd      	mov	sp, r7
 8003f32:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003f36:	bf00      	nop
 8003f38:	08005278 	.word	0x08005278
 8003f3c:	00f42400 	.word	0x00f42400

08003f40 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f4c:	f003 0308 	and.w	r3, r3, #8
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d00a      	beq.n	8003f6a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	430a      	orrs	r2, r1
 8003f68:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f6e:	f003 0301 	and.w	r3, r3, #1
 8003f72:	2b00      	cmp	r3, #0
 8003f74:	d00a      	beq.n	8003f8c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	681b      	ldr	r3, [r3, #0]
 8003f88:	430a      	orrs	r2, r1
 8003f8a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003f90:	f003 0302 	and.w	r3, r3, #2
 8003f94:	2b00      	cmp	r3, #0
 8003f96:	d00a      	beq.n	8003fae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	685b      	ldr	r3, [r3, #4]
 8003f9e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fb2:	f003 0304 	and.w	r3, r3, #4
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00a      	beq.n	8003fd0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	681b      	ldr	r3, [r3, #0]
 8003fbe:	685b      	ldr	r3, [r3, #4]
 8003fc0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	430a      	orrs	r2, r1
 8003fce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003fd0:	687b      	ldr	r3, [r7, #4]
 8003fd2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fd4:	f003 0310 	and.w	r3, r3, #16
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d00a      	beq.n	8003ff2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003fdc:	687b      	ldr	r3, [r7, #4]
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	689b      	ldr	r3, [r3, #8]
 8003fe2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	681b      	ldr	r3, [r3, #0]
 8003fee:	430a      	orrs	r2, r1
 8003ff0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ff6:	f003 0320 	and.w	r3, r3, #32
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d00a      	beq.n	8004014 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	689b      	ldr	r3, [r3, #8]
 8004004:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	430a      	orrs	r2, r1
 8004012:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004018:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800401c:	2b00      	cmp	r3, #0
 800401e:	d01a      	beq.n	8004056 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004020:	687b      	ldr	r3, [r7, #4]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	685b      	ldr	r3, [r3, #4]
 8004026:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800402a:	687b      	ldr	r3, [r7, #4]
 800402c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	430a      	orrs	r2, r1
 8004034:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800403a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800403e:	d10a      	bne.n	8004056 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	685b      	ldr	r3, [r3, #4]
 8004046:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	430a      	orrs	r2, r1
 8004054:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800405a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800405e:	2b00      	cmp	r3, #0
 8004060:	d00a      	beq.n	8004078 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	685b      	ldr	r3, [r3, #4]
 8004068:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	681b      	ldr	r3, [r3, #0]
 8004074:	430a      	orrs	r2, r1
 8004076:	605a      	str	r2, [r3, #4]
  }
}
 8004078:	bf00      	nop
 800407a:	370c      	adds	r7, #12
 800407c:	46bd      	mov	sp, r7
 800407e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004082:	4770      	bx	lr

08004084 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004084:	b580      	push	{r7, lr}
 8004086:	b098      	sub	sp, #96	@ 0x60
 8004088:	af02      	add	r7, sp, #8
 800408a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2200      	movs	r2, #0
 8004090:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004094:	f7fd fd54 	bl	8001b40 <HAL_GetTick>
 8004098:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	f003 0308 	and.w	r3, r3, #8
 80040a4:	2b08      	cmp	r3, #8
 80040a6:	d12f      	bne.n	8004108 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80040a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80040ac:	9300      	str	r3, [sp, #0]
 80040ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80040b0:	2200      	movs	r2, #0
 80040b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f000 f88e 	bl	80041d8 <UART_WaitOnFlagUntilTimeout>
 80040bc:	4603      	mov	r3, r0
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d022      	beq.n	8004108 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80040ca:	e853 3f00 	ldrex	r3, [r3]
 80040ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80040d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80040d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80040d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	461a      	mov	r2, r3
 80040de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80040e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80040e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80040e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80040e8:	e841 2300 	strex	r3, r2, [r1]
 80040ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80040ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d1e6      	bne.n	80040c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2220      	movs	r2, #32
 80040f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	2200      	movs	r2, #0
 8004100:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004104:	2303      	movs	r3, #3
 8004106:	e063      	b.n	80041d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0304 	and.w	r3, r3, #4
 8004112:	2b04      	cmp	r3, #4
 8004114:	d149      	bne.n	80041aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004116:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800411a:	9300      	str	r3, [sp, #0]
 800411c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800411e:	2200      	movs	r2, #0
 8004120:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	f000 f857 	bl	80041d8 <UART_WaitOnFlagUntilTimeout>
 800412a:	4603      	mov	r3, r0
 800412c:	2b00      	cmp	r3, #0
 800412e:	d03c      	beq.n	80041aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	681b      	ldr	r3, [r3, #0]
 8004134:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004136:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004138:	e853 3f00 	ldrex	r3, [r3]
 800413c:	623b      	str	r3, [r7, #32]
   return(result);
 800413e:	6a3b      	ldr	r3, [r7, #32]
 8004140:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004144:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	461a      	mov	r2, r3
 800414c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800414e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004150:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004152:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004154:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004156:	e841 2300 	strex	r3, r2, [r1]
 800415a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800415c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415e:	2b00      	cmp	r3, #0
 8004160:	d1e6      	bne.n	8004130 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	3308      	adds	r3, #8
 8004168:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800416a:	693b      	ldr	r3, [r7, #16]
 800416c:	e853 3f00 	ldrex	r3, [r3]
 8004170:	60fb      	str	r3, [r7, #12]
   return(result);
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	f023 0301 	bic.w	r3, r3, #1
 8004178:	64bb      	str	r3, [r7, #72]	@ 0x48
 800417a:	687b      	ldr	r3, [r7, #4]
 800417c:	681b      	ldr	r3, [r3, #0]
 800417e:	3308      	adds	r3, #8
 8004180:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004182:	61fa      	str	r2, [r7, #28]
 8004184:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004186:	69b9      	ldr	r1, [r7, #24]
 8004188:	69fa      	ldr	r2, [r7, #28]
 800418a:	e841 2300 	strex	r3, r2, [r1]
 800418e:	617b      	str	r3, [r7, #20]
   return(result);
 8004190:	697b      	ldr	r3, [r7, #20]
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1e5      	bne.n	8004162 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	2220      	movs	r2, #32
 800419a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800419e:	687b      	ldr	r3, [r7, #4]
 80041a0:	2200      	movs	r2, #0
 80041a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80041a6:	2303      	movs	r3, #3
 80041a8:	e012      	b.n	80041d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80041aa:	687b      	ldr	r3, [r7, #4]
 80041ac:	2220      	movs	r2, #32
 80041ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2220      	movs	r2, #32
 80041b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	2200      	movs	r2, #0
 80041be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2200      	movs	r2, #0
 80041c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	2200      	movs	r2, #0
 80041ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80041ce:	2300      	movs	r3, #0
}
 80041d0:	4618      	mov	r0, r3
 80041d2:	3758      	adds	r7, #88	@ 0x58
 80041d4:	46bd      	mov	sp, r7
 80041d6:	bd80      	pop	{r7, pc}

080041d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80041d8:	b580      	push	{r7, lr}
 80041da:	b084      	sub	sp, #16
 80041dc:	af00      	add	r7, sp, #0
 80041de:	60f8      	str	r0, [r7, #12]
 80041e0:	60b9      	str	r1, [r7, #8]
 80041e2:	603b      	str	r3, [r7, #0]
 80041e4:	4613      	mov	r3, r2
 80041e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80041e8:	e04f      	b.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041ea:	69bb      	ldr	r3, [r7, #24]
 80041ec:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80041f0:	d04b      	beq.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80041f2:	f7fd fca5 	bl	8001b40 <HAL_GetTick>
 80041f6:	4602      	mov	r2, r0
 80041f8:	683b      	ldr	r3, [r7, #0]
 80041fa:	1ad3      	subs	r3, r2, r3
 80041fc:	69ba      	ldr	r2, [r7, #24]
 80041fe:	429a      	cmp	r2, r3
 8004200:	d302      	bcc.n	8004208 <UART_WaitOnFlagUntilTimeout+0x30>
 8004202:	69bb      	ldr	r3, [r7, #24]
 8004204:	2b00      	cmp	r3, #0
 8004206:	d101      	bne.n	800420c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004208:	2303      	movs	r3, #3
 800420a:	e04e      	b.n	80042aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f003 0304 	and.w	r3, r3, #4
 8004216:	2b00      	cmp	r3, #0
 8004218:	d037      	beq.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
 800421a:	68bb      	ldr	r3, [r7, #8]
 800421c:	2b80      	cmp	r3, #128	@ 0x80
 800421e:	d034      	beq.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004220:	68bb      	ldr	r3, [r7, #8]
 8004222:	2b40      	cmp	r3, #64	@ 0x40
 8004224:	d031      	beq.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	69db      	ldr	r3, [r3, #28]
 800422c:	f003 0308 	and.w	r3, r3, #8
 8004230:	2b08      	cmp	r3, #8
 8004232:	d110      	bne.n	8004256 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	2208      	movs	r2, #8
 800423a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800423c:	68f8      	ldr	r0, [r7, #12]
 800423e:	f000 f838 	bl	80042b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004242:	68fb      	ldr	r3, [r7, #12]
 8004244:	2208      	movs	r2, #8
 8004246:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	2200      	movs	r2, #0
 800424e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e029      	b.n	80042aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004260:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004264:	d111      	bne.n	800428a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004266:	68fb      	ldr	r3, [r7, #12]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800426e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004270:	68f8      	ldr	r0, [r7, #12]
 8004272:	f000 f81e 	bl	80042b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004276:	68fb      	ldr	r3, [r7, #12]
 8004278:	2220      	movs	r2, #32
 800427a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	2200      	movs	r2, #0
 8004282:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004286:	2303      	movs	r3, #3
 8004288:	e00f      	b.n	80042aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	681b      	ldr	r3, [r3, #0]
 800428e:	69da      	ldr	r2, [r3, #28]
 8004290:	68bb      	ldr	r3, [r7, #8]
 8004292:	4013      	ands	r3, r2
 8004294:	68ba      	ldr	r2, [r7, #8]
 8004296:	429a      	cmp	r2, r3
 8004298:	bf0c      	ite	eq
 800429a:	2301      	moveq	r3, #1
 800429c:	2300      	movne	r3, #0
 800429e:	b2db      	uxtb	r3, r3
 80042a0:	461a      	mov	r2, r3
 80042a2:	79fb      	ldrb	r3, [r7, #7]
 80042a4:	429a      	cmp	r2, r3
 80042a6:	d0a0      	beq.n	80041ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80042a8:	2300      	movs	r3, #0
}
 80042aa:	4618      	mov	r0, r3
 80042ac:	3710      	adds	r7, #16
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80042b2:	b480      	push	{r7}
 80042b4:	b095      	sub	sp, #84	@ 0x54
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042c2:	e853 3f00 	ldrex	r3, [r3]
 80042c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80042c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80042ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	461a      	mov	r2, r3
 80042d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80042d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80042da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80042dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80042de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80042e0:	e841 2300 	strex	r3, r2, [r1]
 80042e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80042e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d1e6      	bne.n	80042ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	3308      	adds	r3, #8
 80042f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80042f4:	6a3b      	ldr	r3, [r7, #32]
 80042f6:	e853 3f00 	ldrex	r3, [r3]
 80042fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80042fc:	69fb      	ldr	r3, [r7, #28]
 80042fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004302:	f023 0301 	bic.w	r3, r3, #1
 8004306:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	3308      	adds	r3, #8
 800430e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004310:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004312:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004314:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004316:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004318:	e841 2300 	strex	r3, r2, [r1]
 800431c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800431e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004320:	2b00      	cmp	r3, #0
 8004322:	d1e3      	bne.n	80042ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004328:	2b01      	cmp	r3, #1
 800432a:	d118      	bne.n	800435e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	e853 3f00 	ldrex	r3, [r3]
 8004338:	60bb      	str	r3, [r7, #8]
   return(result);
 800433a:	68bb      	ldr	r3, [r7, #8]
 800433c:	f023 0310 	bic.w	r3, r3, #16
 8004340:	647b      	str	r3, [r7, #68]	@ 0x44
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	461a      	mov	r2, r3
 8004348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800434a:	61bb      	str	r3, [r7, #24]
 800434c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800434e:	6979      	ldr	r1, [r7, #20]
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	e841 2300 	strex	r3, r2, [r1]
 8004356:	613b      	str	r3, [r7, #16]
   return(result);
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	2b00      	cmp	r3, #0
 800435c:	d1e6      	bne.n	800432c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2220      	movs	r2, #32
 8004362:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	2200      	movs	r2, #0
 800436a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	2200      	movs	r2, #0
 8004370:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004372:	bf00      	nop
 8004374:	3754      	adds	r7, #84	@ 0x54
 8004376:	46bd      	mov	sp, r7
 8004378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800437c:	4770      	bx	lr

0800437e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800437e:	b480      	push	{r7}
 8004380:	b085      	sub	sp, #20
 8004382:	af00      	add	r7, sp, #0
 8004384:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800438c:	2b01      	cmp	r3, #1
 800438e:	d101      	bne.n	8004394 <HAL_UARTEx_DisableFifoMode+0x16>
 8004390:	2302      	movs	r3, #2
 8004392:	e027      	b.n	80043e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	2201      	movs	r2, #1
 8004398:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	2224      	movs	r2, #36	@ 0x24
 80043a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	681a      	ldr	r2, [r3, #0]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	f022 0201 	bic.w	r2, r2, #1
 80043ba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80043bc:	68fb      	ldr	r3, [r7, #12]
 80043be:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80043c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	68fa      	ldr	r2, [r7, #12]
 80043d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2220      	movs	r2, #32
 80043d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3714      	adds	r7, #20
 80043e8:	46bd      	mov	sp, r7
 80043ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043ee:	4770      	bx	lr

080043f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80043f0:	b580      	push	{r7, lr}
 80043f2:	b084      	sub	sp, #16
 80043f4:	af00      	add	r7, sp, #0
 80043f6:	6078      	str	r0, [r7, #4]
 80043f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80043fa:	687b      	ldr	r3, [r7, #4]
 80043fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004400:	2b01      	cmp	r3, #1
 8004402:	d101      	bne.n	8004408 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004404:	2302      	movs	r3, #2
 8004406:	e02d      	b.n	8004464 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	2201      	movs	r2, #1
 800440c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	2224      	movs	r2, #36	@ 0x24
 8004414:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	681b      	ldr	r3, [r3, #0]
 8004424:	681a      	ldr	r2, [r3, #0]
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	f022 0201 	bic.w	r2, r2, #1
 800442e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	689b      	ldr	r3, [r3, #8]
 8004436:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800443a:	687b      	ldr	r3, [r7, #4]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	683a      	ldr	r2, [r7, #0]
 8004440:	430a      	orrs	r2, r1
 8004442:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f000 f84f 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68fa      	ldr	r2, [r7, #12]
 8004450:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	2220      	movs	r2, #32
 8004456:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2200      	movs	r2, #0
 800445e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004462:	2300      	movs	r3, #0
}
 8004464:	4618      	mov	r0, r3
 8004466:	3710      	adds	r7, #16
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b084      	sub	sp, #16
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
 8004474:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800447c:	2b01      	cmp	r3, #1
 800447e:	d101      	bne.n	8004484 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004480:	2302      	movs	r3, #2
 8004482:	e02d      	b.n	80044e0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2201      	movs	r2, #1
 8004488:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	2224      	movs	r2, #36	@ 0x24
 8004490:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	681b      	ldr	r3, [r3, #0]
 8004498:	681b      	ldr	r3, [r3, #0]
 800449a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	681a      	ldr	r2, [r3, #0]
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f022 0201 	bic.w	r2, r2, #1
 80044aa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	681b      	ldr	r3, [r3, #0]
 80044b0:	689b      	ldr	r3, [r3, #8]
 80044b2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	683a      	ldr	r2, [r7, #0]
 80044bc:	430a      	orrs	r2, r1
 80044be:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80044c0:	6878      	ldr	r0, [r7, #4]
 80044c2:	f000 f811 	bl	80044e8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	681b      	ldr	r3, [r3, #0]
 80044ca:	68fa      	ldr	r2, [r7, #12]
 80044cc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2220      	movs	r2, #32
 80044d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	2200      	movs	r2, #0
 80044da:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80044de:	2300      	movs	r3, #0
}
 80044e0:	4618      	mov	r0, r3
 80044e2:	3710      	adds	r7, #16
 80044e4:	46bd      	mov	sp, r7
 80044e6:	bd80      	pop	{r7, pc}

080044e8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80044e8:	b480      	push	{r7}
 80044ea:	b085      	sub	sp, #20
 80044ec:	af00      	add	r7, sp, #0
 80044ee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d108      	bne.n	800450a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2201      	movs	r2, #1
 80044fc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2201      	movs	r2, #1
 8004504:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004508:	e031      	b.n	800456e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800450a:	2308      	movs	r3, #8
 800450c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800450e:	2308      	movs	r3, #8
 8004510:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	689b      	ldr	r3, [r3, #8]
 8004518:	0e5b      	lsrs	r3, r3, #25
 800451a:	b2db      	uxtb	r3, r3
 800451c:	f003 0307 	and.w	r3, r3, #7
 8004520:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	0f5b      	lsrs	r3, r3, #29
 800452a:	b2db      	uxtb	r3, r3
 800452c:	f003 0307 	and.w	r3, r3, #7
 8004530:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004532:	7bbb      	ldrb	r3, [r7, #14]
 8004534:	7b3a      	ldrb	r2, [r7, #12]
 8004536:	4911      	ldr	r1, [pc, #68]	@ (800457c <UARTEx_SetNbDataToProcess+0x94>)
 8004538:	5c8a      	ldrb	r2, [r1, r2]
 800453a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800453e:	7b3a      	ldrb	r2, [r7, #12]
 8004540:	490f      	ldr	r1, [pc, #60]	@ (8004580 <UARTEx_SetNbDataToProcess+0x98>)
 8004542:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004544:	fb93 f3f2 	sdiv	r3, r3, r2
 8004548:	b29a      	uxth	r2, r3
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004550:	7bfb      	ldrb	r3, [r7, #15]
 8004552:	7b7a      	ldrb	r2, [r7, #13]
 8004554:	4909      	ldr	r1, [pc, #36]	@ (800457c <UARTEx_SetNbDataToProcess+0x94>)
 8004556:	5c8a      	ldrb	r2, [r1, r2]
 8004558:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800455c:	7b7a      	ldrb	r2, [r7, #13]
 800455e:	4908      	ldr	r1, [pc, #32]	@ (8004580 <UARTEx_SetNbDataToProcess+0x98>)
 8004560:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004562:	fb93 f3f2 	sdiv	r3, r3, r2
 8004566:	b29a      	uxth	r2, r3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800456e:	bf00      	nop
 8004570:	3714      	adds	r7, #20
 8004572:	46bd      	mov	sp, r7
 8004574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004578:	4770      	bx	lr
 800457a:	bf00      	nop
 800457c:	08005290 	.word	0x08005290
 8004580:	08005298 	.word	0x08005298

08004584 <memset>:
 8004584:	4402      	add	r2, r0
 8004586:	4603      	mov	r3, r0
 8004588:	4293      	cmp	r3, r2
 800458a:	d100      	bne.n	800458e <memset+0xa>
 800458c:	4770      	bx	lr
 800458e:	f803 1b01 	strb.w	r1, [r3], #1
 8004592:	e7f9      	b.n	8004588 <memset+0x4>

08004594 <__libc_init_array>:
 8004594:	b570      	push	{r4, r5, r6, lr}
 8004596:	4d0d      	ldr	r5, [pc, #52]	@ (80045cc <__libc_init_array+0x38>)
 8004598:	4c0d      	ldr	r4, [pc, #52]	@ (80045d0 <__libc_init_array+0x3c>)
 800459a:	1b64      	subs	r4, r4, r5
 800459c:	10a4      	asrs	r4, r4, #2
 800459e:	2600      	movs	r6, #0
 80045a0:	42a6      	cmp	r6, r4
 80045a2:	d109      	bne.n	80045b8 <__libc_init_array+0x24>
 80045a4:	4d0b      	ldr	r5, [pc, #44]	@ (80045d4 <__libc_init_array+0x40>)
 80045a6:	4c0c      	ldr	r4, [pc, #48]	@ (80045d8 <__libc_init_array+0x44>)
 80045a8:	f000 f826 	bl	80045f8 <_init>
 80045ac:	1b64      	subs	r4, r4, r5
 80045ae:	10a4      	asrs	r4, r4, #2
 80045b0:	2600      	movs	r6, #0
 80045b2:	42a6      	cmp	r6, r4
 80045b4:	d105      	bne.n	80045c2 <__libc_init_array+0x2e>
 80045b6:	bd70      	pop	{r4, r5, r6, pc}
 80045b8:	f855 3b04 	ldr.w	r3, [r5], #4
 80045bc:	4798      	blx	r3
 80045be:	3601      	adds	r6, #1
 80045c0:	e7ee      	b.n	80045a0 <__libc_init_array+0xc>
 80045c2:	f855 3b04 	ldr.w	r3, [r5], #4
 80045c6:	4798      	blx	r3
 80045c8:	3601      	adds	r6, #1
 80045ca:	e7f2      	b.n	80045b2 <__libc_init_array+0x1e>
 80045cc:	080052a8 	.word	0x080052a8
 80045d0:	080052a8 	.word	0x080052a8
 80045d4:	080052a8 	.word	0x080052a8
 80045d8:	080052ac 	.word	0x080052ac

080045dc <memcpy>:
 80045dc:	440a      	add	r2, r1
 80045de:	4291      	cmp	r1, r2
 80045e0:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80045e4:	d100      	bne.n	80045e8 <memcpy+0xc>
 80045e6:	4770      	bx	lr
 80045e8:	b510      	push	{r4, lr}
 80045ea:	f811 4b01 	ldrb.w	r4, [r1], #1
 80045ee:	f803 4f01 	strb.w	r4, [r3, #1]!
 80045f2:	4291      	cmp	r1, r2
 80045f4:	d1f9      	bne.n	80045ea <memcpy+0xe>
 80045f6:	bd10      	pop	{r4, pc}

080045f8 <_init>:
 80045f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80045fa:	bf00      	nop
 80045fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80045fe:	bc08      	pop	{r3}
 8004600:	469e      	mov	lr, r3
 8004602:	4770      	bx	lr

08004604 <_fini>:
 8004604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004606:	bf00      	nop
 8004608:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800460a:	bc08      	pop	{r3}
 800460c:	469e      	mov	lr, r3
 800460e:	4770      	bx	lr
