\section*{Sequential logic}
ternary ish syntax:

Signal_name <= v1 when bool1 else v2 when bool2 else v3

this is implemented on the fpga in a way similar to sequential

\paragraph*{a signal} is just like a wire that can carry an electrical charge, a value can be stored in this. it can have types like std_logic or std_logic_vector

\subsection*{Exercises}
\begin{enumerate}
    \item 1. The figure below shows a 4-stage shift register made out of D-flip-flops
    
    a. Determine the content of register stages after each of the subsequent clock pulses and put results in a table

    \begin{table}[H]
        \centering
        \begin{tabular}{|c|c|c|c|}
            \hline
            A & B & C & D \\\hline
            1 & 0 & 0 & 0 \\\hline
            0 & 1 & 0 & 0 \\\hline
            0 & 0 & 1 & 1 \\\hline
            1 & 0 & 0 & 1 \\\hline
        \end{tabular}
    \end{table}
\end{enumerate}