Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date             : Wed Nov 20 18:41:15 2024
| Host             : Alexander running 64-bit major release  (build 9200)
| Command          : report_power -file multicore_microprocessor_power_routed.rpt -pb multicore_microprocessor_power_summary_routed.pb -rpx multicore_microprocessor_power_routed.rpx
| Design           : multicore_microprocessor
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 9.325        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 9.196        |
| Device Static (W)        | 0.129        |
| Effective TJA (C/W)      | 5.0          |
| Max Ambient (C)          | 38.4         |
| Junction Temperature (C) | 71.6         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Slice Logic              |     1.950 |      599 |       --- |             --- |
|   LUT as Logic           |     1.537 |      206 |     20800 |            0.99 |
|   LUT as Distributed RAM |     0.304 |       64 |      9600 |            0.67 |
|   F7/F8 Muxes            |     0.047 |       44 |     32600 |            0.13 |
|   Register               |     0.029 |      244 |     41600 |            0.59 |
|   CARRY4                 |     0.028 |        4 |      8150 |            0.05 |
|   BUFG                   |     0.006 |        1 |        32 |            3.13 |
|   Others                 |     0.000 |        2 |       --- |             --- |
| Signals                  |     2.644 |      430 |       --- |             --- |
| I/O                      |     4.603 |       30 |       106 |           28.30 |
| Static Power             |     0.129 |          |           |                 |
| Total                    |     9.325 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint    |       1.000 |     4.736 |       4.678 |      0.058 |       NA    | Unspecified | NA         |
| Vccaux    |       1.800 |     0.388 |       0.370 |      0.018 |       NA    | Unspecified | NA         |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18    |       1.800 |     2.141 |       2.140 |      0.001 |       NA    | Unspecified | NA         |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |       NA    | Unspecified | NA         |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
+-----------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------+-----------+
| Name                     | Power (W) |
+--------------------------+-----------+
| multicore_microprocessor |     9.196 |
|   memory_reg_0_127_0_0   |     0.021 |
|   memory_reg_0_127_1_1   |     0.032 |
|   memory_reg_0_127_2_2   |     0.015 |
|   memory_reg_0_127_3_3   |     0.033 |
|   memory_reg_0_127_4_4   |     0.030 |
|   memory_reg_0_127_5_5   |     0.027 |
|   memory_reg_0_127_6_6   |     0.043 |
|   memory_reg_0_127_7_7   |     0.036 |
|   memory_reg_128_255_0_0 |     0.021 |
|   memory_reg_128_255_1_1 |     0.031 |
|   memory_reg_128_255_2_2 |     0.016 |
|   memory_reg_128_255_3_3 |     0.034 |
|   memory_reg_128_255_4_4 |     0.021 |
|   memory_reg_128_255_5_5 |     0.023 |
|   memory_reg_128_255_6_6 |     0.044 |
|   memory_reg_128_255_7_7 |     0.033 |
+--------------------------+-----------+


