###############################################################
#  Generated by:      Cadence Encounter 14.26-s039_1
#  OS:                Linux x86_64(Host ID EEX052)
#  Generated on:      Fri May  7 22:42:49 2021
#  Design:            fir_16tap
#  Command:           timeDesign -postCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix fir_16tap_postCTS -outDir timingReports
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   y[25] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.896
= Slack Time                   14.104
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.414 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.414 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  104.563 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  104.563 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  104.829 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  104.829 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.106 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.106 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.385 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.385 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.663 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.663 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  105.942 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  105.942 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.222 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.222 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.500 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.500 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  106.782 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  106.782 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.061 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.061 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.341 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.341 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  107.620 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  107.620 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  107.901 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  107.901 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.182 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.470 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.470 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  108.758 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.758 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  108.891 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  108.891 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.005 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.005 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.119 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.119 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.233 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.233 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.347 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.243 |  109.347 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.357 |  109.461 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.357 |  109.461 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.113 |  95.470 |  109.574 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.574 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.113 |  95.583 |  109.687 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.583 |  109.687 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.697 |  109.801 | 
     | add_0_root_add_0_root_add_94/U4/B     |   v   | add_0_root_add_0_root_add_94/n3        | XOR2_X1   | 0.000 |  95.697 |  109.801 | 
     | add_0_root_add_0_root_add_94/U4/Z     |   v   | y[25]                                  | XOR2_X1   | 0.199 |  95.896 |  110.000 | 
     | y[25]                                 |   v   | y[25]                                  | fir_16tap | 0.000 |  95.896 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   y[26] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.802
= Slack Time                   14.198
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.507 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.507 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  104.657 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  104.657 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  104.922 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  104.922 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.200 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.200 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.479 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.479 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.757 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.757 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.036 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.036 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.315 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.315 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.594 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.594 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  106.875 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  106.875 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.155 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.155 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.435 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.435 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  107.713 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  107.713 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  107.994 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  107.994 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.276 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.276 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.564 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.564 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  108.851 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.851 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  108.984 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  108.984 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.098 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.098 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.213 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.213 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.327 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.327 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.441 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.243 |  109.441 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.357 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.357 |  109.555 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.113 |  95.470 |  109.668 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.668 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.113 |  95.583 |  109.781 | 
     | add_0_root_add_0_root_add_94/U3/A2    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.000 |  95.583 |  109.781 | 
     | add_0_root_add_0_root_add_94/U3/ZN    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.114 |  95.697 |  109.895 | 
     | add_0_root_add_0_root_add_94/U8/A2    |   v   | add_0_root_add_0_root_add_94/n3        | AND2_X1   | 0.000 |  95.697 |  109.895 | 
     | add_0_root_add_0_root_add_94/U8/ZN    |   v   | y[26]                                  | AND2_X1   | 0.105 |  95.802 |  110.000 | 
     | y[26]                                 |   v   | y[26]                                  | fir_16tap | 0.000 |  95.802 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   y[24] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.781
= Slack Time                   14.219
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.528 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.528 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  104.678 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  104.678 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  104.943 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  104.943 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.221 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.221 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.500 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.500 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.778 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.778 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.057 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.057 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.336 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.336 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.615 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.615 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  106.896 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  106.896 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.176 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.176 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.456 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.456 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  107.734 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  107.734 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.015 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.297 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.297 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.585 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.585 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  108.872 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.872 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.005 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.005 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.119 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.119 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.234 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.234 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.348 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.348 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.462 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.243 |  109.462 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.357 |  109.576 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.357 |  109.576 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.113 |  95.470 |  109.689 | 
     | add_0_root_add_0_root_add_94/U2/A2    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.000 |  95.470 |  109.689 | 
     | add_0_root_add_0_root_add_94/U2/ZN    |   v   | add_0_root_add_0_root_add_94/n2        | AND2_X1   | 0.113 |  95.583 |  109.802 | 
     | add_0_root_add_0_root_add_94/U7/B     |   v   | add_0_root_add_0_root_add_94/n2        | XOR2_X1   | 0.000 |  95.583 |  109.802 | 
     | add_0_root_add_0_root_add_94/U7/Z     |   v   | y[24]                                  | XOR2_X1   | 0.198 |  95.781 |  110.000 | 
     | y[24]                                 |   v   | y[24]                                  | fir_16tap | 0.000 |  95.781 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   y[23] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.668
= Slack Time                   14.332
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.641 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.641 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  104.790 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  104.790 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.056 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.056 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.334 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.334 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.613 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.613 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  105.891 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  105.891 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.170 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.170 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.449 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.449 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.727 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.727 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.009 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.009 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.289 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.289 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.568 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.568 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  107.847 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  107.847 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.128 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.128 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.410 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.410 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.698 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.698 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  108.985 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  108.985 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.118 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.118 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.232 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.232 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.347 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.347 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.461 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.461 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.575 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.243 |  109.575 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.357 |  109.688 | 
     | add_0_root_add_0_root_add_94/U1/A2    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.000 |  95.357 |  109.688 | 
     | add_0_root_add_0_root_add_94/U1/ZN    |   v   | add_0_root_add_0_root_add_94/n1        | AND2_X1   | 0.113 |  95.470 |  109.802 | 
     | add_0_root_add_0_root_add_94/U6/B     |   v   | add_0_root_add_0_root_add_94/n1        | XOR2_X1   | 0.000 |  95.470 |  109.802 | 
     | add_0_root_add_0_root_add_94/U6/Z     |   v   | y[23]                                  | XOR2_X1   | 0.198 |  95.668 |  110.000 | 
     | y[23]                                 |   v   | y[23]                                  | fir_16tap | 0.000 |  95.668 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   y[22] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.556
= Slack Time                   14.444
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.754 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.754 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  104.903 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  104.903 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.169 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.169 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.446 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.446 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.725 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.725 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.003 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.003 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.282 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.282 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.562 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.562 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.840 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.840 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.122 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.122 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.401 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.401 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.681 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.681 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  107.960 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  107.960 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.241 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.241 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.522 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.522 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.098 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.098 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.231 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.231 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.345 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.345 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.459 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.459 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.573 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.573 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.687 | 
     | add_0_root_add_0_root_add_94/U9/A2    |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.000 |  95.243 |  109.687 | 
     | add_0_root_add_0_root_add_94/U9/ZN    |   v   | add_0_root_add_0_root_add_94/n9        | AND2_X1   | 0.114 |  95.357 |  109.801 | 
     | add_0_root_add_0_root_add_94/U5/B     |   v   | add_0_root_add_0_root_add_94/n9        | XOR2_X1   | 0.000 |  95.357 |  109.801 | 
     | add_0_root_add_0_root_add_94/U5/Z     |   v   | y[22]                                  | XOR2_X1   | 0.199 |  95.556 |  110.000 | 
     | y[22]                                 |   v   | y[22]                                  | fir_16tap | 0.000 |  95.556 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   y[21] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.441
= Slack Time                   14.559
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.869 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.869 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.018 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.018 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.284 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.284 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.562 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.562 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.841 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.841 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.119 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.119 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.398 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.398 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.677 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.677 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  106.955 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  106.955 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.237 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.237 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.517 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.517 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.796 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.796 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.075 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.075 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.356 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.356 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.637 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.637 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.213 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.213 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.346 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.346 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.460 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.460 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.575 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.575 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.689 | 
     | add_0_root_add_0_root_add_94/U12/A2   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.000 |  95.129 |  109.689 | 
     | add_0_root_add_0_root_add_94/U12/ZN   |   v   | add_0_root_add_0_root_add_94/n12       | AND2_X1   | 0.114 |  95.243 |  109.802 | 
     | add_0_root_add_0_root_add_94/U10/B    |   v   | add_0_root_add_0_root_add_94/n12       | XOR2_X1   | 0.000 |  95.243 |  109.802 | 
     | add_0_root_add_0_root_add_94/U10/Z    |   v   | y[21]                                  | XOR2_X1   | 0.198 |  95.441 |  110.000 | 
     | y[21]                                 |   v   | y[21]                                  | fir_16tap | 0.000 |  95.441 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   y[20] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.328
= Slack Time                   14.672
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  104.982 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  104.982 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.131 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.131 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.397 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.397 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.674 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.674 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  105.953 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  105.953 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.231 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.510 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.510 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.790 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.790 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.068 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.068 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.350 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.629 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.629 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  107.909 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  107.909 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.188 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.188 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.469 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.469 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.750 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.750 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.038 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.038 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.326 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.326 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.459 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.459 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.573 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.573 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.687 | 
     | add_0_root_add_0_root_add_94/U11/A2   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.000 |  95.015 |  109.687 | 
     | add_0_root_add_0_root_add_94/U11/ZN   |   v   | add_0_root_add_0_root_add_94/n11       | AND2_X1   | 0.114 |  95.129 |  109.801 | 
     | add_0_root_add_0_root_add_94/U14/B    |   v   | add_0_root_add_0_root_add_94/n11       | XOR2_X1   | 0.000 |  95.129 |  109.801 | 
     | add_0_root_add_0_root_add_94/U14/Z    |   v   | y[20]                                  | XOR2_X1   | 0.199 |  95.328 |  110.000 | 
     | y[20]                                 |   v   | y[20]                                  | fir_16tap | 0.000 |  95.328 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   y[19] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.214
= Slack Time                   14.786
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.095 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.095 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.245 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.245 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.510 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.510 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.788 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.788 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.067 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.067 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.345 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.345 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.624 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.624 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  106.903 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  106.903 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.182 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.182 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.463 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.463 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.743 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.743 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.023 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.023 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.301 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.582 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.582 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.864 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.152 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.152 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.439 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.439 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.572 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.572 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.686 | 
     | add_0_root_add_0_root_add_94/U16/A2   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.000 |  94.901 |  109.686 | 
     | add_0_root_add_0_root_add_94/U16/ZN   |   v   | add_0_root_add_0_root_add_94/n16       | AND2_X1   | 0.115 |  95.015 |  109.801 | 
     | add_0_root_add_0_root_add_94/U13/B    |   v   | add_0_root_add_0_root_add_94/n16       | XOR2_X1   | 0.000 |  95.015 |  109.801 | 
     | add_0_root_add_0_root_add_94/U13/Z    |   v   | y[19]                                  | XOR2_X1   | 0.199 |  95.214 |  110.000 | 
     | y[19]                                 |   v   | y[19]                                  | fir_16tap | 0.000 |  95.214 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   y[18] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 95.100
= Slack Time                   14.900
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.210 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.210 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.359 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.359 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.625 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.625 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  105.903 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  105.903 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.182 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.182 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.460 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.460 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.739 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.739 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.018 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.018 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.296 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.296 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.578 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.578 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.858 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.858 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.137 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.137 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.416 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.416 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.697 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.697 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  108.978 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  108.978 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.267 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.554 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.554 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.687 | 
     | add_0_root_add_0_root_add_94/U15/A2   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.000 |  94.787 |  109.687 | 
     | add_0_root_add_0_root_add_94/U15/ZN   |   v   | add_0_root_add_0_root_add_94/n15       | AND2_X1   | 0.114 |  94.901 |  109.801 | 
     | add_0_root_add_0_root_add_94/U17/B    |   v   | add_0_root_add_0_root_add_94/n15       | XOR2_X1   | 0.000 |  94.901 |  109.801 | 
     | add_0_root_add_0_root_add_94/U17/Z    |   v   | y[18]                                  | XOR2_X1   | 0.199 |  95.100 |  110.000 | 
     | y[18]                                 |   v   | y[18]                                  | fir_16tap | 0.000 |  95.100 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   y[17] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.986
= Slack Time                   15.014
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.323 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.323 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.473 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.473 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.738 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.738 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  106.016 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  106.016 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.295 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.295 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.573 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.573 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.852 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.852 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.131 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.131 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.410 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.410 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.691 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.691 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  107.971 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  107.971 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.251 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.251 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.529 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.529 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.810 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  109.092 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  109.092 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.380 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.380 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.667 | 
     | add_0_root_add_0_root_add_94/U19/A2   |   v   | add_0_root_add_0_root_add_94/carry[16] | AND2_X1   | 0.000 |  94.654 |  109.667 | 
     | add_0_root_add_0_root_add_94/U19/ZN   |   v   | add_0_root_add_0_root_add_94/n19       | AND2_X1   | 0.133 |  94.787 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/B    |   v   | add_0_root_add_0_root_add_94/n19       | XOR2_X1   | 0.000 |  94.787 |  109.800 | 
     | add_0_root_add_0_root_add_94/U18/Z    |   v   | y[17]                                  | XOR2_X1   | 0.200 |  94.986 |  110.000 | 
     | y[17]                                 |   v   | y[17]                                  | fir_16tap | 0.000 |  94.986 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 11: MET Late External Delay Assertion 
Endpoint:   y[16] (v) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.870
= Slack Time                   15.130
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.439 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.439 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.589 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.589 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.854 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.854 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  106.132 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  106.132 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.411 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.411 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.689 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.689 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  106.968 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  106.968 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.248 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.248 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.526 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.526 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.807 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.807 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  108.087 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  108.087 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.367 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.367 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.645 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.645 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  108.926 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  109.208 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  109.208 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.496 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.496 | 
     | add_0_root_add_0_root_add_94/U1_15/CO |   v   | add_0_root_add_0_root_add_94/carry[16] | FA_X1     | 0.288 |  94.654 |  109.784 | 
     | add_0_root_add_0_root_add_94/U20/B    |   v   | add_0_root_add_0_root_add_94/carry[16] | XOR2_X1   | 0.000 |  94.654 |  109.784 | 
     | add_0_root_add_0_root_add_94/U20/Z    |   v   | y[16]                                  | XOR2_X1   | 0.216 |  94.870 |  110.000 | 
     | y[16]                                 |   v   | y[16]                                  | fir_16tap | 0.000 |  94.870 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 12: MET Late External Delay Assertion 
Endpoint:   y[15] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.780
= Slack Time                   15.220
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.530 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.530 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.679 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.679 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  105.945 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  106.222 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  106.222 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.501 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.501 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  106.779 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  106.779 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  107.058 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.058 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.338 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.338 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  107.898 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  107.898 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.457 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.457 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  108.736 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  108.736 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  109.017 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  109.017 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  109.298 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  109.298 | 
     | add_0_root_add_0_root_add_94/U1_14/CO |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.288 |  94.366 |  109.586 | 
     | add_0_root_add_0_root_add_94/U1_15/CI |   v   | add_0_root_add_0_root_add_94/carry[15] | FA_X1     | 0.000 |  94.366 |  109.586 | 
     | add_0_root_add_0_root_add_94/U1_15/S  |   ^   | y[15]                                  | FA_X1     | 0.414 |  94.780 |  110.000 | 
     | y[15]                                 |   ^   | y[15]                                  | fir_16tap | 0.000 |  94.780 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 13: MET Late External Delay Assertion 
Endpoint:   y[14] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.504
= Slack Time                   15.496
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  105.806 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  105.806 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  105.955 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  105.955 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  106.221 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  106.221 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  106.498 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  107.892 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  107.892 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  108.174 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  108.453 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  108.453 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  108.733 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  108.733 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  109.293 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  109.293 | 
     | add_0_root_add_0_root_add_94/U1_13/CO |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.281 |  94.078 |  109.574 | 
     | add_0_root_add_0_root_add_94/U1_14/CI |   v   | add_0_root_add_0_root_add_94/carry[14] | FA_X1     | 0.000 |  94.078 |  109.574 | 
     | add_0_root_add_0_root_add_94/U1_14/S  |   ^   | y[14]                                  | FA_X1     | 0.426 |  94.504 |  110.000 | 
     | y[14]                                 |   ^   | y[14]                                  | fir_16tap | 0.000 |  94.504 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 14: MET Late External Delay Assertion 
Endpoint:   y[13] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 94.219
= Slack Time                   15.781
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  106.091 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  106.091 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  106.240 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  106.240 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  106.506 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  106.506 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  106.783 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  106.783 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  107.062 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.062 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.340 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.340 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  107.619 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.619 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  107.899 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  107.899 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  108.177 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  108.459 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  108.459 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  108.738 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  109.018 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  109.018 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  109.297 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  109.297 | 
     | add_0_root_add_0_root_add_94/U1_12/CO |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.281 |  93.797 |  109.578 | 
     | add_0_root_add_0_root_add_94/U1_13/CI |   v   | add_0_root_add_0_root_add_94/carry[13] | FA_X1     | 0.000 |  93.797 |  109.578 | 
     | add_0_root_add_0_root_add_94/U1_13/S  |   ^   | y[13]                                  | FA_X1     | 0.422 |  94.219 |  110.000 | 
     | y[13]                                 |   ^   | y[13]                                  | fir_16tap | 0.000 |  94.219 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Late External Delay Assertion 
Endpoint:   y[12] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.947
= Slack Time                   16.053
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  106.363 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  106.363 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  106.512 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  106.512 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  106.778 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  107.055 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.612 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.612 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  107.891 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  107.891 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  109.010 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  109.010 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  109.290 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  109.290 | 
     | add_0_root_add_0_root_add_94/U1_11/CO |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.279 |  93.516 |  109.569 | 
     | add_0_root_add_0_root_add_94/U1_12/CI |   v   | add_0_root_add_0_root_add_94/carry[12] | FA_X1     | 0.000 |  93.516 |  109.569 | 
     | add_0_root_add_0_root_add_94/U1_12/S  |   ^   | y[12]                                  | FA_X1     | 0.431 |  93.947 |  110.000 | 
     | y[12]                                 |   ^   | y[12]                                  | fir_16tap | 0.000 |  93.947 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 16: MET Late External Delay Assertion 
Endpoint:   y[11] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.665
= Slack Time                   16.335
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  106.644 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  106.644 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  106.794 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  106.794 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  107.059 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  107.337 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  107.337 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.616 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  108.173 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  108.452 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  108.731 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  109.012 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  109.292 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  109.292 | 
     | add_0_root_add_0_root_add_94/U1_10/CO |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.280 |  93.237 |  109.572 | 
     | add_0_root_add_0_root_add_94/U1_11/CI |   v   | add_0_root_add_0_root_add_94/carry[11] | FA_X1     | 0.000 |  93.237 |  109.572 | 
     | add_0_root_add_0_root_add_94/U1_11/S  |   ^   | y[11]                                  | FA_X1     | 0.428 |  93.665 |  110.000 | 
     | y[11]                                 |   ^   | y[11]                                  | fir_16tap | 0.000 |  93.665 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 17: MET Late External Delay Assertion 
Endpoint:   y[10] (^) checked with  leading edge of 'clk'
Beginpoint: x[0]  (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.390
= Slack Time                   16.610
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------------------------------------------+ 
     |                  Pin                  |  Edge |                  Net                   |   Cell    | Delay | Arrival | Required | 
     |                                       |       |                                        |           |       |  Time   |   Time   | 
     |---------------------------------------+-------+----------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                  |   v   | x[0]                                   |           |       |  90.310 |  106.919 | 
     | add_0_root_add_0_root_add_94/U21/A1   |   v   | x[0]                                   | AND2_X1   | 0.000 |  90.310 |  106.919 | 
     | add_0_root_add_0_root_add_94/U21/ZN   |   v   | add_0_root_add_0_root_add_94/n21       | AND2_X1   | 0.149 |  90.459 |  107.069 | 
     | add_0_root_add_0_root_add_94/U1_1/CI  |   v   | add_0_root_add_0_root_add_94/n21       | FA_X1     | 0.000 |  90.459 |  107.069 | 
     | add_0_root_add_0_root_add_94/U1_1/CO  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.266 |  90.725 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_2/CI  |   v   | add_0_root_add_0_root_add_94/carry[2]  | FA_X1     | 0.000 |  90.725 |  107.334 | 
     | add_0_root_add_0_root_add_94/U1_2/CO  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.278 |  91.002 |  107.612 | 
     | add_0_root_add_0_root_add_94/U1_3/CI  |   v   | add_0_root_add_0_root_add_94/carry[3]  | FA_X1     | 0.000 |  91.002 |  107.612 | 
     | add_0_root_add_0_root_add_94/U1_3/CO  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.279 |  91.281 |  107.891 | 
     | add_0_root_add_0_root_add_94/U1_4/CI  |   v   | add_0_root_add_0_root_add_94/carry[4]  | FA_X1     | 0.000 |  91.281 |  107.891 | 
     | add_0_root_add_0_root_add_94/U1_4/CO  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.278 |  91.559 |  108.169 | 
     | add_0_root_add_0_root_add_94/U1_5/CI  |   v   | add_0_root_add_0_root_add_94/carry[5]  | FA_X1     | 0.000 |  91.559 |  108.169 | 
     | add_0_root_add_0_root_add_94/U1_5/CO  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.279 |  91.838 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_6/CI  |   v   | add_0_root_add_0_root_add_94/carry[6]  | FA_X1     | 0.000 |  91.838 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_6/CO  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.280 |  92.118 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_7/CI  |   v   | add_0_root_add_0_root_add_94/carry[7]  | FA_X1     | 0.000 |  92.118 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_7/CO  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.278 |  92.396 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_8/CI  |   v   | add_0_root_add_0_root_add_94/carry[8]  | FA_X1     | 0.000 |  92.396 |  109.006 | 
     | add_0_root_add_0_root_add_94/U1_8/CO  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.282 |  92.678 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_9/CI  |   v   | add_0_root_add_0_root_add_94/carry[9]  | FA_X1     | 0.000 |  92.678 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_9/CO  |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.280 |  92.957 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_10/CI |   v   | add_0_root_add_0_root_add_94/carry[10] | FA_X1     | 0.000 |  92.957 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_10/S  |   ^   | y[10]                                  | FA_X1     | 0.433 |  93.390 |  110.000 | 
     | y[10]                                 |   ^   | y[10]                                  | fir_16tap | 0.000 |  93.390 |  110.000 | 
     +---------------------------------------------------------------------------------------------------------------------------------+ 
Path 18: MET Late External Delay Assertion 
Endpoint:   y[9] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 93.110
= Slack Time                   16.890
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  107.199 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  107.199 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  107.349 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  107.349 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  107.614 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  107.892 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  107.892 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.279 |  91.838 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.118 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.118 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.278 |  92.396 |  109.285 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.396 |  109.285 | 
     | add_0_root_add_0_root_add_94/U1_8/CO |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.282 |  92.678 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_9/CI |   v   | add_0_root_add_0_root_add_94/carry[9] | FA_X1     | 0.000 |  92.678 |  109.567 | 
     | add_0_root_add_0_root_add_94/U1_9/S  |   ^   | y[9]                                  | FA_X1     | 0.433 |  93.110 |  110.000 | 
     | y[9]                                 |   ^   | y[9]                                  | fir_16tap | 0.000 |  93.110 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 19: MET Late External Delay Assertion 
Endpoint:   y[8] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.831
= Slack Time                   17.169
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  107.479 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  107.479 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  107.628 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  107.628 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  107.894 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  108.171 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  108.451 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.451 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  108.728 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.279 |  91.838 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.007 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.118 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.118 |  109.287 | 
     | add_0_root_add_0_root_add_94/U1_7/CO |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.278 |  92.396 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_8/CI |   v   | add_0_root_add_0_root_add_94/carry[8] | FA_X1     | 0.000 |  92.396 |  109.565 | 
     | add_0_root_add_0_root_add_94/U1_8/S  |   ^   | y[8]                                  | FA_X1     | 0.435 |  92.831 |  110.000 | 
     | y[8]                                 |   ^   | y[8]                                  | fir_16tap | 0.000 |  92.831 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 20: MET Late External Delay Assertion 
Endpoint:   y[7] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.554
= Slack Time                   17.446
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  107.755 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  107.755 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  107.905 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  108.170 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  108.170 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  108.448 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  108.727 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.005 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.279 |  91.838 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.284 | 
     | add_0_root_add_0_root_add_94/U1_6/CO |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.280 |  92.118 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/CI |   v   | add_0_root_add_0_root_add_94/carry[7] | FA_X1     | 0.000 |  92.118 |  109.563 | 
     | add_0_root_add_0_root_add_94/U1_7/S  |   ^   | y[7]                                  | FA_X1     | 0.437 |  92.554 |  110.000 | 
     | y[7]                                 |   ^   | y[7]                                  | fir_16tap | 0.000 |  92.554 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 21: MET Late External Delay Assertion 
Endpoint:   y[6] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.278
= Slack Time                   17.722
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  108.032 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  108.032 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  108.181 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  108.181 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  108.447 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  108.447 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  108.724 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  109.004 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.004 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.281 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.281 | 
     | add_0_root_add_0_root_add_94/U1_5/CO |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.279 |  91.838 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_6/CI |   v   | add_0_root_add_0_root_add_94/carry[6] | FA_X1     | 0.000 |  91.838 |  109.560 | 
     | add_0_root_add_0_root_add_94/U1_6/S  |   ^   | y[6]                                  | FA_X1     | 0.440 |  92.278 |  110.000 | 
     | y[6]                                 |   ^   | y[6]                                  | fir_16tap | 0.000 |  92.278 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Late External Delay Assertion 
Endpoint:   y[5] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 92.010
= Slack Time                   17.990
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  108.300 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  108.300 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  108.449 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  108.715 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  108.715 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  108.992 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  108.992 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  109.271 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.271 | 
     | add_0_root_add_0_root_add_94/U1_4/CO |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.278 |  91.559 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_5/CI |   v   | add_0_root_add_0_root_add_94/carry[5] | FA_X1     | 0.000 |  91.559 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_5/S  |   ^   | y[5]                                  | FA_X1     | 0.449 |  92.008 |  109.998 | 
     | y[5]                                 |   ^   | y[5]                                  | fir_16tap | 0.002 |  92.010 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 23: MET Late External Delay Assertion 
Endpoint:   y[4] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.724
= Slack Time                   18.276
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  108.586 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  108.586 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  108.735 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  109.001 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  109.001 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  109.278 | 
     | add_0_root_add_0_root_add_94/U1_3/CO |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.279 |  91.281 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1_4/CI |   v   | add_0_root_add_0_root_add_94/carry[4] | FA_X1     | 0.000 |  91.281 |  109.557 | 
     | add_0_root_add_0_root_add_94/U1_4/S  |   ^   | y[4]                                  | FA_X1     | 0.443 |  91.724 |  110.000 | 
     | y[4]                                 |   ^   | y[4]                                  | fir_16tap | 0.000 |  91.724 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 24: MET Late External Delay Assertion 
Endpoint:   y[3] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.459
= Slack Time                   18.541
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  108.850 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  108.850 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  109.000 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  109.000 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  109.265 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  109.265 | 
     | add_0_root_add_0_root_add_94/U1_2/CO |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.278 |  91.002 |  109.543 | 
     | add_0_root_add_0_root_add_94/U1_3/CI |   v   | add_0_root_add_0_root_add_94/carry[3] | FA_X1     | 0.000 |  91.002 |  109.543 | 
     | add_0_root_add_0_root_add_94/U1_3/S  |   ^   | y[3]                                  | FA_X1     | 0.454 |  91.457 |  109.998 | 
     | y[3]                                 |   ^   | y[3]                                  | fir_16tap | 0.002 |  91.459 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 25: MET Late External Delay Assertion 
Endpoint:   y[2] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 91.185
= Slack Time                   18.815
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +-------------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |                  Net                  |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                       |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+---------------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                                  |           |       |  90.310 |  109.125 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                                  | AND2_X1   | 0.000 |  90.310 |  109.125 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21      | AND2_X1   | 0.149 |  90.459 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21      | FA_X1     | 0.000 |  90.459 |  109.274 | 
     | add_0_root_add_0_root_add_94/U1_1/CO |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.266 |  90.725 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/CI |   v   | add_0_root_add_0_root_add_94/carry[2] | FA_X1     | 0.000 |  90.725 |  109.540 | 
     | add_0_root_add_0_root_add_94/U1_2/S  |   ^   | y[2]                                  | FA_X1     | 0.457 |  91.182 |  109.997 | 
     | y[2]                                 |   ^   | y[2]                                  | fir_16tap | 0.003 |  91.185 |  110.000 | 
     +-------------------------------------------------------------------------------------------------------------------------------+ 
Path 26: MET Late External Delay Assertion 
Endpoint:   y[1] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.910
= Slack Time                   19.090
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +--------------------------------------------------------------------------------------------------------------------------+ 
     |                 Pin                  |  Edge |               Net                |   Cell    | Delay | Arrival | Required | 
     |                                      |       |                                  |           |       |  Time   |   Time   | 
     |--------------------------------------+-------+----------------------------------+-----------+-------+---------+----------| 
     | x[0]                                 |   v   | x[0]                             |           |       |  90.310 |  109.400 | 
     | add_0_root_add_0_root_add_94/U21/A1  |   v   | x[0]                             | AND2_X1   | 0.000 |  90.310 |  109.400 | 
     | add_0_root_add_0_root_add_94/U21/ZN  |   v   | add_0_root_add_0_root_add_94/n21 | AND2_X1   | 0.149 |  90.459 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_1/CI |   v   | add_0_root_add_0_root_add_94/n21 | FA_X1     | 0.000 |  90.459 |  109.549 | 
     | add_0_root_add_0_root_add_94/U1_1/S  |   ^   | y[1]                             | FA_X1     | 0.448 |  90.907 |  109.997 | 
     | y[1]                                 |   ^   | y[1]                             | fir_16tap | 0.003 |  90.910 |  110.000 | 
     +--------------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Late External Delay Assertion 
Endpoint:   y[0] (^) checked with  leading edge of 'clk'
Beginpoint: x[0] (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.000
- External Delay               90.000
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               110.000
- Arrival Time                 90.634
= Slack Time                   19.366
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     +---------------------------------------------------------------------------------------------+ 
     |                Pin                 |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                                    |       |       |           |       |  Time   |   Time   | 
     |------------------------------------+-------+-------+-----------+-------+---------+----------| 
     | x[0]                               |   ^   | x[0]  |           |       |  90.310 |  109.676 | 
     | add_0_root_add_0_root_add_94/U22/A |   ^   | x[0]  | XOR2_X1   | 0.000 |  90.310 |  109.676 | 
     | add_0_root_add_0_root_add_94/U22/Z |   ^   | y[0]  | XOR2_X1   | 0.322 |  90.631 |  109.997 | 
     | y[0]                               |   ^   | y[0]  | fir_16tap | 0.003 |  90.634 |  110.000 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin q1/q_reg_2_/CK 
Endpoint:   q1/q_reg_2_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[2]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Setup                         0.156
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.156
- Arrival Time                 90.310
= Slack Time                  109.846
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[2]          |   v   | x[2]  |         |       |  90.310 |  200.156 | 
     | q1/q_reg_2_/D |   v   | x[2]  | DFFR_X1 | 0.000 |  90.310 |  200.156 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.846 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.846 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.717 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.714 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.177 |   0.309 | -109.537 | 
     | q1/q_reg_2_/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.003 |   0.312 | -109.534 | 
     +------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin q1/q_reg_0_/CK 
Endpoint:   q1/q_reg_0_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[0]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Setup                         0.156
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.156
- Arrival Time                 90.310
= Slack Time                  109.846
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[0]          |   v   | x[0]  |         |       |  90.310 |  200.156 | 
     | q1/q_reg_0_/D |   v   | x[0]  | DFFR_X1 | 0.000 |  90.310 |  200.156 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.846 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.846 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.717 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.714 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.177 |   0.309 | -109.537 | 
     | q1/q_reg_0_/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.003 |   0.312 | -109.534 | 
     +------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin q1/q_reg_1_/CK 
Endpoint:   q1/q_reg_1_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[1]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.312
- Setup                         0.156
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.156
- Arrival Time                 90.310
= Slack Time                  109.846
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[1]          |   v   | x[1]  |         |       |  90.310 |  200.156 | 
     | q1/q_reg_1_/D |   v   | x[1]  | DFFR_X1 | 0.000 |  90.310 |  200.156 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.846 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.846 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.717 | 
     | clk__L2_I0/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.714 | 
     | clk__L2_I0/Z   |   ^   | clk__L2_N0 | CLKBUF_X3 | 0.177 |   0.309 | -109.537 | 
     | q1/q_reg_1_/CK |   ^   | clk__L2_N0 | DFFR_X1   | 0.003 |   0.312 | -109.534 | 
     +------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin q1/q_reg_8_/CK 
Endpoint:   q1/q_reg_8_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[8]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Setup                         0.154
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.163
- Arrival Time                 90.311
= Slack Time                  109.852
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[8]          |   v   | x[8]  |         |       |  90.310 |  200.161 | 
     | q1/q_reg_8_/D |   v   | x[8]  | DFFR_X1 | 0.002 |  90.311 |  200.163 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.852 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.852 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.722 | 
     | clk__L2_I5/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.720 | 
     | clk__L2_I5/Z   |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.183 |   0.314 | -109.537 | 
     | q1/q_reg_8_/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.002 |   0.316 | -109.535 | 
     +------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin q1/q_reg_4_/CK 
Endpoint:   q1/q_reg_4_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[4]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.315
- Setup                         0.154
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.161
- Arrival Time                 90.310
= Slack Time                  109.852
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[4]          |   v   | x[4]  |         |       |  90.310 |  200.161 | 
     | q1/q_reg_4_/D |   v   | x[4]  | DFFR_X1 | 0.000 |  90.310 |  200.161 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.852 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.852 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.722 | 
     | clk__L2_I2/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.720 | 
     | clk__L2_I2/Z   |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.181 |   0.313 | -109.539 | 
     | q1/q_reg_4_/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.003 |   0.315 | -109.536 | 
     +------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin q1/q_reg_5_/CK 
Endpoint:   q1/q_reg_5_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[5]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.315
- Setup                         0.154
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.161
- Arrival Time                 90.310
= Slack Time                  109.852
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[5]          |   v   | x[5]  |         |       |  90.310 |  200.161 | 
     | q1/q_reg_5_/D |   v   | x[5]  | DFFR_X1 | 0.000 |  90.310 |  200.161 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.852 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.852 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.722 | 
     | clk__L2_I2/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.720 | 
     | clk__L2_I2/Z   |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.181 |   0.313 | -109.539 | 
     | q1/q_reg_5_/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.003 |   0.315 | -109.536 | 
     +------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin q1/q_reg_11_/CK 
Endpoint:   q1/q_reg_11_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[11]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Setup                         0.153
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.164
- Arrival Time                 90.311
= Slack Time                  109.853
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[11]          |   v   | x[11] |         |       |  90.310 |  200.163 | 
     | q1/q_reg_11_/D |   v   | x[11] | DFFR_X1 | 0.001 |  90.311 |  200.164 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.853 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.853 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.724 | 
     | clk__L2_I7/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.721 | 
     | clk__L2_I7/Z    |   ^   | clk__L2_N7 | CLKBUF_X3 | 0.182 |   0.315 | -109.539 | 
     | q1/q_reg_11_/CK |   ^   | clk__L2_N7 | DFFR_X1   | 0.002 |   0.317 | -109.537 | 
     +-------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin q1/q_reg_15_/CK 
Endpoint:   q1/q_reg_15_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[15]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Setup                         0.152
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.167
- Arrival Time                 90.312
= Slack Time                  109.855
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[15]          |   v   | x[15] |         |       |  90.310 |  200.165 | 
     | q1/q_reg_15_/D |   v   | x[15] | DFFR_X1 | 0.002 |  90.312 |  200.167 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |             |           |       |  Time   |   Time   | 
     |-----------------+-------+-------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk         |           |       |   0.000 | -109.855 | 
     | clk__L1_I0/A    |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.855 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.130 |   0.130 | -109.725 | 
     | clk__L2_I11/A   |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.133 | -109.722 | 
     | clk__L2_I11/Z   |   ^   | clk__L2_N11 | CLKBUF_X3 | 0.184 |   0.316 | -109.538 | 
     | q1/q_reg_15_/CK |   ^   | clk__L2_N11 | DFFR_X1   | 0.002 |   0.319 | -109.536 | 
     +--------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin q1/q_reg_10_/CK 
Endpoint:   q1/q_reg_10_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[10]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Setup                         0.152
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.167
- Arrival Time                 90.312
= Slack Time                  109.855
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[10]          |   v   | x[10] |         |       |  90.310 |  200.165 | 
     | q1/q_reg_10_/D |   v   | x[10] | DFFR_X1 | 0.002 |  90.312 |  200.167 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.855 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.855 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.726 | 
     | clk__L2_I6/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.724 | 
     | clk__L2_I6/Z    |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.184 |   0.316 | -109.539 | 
     | q1/q_reg_10_/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.319 | -109.537 | 
     +-------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin q1/q_reg_6_/CK 
Endpoint:   q1/q_reg_6_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[6]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Setup                         0.153
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.165
- Arrival Time                 90.310
= Slack Time                  109.856
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[6]          |   v   | x[6]  |         |       |  90.310 |  200.165 | 
     | q1/q_reg_6_/D |   v   | x[6]  | DFFR_X1 | 0.000 |  90.310 |  200.165 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.856 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.856 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.726 | 
     | clk__L2_I3/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.724 | 
     | clk__L2_I3/Z   |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.183 |   0.315 | -109.541 | 
     | q1/q_reg_6_/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.003 |   0.318 | -109.537 | 
     +------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin q1/q_reg_12_/CK 
Endpoint:   q1/q_reg_12_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[12]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Setup                         0.152
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.167
- Arrival Time                 90.311
= Slack Time                  109.856
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[12]          |   v   | x[12] |         |       |  90.310 |  200.165 | 
     | q1/q_reg_12_/D |   v   | x[12] | DFFR_X1 | 0.001 |  90.311 |  200.167 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.856 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.856 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.726 | 
     | clk__L2_I8/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.132 | -109.723 | 
     | clk__L2_I8/Z    |   ^   | clk__L2_N8 | CLKBUF_X3 | 0.183 |   0.315 | -109.541 | 
     | q1/q_reg_12_/CK |   ^   | clk__L2_N8 | DFFR_X1   | 0.003 |   0.318 | -109.538 | 
     +-------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin q1/q_reg_7_/CK 
Endpoint:   q1/q_reg_7_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[7]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Setup                         0.152
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.166
- Arrival Time                 90.310
= Slack Time                  109.857
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[7]          |   v   | x[7]  |         |       |  90.310 |  200.166 | 
     | q1/q_reg_7_/D |   v   | x[7]  | DFFR_X1 | 0.000 |  90.310 |  200.166 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.857 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.857 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.727 | 
     | clk__L2_I4/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.725 | 
     | clk__L2_I4/Z   |   ^   | clk__L2_N4 | CLKBUF_X3 | 0.184 |   0.315 | -109.541 | 
     | q1/q_reg_7_/CK |   ^   | clk__L2_N4 | DFFR_X1   | 0.003 |   0.318 | -109.538 | 
     +------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin q1/q_reg_9_/CK 
Endpoint:   q1/q_reg_9_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[9]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Setup                         0.152
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.167
- Arrival Time                 90.311
= Slack Time                  109.857
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[9]          |   v   | x[9]  |         |       |  90.310 |  200.166 | 
     | q1/q_reg_9_/D |   v   | x[9]  | DFFR_X1 | 0.001 |  90.311 |  200.167 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.857 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.857 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.727 | 
     | clk__L2_I6/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.725 | 
     | clk__L2_I6/Z   |   ^   | clk__L2_N6 | CLKBUF_X3 | 0.184 |   0.316 | -109.541 | 
     | q1/q_reg_9_/CK |   ^   | clk__L2_N6 | DFFR_X1   | 0.003 |   0.319 | -109.537 | 
     +------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin q1/q_reg_13_/CK 
Endpoint:   q1/q_reg_13_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[13]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Setup                         0.151
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.169
- Arrival Time                 90.311
= Slack Time                  109.858
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[13]          |   v   | x[13] |         |       |  90.310 |  200.167 | 
     | q1/q_reg_13_/D |   v   | x[13] | DFFR_X1 | 0.001 |  90.311 |  200.169 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.858 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.858 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.728 | 
     | clk__L2_I9/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.132 | -109.725 | 
     | clk__L2_I9/Z    |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.184 |   0.317 | -109.541 | 
     | q1/q_reg_13_/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.003 |   0.320 | -109.538 | 
     +-------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin q1/q_reg_14_/CK 
Endpoint:   q1/q_reg_14_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[14]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.320
- Setup                         0.151
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.170
- Arrival Time                 90.311
= Slack Time                  109.859
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-----------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                |       |       |         |       |  Time   |   Time   | 
     |----------------+-------+-------+---------+-------+---------+----------| 
     | x[14]          |   v   | x[14] |         |       |  90.310 |  200.168 | 
     | q1/q_reg_14_/D |   v   | x[14] | DFFR_X1 | 0.002 |  90.311 |  200.170 | 
     +-----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.859 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.859 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.729 | 
     | clk__L2_I9/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.003 |   0.132 | -109.726 | 
     | clk__L2_I9/Z    |   ^   | clk__L2_N9 | CLKBUF_X3 | 0.184 |   0.317 | -109.542 | 
     | q1/q_reg_14_/CK |   ^   | clk__L2_N9 | DFFR_X1   | 0.003 |   0.320 | -109.538 | 
     +-------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin q1/q_reg_3_/CK 
Endpoint:   q1/q_reg_3_/D (v) checked with  leading edge of 'clk'
Beginpoint: x[3]          (v) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.319
- Setup                         0.150
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.169
- Arrival Time                 90.310
= Slack Time                  109.859
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |               |       |       |         |       |  Time   |   Time   | 
     |---------------+-------+-------+---------+-------+---------+----------| 
     | x[3]          |   v   | x[3]  |         |       |  90.310 |  200.169 | 
     | q1/q_reg_3_/D |   v   | x[3]  | DFFR_X1 | 0.000 |  90.310 |  200.169 | 
     +----------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |      Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                |       |            |           |       |  Time   |   Time   | 
     |----------------+-------+------------+-----------+-------+---------+----------| 
     | clk            |   ^   | clk        |           |       |   0.000 | -109.859 | 
     | clk__L1_I0/A   |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.859 | 
     | clk__L1_I0/Z   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.730 | 
     | clk__L2_I1/A   |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.728 | 
     | clk__L2_I1/Z   |   ^   | clk__L2_N1 | CLKBUF_X3 | 0.183 |   0.315 | -109.544 | 
     | q1/q_reg_3_/CK |   ^   | clk__L2_N1 | DFFR_X1   | 0.003 |   0.319 | -109.541 | 
     +------------------------------------------------------------------------------+ 
Path 44: MET Recovery Check with Pin q13/q_reg_3_/CK 
Endpoint:   q13/q_reg_3_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.315
- Recovery                     -0.224
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.539
- Arrival Time                 90.643
= Slack Time                  109.896
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.206 | 
     | q13/q_reg_3_/RN |   ^   | reset | DFFR_X1 | 0.333 |  90.643 |  200.539 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.896 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.896 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.767 | 
     | clk__L2_I2/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.765 | 
     | clk__L2_I2/Z    |   ^   | clk__L2_N2 | CLKBUF_X3 | 0.181 |   0.313 | -109.584 | 
     | q13/q_reg_3_/CK |   ^   | clk__L2_N2 | DFFR_X1   | 0.002 |   0.315 | -109.582 | 
     +-------------------------------------------------------------------------------+ 
Path 45: MET Recovery Check with Pin q13/q_reg_4_/CK 
Endpoint:   q13/q_reg_4_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.225
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.543
- Arrival Time                 90.642
= Slack Time                  109.900
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.210 | 
     | q13/q_reg_4_/RN |   ^   | reset | DFFR_X1 | 0.333 |  90.642 |  200.543 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.900 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.900 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.771 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.769 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.183 |   0.315 | -109.585 | 
     | q13/q_reg_4_/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.003 |   0.317 | -109.583 | 
     +-------------------------------------------------------------------------------+ 
Path 46: MET Recovery Check with Pin q12/q_reg_6_/CK 
Endpoint:   q12/q_reg_6_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.225
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.542
- Arrival Time                 90.641
= Slack Time                  109.900
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.210 | 
     | q12/q_reg_6_/RN |   ^   | reset | DFFR_X1 | 0.332 |  90.641 |  200.542 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.900 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.900 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.771 | 
     | clk__L2_I5/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.769 | 
     | clk__L2_I5/Z    |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.183 |   0.314 | -109.586 | 
     | q12/q_reg_6_/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.003 |   0.317 | -109.583 | 
     +-------------------------------------------------------------------------------+ 
Path 47: MET Recovery Check with Pin q13/q_reg_5_/CK 
Endpoint:   q13/q_reg_5_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.225
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.543
- Arrival Time                 90.642
= Slack Time                  109.901
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.210 | 
     | q13/q_reg_5_/RN |   ^   | reset | DFFR_X1 | 0.332 |  90.642 |  200.543 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.901 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.901 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.771 | 
     | clk__L2_I3/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.769 | 
     | clk__L2_I3/Z    |   ^   | clk__L2_N3 | CLKBUF_X3 | 0.183 |   0.315 | -109.586 | 
     | q13/q_reg_5_/CK |   ^   | clk__L2_N3 | DFFR_X1   | 0.003 |   0.317 | -109.583 | 
     +-------------------------------------------------------------------------------+ 
Path 48: MET Recovery Check with Pin q13/q_reg_8_/CK 
Endpoint:   q13/q_reg_8_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.225
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.542
- Arrival Time                 90.641
= Slack Time                  109.901
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.210 | 
     | q13/q_reg_8_/RN |   ^   | reset | DFFR_X1 | 0.331 |  90.641 |  200.542 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.901 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.901 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.771 | 
     | clk__L2_I5/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.769 | 
     | clk__L2_I5/Z    |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.183 |   0.314 | -109.587 | 
     | q13/q_reg_8_/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.003 |   0.317 | -109.584 | 
     +-------------------------------------------------------------------------------+ 
Path 49: MET Recovery Check with Pin q12/q_reg_7_/CK 
Endpoint:   q12/q_reg_7_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset           (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.317
- Recovery                     -0.225
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.542
- Arrival Time                 90.640
= Slack Time                  109.901
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +------------------------------------------------------------------------+ 
     |       Pin       |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                 |       |       |         |       |  Time   |   Time   | 
     |-----------------+-------+-------+---------+-------+---------+----------| 
     | reset           |   ^   | reset |         |       |  90.310 |  200.211 | 
     | q12/q_reg_7_/RN |   ^   | reset | DFFR_X1 | 0.331 |  90.640 |  200.542 | 
     +------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |       Pin       |  Edge |    Net     |   Cell    | Delay | Arrival | Required | 
     |                 |       |            |           |       |  Time   |   Time   | 
     |-----------------+-------+------------+-----------+-------+---------+----------| 
     | clk             |   ^   | clk        |           |       |   0.000 | -109.901 | 
     | clk__L1_I0/A    |   ^   | clk        | CLKBUF_X3 | 0.000 |   0.000 | -109.901 | 
     | clk__L1_I0/Z    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.130 |   0.130 | -109.772 | 
     | clk__L2_I5/A    |   ^   | clk__L1_N0 | CLKBUF_X3 | 0.002 |   0.132 | -109.769 | 
     | clk__L2_I5/Z    |   ^   | clk__L2_N5 | CLKBUF_X3 | 0.183 |   0.314 | -109.587 | 
     | q12/q_reg_7_/CK |   ^   | clk__L2_N5 | DFFR_X1   | 0.003 |   0.317 | -109.584 | 
     +-------------------------------------------------------------------------------+ 
Path 50: MET Recovery Check with Pin q11/q_reg_15_/CK 
Endpoint:   q11/q_reg_15_/RN (^) checked with  leading edge of 'clk'
Beginpoint: reset            (^) triggered by  leading edge of 'clk'
Path Groups: {default}
Analysis View: analysis_slow
Other End Arrival Time          0.318
- Recovery                     -0.226
+ Phase Shift                 200.000
+ CPPR Adjustment               0.000
= Required Time               200.544
- Arrival Time                 90.643
= Slack Time                  109.901
     Clock Rise Edge                      0.000
     + Input Delay                       90.000
     + Network Insertion Delay            0.310
     = Beginpoint Arrival Time           90.310
     Timing Path:
     +-------------------------------------------------------------------------+ 
     |       Pin        |  Edge |  Net  |  Cell   | Delay | Arrival | Required | 
     |                  |       |       |         |       |  Time   |   Time   | 
     |------------------+-------+-------+---------+-------+---------+----------| 
     | reset            |   ^   | reset |         |       |  90.310 |  200.211 | 
     | q11/q_reg_15_/RN |   ^   | reset | DFFR_X1 | 0.333 |  90.643 |  200.544 | 
     +-------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------+ 
     |       Pin        |  Edge |     Net     |   Cell    | Delay | Arrival | Required | 
     |                  |       |             |           |       |  Time   |   Time   | 
     |------------------+-------+-------------+-----------+-------+---------+----------| 
     | clk              |   ^   | clk         |           |       |   0.000 | -109.901 | 
     | clk__L1_I0/A     |   ^   | clk         | CLKBUF_X3 | 0.000 |   0.000 | -109.901 | 
     | clk__L1_I0/Z     |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.130 |   0.130 | -109.772 | 
     | clk__L2_I11/A    |   ^   | clk__L1_N0  | CLKBUF_X3 | 0.003 |   0.133 | -109.769 | 
     | clk__L2_I11/Z    |   ^   | clk__L2_N11 | CLKBUF_X3 | 0.184 |   0.316 | -109.585 | 
     | q11/q_reg_15_/CK |   ^   | clk__L2_N11 | DFFR_X1   | 0.002 |   0.318 | -109.583 | 
     +---------------------------------------------------------------------------------+ 

