\hypertarget{union__hw__dac__c1}{}\section{\+\_\+hw\+\_\+dac\+\_\+c1 Union Reference}
\label{union__hw__dac__c1}\index{\+\_\+hw\+\_\+dac\+\_\+c1@{\+\_\+hw\+\_\+dac\+\_\+c1}}


H\+W\+\_\+\+D\+A\+C\+\_\+\+C1 -\/ D\+AC Control Register 1 (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+dac.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__dac__c1_1_1__hw__dac__c1__bitfields}{\+\_\+hw\+\_\+dac\+\_\+c1\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__dac__c1_acb7c24af39118e3af0d876050c188691}{}\label{union__hw__dac__c1_acb7c24af39118e3af0d876050c188691}

\item 
struct \hyperlink{struct__hw__dac__c1_1_1__hw__dac__c1__bitfields}{\+\_\+hw\+\_\+dac\+\_\+c1\+::\+\_\+hw\+\_\+dac\+\_\+c1\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__dac__c1_a5a154e3f83219d3d481cb17642824435}{}\label{union__hw__dac__c1_a5a154e3f83219d3d481cb17642824435}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+D\+A\+C\+\_\+\+C1 -\/ D\+AC Control Register 1 (RW) 

Reset value\+: 0x00U

Do not use 32-\/ or 16-\/bit accesses to this register. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+dac.\+h\end{DoxyCompactItemize}
