

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="en" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="en" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>Raisin64.v &mdash; Raisin64 0.1 documentation</title>
  

  
  
  
  

  

  
  
    

  

  <link rel="stylesheet" href="../../_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="../../_static/pygments.css" type="text/css" />
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" />
    <link rel="next" title="rf_reg.v" href="rf_reg.html" />
    <link rel="prev" title="ex_alu.v" href="ex_alu.html" /> 

  
  <script src="../../_static/js/modernizr.min.js"></script>

</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">

    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search">
          

          
            <a href="../../index.html" class="icon icon-home"> Raisin64
          

          
          </a>

          
            
            
              <div class="version">
                0.1
              </div>
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../../cpu.html">Raisin64 CPU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../software.html">Code Snippets and Software</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../tools.html">Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../nexysddr.html">Nexys 4 DDR Reference Implementation</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="../../modules.html">Reference Index</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../isa.html">Raisin64 Instruction Set</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../modules.html">Verilog Module Index</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="de_badDetect.html">de_badDetect.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_canonicalize.html">de_canonicalize.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="de_isa_def.html">de_isa_def.vh</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_advint.html">ex_advint.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="ex_alu.html">ex_alu.v</a></li>
<li class="toctree-l3 current"><a class="current reference internal" href="#">Raisin64.v</a></li>
<li class="toctree-l3"><a class="reference internal" href="rf_reg.html">rf_reg.v</a></li>
</ul>
</li>
</ul>
</li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">Raisin64</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="../../index.html">Docs</a> &raquo;</li>
        
          <li><a href="../../modules.html">Reference Index</a> &raquo;</li>
        
          <li><a href="../modules.html">Verilog Module Index</a> &raquo;</li>
        
      <li>Raisin64.v</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="../../_sources/cpu/modules/raisin64.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="raisin64-v">
<h1>Raisin64.v<a class="headerlink" href="#raisin64-v" title="Permalink to this headline">¶</a></h1>
<div class="figure align-center" id="id1">
<object data="../../_images/symbol-abc5946fc42805f451facd38aa22b477693c24b7.svg" type="image/svg+xml">
            <p class="warning">Raisin64.v</p></object>
<p class="caption"><span class="caption-text">Raisin64.v</span><a class="headerlink" href="#id1" title="Permalink to this image">¶</a></p>
</div>
<div class="highlight-verilog notranslate"><table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre>  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183</pre></div></td><td class="code"><div class="highlight"><pre><span></span><span class="cm">/*</span>
<span class="cm"> * Raisin64 CPU</span>
<span class="cm"> */</span>

<span class="k">module</span> <span class="n">raisin64</span> <span class="p">(</span>
    <span class="c1">//# {{clocks|Clocking}}</span>
    <span class="k">input</span> <span class="n">clk</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">rst_n</span><span class="p">,</span>

    <span class="c1">//# {{data|Memory Interface}}</span>
    <span class="k">input</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_din</span><span class="p">,</span>
    <span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_dout</span><span class="p">,</span>
    <span class="k">output</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">mem_addr</span><span class="p">,</span>

    <span class="c1">//# {{control|Control Signals}}</span>
    <span class="k">output</span> <span class="n">mem_addr_valid</span><span class="p">,</span>
    <span class="k">output</span> <span class="n">mem_dout_write</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">mem_din_ready</span><span class="p">,</span>

    <span class="c1">//# {{debug|Debug Signals}}</span>
    <span class="k">input</span> <span class="n">jtag_tck</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">jtag_tms</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">jtag_tdi</span><span class="p">,</span>
    <span class="k">input</span> <span class="n">jtag_trst</span><span class="p">,</span>
    <span class="k">output</span> <span class="n">jtag_tdo</span>
    <span class="p">);</span>

    <span class="k">parameter</span> <span class="no">IMEM_INIT</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">;</span>
    <span class="k">parameter</span> <span class="no">DMEM_INIT</span> <span class="o">=</span> <span class="s">&quot;&quot;</span><span class="p">;</span>

    <span class="c1">//// Debug Signals ////</span>
    <span class="kt">wire</span> <span class="n">dbg_resetn_cpu</span><span class="p">,</span> <span class="n">dbg_halt_cpu</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">cpu_rst_n</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">cpu_rst_n</span> <span class="o">=</span> <span class="n">rst_n</span> <span class="o">&amp;</span> <span class="n">dbg_resetn_cpu</span><span class="p">;</span>

    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dbg_imem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dbg_imem_to_ram</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dbg_imem_ce</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dbg_imem_we</span><span class="p">;</span>

    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dbg_dmem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dbg_dmem_to_ram</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dbg_dmem_ce</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dbg_dmem_we</span><span class="p">;</span>


    <span class="c1">//////////  Instruction RAM  //////////</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">effective_imem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">effective_imem_data_to_cpu</span><span class="p">;</span>

    <span class="kt">reg</span> <span class="n">imem_data_ready</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">imem_addr_valid</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">imem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">imem_data</span><span class="p">;</span>

    <span class="k">assign</span> <span class="n">effective_imem_addr</span>        <span class="o">=</span> <span class="n">dbg_halt_cpu</span> <span class="o">?</span> <span class="n">dbg_imem_addr</span> <span class="o">:</span> <span class="n">imem_addr</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">effective_imem_data_to_cpu</span> <span class="o">=</span> <span class="n">dbg_halt_cpu</span> <span class="o">?</span> <span class="mh">64&#39;h0</span> <span class="o">:</span> <span class="n">imem_data</span><span class="p">;</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rst_n</span><span class="p">)</span> <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">rst_n</span><span class="p">)</span> <span class="n">imem_data_ready</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">imem_data_ready</span> <span class="o">&lt;=</span> <span class="n">imem_addr_valid</span><span class="p">;</span>
    <span class="k">end</span>

    <span class="n">ram</span> <span class="p">#(</span>
        <span class="p">.</span><span class="no">NUM_BYTES</span><span class="p">(</span><span class="mh">2</span><span class="o">*</span><span class="mh">1024</span><span class="p">),</span>
        <span class="p">.</span><span class="no">INIT_FILE</span><span class="p">(</span><span class="no">IMEM_INIT</span><span class="p">)</span>
        <span class="p">)</span> <span class="n">imem</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">we</span><span class="p">(</span><span class="n">dbg_imem_we</span><span class="p">),</span> <span class="p">.</span><span class="n">cs</span><span class="p">(</span><span class="mh">1</span><span class="mb">&#39;b1</span><span class="p">),</span>
        <span class="p">.</span><span class="n">write_width</span><span class="p">(</span><span class="mh">2&#39;h0</span><span class="p">),</span>
        <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">effective_imem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">dbg_imem_to_ram</span><span class="p">),</span>
        <span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">imem_data</span><span class="p">)</span>
        <span class="p">);</span>


    <span class="c1">//////////  Data RAM  //////////</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">effective_dmem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">effective_dmem_to_ram</span><span class="p">;</span>

    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmem_addr</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmem_to_ram</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmem_to_cpu</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">63</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmem_from_ram</span><span class="p">;</span>
    <span class="kt">wire</span><span class="p">[</span><span class="mh">1</span><span class="o">:</span><span class="mh">0</span><span class="p">]</span> <span class="n">dmem_write_width</span><span class="p">;</span>
    <span class="kt">reg</span> <span class="n">dmem_cycle_complete</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dmem_rstrobe</span><span class="p">;</span>
    <span class="kt">wire</span> <span class="n">dmem_wstrobe</span><span class="p">;</span>

    <span class="kt">wire</span> <span class="n">io_space</span><span class="p">;</span>

    <span class="k">assign</span> <span class="n">effective_dmem_addr</span>        <span class="o">=</span> <span class="n">dbg_halt_cpu</span> <span class="o">?</span> <span class="n">dbg_dmem_addr</span> <span class="o">:</span> <span class="n">dmem_addr</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">effective_dmem_to_ram</span>      <span class="o">=</span> <span class="n">dbg_halt_cpu</span> <span class="o">?</span> <span class="n">dbg_dmem_to_ram</span> <span class="o">:</span> <span class="n">dmem_to_ram</span><span class="p">;</span>

    <span class="c1">//TODO For now, the external memory bus is just for data memory.  When the time</span>
    <span class="c1">//comes for caches, this will change to the unified external memory bus.</span>
    <span class="k">assign</span> <span class="n">dmem_to_cpu</span>                <span class="o">=</span> <span class="n">io_space</span> <span class="o">?</span> <span class="n">mem_din</span> <span class="o">:</span> <span class="n">dmem_from_ram</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">mem_dout</span>                   <span class="o">=</span> <span class="n">effective_dmem_to_ram</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">mem_addr</span>                   <span class="o">=</span> <span class="n">effective_dmem_addr</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">mem_addr_valid</span>             <span class="o">=</span> <span class="mh">1</span><span class="p">;</span>
    <span class="k">assign</span> <span class="n">mem_dout_write</span>             <span class="o">=</span> <span class="n">dbg_halt_cpu</span> <span class="o">?</span> <span class="n">dbg_dmem_we</span> <span class="o">:</span> <span class="n">dmem_wstrobe</span><span class="p">;</span>

    <span class="c1">//Because the memory interface will change dramatically in the next revision, there</span>
    <span class="c1">//is no reason to create special logic to handle misaligned accesses into data space</span>
    <span class="c1">//in case an IO unit requires it (the ram modules handle this condition internally).</span>
    <span class="c1">//Instead we simply state misaligned IO access it is unsupported (for now).</span>
    <span class="k">always</span> <span class="p">@(</span><span class="o">*</span><span class="p">)</span> <span class="k">begin</span>
        <span class="k">if</span><span class="p">((</span><span class="n">dmem_rstrobe</span><span class="o">|</span><span class="n">dmem_wstrobe</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">io_space</span> <span class="o">&amp;</span> <span class="o">|</span><span class="n">dmem_write_width</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">clk</span><span class="p">)</span> <span class="k">begin</span>
            <span class="nb">$display</span><span class="p">(</span><span class="s">&quot;Unaligned data IO access not supported in this revision&quot;</span><span class="p">);</span>
            <span class="nb">$finish</span><span class="p">;</span>
        <span class="k">end</span>
    <span class="k">end</span>

    <span class="n">memory_map</span> <span class="n">memory_map_internal</span><span class="p">(</span>
        <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">mem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">io</span><span class="p">(</span><span class="n">io_space</span><span class="p">)</span>
        <span class="p">);</span>

    <span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">cpu_rst_n</span><span class="p">)</span>
    <span class="k">begin</span>
        <span class="k">if</span><span class="p">(</span><span class="o">~</span><span class="n">cpu_rst_n</span><span class="p">)</span> <span class="n">dmem_cycle_complete</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">io_space</span> <span class="o">&amp;</span> <span class="n">mem_din_ready</span><span class="p">)</span> <span class="n">dmem_cycle_complete</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">dmem_rstrobe</span><span class="p">)</span> <span class="n">dmem_cycle_complete</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
        <span class="k">else</span> <span class="k">if</span><span class="p">(</span><span class="n">dmem_wstrobe</span><span class="p">)</span> <span class="n">dmem_cycle_complete</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="p">;</span>
        <span class="k">else</span> <span class="n">dmem_cycle_complete</span> <span class="o">&lt;=</span> <span class="mh">0</span><span class="p">;</span>
    <span class="k">end</span>

    <span class="n">ram</span> <span class="p">#(</span>
        <span class="p">.</span><span class="no">NUM_BYTES</span><span class="p">(</span><span class="mh">512</span><span class="p">),</span>
        <span class="p">.</span><span class="no">INIT_FILE</span><span class="p">(</span><span class="no">DMEM_INIT</span><span class="p">)</span>
        <span class="p">)</span> <span class="n">dmem</span> <span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">we</span><span class="p">(</span><span class="o">~</span><span class="n">io_space</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dmem_wstrobe</span><span class="o">|</span><span class="n">dbg_dmem_we</span><span class="p">)),</span> <span class="p">.</span><span class="n">cs</span><span class="p">(</span><span class="o">~</span><span class="n">io_space</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">dmem_wstrobe</span><span class="o">|</span><span class="n">dmem_rstrobe</span><span class="o">|</span><span class="n">dbg_dmem_ce</span><span class="p">)),</span>
        <span class="p">.</span><span class="n">write_width</span><span class="p">(</span><span class="n">dmem_write_width</span><span class="p">),</span>
        <span class="p">.</span><span class="n">addr</span><span class="p">(</span><span class="n">effective_dmem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">data_in</span><span class="p">(</span><span class="n">effective_dmem_to_ram</span><span class="p">),</span>
        <span class="p">.</span><span class="n">data_out</span><span class="p">(</span><span class="n">dmem_from_ram</span><span class="p">)</span>
        <span class="p">);</span>


    <span class="c1">//////////  Raisin64 Execution Core  //////////</span>
    <span class="n">pipeline</span> <span class="n">pipeline1</span><span class="p">(</span>
        <span class="p">.</span><span class="n">clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">rst_n</span><span class="p">(</span><span class="n">cpu_rst_n</span><span class="p">),</span>
        <span class="p">.</span><span class="n">imem_addr</span><span class="p">(</span><span class="n">imem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">imem_data</span><span class="p">(</span><span class="n">effective_imem_data_to_cpu</span><span class="p">),</span>
        <span class="p">.</span><span class="n">imem_data_valid</span><span class="p">(</span><span class="n">imem_data_ready</span><span class="p">),</span>
        <span class="p">.</span><span class="n">imem_addr_valid</span><span class="p">(</span><span class="n">imem_addr_valid</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_addr</span><span class="p">(</span><span class="n">dmem_addr</span><span class="p">),</span> <span class="p">.</span><span class="n">dmem_dout</span><span class="p">(</span><span class="n">dmem_to_ram</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_din</span><span class="p">(</span><span class="n">dmem_to_cpu</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_cycle_complete</span><span class="p">(</span><span class="n">dmem_cycle_complete</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dmem_rstrobe</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dmem_wstrobe</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_write_width</span><span class="p">(</span><span class="n">dmem_write_width</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_rstrobe</span><span class="p">(</span><span class="n">dmem_rstrobe</span><span class="p">),</span>
        <span class="p">.</span><span class="n">dmem_wstrobe</span><span class="p">(</span><span class="n">dmem_wstrobe</span><span class="p">)</span>
        <span class="p">);</span>


    <span class="c1">//////////  JTAG Module  //////////</span>
    <span class="n">debug_control</span> <span class="n">debug_if</span><span class="p">(</span>
        <span class="p">.</span><span class="n">jtag_tck</span><span class="p">(</span><span class="n">jtag_tck</span><span class="p">),</span>
        <span class="p">.</span><span class="n">jtag_tms</span><span class="p">(</span><span class="n">jtag_tms</span><span class="p">),</span>
        <span class="p">.</span><span class="n">jtag_tdo</span><span class="p">(</span><span class="n">jtag_tdo</span><span class="p">),</span>
        <span class="p">.</span><span class="n">jtag_tdi</span><span class="p">(</span><span class="n">jtag_tdi</span><span class="p">),</span>
        <span class="p">.</span><span class="n">jtag_trst</span><span class="p">(</span><span class="n">jtag_trst</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_clk</span><span class="p">(</span><span class="n">clk</span><span class="p">),</span>
        <span class="p">.</span><span class="n">sys_rstn</span><span class="p">(</span><span class="n">rst_n</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_imem_addr</span><span class="p">(</span><span class="n">dbg_imem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_debug_to_imem_data</span><span class="p">(</span><span class="n">dbg_imem_to_ram</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_imem_to_debug_data</span><span class="p">(</span><span class="n">imem_data</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_imem_we</span><span class="p">(</span><span class="n">dbg_imem_we</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_imem_ce</span><span class="p">(</span><span class="n">dbg_imem_ce</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_dmem_addr</span><span class="p">(</span><span class="n">dbg_dmem_addr</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_debug_to_dmem_data</span><span class="p">(</span><span class="n">dbg_dmem_to_ram</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_imem_to_debug_data_ready</span><span class="p">(</span><span class="n">dbg_imem_ce</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_imem_we</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_dmem_to_debug_data_ready</span><span class="p">(</span><span class="n">dbg_dmem_ce</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">dbg_dmem_we</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_dmem_to_debug_data</span><span class="p">(</span><span class="n">dmem_to_cpu</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_dmem_we</span><span class="p">(</span><span class="n">dbg_dmem_we</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_dmem_ce</span><span class="p">(</span><span class="n">dbg_dmem_ce</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_resetn_cpu</span><span class="p">(</span><span class="n">dbg_resetn_cpu</span><span class="p">),</span>
        <span class="p">.</span><span class="n">cpu_halt_cpu</span><span class="p">(</span><span class="n">dbg_halt_cpu</span><span class="p">)</span>
        <span class="p">);</span>

<span class="k">endmodule</span>
</pre></div>
</td></tr></table></div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="rf_reg.html" class="btn btn-neutral float-right" title="rf_reg.v" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="ex_alu.html" class="btn btn-neutral" title="ex_alu.v" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2018, Christopher Parish

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  

    
    
      <script type="text/javascript" id="documentation_options" data-url_root="../../" src="../../_static/documentation_options.js"></script>
        <script type="text/javascript" src="../../_static/jquery.js"></script>
        <script type="text/javascript" src="../../_static/underscore.js"></script>
        <script type="text/javascript" src="../../_static/doctools.js"></script>
    

  

  <script type="text/javascript" src="../../_static/js/theme.js"></script>

  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>