

================================================================
== Vivado HLS Report for 'yuv2rgb'
================================================================
* Date:           Wed Apr 20 15:50:03 2022

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        yuv_filter.prj
* Solution:       solution3
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      8.45|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+---------+-------+---------+---------+
    |     Latency     |     Interval    | Pipeline|
    |  min  |   max   |  min  |   max   |   Type  |
    +-------+---------+-------+---------+---------+
    |  40008|  2457608|  40008|  2457608|   none  |
    +-------+---------+-------+---------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |                                 |     Latency     | Iteration|  Initiation Interval  |       Trip      |          |
        |            Loop Name            |  min  |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y  |  40005|  2457605|         7|          1|          1| 40000 ~ 2457600 |    yes   |
        +---------------------------------+-------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      4|      -|      -|
|Expression       |        -|      0|    446|    430|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|    144|
|Register         |        -|      -|    559|     96|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      4|   1005|    670|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      5|      2|      3|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +----------------------------+----------------------+---------------------+
    |          Instance          |        Module        |      Expression     |
    +----------------------------+----------------------+---------------------+
    |yuv_filter_ama_adg8j_U37    |yuv_filter_ama_adg8j  | i0 + i1 * (i2 + i3) |
    |yuv_filter_mac_muhbi_U38    |yuv_filter_mac_muhbi  |     i0 * i1 + i2    |
    |yuv_filter_mac_muibs_U39    |yuv_filter_mac_muibs  |     i0 + i1 * i2    |
    |yuv_filter_mul_mubkb_x_U36  |yuv_filter_mul_mubkb  |       i0 * i1       |
    +----------------------------+----------------------+---------------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |           Variable Name          | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_12_fu_333_p2                  |     *    |      0|    0|  89|           9|           8|
    |indvar_flatten_next_fu_244_p2     |     +    |      0|  101|  37|          32|           1|
    |tmp_13_fu_397_p2                  |     +    |      0|   59|  23|          18|          18|
    |tmp_17_fu_367_p2                  |     +    |      0|   59|  23|          18|          18|
    |tmp_18_fu_461_p2                  |     +    |      0|   59|  23|          18|          18|
    |tmp_19_fu_465_p2                  |     +    |      0|   62|  24|          19|          19|
    |tmp_7_fu_299_p2                   |     +    |      0|    0|  23|          23|          23|
    |tmp_s_fu_308_p2                   |     +    |      0|    0|  23|          23|          23|
    |x_1_fu_250_p2                     |     +    |      0|   53|  21|           1|          16|
    |y_1_fu_320_p2                     |     +    |      0|   53|  21|           1|          16|
    |ap_block_pp0_stage0_flag00011001  |    and   |      0|    0|   2|           1|           1|
    |exitcond_flatten_fu_239_p2        |   icmp   |      0|    0|  16|          32|          32|
    |exitcond_fu_256_p2                |   icmp   |      0|    0|   8|          16|          16|
    |icmp1_fu_412_p2                   |   icmp   |      0|    0|   1|           2|           1|
    |icmp2_fu_481_p2                   |   icmp   |      0|    0|   1|           3|           1|
    |icmp_fu_388_p2                    |   icmp   |      0|    0|   1|           2|           1|
    |ap_block_state1                   |    or    |      0|    0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    or    |      0|    0|   2|           1|           1|
    |tmp_10_fu_556_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_16_fu_444_p2                  |    or    |      0|    0|   2|           1|           1|
    |tmp_22_fu_513_p2                  |    or    |      0|    0|   2|           1|           1|
    |B_fu_519_p3                       |  select  |      0|    0|   8|           1|           8|
    |G_fu_450_p3                       |  select  |      0|    0|   8|           1|           8|
    |out_channels_ch1_d0               |  select  |      0|    0|   8|           1|           8|
    |p_phitmp2_fu_436_p3               |  select  |      0|    0|   2|           1|           2|
    |p_phitmp3_fu_505_p3               |  select  |      0|    0|   2|           1|           2|
    |p_phitmp_fu_549_p3                |  select  |      0|    0|   2|           1|           2|
    |tmp_mid2_v_fu_269_p3              |  select  |      0|    0|  16|           1|          16|
    |y_mid2_fu_261_p3                  |  select  |      0|    0|  16|           1|           1|
    |D_fu_325_p2                       |    xor   |      0|    0|   9|           8|           9|
    |E_fu_314_p2                       |    xor   |      0|    0|   9|           8|           9|
    |ap_enable_pp0                     |    xor   |      0|    0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|    0|   2|           1|           2|
    +----------------------------------+----------+-------+-----+----+------------+------------+
    |Total                             |          |      0|  446| 430|         249|         286|
    +----------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter6  |   9|          2|    1|          2|
    |in_channels_ch1_blk_n    |   9|          2|    1|          2|
    |in_channels_ch2_blk_n    |   9|          2|    1|          2|
    |in_channels_ch3_blk_n    |   9|          2|    1|          2|
    |in_height_blk_n          |   9|          2|    1|          2|
    |in_width_blk_n           |   9|          2|    1|          2|
    |indvar_flatten_reg_200   |   9|          2|   32|         64|
    |x_phi_fu_215_p4          |   9|          2|   16|         32|
    |x_reg_211                |   9|          2|   16|         32|
    |y_phi_fu_226_p4          |   9|          2|   16|         32|
    |y_reg_222                |   9|          2|   16|         32|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 144|         31|  105|        213|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |B_reg_723                   |   8|   0|    8|          0|
    |D_reg_675                   |   8|   0|    8|          0|
    |E_reg_664                   |   8|   0|    8|          0|
    |G_reg_718                   |   8|   0|    8|          0|
    |U_reg_659                   |   8|   0|    8|          0|
    |Y_reg_654                   |   8|   0|    8|          0|
    |ap_CS_fsm                   |   4|   0|    4|          0|
    |ap_done_reg                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6     |   1|   0|    1|          0|
    |ap_reg_pp0_iter2_Y_reg_654  |   8|   0|    8|          0|
    |bound_reg_614               |  32|   0|   32|          0|
    |exitcond_flatten_reg_619    |   1|   0|    1|          0|
    |height_reg_607              |  16|   0|   16|          0|
    |icmp_reg_712                |   1|   0|    1|          0|
    |indvar_flatten_reg_200      |  32|   0|   32|          0|
    |tmp1_reg_695                |  17|   0|   17|          0|
    |tmp_12_reg_682              |  17|   0|   17|          0|
    |tmp_17_reg_700              |  16|   0|   18|          2|
    |tmp_1_reg_644               |  15|   0|   15|          0|
    |tmp_5_reg_687               |  18|   0|   18|          0|
    |tmp_6_reg_706               |  18|   0|   18|          0|
    |tmp_mid2_v_reg_634          |  16|   0|   16|          0|
    |tmp_reg_639                 |  13|   0|   13|          0|
    |tmp_s_reg_649               |  23|   0|   23|          0|
    |width_reg_601               |  16|   0|   16|          0|
    |x_reg_211                   |  16|   0|   16|          0|
    |y_mid2_reg_628              |  16|   0|   16|          0|
    |y_reg_222                   |  16|   0|   16|          0|
    |E_reg_664                   |  64|  32|    8|          0|
    |exitcond_flatten_reg_619    |  64|  32|    1|          0|
    |tmp_s_reg_649               |  64|  32|   23|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 559|  96|  401|          2|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+---------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_rst                     |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_start                   |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_done                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_continue                |  in |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_idle                    | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|ap_ready                   | out |    1| ap_ctrl_hs |      yuv2rgb     | return value |
|in_channels_ch1_dout       |  in |    8|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch1_read       | out |    1|   ap_fifo  |  in_channels_ch1 |    pointer   |
|in_channels_ch2_dout       |  in |    8|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch2_read       | out |    1|   ap_fifo  |  in_channels_ch2 |    pointer   |
|in_channels_ch3_dout       |  in |    8|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_empty_n    |  in |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_channels_ch3_read       | out |    1|   ap_fifo  |  in_channels_ch3 |    pointer   |
|in_width_dout              |  in |   16|   ap_fifo  |     in_width     |    pointer   |
|in_width_empty_n           |  in |    1|   ap_fifo  |     in_width     |    pointer   |
|in_width_read              | out |    1|   ap_fifo  |     in_width     |    pointer   |
|in_height_dout             |  in |   16|   ap_fifo  |     in_height    |    pointer   |
|in_height_empty_n          |  in |    1|   ap_fifo  |     in_height    |    pointer   |
|in_height_read             | out |    1|   ap_fifo  |     in_height    |    pointer   |
|out_channels_ch1_address0  | out |   22|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_ce0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_we0       | out |    1|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch1_d0        | out |    8|  ap_memory | out_channels_ch1 |     array    |
|out_channels_ch2_address0  | out |   22|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_ce0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_we0       | out |    1|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch2_d0        | out |    8|  ap_memory | out_channels_ch2 |     array    |
|out_channels_ch3_address0  | out |   22|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_ce0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_we0       | out |    1|  ap_memory | out_channels_ch3 |     array    |
|out_channels_ch3_d0        | out |    8|  ap_memory | out_channels_ch3 |     array    |
|out_width                  | out |   16|   ap_vld   |     out_width    |    pointer   |
|out_width_ap_vld           | out |    1|   ap_vld   |     out_width    |    pointer   |
|out_height                 | out |   16|   ap_vld   |    out_height    |    pointer   |
|out_height_ap_vld          | out |    1|   ap_vld   |    out_height    |    pointer   |
+---------------------------+-----+-----+------------+------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 7


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 7, States = { 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	10  / (exitcond_flatten)
	4  / (!exitcond_flatten)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	3  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.32ns
ST_1: width (16)  [1/1] 2.32ns  loc: yuv_filter.c:83
:5  %width = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_width)

ST_1: height (17)  [1/1] 2.32ns  loc: yuv_filter.c:84
:6  %height = call i16 @_ssdm_op_Read.ap_fifo.i16P(i16* %in_height)


 <State 2>: 6.38ns
ST_2: empty (11)  [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_height, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_67 (12)  [1/1] 0.00ns
:1  %empty_67 = call i32 (...)* @_ssdm_op_SpecInterface(i16* %in_width, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_68 (13)  [1/1] 0.00ns
:2  %empty_68 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_69 (14)  [1/1] 0.00ns
:3  %empty_69 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: empty_70 (15)  [1/1] 0.00ns
:4  %empty_70 = call i32 (...)* @_ssdm_op_SpecInterface(i8* %in_channels_ch1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_2: StgValue_18 (18)  [1/1] 0.00ns  loc: yuv_filter.c:85
:7  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_width, i16 %width)

ST_2: StgValue_19 (19)  [1/1] 0.00ns  loc: yuv_filter.c:86
:8  call void @_ssdm_op_Write.ap_auto.i16P(i16* %out_height, i16 %height)

ST_2: cast (20)  [1/1] 0.00ns  loc: yuv_filter.c:83
:9  %cast = zext i16 %width to i32

ST_2: cast1 (21)  [1/1] 0.00ns  loc: yuv_filter.c:84
:10  %cast1 = zext i16 %height to i32

ST_2: bound (22)  [1/1] 6.38ns  loc: yuv_filter.c:84
:11  %bound = mul i32 %cast1, %cast

ST_2: StgValue_23 (23)  [1/1] 1.59ns  loc: yuv_filter.c:89
:12  br label %1


 <State 3>: 5.33ns
ST_3: indvar_flatten (25)  [1/1] 0.00ns
:0  %indvar_flatten = phi i32 [ 0, %0 ], [ %indvar_flatten_next, %.reset ]

ST_3: x (26)  [1/1] 0.00ns  loc: yuv_filter.c:94
:1  %x = phi i16 [ 0, %0 ], [ %tmp_mid2_v, %.reset ]

ST_3: y (27)  [1/1] 0.00ns
:2  %y = phi i16 [ 0, %0 ], [ %y_1, %.reset ]

ST_3: exitcond_flatten (28)  [1/1] 3.26ns  loc: yuv_filter.c:84
:3  %exitcond_flatten = icmp eq i32 %indvar_flatten, %bound

ST_3: indvar_flatten_next (29)  [1/1] 2.90ns
:4  %indvar_flatten_next = add i32 %indvar_flatten, 1

ST_3: StgValue_29 (30)  [1/1] 0.00ns  loc: yuv_filter.c:84
:5  br i1 %exitcond_flatten, label %2, label %.reset

ST_3: x_1 (32)  [1/1] 2.39ns  loc: yuv_filter.c:89
.reset:0  %x_1 = add i16 1, %x

ST_3: exitcond (35)  [1/1] 3.03ns  loc: yuv_filter.c:92
.reset:3  %exitcond = icmp eq i16 %y, %height

ST_3: y_mid2 (36)  [1/1] 2.07ns  loc: yuv_filter.c:92
.reset:4  %y_mid2 = select i1 %exitcond, i16 0, i16 %y

ST_3: tmp_mid2_v (37)  [1/1] 2.07ns  loc: yuv_filter.c:94
.reset:5  %tmp_mid2_v = select i1 %exitcond, i16 %x_1, i16 %x

ST_3: tmp (38)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:6  %tmp = trunc i16 %tmp_mid2_v to i13

ST_3: tmp_1 (40)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:8  %tmp_1 = trunc i16 %tmp_mid2_v to i15


 <State 4>: 4.39ns
ST_4: p_shl2_cast (39)  [1/1] 0.00ns  loc: yuv_filter.c:94
.reset:7  %p_shl2_cast = call i23 @_ssdm_op_BitConcatenate.i23.i13.i10(i13 %tmp, i10 0)

ST_4: p_shl3_cast (41)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:9  %p_shl3_cast = call i23 @_ssdm_op_BitConcatenate.i23.i15.i8(i15 %tmp_1, i8 0)

ST_4: tmp_7 (42)  [1/1] 2.05ns  loc: yuv_filter.c:103
.reset:10  %tmp_7 = add i23 %p_shl3_cast, %p_shl2_cast

ST_4: tmp_cast (46)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:14  %tmp_cast = zext i16 %y_mid2 to i23

ST_4: tmp_s (47)  [1/1] 2.05ns  loc: yuv_filter.c:103
.reset:15  %tmp_s = add i23 %tmp_7, %tmp_cast

ST_4: Y (52)  [1/1] 2.32ns  loc: yuv_filter.c:94
.reset:20  %Y = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch1)

ST_4: U (53)  [1/1] 2.32ns  loc: yuv_filter.c:95
.reset:21  %U = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch2)

ST_4: V (54)  [1/1] 2.32ns  loc: yuv_filter.c:96
.reset:22  %V = call i8 @_ssdm_op_Read.ap_fifo.volatile.i8P(i8* %in_channels_ch3)

ST_4: E (58)  [1/1] 2.07ns  loc: yuv_filter.c:99
.reset:26  %E = xor i8 %V, -128

ST_4: y_1 (107)  [1/1] 2.39ns  loc: yuv_filter.c:92
.reset:75  %y_1 = add i16 1, %y_mid2


 <State 5>: 6.77ns
ST_5: D (57)  [1/1] 2.07ns  loc: yuv_filter.c:98
.reset:25  %D = xor i8 %U, -128

ST_5: tmp_18_cast4_cast (62)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:30  %tmp_18_cast4_cast = sext i8 %E to i17

ST_5: tmp_12 (77)  [1/1] 6.77ns  loc: yuv_filter.c:101
.reset:45  %tmp_12 = mul i17 -208, %tmp_18_cast4_cast


 <State 6>: 6.38ns
ST_6: tmp_13_cast (55)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:23  %tmp_13_cast = zext i8 %Y to i9

ST_6: C (56)  [1/1] 0.00ns  loc: yuv_filter.c:97
.reset:24  %C = add i9 -16, %tmp_13_cast

ST_6: tmp_16_cast (59)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:27  %tmp_16_cast = sext i9 %C to i18

ST_6: tmp_3 (60)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:28  %tmp_3 = mul i18 298, %tmp_16_cast

ST_6: tmp_5 (64)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:32  %tmp_5 = add i18 128, %tmp_3

ST_6: tmp_26_cast3_cast (74)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:42  %tmp_26_cast3_cast = sext i8 %D to i16

ST_6: tmp_11 (75)  [1/1] 3.36ns  loc: yuv_filter.c:101
.reset:43  %tmp_11 = mul i16 -100, %tmp_26_cast3_cast

ST_6: tmp_11_cast (76)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:44  %tmp_11_cast = sext i16 %tmp_11 to i17

ST_6: tmp1 (78)  [1/1] 3.02ns  loc: yuv_filter.c:101
.reset:46  %tmp1 = add i17 %tmp_11_cast, %tmp_12

ST_6: p_shl (88)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:56  %p_shl = call i17 @_ssdm_op_BitConcatenate.i17.i8.i9(i8 %D, i9 0)

ST_6: p_shl_cast (89)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:57  %p_shl_cast = sext i17 %p_shl to i18

ST_6: p_shl1 (90)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:58  %p_shl1 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %D, i2 0)

ST_6: p_shl1_cast (91)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:59  %p_shl1_cast = sext i10 %p_shl1 to i18

ST_6: tmp_17 (92)  [1/1] 2.43ns  loc: yuv_filter.c:102
.reset:60  %tmp_17 = add i18 %p_shl_cast, %p_shl1_cast


 <State 7>: 8.45ns
ST_7: tmp_18_cast4 (61)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:29  %tmp_18_cast4 = sext i8 %E to i18

ST_7: tmp_4 (63)  [1/1] 3.36ns  loc: yuv_filter.c:100
.reset:31  %tmp_4 = mul i18 409, %tmp_18_cast4

ST_7: tmp_20_cast (65)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:33  %tmp_20_cast = sext i18 %tmp_5 to i19

ST_7: tmp_6 (66)  [1/1] 3.02ns  loc: yuv_filter.c:100
.reset:34  %tmp_6 = add i18 %tmp_5, %tmp_4

ST_7: tmp_8 (67)  [1/1] 0.00ns  loc: yuv_filter.c:100
.reset:35  %tmp_8 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_6, i32 16, i32 17)

ST_7: icmp (68)  [1/1] 2.07ns  loc: yuv_filter.c:100
.reset:36  %icmp = icmp eq i2 %tmp_8, 1

ST_7: tmp1_cast (79)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:47  %tmp1_cast = sext i17 %tmp1 to i18

ST_7: tmp_13 (80)  [1/1] 2.47ns  loc: yuv_filter.c:101
.reset:48  %tmp_13 = add i18 %tmp1_cast, %tmp_5

ST_7: tmp_14 (81)  [1/1] 0.00ns  loc: yuv_filter.c:101
.reset:49  %tmp_14 = call i2 @_ssdm_op_PartSelect.i2.i18.i32.i32(i18 %tmp_13, i32 16, i32 17)

ST_7: icmp1 (82)  [1/1] 2.07ns  loc: yuv_filter.c:101
.reset:50  %icmp1 = icmp eq i2 %tmp_14, 1

ST_7: tmp_15 (83)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:51  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_13, i32 17)

ST_7: phitmp2 (84)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:52  %phitmp2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_13, i32 8, i32 15)

ST_7: p_phitmp2 (85)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:53  %p_phitmp2 = select i1 %icmp1, i8 -1, i8 0

ST_7: tmp_16 (86)  [1/1] 0.00ns  loc: yuv_filter.c:101 (grouped into LUT with out node G)
.reset:54  %tmp_16 = or i1 %icmp1, %tmp_15

ST_7: G (87)  [1/1] 2.07ns  loc: yuv_filter.c:101 (out node of the LUT)
.reset:55  %G = select i1 %tmp_16, i8 %p_phitmp2, i8 %phitmp2

ST_7: tmp_35_cast (93)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:61  %tmp_35_cast = sext i18 %tmp_17 to i19

ST_7: tmp_18 (94)  [1/1] 2.47ns  loc: yuv_filter.c:102
.reset:62  %tmp_18 = add i18 %tmp_17, %tmp_5

ST_7: tmp_19 (95)  [1/1] 2.47ns  loc: yuv_filter.c:102
.reset:63  %tmp_19 = add i19 %tmp_20_cast, %tmp_35_cast

ST_7: tmp_20 (96)  [1/1] 0.00ns  loc: yuv_filter.c:102
.reset:64  %tmp_20 = call i3 @_ssdm_op_PartSelect.i3.i19.i32.i32(i19 %tmp_19, i32 16, i32 18)

ST_7: icmp2 (97)  [1/1] 2.07ns  loc: yuv_filter.c:102
.reset:65  %icmp2 = icmp sgt i3 %tmp_20, 0

ST_7: tmp_21 (98)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:66  %tmp_21 = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %tmp_19, i32 18)

ST_7: phitmp3 (99)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:67  %phitmp3 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_18, i32 8, i32 15)

ST_7: p_phitmp3 (100)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:68  %p_phitmp3 = select i1 %icmp2, i8 -1, i8 0

ST_7: tmp_22 (101)  [1/1] 0.00ns  loc: yuv_filter.c:102 (grouped into LUT with out node B)
.reset:69  %tmp_22 = or i1 %icmp2, %tmp_21

ST_7: B (102)  [1/1] 2.07ns  loc: yuv_filter.c:102 (out node of the LUT)
.reset:70  %B = select i1 %tmp_22, i8 %p_phitmp3, i8 %phitmp3


 <State 8>: 5.32ns
ST_8: tmp_15_cast (48)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:16  %tmp_15_cast = zext i23 %tmp_s to i32

ST_8: out_channels_ch1_add (49)  [1/1] 0.00ns  loc: yuv_filter.c:103
.reset:17  %out_channels_ch1_add = getelementptr [2457600 x i8]* %out_channels_ch1, i32 0, i32 %tmp_15_cast

ST_8: out_channels_ch2_add (50)  [1/1] 0.00ns  loc: yuv_filter.c:104
.reset:18  %out_channels_ch2_add = getelementptr [2457600 x i8]* %out_channels_ch2, i32 0, i32 %tmp_15_cast

ST_8: out_channels_ch3_add (51)  [1/1] 0.00ns  loc: yuv_filter.c:105
.reset:19  %out_channels_ch3_add = getelementptr [2457600 x i8]* %out_channels_ch3, i32 0, i32 %tmp_15_cast

ST_8: tmp_9 (69)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:37  %tmp_9 = call i1 @_ssdm_op_BitSelect.i1.i18.i32(i18 %tmp_6, i32 17)

ST_8: phitmp (70)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:38  %phitmp = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %tmp_6, i32 8, i32 15)

ST_8: p_phitmp (71)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:39  %p_phitmp = select i1 %icmp, i8 -1, i8 0

ST_8: tmp_10 (72)  [1/1] 0.00ns  loc: yuv_filter.c:100 (grouped into LUT with out node R)
.reset:40  %tmp_10 = or i1 %icmp, %tmp_9

ST_8: R (73)  [1/1] 2.07ns  loc: yuv_filter.c:100 (out node of the LUT)
.reset:41  %R = select i1 %tmp_10, i8 %p_phitmp, i8 %phitmp

ST_8: StgValue_97 (103)  [2/2] 3.25ns  loc: yuv_filter.c:103
.reset:71  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_8: StgValue_98 (104)  [2/2] 3.25ns  loc: yuv_filter.c:104
.reset:72  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_8: StgValue_99 (105)  [2/2] 3.25ns  loc: yuv_filter.c:105
.reset:73  store i8 %B, i8* %out_channels_ch3_add, align 1


 <State 9>: 3.25ns
ST_9: StgValue_100 (33)  [1/1] 0.00ns
.reset:1  call void (...)* @_ssdm_op_SpecLoopName([30 x i8]* @YUV2RGB_LOOP_X_YUV2R)

ST_9: StgValue_101 (34)  [1/1] 0.00ns
.reset:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 40000, i64 2457600, i64 784400)

ST_9: StgValue_102 (43)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:11  call void (...)* @_ssdm_op_SpecLoopName([15 x i8]* @p_str4) nounwind

ST_9: tmp_2 (44)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:12  %tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([15 x i8]* @p_str4)

ST_9: StgValue_104 (45)  [1/1] 0.00ns  loc: yuv_filter.c:93
.reset:13  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind

ST_9: StgValue_105 (103)  [1/2] 3.25ns  loc: yuv_filter.c:103
.reset:71  store i8 %R, i8* %out_channels_ch1_add, align 1

ST_9: StgValue_106 (104)  [1/2] 3.25ns  loc: yuv_filter.c:104
.reset:72  store i8 %G, i8* %out_channels_ch2_add, align 1

ST_9: StgValue_107 (105)  [1/2] 3.25ns  loc: yuv_filter.c:105
.reset:73  store i8 %B, i8* %out_channels_ch3_add, align 1

ST_9: empty_71 (106)  [1/1] 0.00ns  loc: yuv_filter.c:106
.reset:74  %empty_71 = call i32 (...)* @_ssdm_op_SpecRegionEnd([15 x i8]* @p_str4, i32 %tmp_2)

ST_9: StgValue_109 (108)  [1/1] 0.00ns  loc: yuv_filter.c:92
.reset:76  br label %1


 <State 10>: 0.00ns
ST_10: StgValue_110 (110)  [1/1] 0.00ns  loc: yuv_filter.c:108
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ in_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ out_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
width                (read             ) [ 00100000000]
height               (read             ) [ 00111111110]
empty                (specinterface    ) [ 00000000000]
empty_67             (specinterface    ) [ 00000000000]
empty_68             (specinterface    ) [ 00000000000]
empty_69             (specinterface    ) [ 00000000000]
empty_70             (specinterface    ) [ 00000000000]
StgValue_18          (write            ) [ 00000000000]
StgValue_19          (write            ) [ 00000000000]
cast                 (zext             ) [ 00000000000]
cast1                (zext             ) [ 00000000000]
bound                (mul              ) [ 00011111110]
StgValue_23          (br               ) [ 00111111110]
indvar_flatten       (phi              ) [ 00010000000]
x                    (phi              ) [ 00010000000]
y                    (phi              ) [ 00010000000]
exitcond_flatten     (icmp             ) [ 00011111110]
indvar_flatten_next  (add              ) [ 00111111110]
StgValue_29          (br               ) [ 00000000000]
x_1                  (add              ) [ 00000000000]
exitcond             (icmp             ) [ 00000000000]
y_mid2               (select           ) [ 00011000000]
tmp_mid2_v           (select           ) [ 00111111110]
tmp                  (trunc            ) [ 00011000000]
tmp_1                (trunc            ) [ 00011000000]
p_shl2_cast          (bitconcatenate   ) [ 00000000000]
p_shl3_cast          (bitconcatenate   ) [ 00000000000]
tmp_7                (add              ) [ 00000000000]
tmp_cast             (zext             ) [ 00000000000]
tmp_s                (add              ) [ 00010111100]
Y                    (read             ) [ 00010110000]
U                    (read             ) [ 00010100000]
V                    (read             ) [ 00000000000]
E                    (xor              ) [ 00010111000]
y_1                  (add              ) [ 00110111110]
D                    (xor              ) [ 00010010000]
tmp_18_cast4_cast    (sext             ) [ 00000000000]
tmp_12               (mul              ) [ 00010010000]
tmp_13_cast          (zext             ) [ 00000000000]
C                    (add              ) [ 00000000000]
tmp_16_cast          (sext             ) [ 00000000000]
tmp_3                (mul              ) [ 00000000000]
tmp_5                (add              ) [ 00010001000]
tmp_26_cast3_cast    (sext             ) [ 00000000000]
tmp_11               (mul              ) [ 00000000000]
tmp_11_cast          (sext             ) [ 00000000000]
tmp1                 (add              ) [ 00010001000]
p_shl                (bitconcatenate   ) [ 00000000000]
p_shl_cast           (sext             ) [ 00000000000]
p_shl1               (bitconcatenate   ) [ 00000000000]
p_shl1_cast          (sext             ) [ 00000000000]
tmp_17               (add              ) [ 00010001000]
tmp_18_cast4         (sext             ) [ 00000000000]
tmp_4                (mul              ) [ 00000000000]
tmp_20_cast          (sext             ) [ 00000000000]
tmp_6                (add              ) [ 00010000100]
tmp_8                (partselect       ) [ 00000000000]
icmp                 (icmp             ) [ 00010000100]
tmp1_cast            (sext             ) [ 00000000000]
tmp_13               (add              ) [ 00000000000]
tmp_14               (partselect       ) [ 00000000000]
icmp1                (icmp             ) [ 00000000000]
tmp_15               (bitselect        ) [ 00000000000]
phitmp2              (partselect       ) [ 00000000000]
p_phitmp2            (select           ) [ 00000000000]
tmp_16               (or               ) [ 00000000000]
G                    (select           ) [ 00010000110]
tmp_35_cast          (sext             ) [ 00000000000]
tmp_18               (add              ) [ 00000000000]
tmp_19               (add              ) [ 00000000000]
tmp_20               (partselect       ) [ 00000000000]
icmp2                (icmp             ) [ 00000000000]
tmp_21               (bitselect        ) [ 00000000000]
phitmp3              (partselect       ) [ 00000000000]
p_phitmp3            (select           ) [ 00000000000]
tmp_22               (or               ) [ 00000000000]
B                    (select           ) [ 00010000110]
tmp_15_cast          (zext             ) [ 00000000000]
out_channels_ch1_add (getelementptr    ) [ 00010000010]
out_channels_ch2_add (getelementptr    ) [ 00010000010]
out_channels_ch3_add (getelementptr    ) [ 00010000010]
tmp_9                (bitselect        ) [ 00000000000]
phitmp               (partselect       ) [ 00000000000]
p_phitmp             (select           ) [ 00000000000]
tmp_10               (or               ) [ 00000000000]
R                    (select           ) [ 00010000010]
StgValue_100         (specloopname     ) [ 00000000000]
StgValue_101         (speclooptripcount) [ 00000000000]
StgValue_102         (specloopname     ) [ 00000000000]
tmp_2                (specregionbegin  ) [ 00000000000]
StgValue_104         (specpipeline     ) [ 00000000000]
StgValue_105         (store            ) [ 00000000000]
StgValue_106         (store            ) [ 00000000000]
StgValue_107         (store            ) [ 00000000000]
empty_71             (specregionend    ) [ 00000000000]
StgValue_109         (br               ) [ 00111111110]
StgValue_110         (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_channels_ch1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_channels_ch2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_channels_ch3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in_width">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_width"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out_channels_ch1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out_channels_ch2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out_channels_ch3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_channels_ch3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out_width">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_width"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out_height">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_height"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i13.i10"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i23.i15.i8"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i17.i8.i9"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i18.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i18.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i19.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV2RGB_LOOP_X_YUV2R"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="120" class="1004" name="width_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="16" slack="0"/>
<pin id="122" dir="0" index="1" bw="16" slack="0"/>
<pin id="123" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="width/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="height_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="16" slack="0"/>
<pin id="129" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="height/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="StgValue_18_write_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="0" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="0" index="2" bw="16" slack="1"/>
<pin id="136" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_18/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="StgValue_19_write_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="0" slack="0"/>
<pin id="141" dir="0" index="1" bw="16" slack="0"/>
<pin id="142" dir="0" index="2" bw="16" slack="1"/>
<pin id="143" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_19/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="Y_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="8" slack="0"/>
<pin id="149" dir="1" index="2" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/4 "/>
</bind>
</comp>

<comp id="152" class="1004" name="U_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="8" slack="0"/>
<pin id="154" dir="0" index="1" bw="8" slack="0"/>
<pin id="155" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/4 "/>
</bind>
</comp>

<comp id="158" class="1004" name="V_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8" slack="0"/>
<pin id="160" dir="0" index="1" bw="8" slack="0"/>
<pin id="161" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/4 "/>
</bind>
</comp>

<comp id="164" class="1004" name="out_channels_ch1_add_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="8" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="23" slack="0"/>
<pin id="168" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch1_add/8 "/>
</bind>
</comp>

<comp id="171" class="1004" name="out_channels_ch2_add_gep_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="8" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="0" index="2" bw="23" slack="0"/>
<pin id="175" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch2_add/8 "/>
</bind>
</comp>

<comp id="178" class="1004" name="out_channels_ch3_add_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="23" slack="0"/>
<pin id="182" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_channels_ch3_add/8 "/>
</bind>
</comp>

<comp id="185" class="1004" name="grp_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="22" slack="0"/>
<pin id="187" dir="0" index="1" bw="8" slack="0"/>
<pin id="188" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_97/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="22" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="1"/>
<pin id="193" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_98/8 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="22" slack="0"/>
<pin id="197" dir="0" index="1" bw="8" slack="1"/>
<pin id="198" dir="1" index="2" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_99/8 "/>
</bind>
</comp>

<comp id="200" class="1005" name="indvar_flatten_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="1"/>
<pin id="202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="204" class="1004" name="indvar_flatten_phi_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="1"/>
<pin id="206" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="207" dir="0" index="2" bw="32" slack="0"/>
<pin id="208" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="211" class="1005" name="x_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="16" slack="1"/>
<pin id="213" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="215" class="1004" name="x_phi_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="1"/>
<pin id="217" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="218" dir="0" index="2" bw="16" slack="0"/>
<pin id="219" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="220" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/3 "/>
</bind>
</comp>

<comp id="222" class="1005" name="y_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="1"/>
<pin id="224" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="226" class="1004" name="y_phi_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="1" slack="1"/>
<pin id="228" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="16" slack="1"/>
<pin id="230" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="16" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="cast1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="1"/>
<pin id="238" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="cast1/2 "/>
</bind>
</comp>

<comp id="239" class="1004" name="exitcond_flatten_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="32" slack="1"/>
<pin id="242" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/3 "/>
</bind>
</comp>

<comp id="244" class="1004" name="indvar_flatten_next_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/3 "/>
</bind>
</comp>

<comp id="250" class="1004" name="x_1_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="16" slack="0"/>
<pin id="253" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="exitcond_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="0" index="1" bw="16" slack="2"/>
<pin id="259" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="y_mid2_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="16" slack="0"/>
<pin id="264" dir="0" index="2" bw="16" slack="0"/>
<pin id="265" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/3 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_mid2_v_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="16" slack="0"/>
<pin id="272" dir="0" index="2" bw="16" slack="0"/>
<pin id="273" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_mid2_v/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="0"/>
<pin id="279" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="16" slack="0"/>
<pin id="283" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="p_shl2_cast_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="23" slack="0"/>
<pin id="287" dir="0" index="1" bw="13" slack="1"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl2_cast/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="p_shl3_cast_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="23" slack="0"/>
<pin id="294" dir="0" index="1" bw="15" slack="1"/>
<pin id="295" dir="0" index="2" bw="1" slack="0"/>
<pin id="296" dir="1" index="3" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl3_cast/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_7_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="23" slack="0"/>
<pin id="301" dir="0" index="1" bw="23" slack="0"/>
<pin id="302" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_cast_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="1"/>
<pin id="307" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/4 "/>
</bind>
</comp>

<comp id="308" class="1004" name="tmp_s_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="23" slack="0"/>
<pin id="310" dir="0" index="1" bw="16" slack="0"/>
<pin id="311" dir="1" index="2" bw="23" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/4 "/>
</bind>
</comp>

<comp id="314" class="1004" name="E_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="8" slack="0"/>
<pin id="316" dir="0" index="1" bw="8" slack="0"/>
<pin id="317" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="E/4 "/>
</bind>
</comp>

<comp id="320" class="1004" name="y_1_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="1" slack="0"/>
<pin id="322" dir="0" index="1" bw="16" slack="1"/>
<pin id="323" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_1/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="D_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="8" slack="1"/>
<pin id="327" dir="0" index="1" bw="8" slack="0"/>
<pin id="328" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="D/5 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_18_cast4_cast_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="8" slack="1"/>
<pin id="332" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast4_cast/5 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_12_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="8" slack="0"/>
<pin id="336" dir="1" index="2" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_12/5 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_13_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2"/>
<pin id="341" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_13_cast/6 "/>
</bind>
</comp>

<comp id="342" class="1004" name="tmp_26_cast3_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_26_cast3_cast/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="p_shl_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="17" slack="0"/>
<pin id="347" dir="0" index="1" bw="8" slack="1"/>
<pin id="348" dir="0" index="2" bw="1" slack="0"/>
<pin id="349" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="p_shl_cast_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="17" slack="0"/>
<pin id="354" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl_cast/6 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_shl1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="10" slack="0"/>
<pin id="358" dir="0" index="1" bw="8" slack="1"/>
<pin id="359" dir="0" index="2" bw="1" slack="0"/>
<pin id="360" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl1/6 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_shl1_cast_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="10" slack="0"/>
<pin id="365" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_shl1_cast/6 "/>
</bind>
</comp>

<comp id="367" class="1004" name="tmp_17_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="17" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="1" index="2" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_18_cast4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="3"/>
<pin id="375" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_18_cast4/7 "/>
</bind>
</comp>

<comp id="376" class="1004" name="tmp_20_cast_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="18" slack="1"/>
<pin id="378" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_20_cast/7 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_8_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="2" slack="0"/>
<pin id="381" dir="0" index="1" bw="18" slack="0"/>
<pin id="382" dir="0" index="2" bw="6" slack="0"/>
<pin id="383" dir="0" index="3" bw="6" slack="0"/>
<pin id="384" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_8/7 "/>
</bind>
</comp>

<comp id="388" class="1004" name="icmp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="2" slack="0"/>
<pin id="390" dir="0" index="1" bw="2" slack="0"/>
<pin id="391" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/7 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp1_cast_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="17" slack="1"/>
<pin id="396" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_13_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="17" slack="0"/>
<pin id="399" dir="0" index="1" bw="18" slack="1"/>
<pin id="400" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_13/7 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="2" slack="0"/>
<pin id="404" dir="0" index="1" bw="18" slack="0"/>
<pin id="405" dir="0" index="2" bw="6" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_14/7 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp1_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="0" index="1" bw="2" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp1/7 "/>
</bind>
</comp>

<comp id="418" class="1004" name="tmp_15_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="18" slack="0"/>
<pin id="421" dir="0" index="2" bw="6" slack="0"/>
<pin id="422" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_15/7 "/>
</bind>
</comp>

<comp id="426" class="1004" name="phitmp2_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="8" slack="0"/>
<pin id="428" dir="0" index="1" bw="18" slack="0"/>
<pin id="429" dir="0" index="2" bw="5" slack="0"/>
<pin id="430" dir="0" index="3" bw="5" slack="0"/>
<pin id="431" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp2/7 "/>
</bind>
</comp>

<comp id="436" class="1004" name="p_phitmp2_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="8" slack="0"/>
<pin id="439" dir="0" index="2" bw="8" slack="0"/>
<pin id="440" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp2/7 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_16_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="1" slack="0"/>
<pin id="447" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_16/7 "/>
</bind>
</comp>

<comp id="450" class="1004" name="G_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="8" slack="0"/>
<pin id="453" dir="0" index="2" bw="8" slack="0"/>
<pin id="454" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="G/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_35_cast_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="18" slack="1"/>
<pin id="460" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_35_cast/7 "/>
</bind>
</comp>

<comp id="461" class="1004" name="tmp_18_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="18" slack="1"/>
<pin id="463" dir="0" index="1" bw="18" slack="1"/>
<pin id="464" dir="1" index="2" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_18/7 "/>
</bind>
</comp>

<comp id="465" class="1004" name="tmp_19_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="18" slack="0"/>
<pin id="467" dir="0" index="1" bw="18" slack="0"/>
<pin id="468" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_19/7 "/>
</bind>
</comp>

<comp id="471" class="1004" name="tmp_20_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="3" slack="0"/>
<pin id="473" dir="0" index="1" bw="19" slack="0"/>
<pin id="474" dir="0" index="2" bw="6" slack="0"/>
<pin id="475" dir="0" index="3" bw="6" slack="0"/>
<pin id="476" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/7 "/>
</bind>
</comp>

<comp id="481" class="1004" name="icmp2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="3" slack="0"/>
<pin id="483" dir="0" index="1" bw="3" slack="0"/>
<pin id="484" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp2/7 "/>
</bind>
</comp>

<comp id="487" class="1004" name="tmp_21_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="0"/>
<pin id="489" dir="0" index="1" bw="19" slack="0"/>
<pin id="490" dir="0" index="2" bw="6" slack="0"/>
<pin id="491" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="495" class="1004" name="phitmp3_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="8" slack="0"/>
<pin id="497" dir="0" index="1" bw="18" slack="0"/>
<pin id="498" dir="0" index="2" bw="5" slack="0"/>
<pin id="499" dir="0" index="3" bw="5" slack="0"/>
<pin id="500" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp3/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="p_phitmp3_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="8" slack="0"/>
<pin id="508" dir="0" index="2" bw="8" slack="0"/>
<pin id="509" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp3/7 "/>
</bind>
</comp>

<comp id="513" class="1004" name="tmp_22_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="1" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_22/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="B_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="1" slack="0"/>
<pin id="521" dir="0" index="1" bw="8" slack="0"/>
<pin id="522" dir="0" index="2" bw="8" slack="0"/>
<pin id="523" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="B/7 "/>
</bind>
</comp>

<comp id="527" class="1004" name="tmp_15_cast_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="23" slack="4"/>
<pin id="529" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15_cast/8 "/>
</bind>
</comp>

<comp id="533" class="1004" name="tmp_9_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="1" slack="0"/>
<pin id="535" dir="0" index="1" bw="18" slack="1"/>
<pin id="536" dir="0" index="2" bw="6" slack="0"/>
<pin id="537" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_9/8 "/>
</bind>
</comp>

<comp id="540" class="1004" name="phitmp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="8" slack="0"/>
<pin id="542" dir="0" index="1" bw="18" slack="1"/>
<pin id="543" dir="0" index="2" bw="5" slack="0"/>
<pin id="544" dir="0" index="3" bw="5" slack="0"/>
<pin id="545" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="phitmp/8 "/>
</bind>
</comp>

<comp id="549" class="1004" name="p_phitmp_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="1" slack="1"/>
<pin id="551" dir="0" index="1" bw="8" slack="0"/>
<pin id="552" dir="0" index="2" bw="8" slack="0"/>
<pin id="553" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_phitmp/8 "/>
</bind>
</comp>

<comp id="556" class="1004" name="tmp_10_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="0" index="1" bw="1" slack="0"/>
<pin id="559" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_10/8 "/>
</bind>
</comp>

<comp id="561" class="1004" name="R_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="1" slack="0"/>
<pin id="563" dir="0" index="1" bw="8" slack="0"/>
<pin id="564" dir="0" index="2" bw="8" slack="0"/>
<pin id="565" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="R/8 "/>
</bind>
</comp>

<comp id="570" class="1007" name="bound_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="0"/>
<pin id="573" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="bound/2 "/>
</bind>
</comp>

<comp id="576" class="1007" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="0" index="1" bw="8" slack="0"/>
<pin id="579" dir="0" index="2" bw="18" slack="0"/>
<pin id="580" dir="0" index="3" bw="18" slack="0"/>
<pin id="581" dir="1" index="4" bw="18" slack="1"/>
</pin_list>
<bind>
<opcode="addmuladd(1175) " fcode="addmuladd"/>
<opset="C/6 tmp_16_cast/6 tmp_3/6 tmp_5/6 "/>
</bind>
</comp>

<comp id="586" class="1007" name="grp_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="16" slack="0"/>
<pin id="588" dir="0" index="1" bw="8" slack="0"/>
<pin id="589" dir="0" index="2" bw="17" slack="2147483647"/>
<pin id="590" dir="1" index="3" bw="17" slack="1"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_11/6 tmp_11_cast/6 tmp1/6 "/>
</bind>
</comp>

<comp id="593" class="1007" name="grp_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="18" slack="0"/>
<pin id="595" dir="0" index="1" bw="8" slack="0"/>
<pin id="596" dir="0" index="2" bw="18" slack="2147483647"/>
<pin id="597" dir="1" index="3" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="tmp_4/7 tmp_6/7 "/>
</bind>
</comp>

<comp id="601" class="1005" name="width_reg_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="16" slack="1"/>
<pin id="603" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="width "/>
</bind>
</comp>

<comp id="607" class="1005" name="height_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="16" slack="1"/>
<pin id="609" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="height "/>
</bind>
</comp>

<comp id="614" class="1005" name="bound_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="32" slack="1"/>
<pin id="616" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bound "/>
</bind>
</comp>

<comp id="619" class="1005" name="exitcond_flatten_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="1" slack="1"/>
<pin id="621" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="623" class="1005" name="indvar_flatten_next_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="628" class="1005" name="y_mid2_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="16" slack="1"/>
<pin id="630" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="634" class="1005" name="tmp_mid2_v_reg_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="16" slack="0"/>
<pin id="636" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="tmp_mid2_v "/>
</bind>
</comp>

<comp id="639" class="1005" name="tmp_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="13" slack="1"/>
<pin id="641" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="644" class="1005" name="tmp_1_reg_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="15" slack="1"/>
<pin id="646" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="649" class="1005" name="tmp_s_reg_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="23" slack="4"/>
<pin id="651" dir="1" index="1" bw="23" slack="4"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="654" class="1005" name="Y_reg_654">
<pin_list>
<pin id="655" dir="0" index="0" bw="8" slack="2"/>
<pin id="656" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="659" class="1005" name="U_reg_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="8" slack="1"/>
<pin id="661" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="664" class="1005" name="E_reg_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="8" slack="1"/>
<pin id="666" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="E "/>
</bind>
</comp>

<comp id="670" class="1005" name="y_1_reg_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="16" slack="1"/>
<pin id="672" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="y_1 "/>
</bind>
</comp>

<comp id="675" class="1005" name="D_reg_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="8" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="D "/>
</bind>
</comp>

<comp id="682" class="1005" name="tmp_12_reg_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="17" slack="1"/>
<pin id="684" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp_12 "/>
</bind>
</comp>

<comp id="687" class="1005" name="tmp_5_reg_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="18" slack="1"/>
<pin id="689" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="695" class="1005" name="tmp1_reg_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="17" slack="1"/>
<pin id="697" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="700" class="1005" name="tmp_17_reg_700">
<pin_list>
<pin id="701" dir="0" index="0" bw="18" slack="1"/>
<pin id="702" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_17 "/>
</bind>
</comp>

<comp id="706" class="1005" name="tmp_6_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="18" slack="1"/>
<pin id="708" dir="1" index="1" bw="18" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="712" class="1005" name="icmp_reg_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="1" slack="1"/>
<pin id="714" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="718" class="1005" name="G_reg_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="8" slack="1"/>
<pin id="720" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="G "/>
</bind>
</comp>

<comp id="723" class="1005" name="B_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="8" slack="1"/>
<pin id="725" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="B "/>
</bind>
</comp>

<comp id="728" class="1005" name="out_channels_ch1_add_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="22" slack="1"/>
<pin id="730" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch1_add "/>
</bind>
</comp>

<comp id="733" class="1005" name="out_channels_ch2_add_reg_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="22" slack="1"/>
<pin id="735" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch2_add "/>
</bind>
</comp>

<comp id="738" class="1005" name="out_channels_ch3_add_reg_738">
<pin_list>
<pin id="739" dir="0" index="0" bw="22" slack="1"/>
<pin id="740" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="out_channels_ch3_add "/>
</bind>
</comp>

<comp id="743" class="1005" name="R_reg_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="8" slack="1"/>
<pin id="745" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="R "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="124"><net_src comp="20" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="8" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="137"><net_src comp="34" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="16" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="50" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="50" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="4" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="26" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="177"><net_src comp="26" pin="0"/><net_sink comp="171" pin=1"/></net>

<net id="183"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="26" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="189"><net_src comp="164" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="194"><net_src comp="171" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="199"><net_src comp="178" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="210"><net_src comp="200" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="211" pin=0"/></net>

<net id="221"><net_src comp="211" pin="1"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="36" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="232"><net_src comp="222" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="243"><net_src comp="204" pin="4"/><net_sink comp="239" pin=0"/></net>

<net id="248"><net_src comp="204" pin="4"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="40" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="215" pin="4"/><net_sink comp="250" pin=1"/></net>

<net id="260"><net_src comp="226" pin="4"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="2"/><net_sink comp="261" pin=0"/></net>

<net id="267"><net_src comp="36" pin="0"/><net_sink comp="261" pin=1"/></net>

<net id="268"><net_src comp="226" pin="4"/><net_sink comp="261" pin=2"/></net>

<net id="274"><net_src comp="256" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="275"><net_src comp="250" pin="2"/><net_sink comp="269" pin=1"/></net>

<net id="276"><net_src comp="215" pin="4"/><net_sink comp="269" pin=2"/></net>

<net id="280"><net_src comp="269" pin="3"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="269" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="42" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="44" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="297"><net_src comp="46" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="48" pin="0"/><net_sink comp="292" pin=2"/></net>

<net id="303"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="285" pin="3"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="299" pin="2"/><net_sink comp="308" pin=0"/></net>

<net id="313"><net_src comp="305" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="318"><net_src comp="158" pin="2"/><net_sink comp="314" pin=0"/></net>

<net id="319"><net_src comp="52" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="324"><net_src comp="40" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="329"><net_src comp="52" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="337"><net_src comp="54" pin="0"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="330" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="350"><net_src comp="64" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="355"><net_src comp="345" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="361"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="70" pin="0"/><net_sink comp="356" pin=2"/></net>

<net id="366"><net_src comp="356" pin="3"/><net_sink comp="363" pin=0"/></net>

<net id="371"><net_src comp="352" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="363" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="385"><net_src comp="74" pin="0"/><net_sink comp="379" pin=0"/></net>

<net id="386"><net_src comp="32" pin="0"/><net_sink comp="379" pin=2"/></net>

<net id="387"><net_src comp="76" pin="0"/><net_sink comp="379" pin=3"/></net>

<net id="392"><net_src comp="379" pin="4"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="78" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="401"><net_src comp="394" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="408"><net_src comp="74" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="397" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="32" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="76" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="416"><net_src comp="402" pin="4"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="78" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="80" pin="0"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="397" pin="2"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="76" pin="0"/><net_sink comp="418" pin=2"/></net>

<net id="432"><net_src comp="82" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="433"><net_src comp="397" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="434"><net_src comp="84" pin="0"/><net_sink comp="426" pin=2"/></net>

<net id="435"><net_src comp="86" pin="0"/><net_sink comp="426" pin=3"/></net>

<net id="441"><net_src comp="412" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="88" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="48" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="448"><net_src comp="412" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="449"><net_src comp="418" pin="3"/><net_sink comp="444" pin=1"/></net>

<net id="455"><net_src comp="444" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="456"><net_src comp="436" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="457"><net_src comp="426" pin="4"/><net_sink comp="450" pin=2"/></net>

<net id="469"><net_src comp="376" pin="1"/><net_sink comp="465" pin=0"/></net>

<net id="470"><net_src comp="458" pin="1"/><net_sink comp="465" pin=1"/></net>

<net id="477"><net_src comp="90" pin="0"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="465" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="479"><net_src comp="32" pin="0"/><net_sink comp="471" pin=2"/></net>

<net id="480"><net_src comp="92" pin="0"/><net_sink comp="471" pin=3"/></net>

<net id="485"><net_src comp="471" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="486"><net_src comp="94" pin="0"/><net_sink comp="481" pin=1"/></net>

<net id="492"><net_src comp="96" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="465" pin="2"/><net_sink comp="487" pin=1"/></net>

<net id="494"><net_src comp="92" pin="0"/><net_sink comp="487" pin=2"/></net>

<net id="501"><net_src comp="82" pin="0"/><net_sink comp="495" pin=0"/></net>

<net id="502"><net_src comp="461" pin="2"/><net_sink comp="495" pin=1"/></net>

<net id="503"><net_src comp="84" pin="0"/><net_sink comp="495" pin=2"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="495" pin=3"/></net>

<net id="510"><net_src comp="481" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="511"><net_src comp="88" pin="0"/><net_sink comp="505" pin=1"/></net>

<net id="512"><net_src comp="48" pin="0"/><net_sink comp="505" pin=2"/></net>

<net id="517"><net_src comp="481" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="518"><net_src comp="487" pin="3"/><net_sink comp="513" pin=1"/></net>

<net id="524"><net_src comp="513" pin="2"/><net_sink comp="519" pin=0"/></net>

<net id="525"><net_src comp="505" pin="3"/><net_sink comp="519" pin=1"/></net>

<net id="526"><net_src comp="495" pin="4"/><net_sink comp="519" pin=2"/></net>

<net id="530"><net_src comp="527" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="171" pin=2"/></net>

<net id="532"><net_src comp="527" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="538"><net_src comp="80" pin="0"/><net_sink comp="533" pin=0"/></net>

<net id="539"><net_src comp="76" pin="0"/><net_sink comp="533" pin=2"/></net>

<net id="546"><net_src comp="82" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="547"><net_src comp="84" pin="0"/><net_sink comp="540" pin=2"/></net>

<net id="548"><net_src comp="86" pin="0"/><net_sink comp="540" pin=3"/></net>

<net id="554"><net_src comp="88" pin="0"/><net_sink comp="549" pin=1"/></net>

<net id="555"><net_src comp="48" pin="0"/><net_sink comp="549" pin=2"/></net>

<net id="560"><net_src comp="533" pin="3"/><net_sink comp="556" pin=1"/></net>

<net id="566"><net_src comp="556" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="567"><net_src comp="549" pin="3"/><net_sink comp="561" pin=1"/></net>

<net id="568"><net_src comp="540" pin="4"/><net_sink comp="561" pin=2"/></net>

<net id="569"><net_src comp="561" pin="3"/><net_sink comp="185" pin=1"/></net>

<net id="574"><net_src comp="236" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="233" pin="1"/><net_sink comp="570" pin=1"/></net>

<net id="582"><net_src comp="56" pin="0"/><net_sink comp="576" pin=0"/></net>

<net id="583"><net_src comp="339" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="58" pin="0"/><net_sink comp="576" pin=2"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="576" pin=3"/></net>

<net id="591"><net_src comp="62" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="342" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="598"><net_src comp="72" pin="0"/><net_sink comp="593" pin=0"/></net>

<net id="599"><net_src comp="373" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="600"><net_src comp="593" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="604"><net_src comp="120" pin="2"/><net_sink comp="601" pin=0"/></net>

<net id="605"><net_src comp="601" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="606"><net_src comp="601" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="610"><net_src comp="126" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="613"><net_src comp="607" pin="1"/><net_sink comp="256" pin=1"/></net>

<net id="617"><net_src comp="570" pin="2"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="622"><net_src comp="239" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="626"><net_src comp="244" pin="2"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="631"><net_src comp="261" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="633"><net_src comp="628" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="637"><net_src comp="269" pin="3"/><net_sink comp="634" pin=0"/></net>

<net id="638"><net_src comp="634" pin="1"/><net_sink comp="215" pin=2"/></net>

<net id="642"><net_src comp="277" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="647"><net_src comp="281" pin="1"/><net_sink comp="644" pin=0"/></net>

<net id="648"><net_src comp="644" pin="1"/><net_sink comp="292" pin=1"/></net>

<net id="652"><net_src comp="308" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="653"><net_src comp="649" pin="1"/><net_sink comp="527" pin=0"/></net>

<net id="657"><net_src comp="146" pin="2"/><net_sink comp="654" pin=0"/></net>

<net id="658"><net_src comp="654" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="662"><net_src comp="152" pin="2"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="667"><net_src comp="314" pin="2"/><net_sink comp="664" pin=0"/></net>

<net id="668"><net_src comp="664" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="669"><net_src comp="664" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="673"><net_src comp="320" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="674"><net_src comp="670" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="678"><net_src comp="325" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="680"><net_src comp="675" pin="1"/><net_sink comp="345" pin=1"/></net>

<net id="681"><net_src comp="675" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="685"><net_src comp="333" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="686"><net_src comp="682" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="690"><net_src comp="576" pin="4"/><net_sink comp="687" pin=0"/></net>

<net id="691"><net_src comp="687" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="692"><net_src comp="687" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="693"><net_src comp="687" pin="1"/><net_sink comp="397" pin=1"/></net>

<net id="694"><net_src comp="687" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="698"><net_src comp="586" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="703"><net_src comp="367" pin="2"/><net_sink comp="700" pin=0"/></net>

<net id="704"><net_src comp="700" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="705"><net_src comp="700" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="709"><net_src comp="593" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="533" pin=1"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="540" pin=1"/></net>

<net id="715"><net_src comp="388" pin="2"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="549" pin=0"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="556" pin=0"/></net>

<net id="721"><net_src comp="450" pin="3"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="726"><net_src comp="519" pin="3"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="195" pin=1"/></net>

<net id="731"><net_src comp="164" pin="3"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="736"><net_src comp="171" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="737"><net_src comp="733" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="741"><net_src comp="178" pin="3"/><net_sink comp="738" pin=0"/></net>

<net id="742"><net_src comp="738" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="746"><net_src comp="561" pin="3"/><net_sink comp="743" pin=0"/></net>

<net id="747"><net_src comp="743" pin="1"/><net_sink comp="185" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_channels_ch1 | {8 9 }
	Port: out_channels_ch2 | {8 9 }
	Port: out_channels_ch3 | {8 9 }
	Port: out_width | {2 }
	Port: out_height | {2 }
 - Input state : 
	Port: yuv2rgb : in_channels_ch1 | {4 }
	Port: yuv2rgb : in_channels_ch2 | {4 }
	Port: yuv2rgb : in_channels_ch3 | {4 }
	Port: yuv2rgb : in_width | {1 }
	Port: yuv2rgb : in_height | {1 }
	Port: yuv2rgb : out_channels_ch1 | {}
	Port: yuv2rgb : out_channels_ch2 | {}
	Port: yuv2rgb : out_channels_ch3 | {}
	Port: yuv2rgb : out_width | {}
	Port: yuv2rgb : out_height | {}
  - Chain level:
	State 1
	State 2
		bound : 1
	State 3
		exitcond_flatten : 1
		indvar_flatten_next : 1
		StgValue_29 : 2
		x_1 : 1
		exitcond : 1
		y_mid2 : 2
		tmp_mid2_v : 2
		tmp : 3
		tmp_1 : 3
	State 4
		tmp_7 : 1
		tmp_s : 2
	State 5
		tmp_12 : 1
	State 6
		C : 1
		tmp_16_cast : 2
		tmp_3 : 3
		tmp_5 : 4
		tmp_11 : 1
		tmp_11_cast : 2
		tmp1 : 3
		p_shl_cast : 1
		p_shl1_cast : 1
		tmp_17 : 2
	State 7
		tmp_4 : 1
		tmp_6 : 2
		tmp_8 : 3
		icmp : 4
		tmp_13 : 1
		tmp_14 : 2
		icmp1 : 3
		tmp_15 : 2
		phitmp2 : 2
		p_phitmp2 : 4
		tmp_16 : 4
		G : 4
		tmp_19 : 1
		tmp_20 : 2
		icmp2 : 3
		tmp_21 : 2
		phitmp3 : 1
		p_phitmp3 : 4
		tmp_22 : 4
		B : 4
	State 8
		out_channels_ch1_add : 1
		out_channels_ch2_add : 1
		out_channels_ch3_add : 1
		tmp_10 : 1
		R : 1
		StgValue_97 : 2
		StgValue_98 : 2
		StgValue_99 : 2
	State 9
		empty_71 : 1
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          | indvar_flatten_next_fu_244 |    0    |   101   |    37   |
|          |         x_1_fu_250         |    0    |    53   |    21   |
|          |        tmp_7_fu_299        |    0    |    0    |    23   |
|          |        tmp_s_fu_308        |    0    |    0    |    23   |
|    add   |         y_1_fu_320         |    0    |    53   |    21   |
|          |        tmp_17_fu_367       |    0    |    56   |    22   |
|          |        tmp_13_fu_397       |    0    |    59   |    23   |
|          |        tmp_18_fu_461       |    0    |    59   |    23   |
|          |        tmp_19_fu_465       |    0    |    59   |    23   |
|----------|----------------------------|---------|---------|---------|
|    mul   |        tmp_12_fu_333       |    0    |    0    |    89   |
|          |        bound_fu_570        |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        y_mid2_fu_261       |    0    |    0    |    16   |
|          |      tmp_mid2_v_fu_269     |    0    |    0    |    16   |
|          |      p_phitmp2_fu_436      |    0    |    0    |    8    |
|  select  |          G_fu_450          |    0    |    0    |    8    |
|          |      p_phitmp3_fu_505      |    0    |    0    |    8    |
|          |          B_fu_519          |    0    |    0    |    8    |
|          |       p_phitmp_fu_549      |    0    |    0    |    8    |
|          |          R_fu_561          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |   exitcond_flatten_fu_239  |    0    |    0    |    16   |
|          |       exitcond_fu_256      |    0    |    0    |    8    |
|   icmp   |         icmp_fu_388        |    0    |    0    |    1    |
|          |        icmp1_fu_412        |    0    |    0    |    1    |
|          |        icmp2_fu_481        |    0    |    0    |    1    |
|----------|----------------------------|---------|---------|---------|
|    xor   |          E_fu_314          |    0    |    0    |    8    |
|          |          D_fu_325          |    0    |    0    |    8    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_16_fu_444       |    0    |    0    |    2    |
|    or    |        tmp_22_fu_513       |    0    |    0    |    2    |
|          |        tmp_10_fu_556       |    0    |    0    |    2    |
|----------|----------------------------|---------|---------|---------|
|  muladd  |         grp_fu_586         |    1    |    0    |    0    |
|          |         grp_fu_593         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
| addmuladd|         grp_fu_576         |    1    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |      width_read_fu_120     |    0    |    0    |    0    |
|          |     height_read_fu_126     |    0    |    0    |    0    |
|   read   |        Y_read_fu_146       |    0    |    0    |    0    |
|          |        U_read_fu_152       |    0    |    0    |    0    |
|          |        V_read_fu_158       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   write  |  StgValue_18_write_fu_132  |    0    |    0    |    0    |
|          |  StgValue_19_write_fu_139  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         cast_fu_233        |    0    |    0    |    0    |
|          |        cast1_fu_236        |    0    |    0    |    0    |
|   zext   |       tmp_cast_fu_305      |    0    |    0    |    0    |
|          |     tmp_13_cast_fu_339     |    0    |    0    |    0    |
|          |     tmp_15_cast_fu_527     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |         tmp_fu_277         |    0    |    0    |    0    |
|          |        tmp_1_fu_281        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |     p_shl2_cast_fu_285     |    0    |    0    |    0    |
|bitconcatenate|     p_shl3_cast_fu_292     |    0    |    0    |    0    |
|          |        p_shl_fu_345        |    0    |    0    |    0    |
|          |        p_shl1_fu_356       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  tmp_18_cast4_cast_fu_330  |    0    |    0    |    0    |
|          |  tmp_26_cast3_cast_fu_342  |    0    |    0    |    0    |
|          |      p_shl_cast_fu_352     |    0    |    0    |    0    |
|   sext   |     p_shl1_cast_fu_363     |    0    |    0    |    0    |
|          |     tmp_18_cast4_fu_373    |    0    |    0    |    0    |
|          |     tmp_20_cast_fu_376     |    0    |    0    |    0    |
|          |      tmp1_cast_fu_394      |    0    |    0    |    0    |
|          |     tmp_35_cast_fu_458     |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_8_fu_379        |    0    |    0    |    0    |
|          |        tmp_14_fu_402       |    0    |    0    |    0    |
|partselect|       phitmp2_fu_426       |    0    |    0    |    0    |
|          |        tmp_20_fu_471       |    0    |    0    |    0    |
|          |       phitmp3_fu_495       |    0    |    0    |    0    |
|          |        phitmp_fu_540       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_15_fu_418       |    0    |    0    |    0    |
| bitselect|        tmp_21_fu_487       |    0    |    0    |    0    |
|          |        tmp_9_fu_533        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    4    |   440   |   434   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|          B_reg_723         |    8   |
|          D_reg_675         |    8   |
|          E_reg_664         |    8   |
|          G_reg_718         |    8   |
|          R_reg_743         |    8   |
|          U_reg_659         |    8   |
|          Y_reg_654         |    8   |
|        bound_reg_614       |   32   |
|  exitcond_flatten_reg_619  |    1   |
|       height_reg_607       |   16   |
|        icmp_reg_712        |    1   |
| indvar_flatten_next_reg_623|   32   |
|   indvar_flatten_reg_200   |   32   |
|out_channels_ch1_add_reg_728|   22   |
|out_channels_ch2_add_reg_733|   22   |
|out_channels_ch3_add_reg_738|   22   |
|        tmp1_reg_695        |   17   |
|       tmp_12_reg_682       |   17   |
|       tmp_17_reg_700       |   18   |
|        tmp_1_reg_644       |   15   |
|        tmp_5_reg_687       |   18   |
|        tmp_6_reg_706       |   18   |
|     tmp_mid2_v_reg_634     |   16   |
|         tmp_reg_639        |   13   |
|        tmp_s_reg_649       |   23   |
|        width_reg_601       |   16   |
|          x_reg_211         |   16   |
|         y_1_reg_670        |   16   |
|       y_mid2_reg_628       |   16   |
|          y_reg_222         |   16   |
+----------------------------+--------+
|            Total           |   471  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_185 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_185 |  p1  |   2  |   8  |   16   ||    9    |
| grp_access_fu_190 |  p0  |   2  |  22  |   44   ||    9    |
| grp_access_fu_195 |  p0  |   2  |  22  |   44   ||    9    |
|     grp_fu_586    |  p1  |   2  |   8  |   16   ||    9    |
|     grp_fu_593    |  p0  |   2  |  18  |   36   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   200  ||  9.528  ||    54   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   440  |   434  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   54   |
|  Register |    -   |    -   |   471  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    9   |   911  |   488  |
+-----------+--------+--------+--------+--------+
