

================================================================
== Vitis HLS Report for 'mac_finalize_ipv4_checksum_32_s'
================================================================
* Date:           Sat Mar 18 14:35:13 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        mac_ip_encode_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.298 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  12.800 ns|  12.800 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 1, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.95>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %checksumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %subSumFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %subSumFifo, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 15 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln543 = br i1 %tmp_i, void %mac_finalize_ipv4_checksum<32>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:543]   --->   Operation 16 'br' 'br_ln543' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.16ns)   --->   "%subSumFifo_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %subSumFifo" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 17 'read' 'subSumFifo_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln144 = trunc i1024 %subSumFifo_read" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 18 'trunc' 'trunc_ln144' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln144_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 39" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'partselect' 'trunc_ln144_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln144_2 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 71" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'partselect' 'trunc_ln144_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln144_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 103" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 21 'partselect' 'trunc_ln144_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln144_4 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 135" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 22 'partselect' 'trunc_ln144_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln144_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 167" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'partselect' 'trunc_ln144_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln144_6 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 199" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'partselect' 'trunc_ln144_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln144_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 231" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 25 'partselect' 'trunc_ln144_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln144_8 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 263" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 26 'partselect' 'trunc_ln144_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln144_9 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 295" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 27 'partselect' 'trunc_ln144_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%trunc_ln144_s = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 327" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 28 'partselect' 'trunc_ln144_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln144_10 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 359" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 29 'partselect' 'trunc_ln144_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%trunc_ln144_11 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 391" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 30 'partselect' 'trunc_ln144_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln144_12 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 423" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 31 'partselect' 'trunc_ln144_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln144_13 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 455" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 32 'partselect' 'trunc_ln144_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln144_14 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 487" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 33 'partselect' 'trunc_ln144_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_sum_V = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 528" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'partselect' 'tmp_sum_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_sum_V_1 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 560" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'partselect' 'tmp_sum_V_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_sum_V_2 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 592" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 36 'partselect' 'tmp_sum_V_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_sum_V_3 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 624" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 37 'partselect' 'tmp_sum_V_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln144_15 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 647" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 38 'partselect' 'trunc_ln144_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln144_16 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 679" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 39 'partselect' 'trunc_ln144_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%trunc_ln144_17 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 711" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 40 'partselect' 'trunc_ln144_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln144_18 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 743" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 41 'partselect' 'trunc_ln144_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln144_19 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 775" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 42 'partselect' 'trunc_ln144_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln144_20 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 807" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 43 'partselect' 'trunc_ln144_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln144_21 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 839" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 44 'partselect' 'trunc_ln144_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%trunc_ln144_22 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 871" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 45 'partselect' 'trunc_ln144_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln144_23 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 903" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 46 'partselect' 'trunc_ln144_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln144_24 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 935" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 47 'partselect' 'trunc_ln144_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln144_25 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 967" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 48 'partselect' 'trunc_ln144_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%trunc_ln144_26 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 999" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 49 'partselect' 'trunc_ln144_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln885 = trunc i1024 %subSumFifo_read"   --->   Operation 50 'trunc' 'trunc_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln885_1 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 519"   --->   Operation 51 'partselect' 'trunc_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln885_9 = trunc i1024 %subSumFifo_read"   --->   Operation 52 'trunc' 'trunc_ln885_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln885_2 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 512, i32 527"   --->   Operation 53 'partselect' 'trunc_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.79ns)   --->   "%add_ln885 = add i17 %tmp_sum_V, i17 %trunc_ln144"   --->   Operation 54 'add' 'add_ln885' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885, i32 16"   --->   Operation 55 'bitselect' 'tmp' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%or_ln885_26 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 47"   --->   Operation 56 'partselect' 'or_ln885_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 32, i32 48"   --->   Operation 57 'partselect' 'or_ln' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln885_3 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 551"   --->   Operation 58 'partselect' 'trunc_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%trunc_ln885_4 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 544, i32 559"   --->   Operation 59 'partselect' 'trunc_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.79ns)   --->   "%add_ln885_1 = add i17 %or_ln, i17 %tmp_sum_V_1"   --->   Operation 60 'add' 'add_ln885_1' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_1, i32 16"   --->   Operation 61 'bitselect' 'tmp_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%or_ln1 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 79"   --->   Operation 62 'partselect' 'or_ln1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%or_ln885_1 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 64, i32 80"   --->   Operation 63 'partselect' 'or_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%trunc_ln885_5 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 583"   --->   Operation 64 'partselect' 'trunc_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln885_6 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 576, i32 591"   --->   Operation 65 'partselect' 'trunc_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln885_2 = add i17 %or_ln885_1, i17 %tmp_sum_V_2"   --->   Operation 66 'add' 'add_ln885_2' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_2, i32 16"   --->   Operation 67 'bitselect' 'tmp_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%or_ln885_27 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 111"   --->   Operation 68 'partselect' 'or_ln885_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln885_2 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 96, i32 112"   --->   Operation 69 'partselect' 'or_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%trunc_ln885_7 = partselect i8 @_ssdm_op_PartSelect.i8.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 615"   --->   Operation 70 'partselect' 'trunc_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%trunc_ln885_8 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 608, i32 623"   --->   Operation 71 'partselect' 'trunc_ln885_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.79ns)   --->   "%add_ln885_3 = add i17 %or_ln885_2, i17 %tmp_sum_V_3"   --->   Operation 72 'add' 'add_ln885_3' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_3, i32 16"   --->   Operation 73 'bitselect' 'tmp_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln885_28 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 655"   --->   Operation 74 'partselect' 'or_ln885_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%or_ln885_3 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 640, i32 656"   --->   Operation 75 'partselect' 'or_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%or_ln885_29 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 143"   --->   Operation 76 'partselect' 'or_ln885_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%or_ln885_4 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 128, i32 144"   --->   Operation 77 'partselect' 'or_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.79ns)   --->   "%add_ln885_4 = add i17 %or_ln885_4, i17 %or_ln885_3"   --->   Operation 78 'add' 'add_ln885_4' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_4, i32 16"   --->   Operation 79 'bitselect' 'tmp_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%or_ln885_30 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 687"   --->   Operation 80 'partselect' 'or_ln885_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%or_ln885_5 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 672, i32 688"   --->   Operation 81 'partselect' 'or_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%or_ln885_31 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 175"   --->   Operation 82 'partselect' 'or_ln885_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%or_ln885_6 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 160, i32 176"   --->   Operation 83 'partselect' 'or_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.79ns)   --->   "%add_ln885_5 = add i17 %or_ln885_6, i17 %or_ln885_5"   --->   Operation 84 'add' 'add_ln885_5' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_5, i32 16"   --->   Operation 85 'bitselect' 'tmp_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%or_ln885_32 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 719"   --->   Operation 86 'partselect' 'or_ln885_32' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%or_ln885_7 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 704, i32 720"   --->   Operation 87 'partselect' 'or_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%or_ln885_33 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 207"   --->   Operation 88 'partselect' 'or_ln885_33' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln885_8 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 192, i32 208"   --->   Operation 89 'partselect' 'or_ln885_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.79ns)   --->   "%add_ln885_6 = add i17 %or_ln885_8, i17 %or_ln885_7"   --->   Operation 90 'add' 'add_ln885_6' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_6, i32 16"   --->   Operation 91 'bitselect' 'tmp_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%or_ln885_34 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 751"   --->   Operation 92 'partselect' 'or_ln885_34' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%or_ln885_9 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 736, i32 752"   --->   Operation 93 'partselect' 'or_ln885_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln885_35 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 239"   --->   Operation 94 'partselect' 'or_ln885_35' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%or_ln885_s = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 224, i32 240"   --->   Operation 95 'partselect' 'or_ln885_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.79ns)   --->   "%add_ln885_7 = add i17 %or_ln885_s, i17 %or_ln885_9"   --->   Operation 96 'add' 'add_ln885_7' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_7, i32 16"   --->   Operation 97 'bitselect' 'tmp_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%or_ln885_36 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 783"   --->   Operation 98 'partselect' 'or_ln885_36' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln885_10 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 768, i32 784"   --->   Operation 99 'partselect' 'or_ln885_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%or_ln885_37 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 271"   --->   Operation 100 'partselect' 'or_ln885_37' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%or_ln885_11 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 256, i32 272"   --->   Operation 101 'partselect' 'or_ln885_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.79ns)   --->   "%add_ln885_8 = add i17 %or_ln885_11, i17 %or_ln885_10"   --->   Operation 102 'add' 'add_ln885_8' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_8, i32 16"   --->   Operation 103 'bitselect' 'tmp_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln885_38 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 815"   --->   Operation 104 'partselect' 'or_ln885_38' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%or_ln885_12 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 800, i32 816"   --->   Operation 105 'partselect' 'or_ln885_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%or_ln885_39 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 303"   --->   Operation 106 'partselect' 'or_ln885_39' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%or_ln885_13 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 288, i32 304"   --->   Operation 107 'partselect' 'or_ln885_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.79ns)   --->   "%add_ln885_9 = add i17 %or_ln885_13, i17 %or_ln885_12"   --->   Operation 108 'add' 'add_ln885_9' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_9, i32 16"   --->   Operation 109 'bitselect' 'tmp_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%or_ln885_40 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 847"   --->   Operation 110 'partselect' 'or_ln885_40' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%or_ln885_14 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 832, i32 848"   --->   Operation 111 'partselect' 'or_ln885_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%or_ln885_41 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 335"   --->   Operation 112 'partselect' 'or_ln885_41' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%or_ln885_15 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 320, i32 336"   --->   Operation 113 'partselect' 'or_ln885_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.79ns)   --->   "%add_ln885_10 = add i17 %or_ln885_15, i17 %or_ln885_14"   --->   Operation 114 'add' 'add_ln885_10' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_10, i32 16"   --->   Operation 115 'bitselect' 'tmp_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%or_ln885_42 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 879"   --->   Operation 116 'partselect' 'or_ln885_42' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%or_ln885_16 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 864, i32 880"   --->   Operation 117 'partselect' 'or_ln885_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%or_ln885_43 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 367"   --->   Operation 118 'partselect' 'or_ln885_43' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%or_ln885_17 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 352, i32 368"   --->   Operation 119 'partselect' 'or_ln885_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.79ns)   --->   "%add_ln885_11 = add i17 %or_ln885_17, i17 %or_ln885_16"   --->   Operation 120 'add' 'add_ln885_11' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_11, i32 16"   --->   Operation 121 'bitselect' 'tmp_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%or_ln885_44 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 911"   --->   Operation 122 'partselect' 'or_ln885_44' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%or_ln885_18 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 896, i32 912"   --->   Operation 123 'partselect' 'or_ln885_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%or_ln885_45 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 399"   --->   Operation 124 'partselect' 'or_ln885_45' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%or_ln885_19 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 384, i32 400"   --->   Operation 125 'partselect' 'or_ln885_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.79ns)   --->   "%add_ln885_12 = add i17 %or_ln885_19, i17 %or_ln885_18"   --->   Operation 126 'add' 'add_ln885_12' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_12, i32 16"   --->   Operation 127 'bitselect' 'tmp_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.00ns)   --->   "%or_ln885_46 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 943"   --->   Operation 128 'partselect' 'or_ln885_46' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln885_20 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 928, i32 944"   --->   Operation 129 'partselect' 'or_ln885_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%or_ln885_47 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 431"   --->   Operation 130 'partselect' 'or_ln885_47' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns)   --->   "%or_ln885_21 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 416, i32 432"   --->   Operation 131 'partselect' 'or_ln885_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 132 [1/1] (0.79ns)   --->   "%add_ln885_13 = add i17 %or_ln885_21, i17 %or_ln885_20"   --->   Operation 132 'add' 'add_ln885_13' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_13, i32 16"   --->   Operation 133 'bitselect' 'tmp_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln885_48 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 975"   --->   Operation 134 'partselect' 'or_ln885_48' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%or_ln885_22 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 960, i32 976"   --->   Operation 135 'partselect' 'or_ln885_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.00ns)   --->   "%or_ln885_49 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 463"   --->   Operation 136 'partselect' 'or_ln885_49' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 137 [1/1] (0.00ns)   --->   "%or_ln885_23 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 448, i32 464"   --->   Operation 137 'partselect' 'or_ln885_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 138 [1/1] (0.79ns)   --->   "%add_ln885_14 = add i17 %or_ln885_23, i17 %or_ln885_22"   --->   Operation 138 'add' 'add_ln885_14' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_14, i32 16"   --->   Operation 139 'bitselect' 'tmp_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%or_ln885_50 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 1007"   --->   Operation 140 'partselect' 'or_ln885_50' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns)   --->   "%or_ln885_24 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 992, i32 1008"   --->   Operation 141 'partselect' 'or_ln885_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns)   --->   "%or_ln885_51 = partselect i16 @_ssdm_op_PartSelect.i16.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 495"   --->   Operation 142 'partselect' 'or_ln885_51' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns)   --->   "%or_ln885_25 = partselect i17 @_ssdm_op_PartSelect.i17.i1024.i32.i32, i1024 %subSumFifo_read, i32 480, i32 496"   --->   Operation 143 'partselect' 'or_ln885_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.79ns)   --->   "%add_ln885_15 = add i17 %or_ln885_25, i17 %or_ln885_24"   --->   Operation 144 'add' 'add_ln885_15' <Predicate = (tmp_i)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_15, i32 16"   --->   Operation 145 'bitselect' 'tmp_15' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.29>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%zext_ln1691 = zext i1 %tmp"   --->   Operation 146 'zext' 'zext_ln1691' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln229 = zext i1 %tmp"   --->   Operation 147 'zext' 'zext_ln229' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229 = add i16 %trunc_ln885_9, i16 %zext_ln1691"   --->   Operation 148 'add' 'add_ln229' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_1 = add i16 %add_ln229, i16 %trunc_ln885_2"   --->   Operation 149 'add' 'add_ln229_1' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_16 = add i8 %trunc_ln885, i8 %zext_ln229" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 150 'add' 'add_ln553_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 151 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553 = add i8 %add_ln553_16, i8 %trunc_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 151 'add' 'add_ln553' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_1, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 152 'partselect' 'trunc_ln2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1691_1 = zext i1 %tmp_1"   --->   Operation 153 'zext' 'zext_ln1691_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln229_1 = zext i1 %tmp_1"   --->   Operation 154 'zext' 'zext_ln229_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_2 = add i16 %trunc_ln885_4, i16 %zext_ln1691_1"   --->   Operation 155 'add' 'add_ln229_2' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 156 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_3 = add i16 %add_ln229_2, i16 %or_ln885_26"   --->   Operation 156 'add' 'add_ln229_3' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 157 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_17 = add i8 %trunc_ln885_3, i8 %zext_ln229_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 157 'add' 'add_ln553_17' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 158 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_1 = add i8 %add_ln553_17, i8 %trunc_ln144_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 158 'add' 'add_ln553_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln553_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_3, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 159 'partselect' 'trunc_ln553_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln1691_2 = zext i1 %tmp_2"   --->   Operation 160 'zext' 'zext_ln1691_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%zext_ln229_2 = zext i1 %tmp_2"   --->   Operation 161 'zext' 'zext_ln229_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_4 = add i16 %trunc_ln885_6, i16 %zext_ln1691_2"   --->   Operation 162 'add' 'add_ln229_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 163 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_5 = add i16 %add_ln229_4, i16 %or_ln1"   --->   Operation 163 'add' 'add_ln229_5' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 164 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_18 = add i8 %trunc_ln885_5, i8 %zext_ln229_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 164 'add' 'add_ln553_18' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 165 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_2 = add i8 %add_ln553_18, i8 %trunc_ln144_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 165 'add' 'add_ln553_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.00ns)   --->   "%trunc_ln553_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_5, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 166 'partselect' 'trunc_ln553_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln1691_3 = zext i1 %tmp_3"   --->   Operation 167 'zext' 'zext_ln1691_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln229_3 = zext i1 %tmp_3"   --->   Operation 168 'zext' 'zext_ln229_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 169 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_6 = add i16 %trunc_ln885_8, i16 %zext_ln1691_3"   --->   Operation 169 'add' 'add_ln229_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_7 = add i16 %add_ln229_6, i16 %or_ln885_27"   --->   Operation 170 'add' 'add_ln229_7' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 171 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_19 = add i8 %trunc_ln885_7, i8 %zext_ln229_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 171 'add' 'add_ln553_19' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 172 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_3 = add i8 %add_ln553_19, i8 %trunc_ln144_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 172 'add' 'add_ln553_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 173 [1/1] (0.00ns)   --->   "%trunc_ln553_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_7, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 173 'partselect' 'trunc_ln553_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln1691_4 = zext i1 %tmp_4"   --->   Operation 174 'zext' 'zext_ln1691_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln229_4 = zext i1 %tmp_4"   --->   Operation 175 'zext' 'zext_ln229_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_8 = add i16 %or_ln885_28, i16 %zext_ln1691_4"   --->   Operation 176 'add' 'add_ln229_8' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 177 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_9 = add i16 %add_ln229_8, i16 %or_ln885_29"   --->   Operation 177 'add' 'add_ln229_9' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 178 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_20 = add i8 %trunc_ln144_15, i8 %zext_ln229_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 178 'add' 'add_ln553_20' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 179 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_4 = add i8 %add_ln553_20, i8 %trunc_ln144_4" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 179 'add' 'add_ln553_4' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%trunc_ln553_4 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_9, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 180 'partselect' 'trunc_ln553_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln1691_5 = zext i1 %tmp_5"   --->   Operation 181 'zext' 'zext_ln1691_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln229_5 = zext i1 %tmp_5"   --->   Operation 182 'zext' 'zext_ln229_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_10 = add i16 %or_ln885_30, i16 %zext_ln1691_5"   --->   Operation 183 'add' 'add_ln229_10' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 184 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_11 = add i16 %add_ln229_10, i16 %or_ln885_31"   --->   Operation 184 'add' 'add_ln229_11' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_21 = add i8 %trunc_ln144_16, i8 %zext_ln229_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 185 'add' 'add_ln553_21' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 186 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_5 = add i8 %add_ln553_21, i8 %trunc_ln144_5" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 186 'add' 'add_ln553_5' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 187 [1/1] (0.00ns)   --->   "%trunc_ln553_5 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_11, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 187 'partselect' 'trunc_ln553_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 188 [1/1] (0.00ns)   --->   "%zext_ln1691_6 = zext i1 %tmp_6"   --->   Operation 188 'zext' 'zext_ln1691_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln229_6 = zext i1 %tmp_6"   --->   Operation 189 'zext' 'zext_ln229_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 190 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_12 = add i16 %or_ln885_32, i16 %zext_ln1691_6"   --->   Operation 190 'add' 'add_ln229_12' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 191 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_13 = add i16 %add_ln229_12, i16 %or_ln885_33"   --->   Operation 191 'add' 'add_ln229_13' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 192 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_22 = add i8 %trunc_ln144_17, i8 %zext_ln229_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 192 'add' 'add_ln553_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 193 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_6 = add i8 %add_ln553_22, i8 %trunc_ln144_6" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 193 'add' 'add_ln553_6' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 194 [1/1] (0.00ns)   --->   "%trunc_ln553_6 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_13, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 194 'partselect' 'trunc_ln553_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 195 [1/1] (0.00ns)   --->   "%zext_ln1691_7 = zext i1 %tmp_7"   --->   Operation 195 'zext' 'zext_ln1691_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln229_7 = zext i1 %tmp_7"   --->   Operation 196 'zext' 'zext_ln229_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_14 = add i16 %or_ln885_34, i16 %zext_ln1691_7"   --->   Operation 197 'add' 'add_ln229_14' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 198 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_15 = add i16 %add_ln229_14, i16 %or_ln885_35"   --->   Operation 198 'add' 'add_ln229_15' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 199 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_23 = add i8 %trunc_ln144_18, i8 %zext_ln229_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 199 'add' 'add_ln553_23' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 200 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_7 = add i8 %add_ln553_23, i8 %trunc_ln144_7" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 200 'add' 'add_ln553_7' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%trunc_ln553_7 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_15, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 201 'partselect' 'trunc_ln553_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln1691_8 = zext i1 %tmp_8"   --->   Operation 202 'zext' 'zext_ln1691_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.00ns)   --->   "%zext_ln229_8 = zext i1 %tmp_8"   --->   Operation 203 'zext' 'zext_ln229_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 204 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_16 = add i16 %or_ln885_36, i16 %zext_ln1691_8"   --->   Operation 204 'add' 'add_ln229_16' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 205 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_17 = add i16 %add_ln229_16, i16 %or_ln885_37"   --->   Operation 205 'add' 'add_ln229_17' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 206 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_24 = add i8 %trunc_ln144_19, i8 %zext_ln229_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 206 'add' 'add_ln553_24' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 207 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_8 = add i8 %add_ln553_24, i8 %trunc_ln144_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 207 'add' 'add_ln553_8' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 208 [1/1] (0.00ns)   --->   "%trunc_ln553_8 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_17, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 208 'partselect' 'trunc_ln553_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln1691_9 = zext i1 %tmp_9"   --->   Operation 209 'zext' 'zext_ln1691_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln229_9 = zext i1 %tmp_9"   --->   Operation 210 'zext' 'zext_ln229_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_18 = add i16 %or_ln885_38, i16 %zext_ln1691_9"   --->   Operation 211 'add' 'add_ln229_18' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 212 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_19 = add i16 %add_ln229_18, i16 %or_ln885_39"   --->   Operation 212 'add' 'add_ln229_19' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_25 = add i8 %trunc_ln144_20, i8 %zext_ln229_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 213 'add' 'add_ln553_25' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 214 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_9 = add i8 %add_ln553_25, i8 %trunc_ln144_9" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 214 'add' 'add_ln553_9' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln553_9 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_19, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 215 'partselect' 'trunc_ln553_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln1691_10 = zext i1 %tmp_10"   --->   Operation 216 'zext' 'zext_ln1691_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.00ns)   --->   "%zext_ln229_10 = zext i1 %tmp_10"   --->   Operation 217 'zext' 'zext_ln229_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_20 = add i16 %or_ln885_40, i16 %zext_ln1691_10"   --->   Operation 218 'add' 'add_ln229_20' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 219 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_21 = add i16 %add_ln229_20, i16 %or_ln885_41"   --->   Operation 219 'add' 'add_ln229_21' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 220 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_26 = add i8 %trunc_ln144_21, i8 %zext_ln229_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 220 'add' 'add_ln553_26' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 221 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_10 = add i8 %add_ln553_26, i8 %trunc_ln144_s" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 221 'add' 'add_ln553_10' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 222 [1/1] (0.00ns)   --->   "%trunc_ln553_s = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_21, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 222 'partselect' 'trunc_ln553_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln1691_11 = zext i1 %tmp_11"   --->   Operation 223 'zext' 'zext_ln1691_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln229_11 = zext i1 %tmp_11"   --->   Operation 224 'zext' 'zext_ln229_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 225 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_22 = add i16 %or_ln885_42, i16 %zext_ln1691_11"   --->   Operation 225 'add' 'add_ln229_22' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 226 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_23 = add i16 %add_ln229_22, i16 %or_ln885_43"   --->   Operation 226 'add' 'add_ln229_23' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 227 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_27 = add i8 %trunc_ln144_22, i8 %zext_ln229_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 227 'add' 'add_ln553_27' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 228 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_11 = add i8 %add_ln553_27, i8 %trunc_ln144_10" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 228 'add' 'add_ln553_11' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 229 [1/1] (0.00ns)   --->   "%trunc_ln553_10 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_23, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 229 'partselect' 'trunc_ln553_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 230 [1/1] (0.00ns)   --->   "%zext_ln1691_12 = zext i1 %tmp_12"   --->   Operation 230 'zext' 'zext_ln1691_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln229_12 = zext i1 %tmp_12"   --->   Operation 231 'zext' 'zext_ln229_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_24 = add i16 %or_ln885_44, i16 %zext_ln1691_12"   --->   Operation 232 'add' 'add_ln229_24' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 233 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_25 = add i16 %add_ln229_24, i16 %or_ln885_45"   --->   Operation 233 'add' 'add_ln229_25' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 234 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_28 = add i8 %trunc_ln144_23, i8 %zext_ln229_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 234 'add' 'add_ln553_28' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 235 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_12 = add i8 %add_ln553_28, i8 %trunc_ln144_11" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 235 'add' 'add_ln553_12' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%trunc_ln553_11 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_25, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 236 'partselect' 'trunc_ln553_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln1691_13 = zext i1 %tmp_13"   --->   Operation 237 'zext' 'zext_ln1691_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 238 [1/1] (0.00ns)   --->   "%zext_ln229_13 = zext i1 %tmp_13"   --->   Operation 238 'zext' 'zext_ln229_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_26 = add i16 %or_ln885_46, i16 %zext_ln1691_13"   --->   Operation 239 'add' 'add_ln229_26' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 240 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_27 = add i16 %add_ln229_26, i16 %or_ln885_47"   --->   Operation 240 'add' 'add_ln229_27' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 241 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_29 = add i8 %trunc_ln144_24, i8 %zext_ln229_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 241 'add' 'add_ln553_29' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 242 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_13 = add i8 %add_ln553_29, i8 %trunc_ln144_12" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 242 'add' 'add_ln553_13' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 243 [1/1] (0.00ns)   --->   "%trunc_ln553_12 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_27, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 243 'partselect' 'trunc_ln553_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln1691_14 = zext i1 %tmp_14"   --->   Operation 244 'zext' 'zext_ln1691_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 245 [1/1] (0.00ns)   --->   "%zext_ln229_14 = zext i1 %tmp_14"   --->   Operation 245 'zext' 'zext_ln229_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 246 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_28 = add i16 %or_ln885_48, i16 %zext_ln1691_14"   --->   Operation 246 'add' 'add_ln229_28' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 247 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_29 = add i16 %add_ln229_28, i16 %or_ln885_49"   --->   Operation 247 'add' 'add_ln229_29' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_30 = add i8 %trunc_ln144_25, i8 %zext_ln229_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 248 'add' 'add_ln553_30' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 249 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_14 = add i8 %add_ln553_30, i8 %trunc_ln144_13" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 249 'add' 'add_ln553_14' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 250 [1/1] (0.00ns)   --->   "%trunc_ln553_13 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_29, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 250 'partselect' 'trunc_ln553_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln1691_15 = zext i1 %tmp_15"   --->   Operation 251 'zext' 'zext_ln1691_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.00ns)   --->   "%zext_ln229_15 = zext i1 %tmp_15"   --->   Operation 252 'zext' 'zext_ln229_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 253 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_30 = add i16 %or_ln885_50, i16 %zext_ln1691_15"   --->   Operation 253 'add' 'add_ln229_30' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 254 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_31 = add i16 %add_ln229_30, i16 %or_ln885_51"   --->   Operation 254 'add' 'add_ln229_31' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 255 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln553_31 = add i8 %trunc_ln144_26, i8 %zext_ln229_15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 255 'add' 'add_ln553_31' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 256 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln553_15 = add i8 %add_ln553_31, i8 %trunc_ln144_14" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 256 'add' 'add_ln553_15' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%trunc_ln553_14 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_31, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553]   --->   Operation 257 'partselect' 'trunc_ln553_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_2_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_8, i8 %add_ln553_8"   --->   Operation 258 'bitconcatenate' 'tmp_2_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 259 [1/1] (0.00ns)   --->   "%zext_ln885 = zext i16 %tmp_2_i"   --->   Operation 259 'zext' 'zext_ln885' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_3_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln2, i8 %add_ln553"   --->   Operation 260 'bitconcatenate' 'tmp_3_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 261 [1/1] (0.00ns)   --->   "%zext_ln885_1 = zext i16 %tmp_3_i"   --->   Operation 261 'zext' 'zext_ln885_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 262 [1/1] (0.78ns)   --->   "%add_ln885_16 = add i17 %zext_ln885, i17 %zext_ln885_1"   --->   Operation 262 'add' 'add_ln885_16' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_16, i32 16"   --->   Operation 263 'bitselect' 'tmp_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln1691_16 = zext i1 %tmp_16"   --->   Operation 264 'zext' 'zext_ln1691_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_32 = add i16 %tmp_3_i, i16 %zext_ln1691_16"   --->   Operation 265 'add' 'add_ln229_32' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 266 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_33 = add i16 %add_ln229_32, i16 %tmp_2_i"   --->   Operation 266 'add' 'add_ln229_33' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 267 [1/1] (0.00ns)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_33, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 267 'partselect' 'trunc_ln3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_4_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_9, i8 %add_ln553_9"   --->   Operation 268 'bitconcatenate' 'tmp_4_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.00ns)   --->   "%zext_ln885_2 = zext i16 %tmp_4_i"   --->   Operation 269 'zext' 'zext_ln885_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 270 [1/1] (0.00ns)   --->   "%tmp_5_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_1, i8 %add_ln553_1"   --->   Operation 270 'bitconcatenate' 'tmp_5_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 271 [1/1] (0.00ns)   --->   "%zext_ln885_3 = zext i16 %tmp_5_i"   --->   Operation 271 'zext' 'zext_ln885_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 272 [1/1] (0.78ns)   --->   "%add_ln885_17 = add i17 %zext_ln885_3, i17 %zext_ln885_2"   --->   Operation 272 'add' 'add_ln885_17' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_17, i32 16"   --->   Operation 273 'bitselect' 'tmp_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.00ns)   --->   "%zext_ln1691_17 = zext i1 %tmp_17"   --->   Operation 274 'zext' 'zext_ln1691_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_34 = add i16 %tmp_4_i, i16 %zext_ln1691_17"   --->   Operation 275 'add' 'add_ln229_34' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 276 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_35 = add i16 %add_ln229_34, i16 %tmp_5_i"   --->   Operation 276 'add' 'add_ln229_35' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 277 [1/1] (0.00ns)   --->   "%trunc_ln563_1 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_35, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 277 'partselect' 'trunc_ln563_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_6_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_s, i8 %add_ln553_10"   --->   Operation 278 'bitconcatenate' 'tmp_6_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln885_4 = zext i16 %tmp_6_i"   --->   Operation 279 'zext' 'zext_ln885_4' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 280 [1/1] (0.00ns)   --->   "%tmp_7_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_2, i8 %add_ln553_2"   --->   Operation 280 'bitconcatenate' 'tmp_7_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 281 [1/1] (0.00ns)   --->   "%zext_ln885_5 = zext i16 %tmp_7_i"   --->   Operation 281 'zext' 'zext_ln885_5' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 282 [1/1] (0.78ns)   --->   "%add_ln885_18 = add i17 %zext_ln885_5, i17 %zext_ln885_4"   --->   Operation 282 'add' 'add_ln885_18' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_18, i32 16"   --->   Operation 283 'bitselect' 'tmp_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.00ns)   --->   "%zext_ln1691_18 = zext i1 %tmp_18"   --->   Operation 284 'zext' 'zext_ln1691_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 285 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_36 = add i16 %tmp_6_i, i16 %zext_ln1691_18"   --->   Operation 285 'add' 'add_ln229_36' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 286 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_37 = add i16 %add_ln229_36, i16 %tmp_7_i"   --->   Operation 286 'add' 'add_ln229_37' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 287 [1/1] (0.00ns)   --->   "%trunc_ln563_2 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_37, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 287 'partselect' 'trunc_ln563_2' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 288 [1/1] (0.00ns)   --->   "%tmp_8_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_10, i8 %add_ln553_11"   --->   Operation 288 'bitconcatenate' 'tmp_8_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln885_6 = zext i16 %tmp_8_i"   --->   Operation 289 'zext' 'zext_ln885_6' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.00ns)   --->   "%tmp_9_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_3, i8 %add_ln553_3"   --->   Operation 290 'bitconcatenate' 'tmp_9_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln885_7 = zext i16 %tmp_9_i"   --->   Operation 291 'zext' 'zext_ln885_7' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 292 [1/1] (0.78ns)   --->   "%add_ln885_19 = add i17 %zext_ln885_7, i17 %zext_ln885_6"   --->   Operation 292 'add' 'add_ln885_19' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_19, i32 16"   --->   Operation 293 'bitselect' 'tmp_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln1691_19 = zext i1 %tmp_19"   --->   Operation 294 'zext' 'zext_ln1691_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_38 = add i16 %tmp_8_i, i16 %zext_ln1691_19"   --->   Operation 295 'add' 'add_ln229_38' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 296 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_39 = add i16 %add_ln229_38, i16 %tmp_9_i"   --->   Operation 296 'add' 'add_ln229_39' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 297 [1/1] (0.00ns)   --->   "%trunc_ln563_3 = partselect i8 @_ssdm_op_PartSelect.i8.i16.i32.i32, i16 %add_ln229_39, i32 8, i32 15" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 297 'partselect' 'trunc_ln563_3' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_10_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_11, i8 %add_ln553_12"   --->   Operation 298 'bitconcatenate' 'tmp_10_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 299 [1/1] (0.00ns)   --->   "%zext_ln885_8 = zext i16 %tmp_10_i"   --->   Operation 299 'zext' 'zext_ln885_8' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 300 [1/1] (0.00ns)   --->   "%tmp_11_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_4, i8 %add_ln553_4"   --->   Operation 300 'bitconcatenate' 'tmp_11_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln885_9 = zext i16 %tmp_11_i"   --->   Operation 301 'zext' 'zext_ln885_9' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.78ns)   --->   "%add_ln885_20 = add i17 %zext_ln885_9, i17 %zext_ln885_8"   --->   Operation 302 'add' 'add_ln885_20' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns)   --->   "%tmp_20 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_20, i32 16"   --->   Operation 303 'bitselect' 'tmp_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 304 [1/1] (0.00ns)   --->   "%zext_ln1691_20 = zext i1 %tmp_20"   --->   Operation 304 'zext' 'zext_ln1691_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 305 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_51 = add i16 %tmp_10_i, i16 %zext_ln1691_20"   --->   Operation 305 'add' 'add_ln229_51' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 306 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_40 = add i16 %add_ln229_51, i16 %tmp_11_i"   --->   Operation 306 'add' 'add_ln229_40' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_12_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_12, i8 %add_ln553_13"   --->   Operation 307 'bitconcatenate' 'tmp_12_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 308 [1/1] (0.00ns)   --->   "%zext_ln885_11 = zext i16 %tmp_12_i"   --->   Operation 308 'zext' 'zext_ln885_11' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 309 [1/1] (0.00ns)   --->   "%tmp_13_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_5, i8 %add_ln553_5"   --->   Operation 309 'bitconcatenate' 'tmp_13_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln885_12 = zext i16 %tmp_13_i"   --->   Operation 310 'zext' 'zext_ln885_12' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 311 [1/1] (0.78ns)   --->   "%add_ln885_21 = add i17 %zext_ln885_12, i17 %zext_ln885_11"   --->   Operation 311 'add' 'add_ln885_21' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_21 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_21, i32 16"   --->   Operation 312 'bitselect' 'tmp_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 313 [1/1] (0.00ns)   --->   "%zext_ln1691_21 = zext i1 %tmp_21"   --->   Operation 313 'zext' 'zext_ln1691_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 314 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_52 = add i16 %tmp_12_i, i16 %zext_ln1691_21"   --->   Operation 314 'add' 'add_ln229_52' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 315 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_41 = add i16 %add_ln229_52, i16 %tmp_13_i"   --->   Operation 315 'add' 'add_ln229_41' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 316 [1/1] (0.00ns)   --->   "%tmp_14_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_13, i8 %add_ln553_14"   --->   Operation 316 'bitconcatenate' 'tmp_14_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln885_14 = zext i16 %tmp_14_i"   --->   Operation 317 'zext' 'zext_ln885_14' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_15_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_6, i8 %add_ln553_6"   --->   Operation 318 'bitconcatenate' 'tmp_15_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln885_15 = zext i16 %tmp_15_i"   --->   Operation 319 'zext' 'zext_ln885_15' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 320 [1/1] (0.78ns)   --->   "%add_ln885_22 = add i17 %zext_ln885_15, i17 %zext_ln885_14"   --->   Operation 320 'add' 'add_ln885_22' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 321 [1/1] (0.00ns)   --->   "%tmp_22 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_22, i32 16"   --->   Operation 321 'bitselect' 'tmp_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 322 [1/1] (0.00ns)   --->   "%zext_ln1691_22 = zext i1 %tmp_22"   --->   Operation 322 'zext' 'zext_ln1691_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 323 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_53 = add i16 %tmp_14_i, i16 %zext_ln1691_22"   --->   Operation 323 'add' 'add_ln229_53' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 324 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_42 = add i16 %add_ln229_53, i16 %tmp_15_i"   --->   Operation 324 'add' 'add_ln229_42' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 325 [1/1] (0.00ns)   --->   "%tmp_16_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_14, i8 %add_ln553_15"   --->   Operation 325 'bitconcatenate' 'tmp_16_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln885_17 = zext i16 %tmp_16_i"   --->   Operation 326 'zext' 'zext_ln885_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_17_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln553_7, i8 %add_ln553_7"   --->   Operation 327 'bitconcatenate' 'tmp_17_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 328 [1/1] (0.00ns)   --->   "%zext_ln885_18 = zext i16 %tmp_17_i"   --->   Operation 328 'zext' 'zext_ln885_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 329 [1/1] (0.78ns)   --->   "%add_ln885_23 = add i17 %zext_ln885_18, i17 %zext_ln885_17"   --->   Operation 329 'add' 'add_ln885_23' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 330 [1/1] (0.00ns)   --->   "%tmp_23 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_23, i32 16"   --->   Operation 330 'bitselect' 'tmp_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 331 [1/1] (0.00ns)   --->   "%zext_ln1691_23 = zext i1 %tmp_23"   --->   Operation 331 'zext' 'zext_ln1691_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 332 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_54 = add i16 %tmp_16_i, i16 %zext_ln1691_23"   --->   Operation 332 'add' 'add_ln229_54' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 333 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_43 = add i16 %add_ln229_54, i16 %tmp_17_i"   --->   Operation 333 'add' 'add_ln229_43' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 2.29>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln229_16 = zext i1 %tmp_16"   --->   Operation 334 'zext' 'zext_ln229_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln563_4 = add i8 %add_ln553, i8 %zext_ln229_16" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 335 'add' 'add_ln563_4' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 336 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln563 = add i8 %add_ln563_4, i8 %add_ln553_8" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 336 'add' 'add_ln563' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 337 [1/1] (0.00ns)   --->   "%zext_ln229_17 = zext i1 %tmp_17"   --->   Operation 337 'zext' 'zext_ln229_17' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 338 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln563_5 = add i8 %add_ln553_9, i8 %zext_ln229_17" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 338 'add' 'add_ln563_5' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 339 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln563_1 = add i8 %add_ln563_5, i8 %add_ln553_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 339 'add' 'add_ln563_1' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln229_18 = zext i1 %tmp_18"   --->   Operation 340 'zext' 'zext_ln229_18' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln563_6 = add i8 %add_ln553_10, i8 %zext_ln229_18" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 341 'add' 'add_ln563_6' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 342 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln563_2 = add i8 %add_ln563_6, i8 %add_ln553_2" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 342 'add' 'add_ln563_2' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 343 [1/1] (0.00ns)   --->   "%zext_ln229_19 = zext i1 %tmp_19"   --->   Operation 343 'zext' 'zext_ln229_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 344 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln563_7 = add i8 %add_ln553_11, i8 %zext_ln229_19" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 344 'add' 'add_ln563_7' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 345 [1/1] (0.83ns) (root node of TernaryAdder)   --->   "%add_ln563_3 = add i8 %add_ln563_7, i8 %add_ln553_3" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563]   --->   Operation 345 'add' 'add_ln563_3' <Predicate = (tmp_i)> <Delay = 0.83> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 346 [1/1] (0.00ns)   --->   "%zext_ln885_10 = zext i16 %add_ln229_40"   --->   Operation 346 'zext' 'zext_ln885_10' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 347 [1/1] (0.00ns)   --->   "%zext_ln885_13 = zext i16 %add_ln229_41"   --->   Operation 347 'zext' 'zext_ln885_13' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 348 [1/1] (0.00ns)   --->   "%zext_ln885_16 = zext i16 %add_ln229_42"   --->   Operation 348 'zext' 'zext_ln885_16' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln885_19 = zext i16 %add_ln229_43"   --->   Operation 349 'zext' 'zext_ln885_19' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln3, i8 %add_ln563"   --->   Operation 350 'bitconcatenate' 'tmp_18_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 351 [1/1] (0.00ns)   --->   "%zext_ln885_20 = zext i16 %tmp_18_i"   --->   Operation 351 'zext' 'zext_ln885_20' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 352 [1/1] (0.78ns)   --->   "%add_ln885_24 = add i17 %zext_ln885_20, i17 %zext_ln885_10"   --->   Operation 352 'add' 'add_ln885_24' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.00ns)   --->   "%tmp_24 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_24, i32 16"   --->   Operation 353 'bitselect' 'tmp_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1691_24 = zext i1 %tmp_24"   --->   Operation 354 'zext' 'zext_ln1691_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_55 = add i16 %add_ln229_40, i16 %zext_ln1691_24"   --->   Operation 355 'add' 'add_ln229_55' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 356 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_44 = add i16 %add_ln229_55, i16 %tmp_18_i"   --->   Operation 356 'add' 'add_ln229_44' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 357 [1/1] (0.00ns)   --->   "%tmp_19_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln563_1, i8 %add_ln563_1"   --->   Operation 357 'bitconcatenate' 'tmp_19_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 358 [1/1] (0.00ns)   --->   "%zext_ln885_22 = zext i16 %tmp_19_i"   --->   Operation 358 'zext' 'zext_ln885_22' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 359 [1/1] (0.78ns)   --->   "%add_ln885_25 = add i17 %zext_ln885_22, i17 %zext_ln885_13"   --->   Operation 359 'add' 'add_ln885_25' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_25 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_25, i32 16"   --->   Operation 360 'bitselect' 'tmp_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.00ns)   --->   "%zext_ln1691_25 = zext i1 %tmp_25"   --->   Operation 361 'zext' 'zext_ln1691_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_56 = add i16 %add_ln229_41, i16 %zext_ln1691_25"   --->   Operation 362 'add' 'add_ln229_56' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 363 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_45 = add i16 %add_ln229_56, i16 %tmp_19_i"   --->   Operation 363 'add' 'add_ln229_45' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 364 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln563_2, i8 %add_ln563_2"   --->   Operation 364 'bitconcatenate' 'tmp_20_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln885_24 = zext i16 %tmp_20_i"   --->   Operation 365 'zext' 'zext_ln885_24' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.78ns)   --->   "%add_ln885_26 = add i17 %zext_ln885_24, i17 %zext_ln885_16"   --->   Operation 366 'add' 'add_ln885_26' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns)   --->   "%tmp_26 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_26, i32 16"   --->   Operation 367 'bitselect' 'tmp_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 368 [1/1] (0.00ns)   --->   "%zext_ln1691_26 = zext i1 %tmp_26"   --->   Operation 368 'zext' 'zext_ln1691_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 369 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_57 = add i16 %add_ln229_42, i16 %zext_ln1691_26"   --->   Operation 369 'add' 'add_ln229_57' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 370 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_46 = add i16 %add_ln229_57, i16 %tmp_20_i"   --->   Operation 370 'add' 'add_ln229_46' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 371 [1/1] (0.00ns)   --->   "%tmp_21_i = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %trunc_ln563_3, i8 %add_ln563_3"   --->   Operation 371 'bitconcatenate' 'tmp_21_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln885_26 = zext i16 %tmp_21_i"   --->   Operation 372 'zext' 'zext_ln885_26' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 373 [1/1] (0.78ns)   --->   "%add_ln885_27 = add i17 %zext_ln885_26, i17 %zext_ln885_19"   --->   Operation 373 'add' 'add_ln885_27' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.00ns)   --->   "%tmp_27 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_27, i32 16"   --->   Operation 374 'bitselect' 'tmp_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln1691_27 = zext i1 %tmp_27"   --->   Operation 375 'zext' 'zext_ln1691_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_58 = add i16 %add_ln229_43, i16 %zext_ln1691_27"   --->   Operation 376 'add' 'add_ln229_58' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 377 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_47 = add i16 %add_ln229_58, i16 %tmp_21_i"   --->   Operation 377 'add' 'add_ln229_47' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.24>
ST_4 : Operation 378 [1/1] (0.00ns)   --->   "%zext_ln885_21 = zext i16 %add_ln229_44"   --->   Operation 378 'zext' 'zext_ln885_21' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 379 [1/1] (0.00ns)   --->   "%zext_ln885_23 = zext i16 %add_ln229_45"   --->   Operation 379 'zext' 'zext_ln885_23' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln885_25 = zext i16 %add_ln229_46"   --->   Operation 380 'zext' 'zext_ln885_25' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln885_27 = zext i16 %add_ln229_47"   --->   Operation 381 'zext' 'zext_ln885_27' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 382 [1/1] (0.78ns)   --->   "%add_ln885_28 = add i17 %zext_ln885_25, i17 %zext_ln885_21"   --->   Operation 382 'add' 'add_ln885_28' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 383 [1/1] (0.78ns)   --->   "%add_ln885_29 = add i17 %zext_ln885_27, i17 %zext_ln885_23"   --->   Operation 383 'add' 'add_ln885_29' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 384 [1/1] (0.00ns)   --->   "%tmp_28 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_28, i32 16"   --->   Operation 384 'bitselect' 'tmp_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln1691_28 = zext i1 %tmp_28"   --->   Operation 385 'zext' 'zext_ln1691_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 386 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_59 = add i16 %add_ln229_44, i16 %zext_ln1691_28"   --->   Operation 386 'add' 'add_ln229_59' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 387 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_48 = add i16 %add_ln229_59, i16 %add_ln229_46"   --->   Operation 387 'add' 'add_ln229_48' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln1691_29 = zext i16 %add_ln229_48"   --->   Operation 388 'zext' 'zext_ln1691_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_29 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_29, i32 16"   --->   Operation 389 'bitselect' 'tmp_29' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln1691_30 = zext i1 %tmp_29"   --->   Operation 390 'zext' 'zext_ln1691_30' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 391 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_60 = add i16 %add_ln229_45, i16 %zext_ln1691_30"   --->   Operation 391 'add' 'add_ln229_60' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 392 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_49 = add i16 %add_ln229_60, i16 %add_ln229_47"   --->   Operation 392 'add' 'add_ln229_49' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 393 [1/1] (0.00ns)   --->   "%zext_ln885_28 = zext i16 %add_ln229_49"   --->   Operation 393 'zext' 'zext_ln885_28' <Predicate = (tmp_i)> <Delay = 0.00>
ST_4 : Operation 394 [1/1] (0.78ns)   --->   "%add_ln885_30 = add i17 %zext_ln885_28, i17 %zext_ln1691_29"   --->   Operation 394 'add' 'add_ln885_30' <Predicate = (tmp_i)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_30 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln885_30, i32 16"   --->   Operation 395 'bitselect' 'tmp_30' <Predicate = (tmp_i)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 2.13>
ST_5 : Operation 396 [1/1] (0.00ns)   --->   "%zext_ln1691_31 = zext i1 %tmp_30"   --->   Operation 396 'zext' 'zext_ln1691_31' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 397 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln229_61 = add i16 %add_ln229_48, i16 %zext_ln1691_31"   --->   Operation 397 'add' 'add_ln229_61' <Predicate = (tmp_i)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 398 [1/1] (0.67ns) (root node of TernaryAdder)   --->   "%add_ln229_50 = add i16 %add_ln229_61, i16 %add_ln229_49"   --->   Operation 398 'add' 'add_ln229_50' <Predicate = (tmp_i)> <Delay = 0.67> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.33> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 399 [1/1] (0.29ns)   --->   "%r = xor i16 %add_ln229_50, i16 65535"   --->   Operation 399 'xor' 'r' <Predicate = (tmp_i)> <Delay = 0.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 400 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %checksumFifo, i16 %r" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 400 'write' 'write_ln173' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.34> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 16> <Depth = 16> <FIFO>
ST_5 : Operation 401 [1/1] (0.00ns)   --->   "%br_ln587 = br void %mac_finalize_ipv4_checksum<32>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:587]   --->   Operation 401 'br' 'br_ln587' <Predicate = (tmp_i)> <Delay = 0.00>
ST_5 : Operation 402 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 402 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.96ns
The critical path consists of the following:
	fifo read operation ('subSumFifo_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'subSumFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [15]  (1.17 ns)
	'add' operation ('add_ln885') [52]  (0.791 ns)

 <State 2>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln553_16', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553) [58]  (0 ns)
	'add' operation ('add_ln553', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:553) [59]  (0.838 ns)
	'add' operation ('add_ln885_16') [260]  (0.785 ns)
	'add' operation ('add_ln229_32') [264]  (0 ns)
	'add' operation ('add_ln229_33') [265]  (0.675 ns)

 <State 3>: 2.3ns
The critical path consists of the following:
	'add' operation ('add_ln563_4', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563) [266]  (0 ns)
	'add' operation ('add_ln563', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/mac_ip_encode/../ipv4/ipv4.hpp:563) [267]  (0.838 ns)
	'add' operation ('add_ln885_24') [350]  (0.785 ns)
	'add' operation ('add_ln229_55') [353]  (0 ns)
	'add' operation ('add_ln229_44') [354]  (0.675 ns)

 <State 4>: 2.25ns
The critical path consists of the following:
	'add' operation ('add_ln885_28') [380]  (0.785 ns)
	'add' operation ('add_ln229_59') [384]  (0 ns)
	'add' operation ('add_ln229_48') [385]  (0.675 ns)
	'add' operation ('add_ln885_30') [392]  (0.785 ns)

 <State 5>: 2.14ns
The critical path consists of the following:
	'add' operation ('add_ln229_61') [395]  (0 ns)
	'add' operation ('add_ln229_50') [396]  (0.675 ns)
	'xor' operation ('r') [397]  (0.293 ns)
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'checksumFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [398]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
