Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 05 14:56:23 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file DebUART_wrapper_timing_summary_routed.rpt -rpx DebUART_wrapper_timing_summary_routed.rpx
| Design       : DebUART_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DebUART_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 1747 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -19.603     -429.433                     22                 5066        0.030        0.000                      0                 5066        3.000        0.000                       0                  2050  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                                      ------------       ----------      --------------
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK    {0.000 16.666}     33.333          30.000          
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {0.000 16.666}     33.333          30.000          
clk                                                        {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0                             {0.000 5.000}      10.000          100.000         
sys_clk_pin                                                {0.000 5.000}      10.000          100.000         
  clk_out1_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         
  clkfbout_DebUART_clk_wiz_1_0_1                           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK         13.017        0.000                      0                  245        0.067        0.000                      0                  245       15.686        0.000                       0                   256  
DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       11.041        0.000                      0                   48        0.263        0.000                      0                   48       16.166        0.000                       0                    41  
clk                                                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0                                 -19.603     -429.433                     22                 4772        0.104        0.000                      0                 4772        3.750        0.000                       0                  1749  
  clkfbout_DebUART_clk_wiz_1_0                                                                                                                                                                               7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                                                  3.000        0.000                       0                     1  
  clk_out1_DebUART_clk_wiz_1_0_1                               -19.602     -429.414                     22                 4772        0.104        0.000                      0                 4772        3.750        0.000                       0                  1749  
  clkfbout_DebUART_clk_wiz_1_0_1                                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                      To Clock                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                      --------                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_DebUART_clk_wiz_1_0_1  clk_out1_DebUART_clk_wiz_1_0        -19.603     -429.433                     22                 4772        0.030        0.000                      0                 4772  
clk_out1_DebUART_clk_wiz_1_0    clk_out1_DebUART_clk_wiz_1_0_1      -19.603     -429.433                     22                 4772        0.030        0.000                      0                 4772  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                 From Clock                                                 To Clock                                                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                 ----------                                                 --------                                                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                          DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE       14.406        0.000                      0                    1       17.332        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       13.017ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.686ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             13.017ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.610ns  (logic 0.707ns (19.583%)  route 2.903ns (80.417%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.918    23.807    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y58         LUT4 (Prop_lut4_I0_O)        0.124    23.931 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[6]_i_1/O
                         net (fo=1, routed)           0.000    23.931    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[6]
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X64Y58         FDCE (Setup_fdce_C_D)        0.031    36.948    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[6]
  -------------------------------------------------------------------
                         required time                         36.948    
                         arrival time                         -23.931    
  -------------------------------------------------------------------
                         slack                                 13.017    

Slack (MET) :             13.033ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.638ns  (logic 0.735ns (20.202%)  route 2.903ns (79.798%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.918    23.807    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y58         LUT5 (Prop_lut5_I0_O)        0.152    23.959 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[7]_i_1/O
                         net (fo=1, routed)           0.000    23.959    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[7]
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X64Y58         FDCE (Setup_fdce_C_D)        0.075    36.992    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[7]
  -------------------------------------------------------------------
                         required time                         36.992    
                         arrival time                         -23.959    
  -------------------------------------------------------------------
                         slack                                 13.033    

Slack (MET) :             13.140ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.485ns  (logic 0.707ns (20.289%)  route 2.778ns (79.711%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.792    23.682    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y58         LUT2 (Prop_lut2_I0_O)        0.124    23.806 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[0]_i_1/O
                         net (fo=1, routed)           0.000    23.806    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[0]
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X64Y58         FDCE (Setup_fdce_C_D)        0.029    36.946    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -23.806    
  -------------------------------------------------------------------
                         slack                                 13.140    

Slack (MET) :             13.158ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.513ns  (logic 0.735ns (20.924%)  route 2.778ns (79.076%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.261ns = ( 36.594 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.792    23.682    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X64Y58         LUT3 (Prop_lut3_I0_O)        0.152    23.834 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[5]_i_1/O
                         net (fo=1, routed)           0.000    23.834    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[5]
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.508    36.594    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y58         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]/C
                         clock pessimism              0.359    36.953    
                         clock uncertainty           -0.035    36.917    
    SLICE_X64Y58         FDCE (Setup_fdce_C_D)        0.075    36.992    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[5]
  -------------------------------------------------------------------
                         required time                         36.992    
                         arrival time                         -23.834    
  -------------------------------------------------------------------
                         slack                                 13.158    

Slack (MET) :             13.266ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.704ns (22.422%)  route 2.436ns (77.578%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.255ns = ( 19.921 - 16.667 ) 
    Source Clock Delay      (SCD):    3.654ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935     1.935    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.031 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.622     3.654    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X69Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y67         FDCE (Prop_fdce_C_Q)         0.456     4.110 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/tdi_shifter_reg[0]/Q
                         net (fo=6, routed)           1.044     5.154    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/tdi_shifter_reg[0][7]
    SLICE_X68Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.278 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2/O
                         net (fo=1, routed)           0.872     6.149    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_2_n_0
    SLICE_X69Y67         LUT5 (Prop_lut5_I0_O)        0.124     6.273 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native_i_1/O
                         net (fo=1, routed)           0.520     6.793    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/CE
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    18.328    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    18.419 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.502    19.921    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
                         clock pessimism              0.376    20.297    
                         clock uncertainty           -0.035    20.262    
    SLICE_X68Y66         FDRE (Setup_fdre_C_CE)      -0.202    20.060    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native
  -------------------------------------------------------------------
                         required time                         20.060    
                         arrival time                          -6.793    
  -------------------------------------------------------------------
                         slack                                 13.266    

Slack (MET) :             13.298ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.327ns  (logic 0.707ns (21.251%)  route 2.620ns (78.749%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.635    23.524    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X63Y60         LUT6 (Prop_lut6_I0_O)        0.124    23.648 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[4]_i_1/O
                         net (fo=1, routed)           0.000    23.648    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[4]
    SLICE_X63Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.506    36.592    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X63Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]/C
                         clock pessimism              0.359    36.951    
                         clock uncertainty           -0.035    36.915    
    SLICE_X63Y60         FDCE (Setup_fdce_C_D)        0.031    36.946    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[4]
  -------------------------------------------------------------------
                         required time                         36.946    
                         arrival time                         -23.648    
  -------------------------------------------------------------------
                         slack                                 13.298    

Slack (MET) :             13.367ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.306ns  (logic 0.707ns (21.384%)  route 2.599ns (78.616%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.614    23.503    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y60         LUT4 (Prop_lut4_I0_O)        0.124    23.627 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[2]_i_1/O
                         net (fo=1, routed)           0.000    23.627    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[2]
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.506    36.592    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
                         clock pessimism              0.359    36.951    
                         clock uncertainty           -0.035    36.915    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.079    36.994    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]
  -------------------------------------------------------------------
                         required time                         36.994    
                         arrival time                         -23.627    
  -------------------------------------------------------------------
                         slack                                 13.367    

Slack (MET) :             13.377ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.335ns  (logic 0.736ns (22.067%)  route 2.599ns (77.933%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.614    23.503    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y60         LUT5 (Prop_lut5_I0_O)        0.153    23.656 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[3]_i_1/O
                         net (fo=1, routed)           0.000    23.656    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[3]
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.506    36.592    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
                         clock pessimism              0.359    36.951    
                         clock uncertainty           -0.035    36.915    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.118    37.033    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]
  -------------------------------------------------------------------
                         required time                         37.033    
                         arrival time                         -23.656    
  -------------------------------------------------------------------
                         slack                                 13.377    

Slack (MET) :             13.479ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        3.206ns  (logic 0.733ns (22.864%)  route 2.473ns (77.136%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.259ns = ( 36.592 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          1.488    23.377    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Shift
    SLICE_X62Y60         LUT3 (Prop_lut3_I0_O)        0.150    23.527 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count[1]_i_1/O
                         net (fo=1, routed)           0.000    23.527    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in[1]
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.506    36.592    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X62Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
                         clock pessimism              0.359    36.951    
                         clock uncertainty           -0.035    36.915    
    SLICE_X62Y60         FDCE (Setup_fdce_C_D)        0.091    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]
  -------------------------------------------------------------------
                         required time                         37.006    
                         arrival time                         -23.527    
  -------------------------------------------------------------------
                         slack                                 13.479    

Slack (MET) :             13.991ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C
                            (falling edge-triggered cell FDRE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall@16.667ns)
  Data Path Delay:        2.481ns  (logic 0.583ns (23.499%)  route 1.898ns (76.500%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.675 - 33.333 ) 
    Source Clock Delay      (SCD):    3.655ns = ( 20.321 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.359ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.935    18.602    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    18.698 f  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.623    20.321    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X68Y66         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y66         FDRE (Prop_fdre_C_Q)         0.459    20.780 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/SYNC_FDRE/Using_FPGA.Native/Q
                         net (fo=5, routed)           0.985    21.765    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/sync
    SLICE_X66Y66         LUT6 (Prop_lut6_I4_O)        0.124    21.889 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Shift_31_INST_0/O
                         net (fo=16, routed)          0.913    22.802    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/E[0]
    SLICE_X77Y63         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           1.661    34.994    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    35.085 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         1.589    36.675    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X77Y63         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]/C
                         clock pessimism              0.359    37.034    
                         clock uncertainty           -0.035    36.998    
    SLICE_X77Y63         FDCE (Setup_fdce_C_CE)      -0.205    36.793    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.fifo_Din_reg[1]
  -------------------------------------------------------------------
                         required time                         36.793    
                         arrival time                         -22.802    
  -------------------------------------------------------------------
                         slack                                 13.991    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
                            (rising edge-triggered cell SRL16E clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.750ns
    Source Clock Delay      (SCD):    1.358ns
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.556     1.358    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X63Y72         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDPE (Prop_fdpe_C_Q)         0.141     1.499 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[30]/Q
                         net (fo=1, routed)           0.056     1.555    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[30]
    SLICE_X62Y72         SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.824     1.750    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X62Y72         SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
                         clock pessimism             -0.379     1.371    
    SLICE_X62Y72         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.488    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0
  -------------------------------------------------------------------
                         required time                         -1.488    
                         arrival time                           1.555    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.141ns (27.916%)  route 0.364ns (72.084%))
  Logic Levels:           0  
  Clock Path Skew:        0.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.831ns
    Source Clock Delay      (SCD):    1.366ns
    Clock Pessimism Removal (CPR):    0.129ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.564     1.366    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y56         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y56         FDCE (Prop_fdce_C_Q)         0.141     1.507 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[28]/Q
                         net (fo=3, routed)           0.364     1.871    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[4]
    SLICE_X59Y45         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.905     1.831    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X59Y45         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]/C
                         clock pessimism             -0.129     1.702    
    SLICE_X59Y45         FDCE (Hold_fdce_C_D)         0.072     1.774    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.774    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.559     1.361    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[26]/Q
                         net (fo=1, routed)           0.056     1.558    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[26]
    SLICE_X61Y66         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.828     1.754    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y66         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                         clock pessimism             -0.393     1.361    
    SLICE_X61Y66         FDPE (Hold_fdpe_C_D)         0.075     1.436    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.436    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.164ns (71.855%)  route 0.064ns (28.145%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.830ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.385ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.629     1.431    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X60Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y41         FDCE (Prop_fdce_C_Q)         0.164     1.595 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[21]/Q
                         net (fo=2, routed)           0.064     1.660    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[11]
    SLICE_X61Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.904     1.830    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X61Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]/C
                         clock pessimism             -0.385     1.444    
    SLICE_X61Y41         FDCE (Hold_fdce_C_D)         0.047     1.491    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.660    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
                            (rising edge-triggered cell FDPE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
                            (rising edge-triggered cell SRL16E clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.754ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.559     1.361    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X61Y66         FDPE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y66         FDPE (Prop_fdpe_C_Q)         0.128     1.489 r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[25]/Q
                         net (fo=1, routed)           0.117     1.605    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg_n_0_[25]
    SLICE_X60Y66         SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.828     1.754    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]_0
    SLICE_X60Y66         SRL16E                                       r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
                         clock pessimism             -0.380     1.374    
    SLICE_X60Y66         SRL16E (Hold_srl16e_CLK_D)
                                                      0.063     1.437    DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.605    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.755ns
    Source Clock Delay      (SCD):    1.361ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.559     1.361    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X65Y68         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDCE (Prop_fdce_C_Q)         0.141     1.502 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[5]/Q
                         net (fo=7, routed)           0.091     1.592    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[4]_0[0]
    SLICE_X64Y68         LUT6 (Prop_lut6_I2_O)        0.045     1.637 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count[1]__0_i_1/O
                         net (fo=1, routed)           0.000     1.637    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0[4]
    SLICE_X64Y68         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.829     1.755    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X64Y68         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0/C
                         clock pessimism             -0.381     1.374    
    SLICE_X64Y68         FDCE (Hold_fdce_C_D)         0.092     1.466    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.count_reg[1]__0
  -------------------------------------------------------------------
                         required time                         -1.466    
                         arrival time                           1.637    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.386ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.631     1.433    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[12]/Q
                         net (fo=2, routed)           0.116     1.690    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[20]
    SLICE_X65Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.907     1.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X65Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]/C
                         clock pessimism             -0.386     1.446    
    SLICE_X65Y41         FDCE (Hold_fdce_C_D)         0.070     1.516    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.New_Instr_Reg_TCK_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.516    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.863%)  route 0.125ns (40.137%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.760ns
    Source Clock Delay      (SCD):    1.365ns
    Clock Pessimism Removal (CPR):    0.382ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.563     1.365    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X67Y62         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y62         FDCE (Prop_fdce_C_Q)         0.141     1.506 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[2]/Q
                         net (fo=7, routed)           0.125     1.630    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/A2
    SLICE_X66Y62         LUT6 (Prop_lut6_I3_O)        0.045     1.675 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count[4]_i_1/O
                         net (fo=1, routed)           0.000     1.675    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_0_in__0__0[4]
    SLICE_X66Y62         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.834     1.760    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X66Y62         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]/C
                         clock pessimism             -0.382     1.378    
    SLICE_X66Y62         FDCE (Hold_fdce_C_D)         0.120     1.498    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/shift_Count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.427%)  route 0.132ns (41.573%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.758ns
    Source Clock Delay      (SCD):    1.364ns
    Clock Pessimism Removal (CPR):    0.381ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.562     1.364    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X63Y64         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y64         FDCE (Prop_fdce_C_Q)         0.141     1.505 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[0]/Q
                         net (fo=8, routed)           0.132     1.637    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status_reg[10][0]
    SLICE_X62Y64         LUT6 (Prop_lut6_I2_O)        0.045     1.682 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_Serial_Unified_Completion.completion_status[2]_i_1/O
                         net (fo=1, routed)           0.000     1.682    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/p_1_in[2]
    SLICE_X62Y64         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.832     1.758    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[0]
    SLICE_X62Y64         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]/C
                         clock pessimism             -0.381     1.377    
    SLICE_X62Y64         FDCE (Hold_fdce_C_D)         0.120     1.497    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_Serial_Unified_Completion.completion_status_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.497    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (52.929%)  route 0.125ns (47.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.833ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.776     0.776    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.802 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.631     1.433    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDCE (Prop_fdce_C_Q)         0.141     1.574 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[10]/Q
                         net (fo=2, routed)           0.125     1.700    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/p_0_in__0[22]
    SLICE_X64Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
                         net (fo=1, routed)           0.897     0.897    DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/drck_i
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.926 r  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/O
                         net (fo=255, routed)         0.907     1.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Clk
    SLICE_X64Y41         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]/C
                         clock pessimism             -0.399     1.433    
    SLICE_X64Y41         FDCE (Hold_fdce_C_D)         0.078     1.511    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_datain_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.700    
  -------------------------------------------------------------------
                         slack                                  0.188    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I       n/a            2.155         33.333      31.178     BUFGCTRL_X0Y0  DebUART_i/mdm_1/U0/No_Dbg_Reg_Access.BUFG_DRCK/Using_FPGA.Native/I
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X60Y70   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.TDI_Shifter_reg[3]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X63Y57   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.instr_read_reg_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X64Y58   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[0]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y60   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[1]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y60   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[2]/C
Min Period        n/a     FDCE/C       n/a            1.000         33.333      32.333     SLICE_X62Y60   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.shift_count_reg[3]/C
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y47   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[3].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y49   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[4].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y50   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y52   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y52   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y58   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_1/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y58   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_ID_SRL16E.SRL16E_ID_2/Use_unisim.MB_SRL16E_I1/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y66   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y72   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y66   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X70Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[1].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y46   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[2].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y50   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[5].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X70Y52   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[6].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRLC16E/CLK  n/a            0.980         16.666      15.686     SLICE_X66Y52   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[7].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y66   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[12]_srl13_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X62Y72   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[28]_srl2_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_0/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         16.666      15.686     SLICE_X60Y66   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.Config_Reg_reg[5]_srl4_MDM_Core_I1_Use_BSCAN.Config_Reg_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK   n/a            0.980         16.667      15.686     SLICE_X70Y45   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Using_PC_Breakpoints.All_PC_Brks[0].Serial_Interface_1.address_hit_I/Compare[0].SRLC16E_I/Use_unisim.MB_SRL16CE_I1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       11.041ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       16.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             11.041ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.442ns  (logic 1.132ns (20.803%)  route 4.310ns (79.197%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.294    26.058    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.672    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y48         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg/C
                         clock pessimism              0.334    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X59Y48         FDCE (Setup_fdce_C_CE)      -0.205    37.099    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.continue_from_brk_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                         -26.058    
  -------------------------------------------------------------------
                         slack                                 11.041    

Slack (MET) :             11.055ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.427ns  (logic 1.132ns (20.857%)  route 4.295ns (79.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.280    26.044    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.672    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]/C
                         clock pessimism              0.334    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X59Y47         FDCE (Setup_fdce_C_CE)      -0.205    37.099    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                         -26.044    
  -------------------------------------------------------------------
                         slack                                 11.055    

Slack (MET) :             11.055ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.427ns  (logic 1.132ns (20.857%)  route 4.295ns (79.143%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.280    26.044    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X59Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.672    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X59Y47         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]/C
                         clock pessimism              0.334    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X59Y47         FDCE (Setup_fdce_C_CE)      -0.205    37.099    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         37.099    
                         arrival time                         -26.044    
  -------------------------------------------------------------------
                         slack                                 11.055    

Slack (MET) :             11.165ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.313ns  (logic 1.132ns (21.305%)  route 4.181ns (78.695%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.669ns = ( 37.002 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.166    25.930    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X57Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.668    37.002    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X57Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
                         clock pessimism              0.334    37.336    
                         clock uncertainty           -0.035    37.300    
    SLICE_X57Y49         FDCE (Setup_fdce_C_CE)      -0.205    37.095    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.095    
                         arrival time                         -25.930    
  -------------------------------------------------------------------
                         slack                                 11.165    

Slack (MET) :             11.180ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.241ns  (logic 1.132ns (21.598%)  route 4.109ns (78.402%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 36.836 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           1.093    25.858    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X56Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.502    36.836    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X56Y55         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
                         clock pessimism              0.406    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X56Y55         FDCE (Setup_fdce_C_CE)      -0.169    37.038    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.038    
                         arrival time                         -25.858    
  -------------------------------------------------------------------
                         slack                                 11.180    

Slack (MET) :             11.373ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.146ns  (logic 1.132ns (21.999%)  route 4.014ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.998    25.762    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.672    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]/C
                         clock pessimism              0.334    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X58Y49         FDCE (Setup_fdce_C_CE)      -0.169    37.135    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         37.135    
                         arrival time                         -25.762    
  -------------------------------------------------------------------
                         slack                                 11.373    

Slack (MET) :             11.373ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        5.146ns  (logic 1.132ns (21.999%)  route 4.014ns (78.001%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.673ns = ( 37.006 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.334ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.998    25.762    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.672    37.006    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y49         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]/C
                         clock pessimism              0.334    37.340    
                         clock uncertainty           -0.035    37.304    
    SLICE_X58Y49         FDCE (Setup_fdce_C_CE)      -0.169    37.135    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.control_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         37.135    
                         arrival time                         -25.762    
  -------------------------------------------------------------------
                         slack                                 11.373    

Slack (MET) :             11.494ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.931ns  (logic 1.132ns (22.955%)  route 3.799ns (77.045%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.507ns = ( 36.840 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.020    24.640    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I2_O)        0.124    24.764 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_1/O
                         net (fo=8, routed)           0.784    25.548    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Control_Reg_En
    SLICE_X58Y56         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.506    36.840    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X58Y56         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg/C
                         clock pessimism              0.406    37.246    
                         clock uncertainty           -0.035    37.211    
    SLICE_X58Y56         FDCE (Setup_fdce_C_CE)      -0.169    37.042    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.force_stop_TClk_reg
  -------------------------------------------------------------------
                         required time                         37.042    
                         arrival time                         -25.548    
  -------------------------------------------------------------------
                         slack                                 11.494    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.856ns  (logic 1.132ns (23.313%)  route 3.724ns (76.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.173    24.793    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.917 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.555    25.472    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X61Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]/C
                         clock pessimism              0.406    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.205    37.004    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -25.472    
  -------------------------------------------------------------------
                         slack                                 11.532    

Slack (MET) :             11.532ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        4.856ns  (logic 1.132ns (23.313%)  route 3.724ns (76.687%))
  Logic Levels:           3  (LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.950ns = ( 20.617 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.623    20.617    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y66         FDCE (Prop_fdce_C_Q)         0.524    21.141 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/Q
                         net (fo=8, routed)           0.845    21.986    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Q[4]
    SLICE_X65Y65         LUT3 (Prop_lut3_I2_O)        0.152    22.138 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Dbg_Reg_En_0[3]_INST_0/O
                         net (fo=3, routed)           1.151    23.289    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Reg_En[3]
    SLICE_X64Y64         LUT4 (Prop_lut4_I0_O)        0.332    23.621 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.dbg_wakeup_i_i_3/O
                         net (fo=6, routed)           1.173    24.793    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.Instr_Insert_Reg_En_1_reg_0
    SLICE_X62Y61         LUT5 (Prop_lut5_I0_O)        0.124    24.917 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg[0]_i_1/O
                         net (fo=2, routed)           0.555    25.472    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Command_Reg_En
    SLICE_X61Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.838    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Dbg_Update
    SLICE_X61Y60         FDCE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]/C
                         clock pessimism              0.406    37.244    
                         clock uncertainty           -0.035    37.209    
    SLICE_X61Y60         FDCE (Setup_fdce_C_CE)      -0.205    37.004    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.command_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         37.004    
                         arrival time                         -25.472    
  -------------------------------------------------------------------
                         slack                                 11.532    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.480    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X67Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y66         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/Q
                         net (fo=2, routed)           0.168     1.790    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/in0
    SLICE_X67Y66         LUT4 (Prop_lut4_I3_O)        0.045     1.835 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Use_UART.tx_buffered_i_1/O
                         net (fo=1, routed)           0.000     1.835    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_37
    SLICE_X67Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.895    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X67Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg/C
                         clock pessimism             -0.415     1.480    
    SLICE_X67Y66         FDCE (Hold_fdce_C_D)         0.091     1.571    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.tx_buffered_reg
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894     0.894    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.920 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.561     1.480    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDCE (Prop_fdce_C_Q)         0.141     1.621 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/Q
                         net (fo=2, routed)           0.231     1.853    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl
    SLICE_X65Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.898 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/completion_ctrl[0]_i_1/O
                         net (fo=1, routed)           0.000     1.898    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I_n_35
    SLICE_X65Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831     1.895    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X65Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]/C
                         clock pessimism             -0.415     1.480    
    SLICE_X65Y66         FDCE (Hold_fdce_C_D)         0.092     1.572    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/completion_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.285%)  route 0.461ns (70.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 18.561 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.069    18.794    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.561    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.182    
    SLICE_X64Y67         FDCE (Hold_fdce_C_CE)       -0.032    18.150    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]
  -------------------------------------------------------------------
                         required time                        -18.150    
                         arrival time                          18.794    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.285%)  route 0.461ns (70.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 18.561 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.069    18.794    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.561    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.182    
    SLICE_X64Y67         FDCE (Hold_fdce_C_CE)       -0.032    18.150    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[5]
  -------------------------------------------------------------------
                         required time                        -18.150    
                         arrival time                          18.794    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.285%)  route 0.461ns (70.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 18.561 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.069    18.794    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.561    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.182    
    SLICE_X64Y67         FDCE (Hold_fdce_C_CE)       -0.032    18.150    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[6]
  -------------------------------------------------------------------
                         required time                        -18.150    
                         arrival time                          18.794    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.644ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.652ns  (logic 0.191ns (29.285%)  route 0.461ns (70.715%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.894ns = ( 18.561 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.069    18.794    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.830    18.561    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X64Y67         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.182    
    SLICE_X64Y67         FDCE (Hold_fdce_C_CE)       -0.032    18.150    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[7]
  -------------------------------------------------------------------
                         required time                        -18.150    
                         arrival time                          18.794    
  -------------------------------------------------------------------
                         slack                                  0.644    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.191ns (27.078%)  route 0.514ns (72.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.847    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.562    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.183    
    SLICE_X66Y66         FDCE (Hold_fdce_C_CE)       -0.012    18.171    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[1]
  -------------------------------------------------------------------
                         required time                        -18.171    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.191ns (27.078%)  route 0.514ns (72.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.847    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.562    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.183    
    SLICE_X66Y66         FDCE (Hold_fdce_C_CE)       -0.012    18.171    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[2]
  -------------------------------------------------------------------
                         required time                        -18.171    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.191ns (27.078%)  route 0.514ns (72.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.847    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.562    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.183    
    SLICE_X66Y66         FDCE (Hold_fdce_C_CE)       -0.012    18.171    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[3]
  -------------------------------------------------------------------
                         required time                        -18.171    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.676    

Slack (MET) :             0.676ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.705ns  (logic 0.191ns (27.078%)  route 0.514ns (72.922%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.895ns = ( 18.562 - 16.667 ) 
    Source Clock Delay      (SCD):    1.475ns = ( 18.142 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.379ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.556    18.142    DebUART_i/mdm_1/U0/MDM_Core_I1/CLK
    SLICE_X61Y69         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDCE (Prop_fdce_C_Q)         0.146    18.288 f  DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/Q
                         net (fo=6, routed)           0.393    18.680    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_BSCAN.PORT_Selector_reg[3][2]
    SLICE_X64Y67         LUT5 (Prop_lut5_I4_O)        0.045    18.725 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1/O
                         net (fo=9, routed)           0.122    18.847    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command[0]_i_1_n_0
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036    17.702    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    17.731 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.831    18.562    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y66         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]/C  (IS_INVERTED)
                         clock pessimism             -0.379    18.183    
    SLICE_X66Y66         FDCE (Hold_fdce_C_CE)       -0.012    18.171    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[4]
  -------------------------------------------------------------------
                         required time                        -18.171    
                         arrival time                          18.847    
  -------------------------------------------------------------------
                         slack                                  0.676    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
Waveform(ns):       { 0.000 16.667 }
Period(ns):         33.333
Sources:            { DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         33.333      31.178     BUFGCTRL_X0Y1  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X56Y55   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.normal_stop_TClk_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         33.333      32.333     SLICE_X57Y49   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y49   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X70Y67   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X61Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X60Y69   DebUART_i/mdm_1/U0/MDM_Core_I1/Use_BSCAN.PORT_Selector_1_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X57Y49   DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Serial_Dbg_Intf.single_Step_TClk_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X66Y65   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         16.666      16.166     SLICE_X64Y67   DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/command_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :           22  Failing Endpoints,  Worst Slack      -19.603ns,  Total Violation     -429.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.603ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.474ns  (logic 12.044ns (40.863%)  route 17.430ns (59.137%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.892    27.324    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.310    27.634 r  DebUART_i/sort_0/dataOut[96]_INST_0/O
                         net (fo=1, routed)           0.641    28.275    DebUART_i/SliceMemory_0/U0/dataIn[96]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.399 r  DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3/O
                         net (fo=1, routed)           0.000    28.399    DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3_n_0
    SLICE_X63Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.512     8.492    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.064     9.041    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.603    

Slack (VIOLATED) :        -19.601ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.044ns (40.999%)  route 17.332ns (59.001%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.304    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y105        LUT3 (Prop_lut3_I1_O)        0.310    27.614 r  DebUART_i/sort_0/dataOut[94]_INST_0/O
                         net (fo=1, routed)           0.563    28.177    DebUART_i/SliceMemory_0/U0/dataIn[94]
    SLICE_X65Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.301 r  DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3/O
                         net (fo=1, routed)           0.000    28.301    DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.245    28.546 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    28.546    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.546    
  -------------------------------------------------------------------
                         slack                                -19.601    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.374ns  (logic 12.011ns (40.890%)  route 17.363ns (59.110%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.919    27.351    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X67Y105        LUT5 (Prop_lut5_I3_O)        0.310    27.661 r  DebUART_i/sort_0/dataOut[79]_INST_0/O
                         net (fo=1, routed)           0.547    28.208    DebUART_i/SliceMemory_0/U0/dataIn[79]
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124    28.332 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.332    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X69Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.544 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.544    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.544    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.595ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.464ns  (logic 11.862ns (40.259%)  route 17.602ns (59.741%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.412    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.313    27.725 r  DebUART_i/sort_0/dataOut[47]_INST_0/O
                         net (fo=1, routed)           0.573    28.298    DebUART_i/SliceMemory_0/U0/dataIn[47]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.422 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2/O
                         net (fo=1, routed)           0.000    28.422    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2_n_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    28.634 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.634    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                -19.595    

Slack (VIOLATED) :        -19.587ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.411ns  (logic 11.891ns (40.431%)  route 17.520ns (59.569%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.689    27.228    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y101        LUT3 (Prop_lut3_I1_O)        0.313    27.541 r  DebUART_i/sort_0/dataOut[38]_INST_0/O
                         net (fo=1, routed)           0.675    28.216    DebUART_i/SliceMemory_0/U0/dataIn[38]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    28.340 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2/O
                         net (fo=1, routed)           0.000    28.340    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    28.581 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.581    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.113     8.994    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                         -28.581    
  -------------------------------------------------------------------
                         slack                                -19.587    

Slack (VIOLATED) :        -19.579ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.355ns  (logic 11.862ns (40.409%)  route 17.493ns (59.591%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.698    27.237    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X65Y102        LUT3 (Prop_lut3_I1_O)        0.313    27.550 r  DebUART_i/sort_0/dataOut[65]_INST_0/O
                         net (fo=1, routed)           0.639    28.189    DebUART_i/SliceMemory_0/U0/dataIn[65]
    SLICE_X65Y101        LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X65Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    28.525 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.525    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.497     8.476    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.480     8.957    
                         clock uncertainty           -0.074     8.882    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.525    
  -------------------------------------------------------------------
                         slack                                -19.579    

Slack (VIOLATED) :        -19.570ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.345ns  (logic 11.892ns (40.524%)  route 17.453ns (59.476%))
  Logic Levels:           44  (CARRY4=22 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.810    18.468    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X72Y90         LUT3 (Prop_lut3_I1_O)        0.308    18.776 r  DebUART_i/sort_0/dataOut[149]_INST_0_i_5/O
                         net (fo=6, routed)           0.459    19.235    DebUART_i/sort_0/dataOut[149]_INST_0_i_5_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.332    19.567 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_8/O
                         net (fo=1, routed)           0.551    20.118    DebUART_i/sort_0/dataOut[58]_INST_0_i_8_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    20.658 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         0.792    21.450    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X70Y95         LUT5 (Prop_lut5_I4_O)        0.313    21.763 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_129/O
                         net (fo=2, routed)           0.562    22.325    DebUART_i/sort_0/dataOut[153]_INST_0_i_129_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.124    22.449 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_67/O
                         net (fo=1, routed)           0.472    22.921    DebUART_i/sort_0/dataOut[153]_INST_0_i_67_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.441 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.789    24.231    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X71Y98         LUT5 (Prop_lut5_I1_O)        0.313    24.544 f  DebUART_i/sort_0/dataOut[134]_INST_0_i_3/O
                         net (fo=4, routed)           0.377    24.921    DebUART_i/sort_0/dataOut[134]_INST_0_i_3_n_0
    SLICE_X70Y98         LUT6 (Prop_lut6_I5_O)        0.124    25.045 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_133/O
                         net (fo=1, routed)           0.463    25.508    DebUART_i/sort_0/dataOut[153]_INST_0_i_133_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.015 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.015    DebUART_i/sort_0/dataOut[153]_INST_0_i_72_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.129 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.129    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.357 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.776    27.133    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X68Y103        LUT3 (Prop_lut3_I1_O)        0.313    27.446 r  DebUART_i/sort_0/dataOut[133]_INST_0/O
                         net (fo=1, routed)           0.728    28.175    DebUART_i/SliceMemory_0/U0/dataIn[133]
    SLICE_X68Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.299 r  DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3/O
                         net (fo=1, routed)           0.000    28.299    DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3_n_0
    SLICE_X68Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    28.516 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    28.516    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X68Y106        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.570    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.037ns (41.027%)  route 17.302ns (58.973%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.828    27.260    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.310    27.570 r  DebUART_i/sort_0/dataOut[84]_INST_0/O
                         net (fo=1, routed)           0.577    28.147    DebUART_i/SliceMemory_0/U0/dataIn[84]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124    28.271 r  DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2/O
                         net (fo=1, routed)           0.000    28.271    DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2_n_0
    SLICE_X63Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.011ns (40.939%)  route 17.328ns (59.061%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.868    27.299    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y103        LUT3 (Prop_lut3_I1_O)        0.310    27.609 r  DebUART_i/sort_0/dataOut[68]_INST_0/O
                         net (fo=1, routed)           0.564    28.173    DebUART_i/SliceMemory_0/U0/dataIn[68]
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.297 r  DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2/O
                         net (fo=1, routed)           0.000    28.297    DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.561ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.431ns  (logic 12.037ns (40.899%)  route 17.394ns (59.101%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.914    27.345    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.310    27.655 r  DebUART_i/sort_0/dataOut[73]_INST_0/O
                         net (fo=1, routed)           0.584    28.239    DebUART_i/SliceMemory_0/U0/dataIn[73]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.363 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.363    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X63Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    28.601 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.601    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.601    
  -------------------------------------------------------------------
                         slack                                -19.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.596    -0.568    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X77Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.052    -0.375    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.330 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.869    -0.804    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X76Y59         FDRE (Hold_fdre_C_D)         0.121    -0.434    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X80Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.121    -0.429    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.121    -0.429    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.588    -0.576    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y68         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.226    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.897    -0.776    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.523    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.340    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.564    -0.600    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.835    -0.838    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.075    -0.525    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.587    -0.577    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.380    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.857    -0.816    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.577    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.075    -0.502    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.567    -0.597    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.080    -0.376    DebUART_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  DebUART_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DebUART_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.838    -0.835    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.453    DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.569    -0.595    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/Q
                         net (fo=1, routed)           0.087    -0.367    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_brki_hit
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/C
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.085    -0.497    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.634    -0.530    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y44         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.124    -0.265    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.910    -0.763    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X70Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.399    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.053    -0.380    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X73Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DebUART_i/axi_gpio_0/U0/GPIO_DBus[2]
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.092    -0.469    DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0
  To Clock:  clkfbout_DebUART_clk_wiz_1_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :           22  Failing Endpoints,  Worst Slack      -19.602ns,  Total Violation     -429.414ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.602ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.474ns  (logic 12.044ns (40.863%)  route 17.430ns (59.137%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.892    27.324    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.310    27.634 r  DebUART_i/sort_0/dataOut[96]_INST_0/O
                         net (fo=1, routed)           0.641    28.275    DebUART_i/SliceMemory_0/U0/dataIn[96]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.399 r  DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3/O
                         net (fo=1, routed)           0.000    28.399    DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3_n_0
    SLICE_X63Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.512     8.492    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.978    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.064     9.042    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.042    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.602    

Slack (VIOLATED) :        -19.600ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.044ns (40.999%)  route 17.332ns (59.001%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.304    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y105        LUT3 (Prop_lut3_I1_O)        0.310    27.614 r  DebUART_i/sort_0/dataOut[94]_INST_0/O
                         net (fo=1, routed)           0.563    28.177    DebUART_i/SliceMemory_0/U0/dataIn[94]
    SLICE_X65Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.301 r  DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3/O
                         net (fo=1, routed)           0.000    28.301    DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.245    28.546 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    28.546    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.546    
  -------------------------------------------------------------------
                         slack                                -19.600    

Slack (VIOLATED) :        -19.598ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.374ns  (logic 12.011ns (40.890%)  route 17.363ns (59.110%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.919    27.351    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X67Y105        LUT5 (Prop_lut5_I3_O)        0.310    27.661 r  DebUART_i/sort_0/dataOut[79]_INST_0/O
                         net (fo=1, routed)           0.547    28.208    DebUART_i/SliceMemory_0/U0/dataIn[79]
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124    28.332 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.332    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X69Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.544 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.544    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.544    
  -------------------------------------------------------------------
                         slack                                -19.598    

Slack (VIOLATED) :        -19.594ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.464ns  (logic 11.862ns (40.259%)  route 17.602ns (59.741%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.412    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.313    27.725 r  DebUART_i/sort_0/dataOut[47]_INST_0/O
                         net (fo=1, routed)           0.573    28.298    DebUART_i/SliceMemory_0/U0/dataIn[47]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.422 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2/O
                         net (fo=1, routed)           0.000    28.422    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2_n_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    28.634 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.634    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.977    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.064     9.041    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                -19.594    

Slack (VIOLATED) :        -19.586ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.411ns  (logic 11.891ns (40.431%)  route 17.520ns (59.569%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.689    27.228    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y101        LUT3 (Prop_lut3_I1_O)        0.313    27.541 r  DebUART_i/sort_0/dataOut[38]_INST_0/O
                         net (fo=1, routed)           0.675    28.216    DebUART_i/SliceMemory_0/U0/dataIn[38]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    28.340 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2/O
                         net (fo=1, routed)           0.000    28.340    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    28.581 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.581    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.113     8.995    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.995    
                         arrival time                         -28.581    
  -------------------------------------------------------------------
                         slack                                -19.586    

Slack (VIOLATED) :        -19.578ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.355ns  (logic 11.862ns (40.409%)  route 17.493ns (59.591%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.698    27.237    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X65Y102        LUT3 (Prop_lut3_I1_O)        0.313    27.550 r  DebUART_i/sort_0/dataOut[65]_INST_0/O
                         net (fo=1, routed)           0.639    28.189    DebUART_i/SliceMemory_0/U0/dataIn[65]
    SLICE_X65Y101        LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X65Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    28.525 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.525    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.497     8.476    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.480     8.957    
                         clock uncertainty           -0.074     8.883    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)        0.064     8.947    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          8.947    
                         arrival time                         -28.525    
  -------------------------------------------------------------------
                         slack                                -19.578    

Slack (VIOLATED) :        -19.570ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.345ns  (logic 11.892ns (40.524%)  route 17.453ns (59.476%))
  Logic Levels:           44  (CARRY4=22 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.810    18.468    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X72Y90         LUT3 (Prop_lut3_I1_O)        0.308    18.776 r  DebUART_i/sort_0/dataOut[149]_INST_0_i_5/O
                         net (fo=6, routed)           0.459    19.235    DebUART_i/sort_0/dataOut[149]_INST_0_i_5_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.332    19.567 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_8/O
                         net (fo=1, routed)           0.551    20.118    DebUART_i/sort_0/dataOut[58]_INST_0_i_8_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    20.658 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         0.792    21.450    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X70Y95         LUT5 (Prop_lut5_I4_O)        0.313    21.763 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_129/O
                         net (fo=2, routed)           0.562    22.325    DebUART_i/sort_0/dataOut[153]_INST_0_i_129_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.124    22.449 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_67/O
                         net (fo=1, routed)           0.472    22.921    DebUART_i/sort_0/dataOut[153]_INST_0_i_67_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.441 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.789    24.231    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X71Y98         LUT5 (Prop_lut5_I1_O)        0.313    24.544 f  DebUART_i/sort_0/dataOut[134]_INST_0_i_3/O
                         net (fo=4, routed)           0.377    24.921    DebUART_i/sort_0/dataOut[134]_INST_0_i_3_n_0
    SLICE_X70Y98         LUT6 (Prop_lut6_I5_O)        0.124    25.045 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_133/O
                         net (fo=1, routed)           0.463    25.508    DebUART_i/sort_0/dataOut[153]_INST_0_i_133_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.015 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.015    DebUART_i/sort_0/dataOut[153]_INST_0_i_72_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.129 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.129    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.357 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.776    27.133    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X68Y103        LUT3 (Prop_lut3_I1_O)        0.313    27.446 r  DebUART_i/sort_0/dataOut[133]_INST_0/O
                         net (fo=1, routed)           0.728    28.175    DebUART_i/SliceMemory_0/U0/dataIn[133]
    SLICE_X68Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.299 r  DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3/O
                         net (fo=1, routed)           0.000    28.299    DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3_n_0
    SLICE_X68Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    28.516 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    28.516    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X68Y106        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.570    

Slack (VIOLATED) :        -19.563ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.037ns (41.027%)  route 17.302ns (58.973%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.828    27.260    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.310    27.570 r  DebUART_i/sort_0/dataOut[84]_INST_0/O
                         net (fo=1, routed)           0.577    28.147    DebUART_i/SliceMemory_0/U0/dataIn[84]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124    28.271 r  DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2/O
                         net (fo=1, routed)           0.000    28.271    DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2_n_0
    SLICE_X63Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.563    

Slack (VIOLATED) :        -19.563ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.011ns (40.939%)  route 17.328ns (59.061%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.868    27.299    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y103        LUT3 (Prop_lut3_I1_O)        0.310    27.609 r  DebUART_i/sort_0/dataOut[68]_INST_0/O
                         net (fo=1, routed)           0.564    28.173    DebUART_i/SliceMemory_0/U0/dataIn[68]
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.297 r  DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2/O
                         net (fo=1, routed)           0.000    28.297    DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.882    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.563    

Slack (VIOLATED) :        -19.561ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.431ns  (logic 12.037ns (40.899%)  route 17.394ns (59.101%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.914    27.345    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.310    27.655 r  DebUART_i/sort_0/dataOut[73]_INST_0/O
                         net (fo=1, routed)           0.584    28.239    DebUART_i/SliceMemory_0/U0/dataIn[73]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.363 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.363    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X63Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    28.601 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.601    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.977    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.064     9.041    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -28.601    
  -------------------------------------------------------------------
                         slack                                -19.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.596    -0.568    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X77Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.052    -0.375    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.330 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.869    -0.804    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.249    -0.555    
    SLICE_X76Y59         FDRE (Hold_fdre_C_D)         0.121    -0.434    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X80Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.121    -0.429    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.250    -0.550    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.121    -0.429    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.588    -0.576    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y68         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.226    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.897    -0.776    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.523    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.340    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.564    -0.600    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.835    -0.838    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.600    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.075    -0.525    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.587    -0.577    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.380    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.857    -0.816    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.577    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.075    -0.502    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.502    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.567    -0.597    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.080    -0.376    DebUART_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  DebUART_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DebUART_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.838    -0.835    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.251    -0.584    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.453    DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.569    -0.595    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/Q
                         net (fo=1, routed)           0.087    -0.367    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_brki_hit
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/C
                         clock pessimism              0.251    -0.582    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.085    -0.497    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.634    -0.530    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y44         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.124    -0.265    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.910    -0.763    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.250    -0.514    
    SLICE_X70Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.399    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.399    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.053    -0.380    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X73Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DebUART_i/axi_gpio_0/U0/GPIO_DBus[2]
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.252    -0.561    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.092    -0.469    DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.134    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y8      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y9      DebUART_i/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X2Y28     DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38     DebUART_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y44     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[14].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[1].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X76Y48     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[9].ram32m_i/Using_FPGA.Native/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X70Y53     DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Data_Flow_I/Register_File_I/Using_LUT6.All_RAM32M[0].ram32m_i/Using_FPGA.Native/RAMB/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_DebUART_clk_wiz_1_0_1
  To Clock:  clkfbout_DebUART_clk_wiz_1_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_DebUART_clk_wiz_1_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DebUART_i/clk_wiz_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0_1
  To Clock:  clk_out1_DebUART_clk_wiz_1_0

Setup :           22  Failing Endpoints,  Worst Slack      -19.603ns,  Total Violation     -429.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.603ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.474ns  (logic 12.044ns (40.863%)  route 17.430ns (59.137%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.892    27.324    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.310    27.634 r  DebUART_i/sort_0/dataOut[96]_INST_0/O
                         net (fo=1, routed)           0.641    28.275    DebUART_i/SliceMemory_0/U0/dataIn[96]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.399 r  DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3/O
                         net (fo=1, routed)           0.000    28.399    DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3_n_0
    SLICE_X63Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.512     8.492    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.064     9.041    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.603    

Slack (VIOLATED) :        -19.601ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.044ns (40.999%)  route 17.332ns (59.001%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.304    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y105        LUT3 (Prop_lut3_I1_O)        0.310    27.614 r  DebUART_i/sort_0/dataOut[94]_INST_0/O
                         net (fo=1, routed)           0.563    28.177    DebUART_i/SliceMemory_0/U0/dataIn[94]
    SLICE_X65Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.301 r  DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3/O
                         net (fo=1, routed)           0.000    28.301    DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.245    28.546 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    28.546    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.546    
  -------------------------------------------------------------------
                         slack                                -19.601    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.374ns  (logic 12.011ns (40.890%)  route 17.363ns (59.110%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.919    27.351    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X67Y105        LUT5 (Prop_lut5_I3_O)        0.310    27.661 r  DebUART_i/sort_0/dataOut[79]_INST_0/O
                         net (fo=1, routed)           0.547    28.208    DebUART_i/SliceMemory_0/U0/dataIn[79]
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124    28.332 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.332    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X69Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.544 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.544    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.544    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.595ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.464ns  (logic 11.862ns (40.259%)  route 17.602ns (59.741%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.412    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.313    27.725 r  DebUART_i/sort_0/dataOut[47]_INST_0/O
                         net (fo=1, routed)           0.573    28.298    DebUART_i/SliceMemory_0/U0/dataIn[47]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.422 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2/O
                         net (fo=1, routed)           0.000    28.422    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2_n_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    28.634 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.634    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                -19.595    

Slack (VIOLATED) :        -19.587ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.411ns  (logic 11.891ns (40.431%)  route 17.520ns (59.569%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.689    27.228    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y101        LUT3 (Prop_lut3_I1_O)        0.313    27.541 r  DebUART_i/sort_0/dataOut[38]_INST_0/O
                         net (fo=1, routed)           0.675    28.216    DebUART_i/SliceMemory_0/U0/dataIn[38]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    28.340 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2/O
                         net (fo=1, routed)           0.000    28.340    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    28.581 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.581    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.113     8.994    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                         -28.581    
  -------------------------------------------------------------------
                         slack                                -19.587    

Slack (VIOLATED) :        -19.579ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.355ns  (logic 11.862ns (40.409%)  route 17.493ns (59.591%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.698    27.237    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X65Y102        LUT3 (Prop_lut3_I1_O)        0.313    27.550 r  DebUART_i/sort_0/dataOut[65]_INST_0/O
                         net (fo=1, routed)           0.639    28.189    DebUART_i/SliceMemory_0/U0/dataIn[65]
    SLICE_X65Y101        LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X65Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    28.525 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.525    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.497     8.476    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.480     8.957    
                         clock uncertainty           -0.074     8.882    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.525    
  -------------------------------------------------------------------
                         slack                                -19.579    

Slack (VIOLATED) :        -19.570ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.345ns  (logic 11.892ns (40.524%)  route 17.453ns (59.476%))
  Logic Levels:           44  (CARRY4=22 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.810    18.468    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X72Y90         LUT3 (Prop_lut3_I1_O)        0.308    18.776 r  DebUART_i/sort_0/dataOut[149]_INST_0_i_5/O
                         net (fo=6, routed)           0.459    19.235    DebUART_i/sort_0/dataOut[149]_INST_0_i_5_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.332    19.567 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_8/O
                         net (fo=1, routed)           0.551    20.118    DebUART_i/sort_0/dataOut[58]_INST_0_i_8_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    20.658 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         0.792    21.450    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X70Y95         LUT5 (Prop_lut5_I4_O)        0.313    21.763 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_129/O
                         net (fo=2, routed)           0.562    22.325    DebUART_i/sort_0/dataOut[153]_INST_0_i_129_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.124    22.449 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_67/O
                         net (fo=1, routed)           0.472    22.921    DebUART_i/sort_0/dataOut[153]_INST_0_i_67_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.441 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.789    24.231    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X71Y98         LUT5 (Prop_lut5_I1_O)        0.313    24.544 f  DebUART_i/sort_0/dataOut[134]_INST_0_i_3/O
                         net (fo=4, routed)           0.377    24.921    DebUART_i/sort_0/dataOut[134]_INST_0_i_3_n_0
    SLICE_X70Y98         LUT6 (Prop_lut6_I5_O)        0.124    25.045 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_133/O
                         net (fo=1, routed)           0.463    25.508    DebUART_i/sort_0/dataOut[153]_INST_0_i_133_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.015 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.015    DebUART_i/sort_0/dataOut[153]_INST_0_i_72_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.129 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.129    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.357 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.776    27.133    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X68Y103        LUT3 (Prop_lut3_I1_O)        0.313    27.446 r  DebUART_i/sort_0/dataOut[133]_INST_0/O
                         net (fo=1, routed)           0.728    28.175    DebUART_i/SliceMemory_0/U0/dataIn[133]
    SLICE_X68Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.299 r  DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3/O
                         net (fo=1, routed)           0.000    28.299    DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3_n_0
    SLICE_X68Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    28.516 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    28.516    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X68Y106        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.570    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.037ns (41.027%)  route 17.302ns (58.973%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.828    27.260    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.310    27.570 r  DebUART_i/sort_0/dataOut[84]_INST_0/O
                         net (fo=1, routed)           0.577    28.147    DebUART_i/SliceMemory_0/U0/dataIn[84]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124    28.271 r  DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2/O
                         net (fo=1, routed)           0.000    28.271    DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2_n_0
    SLICE_X63Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.011ns (40.939%)  route 17.328ns (59.061%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.868    27.299    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y103        LUT3 (Prop_lut3_I1_O)        0.310    27.609 r  DebUART_i/sort_0/dataOut[68]_INST_0/O
                         net (fo=1, routed)           0.564    28.173    DebUART_i/SliceMemory_0/U0/dataIn[68]
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.297 r  DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2/O
                         net (fo=1, routed)           0.000    28.297    DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.561ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        29.431ns  (logic 12.037ns (40.899%)  route 17.394ns (59.101%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.914    27.345    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.310    27.655 r  DebUART_i/sort_0/dataOut[73]_INST_0/O
                         net (fo=1, routed)           0.584    28.239    DebUART_i/SliceMemory_0/U0/dataIn[73]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.363 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.363    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X63Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    28.601 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.601    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.601    
  -------------------------------------------------------------------
                         slack                                -19.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.596    -0.568    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X77Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.052    -0.375    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.330 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.869    -0.804    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X76Y59         FDRE (Hold_fdre_C_D)         0.121    -0.360    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X80Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.121    -0.355    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.121    -0.355    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.588    -0.576    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y68         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.226    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.897    -0.776    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.265    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.564    -0.600    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.835    -0.838    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.075    -0.451    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.587    -0.577    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.380    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.857    -0.816    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.075    -0.428    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.567    -0.597    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.080    -0.376    DebUART_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  DebUART_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DebUART_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.838    -0.835    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.379    DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.569    -0.595    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/Q
                         net (fo=1, routed)           0.087    -0.367    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_brki_hit
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.085    -0.423    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.634    -0.530    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y44         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.124    -0.265    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.910    -0.763    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.074    -0.439    
    SLICE_X70Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.324    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.053    -0.380    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X73Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DebUART_i/axi_gpio_0/U0/GPIO_DBus[2]
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.092    -0.395    DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_DebUART_clk_wiz_1_0
  To Clock:  clk_out1_DebUART_clk_wiz_1_0_1

Setup :           22  Failing Endpoints,  Worst Slack      -19.603ns,  Total Violation     -429.433ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.030ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -19.603ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.474ns  (logic 12.044ns (40.863%)  route 17.430ns (59.137%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.508ns = ( 8.492 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.892    27.324    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X62Y96         LUT3 (Prop_lut3_I1_O)        0.310    27.634 r  DebUART_i/sort_0/dataOut[96]_INST_0/O
                         net (fo=1, routed)           0.641    28.275    DebUART_i/SliceMemory_0/U0/dataIn[96]
    SLICE_X63Y97         LUT6 (Prop_lut6_I5_O)        0.124    28.399 r  DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3/O
                         net (fo=1, routed)           0.000    28.399    DebUART_i/SliceMemory_0/U0/dataOut[8]_i_3_n_0
    SLICE_X63Y97         MUXF7 (Prop_muxf7_I1_O)      0.245    28.644 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    28.644    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]_i_1_n_0
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.512     8.492    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y97         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[8]/C
                         clock pessimism              0.559     9.051    
                         clock uncertainty           -0.074     8.977    
    SLICE_X63Y97         FDRE (Setup_fdre_C_D)        0.064     9.041    DebUART_i/SliceMemory_0/U0/dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                          9.041    
                         arrival time                         -28.644    
  -------------------------------------------------------------------
                         slack                                -19.603    

Slack (VIOLATED) :        -19.601ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.376ns  (logic 12.044ns (40.999%)  route 17.332ns (59.001%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.304    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y105        LUT3 (Prop_lut3_I1_O)        0.310    27.614 r  DebUART_i/sort_0/dataOut[94]_INST_0/O
                         net (fo=1, routed)           0.563    28.177    DebUART_i/SliceMemory_0/U0/dataIn[94]
    SLICE_X65Y105        LUT6 (Prop_lut6_I5_O)        0.124    28.301 r  DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3/O
                         net (fo=1, routed)           0.000    28.301    DebUART_i/SliceMemory_0/U0/dataOut[6]_i_3_n_0
    SLICE_X65Y105        MUXF7 (Prop_muxf7_I1_O)      0.245    28.546 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    28.546    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.546    
  -------------------------------------------------------------------
                         slack                                -19.601    

Slack (VIOLATED) :        -19.599ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.374ns  (logic 12.011ns (40.890%)  route 17.363ns (59.110%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.919    27.351    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X67Y105        LUT5 (Prop_lut5_I3_O)        0.310    27.661 r  DebUART_i/sort_0/dataOut[79]_INST_0/O
                         net (fo=1, routed)           0.547    28.208    DebUART_i/SliceMemory_0/U0/dataIn[79]
    SLICE_X69Y105        LUT6 (Prop_lut6_I0_O)        0.124    28.332 r  DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2/O
                         net (fo=1, routed)           0.000    28.332    DebUART_i/SliceMemory_0/U0/dataOut[13]_i_2_n_0
    SLICE_X69Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    28.544 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1/O
                         net (fo=1, routed)           0.000    28.544    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]_i_1_n_0
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X69Y105        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[13]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X69Y105        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[13]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.544    
  -------------------------------------------------------------------
                         slack                                -19.599    

Slack (VIOLATED) :        -19.595ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.464ns  (logic 11.862ns (40.259%)  route 17.602ns (59.741%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.873    27.412    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y95         LUT3 (Prop_lut3_I1_O)        0.313    27.725 r  DebUART_i/sort_0/dataOut[47]_INST_0/O
                         net (fo=1, routed)           0.573    28.298    DebUART_i/SliceMemory_0/U0/dataIn[47]
    SLICE_X63Y95         LUT6 (Prop_lut6_I1_O)        0.124    28.422 r  DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2/O
                         net (fo=1, routed)           0.000    28.422    DebUART_i/SliceMemory_0/U0/dataOut[3]_i_2_n_0
    SLICE_X63Y95         MUXF7 (Prop_muxf7_I0_O)      0.212    28.634 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1/O
                         net (fo=1, routed)           0.000    28.634    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]_i_1_n_0
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y95         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[3]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y95         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[3]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.634    
  -------------------------------------------------------------------
                         slack                                -19.595    

Slack (VIOLATED) :        -19.587ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.411ns  (logic 11.891ns (40.431%)  route 17.520ns (59.569%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.689    27.228    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X62Y101        LUT3 (Prop_lut3_I1_O)        0.313    27.541 r  DebUART_i/sort_0/dataOut[38]_INST_0/O
                         net (fo=1, routed)           0.675    28.216    DebUART_i/SliceMemory_0/U0/dataIn[38]
    SLICE_X62Y101        LUT6 (Prop_lut6_I3_O)        0.124    28.340 r  DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2/O
                         net (fo=1, routed)           0.000    28.340    DebUART_i/SliceMemory_0/U0/dataOut[16]_i_2_n_0
    SLICE_X62Y101        MUXF7 (Prop_muxf7_I0_O)      0.241    28.581 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1/O
                         net (fo=1, routed)           0.000    28.581    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]_i_1_n_0
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X62Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[16]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X62Y101        FDRE (Setup_fdre_C_D)        0.113     8.994    DebUART_i/SliceMemory_0/U0/dataOut_reg[16]
  -------------------------------------------------------------------
                         required time                          8.994    
                         arrival time                         -28.581    
  -------------------------------------------------------------------
                         slack                                -19.587    

Slack (VIOLATED) :        -19.579ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.355ns  (logic 11.862ns (40.409%)  route 17.493ns (59.591%))
  Logic Levels:           47  (CARRY4=25 LUT3=3 LUT4=2 LUT5=7 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.524ns = ( 8.476 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.641    23.983    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X64Y93         LUT5 (Prop_lut5_I1_O)        0.310    24.293 r  DebUART_i/sort_0/dataOut[51]_INST_0_i_2/O
                         net (fo=4, routed)           0.779    25.072    DebUART_i/sort_0/dataOut[51]_INST_0_i_2_n_0
    SLICE_X65Y99         LUT5 (Prop_lut5_I1_O)        0.124    25.196 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_24/O
                         net (fo=1, routed)           0.616    25.812    DebUART_i/sort_0/dataOut[65]_INST_0_i_24_n_0
    SLICE_X67Y100        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    26.197 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_11/CO[3]
                         net (fo=1, routed)           0.000    26.197    DebUART_i/sort_0/dataOut[65]_INST_0_i_11_n_0
    SLICE_X67Y101        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.311 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.311    DebUART_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X67Y102        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.539 r  DebUART_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.698    27.237    DebUART_i/sort_0/U0/onSort[2]117_in
    SLICE_X65Y102        LUT3 (Prop_lut3_I1_O)        0.313    27.550 r  DebUART_i/sort_0/dataOut[65]_INST_0/O
                         net (fo=1, routed)           0.639    28.189    DebUART_i/SliceMemory_0/U0/dataIn[65]
    SLICE_X65Y101        LUT6 (Prop_lut6_I1_O)        0.124    28.313 r  DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2/O
                         net (fo=1, routed)           0.000    28.313    DebUART_i/SliceMemory_0/U0/dataOut[21]_i_2_n_0
    SLICE_X65Y101        MUXF7 (Prop_muxf7_I0_O)      0.212    28.525 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1/O
                         net (fo=1, routed)           0.000    28.525    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]_i_1_n_0
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.497     8.476    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[21]/C
                         clock pessimism              0.480     8.957    
                         clock uncertainty           -0.074     8.882    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)        0.064     8.946    DebUART_i/SliceMemory_0/U0/dataOut_reg[21]
  -------------------------------------------------------------------
                         required time                          8.946    
                         arrival time                         -28.525    
  -------------------------------------------------------------------
                         slack                                -19.579    

Slack (VIOLATED) :        -19.570ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.345ns  (logic 11.892ns (40.524%)  route 17.453ns (59.476%))
  Logic Levels:           44  (CARRY4=22 LUT3=3 LUT4=2 LUT5=6 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         0.810    18.468    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X72Y90         LUT3 (Prop_lut3_I1_O)        0.308    18.776 r  DebUART_i/sort_0/dataOut[149]_INST_0_i_5/O
                         net (fo=6, routed)           0.459    19.235    DebUART_i/sort_0/dataOut[149]_INST_0_i_5_n_0
    SLICE_X72Y91         LUT6 (Prop_lut6_I3_O)        0.332    19.567 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_8/O
                         net (fo=1, routed)           0.551    20.118    DebUART_i/sort_0/dataOut[58]_INST_0_i_8_n_0
    SLICE_X71Y92         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.540    20.658 r  DebUART_i/sort_0/dataOut[58]_INST_0_i_2/CO[2]
                         net (fo=129, routed)         0.792    21.450    DebUART_i/sort_0/U0/onSort[5]115_in
    SLICE_X70Y95         LUT5 (Prop_lut5_I4_O)        0.313    21.763 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_129/O
                         net (fo=2, routed)           0.562    22.325    DebUART_i/sort_0/dataOut[153]_INST_0_i_129_n_0
    SLICE_X69Y96         LUT6 (Prop_lut6_I4_O)        0.124    22.449 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_67/O
                         net (fo=1, routed)           0.472    22.921    DebUART_i/sort_0/dataOut[153]_INST_0_i_67_n_0
    SLICE_X68Y98         CARRY4 (Prop_carry4_DI[1]_CO[2])
                                                      0.520    23.441 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_20/CO[2]
                         net (fo=51, routed)          0.789    24.231    DebUART_i/sort_0/U0/onSort[5]116_in
    SLICE_X71Y98         LUT5 (Prop_lut5_I1_O)        0.313    24.544 f  DebUART_i/sort_0/dataOut[134]_INST_0_i_3/O
                         net (fo=4, routed)           0.377    24.921    DebUART_i/sort_0/dataOut[134]_INST_0_i_3_n_0
    SLICE_X70Y98         LUT6 (Prop_lut6_I5_O)        0.124    25.045 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_133/O
                         net (fo=1, routed)           0.463    25.508    DebUART_i/sort_0/dataOut[153]_INST_0_i_133_n_0
    SLICE_X68Y99         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    26.015 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_72/CO[3]
                         net (fo=1, routed)           0.001    26.015    DebUART_i/sort_0/dataOut[153]_INST_0_i_72_n_0
    SLICE_X68Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.129 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_23/CO[3]
                         net (fo=1, routed)           0.000    26.129    DebUART_i/sort_0/dataOut[153]_INST_0_i_23_n_0
    SLICE_X68Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.357 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_5/CO[2]
                         net (fo=44, routed)          0.776    27.133    DebUART_i/sort_0/U0/onSort[6]119_in
    SLICE_X68Y103        LUT3 (Prop_lut3_I1_O)        0.313    27.446 r  DebUART_i/sort_0/dataOut[133]_INST_0/O
                         net (fo=1, routed)           0.728    28.175    DebUART_i/SliceMemory_0/U0/dataIn[133]
    SLICE_X68Y106        LUT6 (Prop_lut6_I1_O)        0.124    28.299 r  DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3/O
                         net (fo=1, routed)           0.000    28.299    DebUART_i/SliceMemory_0/U0/dataOut[1]_i_3_n_0
    SLICE_X68Y106        MUXF7 (Prop_muxf7_I1_O)      0.217    28.516 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    28.516    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X68Y106        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X68Y106        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.516    
  -------------------------------------------------------------------
                         slack                                -19.570    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.037ns (41.027%)  route 17.302ns (58.973%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.828    27.260    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X63Y99         LUT3 (Prop_lut3_I1_O)        0.310    27.570 r  DebUART_i/sort_0/dataOut[84]_INST_0/O
                         net (fo=1, routed)           0.577    28.147    DebUART_i/SliceMemory_0/U0/dataIn[84]
    SLICE_X63Y101        LUT6 (Prop_lut6_I0_O)        0.124    28.271 r  DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2/O
                         net (fo=1, routed)           0.000    28.271    DebUART_i/SliceMemory_0/U0/dataOut[18]_i_2_n_0
    SLICE_X63Y101        MUXF7 (Prop_muxf7_I0_O)      0.238    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]_i_1_n_0
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y101        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[18]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X63Y101        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[18]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.564ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.339ns  (logic 12.011ns (40.939%)  route 17.328ns (59.061%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.525ns = ( 8.475 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.868    27.299    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X66Y103        LUT3 (Prop_lut3_I1_O)        0.310    27.609 r  DebUART_i/sort_0/dataOut[68]_INST_0/O
                         net (fo=1, routed)           0.564    28.173    DebUART_i/SliceMemory_0/U0/dataIn[68]
    SLICE_X65Y103        LUT6 (Prop_lut6_I0_O)        0.124    28.297 r  DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2/O
                         net (fo=1, routed)           0.000    28.297    DebUART_i/SliceMemory_0/U0/dataOut[2]_i_2_n_0
    SLICE_X65Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    28.509 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    28.509    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.496     8.475    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X65Y103        FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.480     8.956    
                         clock uncertainty           -0.074     8.881    
    SLICE_X65Y103        FDRE (Setup_fdre_C_D)        0.064     8.945    DebUART_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.945    
                         arrival time                         -28.509    
  -------------------------------------------------------------------
                         slack                                -19.564    

Slack (VIOLATED) :        -19.561ns  (required time - arrival time)
  Source:                 DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@10.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        29.431ns  (logic 12.037ns (40.899%)  route 17.394ns (59.101%))
  Logic Levels:           47  (CARRY4=25 LUT3=4 LUT4=2 LUT5=5 LUT6=10 MUXF7=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.509ns = ( 8.491 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.830ns
    Clock Pessimism Removal (CPR):    0.559ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.710    -0.830    DebUART_i/concat_memory_0/U0/clk
    SLICE_X81Y78         FDRE                                         r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.374 r  DebUART_i/concat_memory_0/U0/vector_s_reg[1][3]/Q
                         net (fo=8, routed)           0.842     0.468    DebUART_i/sort_0/dataIn[25]
    SLICE_X81Y79         LUT4 (Prop_lut4_I0_O)        0.124     0.592 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_249/O
                         net (fo=1, routed)           0.000     0.592    DebUART_i/sort_0/dataOut[175]_INST_0_i_249_n_0
    SLICE_X81Y79         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.142 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_150/CO[3]
                         net (fo=1, routed)           0.000     1.142    DebUART_i/sort_0/dataOut[175]_INST_0_i_150_n_0
    SLICE_X81Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.256 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_62/CO[3]
                         net (fo=1, routed)           0.000     1.256    DebUART_i/sort_0/dataOut[175]_INST_0_i_62_n_0
    SLICE_X81Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     1.484 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_15/CO[2]
                         net (fo=99, routed)          0.990     2.474    DebUART_i/sort_0/U0/onSort[0]1
    SLICE_X80Y79         LUT5 (Prop_lut5_I3_O)        0.342     2.816 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_236/O
                         net (fo=1, routed)           0.000     2.816    DebUART_i/sort_0/dataOut[175]_INST_0_i_236_n_0
    SLICE_X80Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.327     3.143 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_141/CO[3]
                         net (fo=1, routed)           0.000     3.143    DebUART_i/sort_0/dataOut[175]_INST_0_i_141_n_0
    SLICE_X80Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.260 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_55/CO[3]
                         net (fo=1, routed)           0.000     3.260    DebUART_i/sort_0/dataOut[175]_INST_0_i_55_n_0
    SLICE_X80Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.489 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_14/CO[2]
                         net (fo=88, routed)          0.914     4.402    DebUART_i/sort_0/U0/onSort[1]1
    SLICE_X82Y80         LUT4 (Prop_lut4_I0_O)        0.336     4.738 r  DebUART_i/sort_0/dataOut[137]_INST_0_i_13/O
                         net (fo=6, routed)           0.675     5.413    DebUART_i/sort_0/dataOut[137]_INST_0_i_13_n_0
    SLICE_X82Y76         LUT5 (Prop_lut5_I4_O)        0.332     5.745 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_292/O
                         net (fo=1, routed)           0.570     6.315    DebUART_i/sort_0/dataOut[175]_INST_0_i_292_n_0
    SLICE_X83Y76         LUT6 (Prop_lut6_I0_O)        0.124     6.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_256/O
                         net (fo=1, routed)           0.000     6.439    DebUART_i/sort_0/dataOut[175]_INST_0_i_256_n_0
    SLICE_X83Y76         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     6.837 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_159/CO[3]
                         net (fo=1, routed)           0.000     6.837    DebUART_i/sort_0/dataOut[175]_INST_0_i_159_n_0
    SLICE_X83Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.951 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000     6.951    DebUART_i/sort_0/dataOut[175]_INST_0_i_69_n_0
    SLICE_X83Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.179 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=104, routed)         0.827     8.006    DebUART_i/sort_0/U0/onSort[3]13_in
    SLICE_X79Y77         LUT6 (Prop_lut6_I4_O)        0.313     8.319 f  DebUART_i/sort_0/dataOut[159]_INST_0_i_1/O
                         net (fo=7, routed)           0.568     8.887    DebUART_i/sort_0/dataOut[159]_INST_0_i_1_n_0
    SLICE_X77Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.011 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_174/O
                         net (fo=1, routed)           0.657     9.669    DebUART_i/sort_0/dataOut[175]_INST_0_i_174_n_0
    SLICE_X77Y79         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398    10.067 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_76/CO[3]
                         net (fo=1, routed)           0.000    10.067    DebUART_i/sort_0/dataOut[175]_INST_0_i_76_n_0
    SLICE_X77Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.181 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    10.181    DebUART_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X77Y81         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    10.409 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=132, routed)         0.670    11.079    DebUART_i/sort_0/U0/onSort[3]14_in
    SLICE_X75Y83         LUT5 (Prop_lut5_I3_O)        0.313    11.392 f  DebUART_i/sort_0/dataOut[175]_INST_0_i_205/O
                         net (fo=3, routed)           0.550    11.942    DebUART_i/sort_0/dataOut[175]_INST_0_i_205_n_0
    SLICE_X74Y83         LUT6 (Prop_lut6_I5_O)        0.124    12.066 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_96/O
                         net (fo=1, routed)           0.619    12.685    DebUART_i/sort_0/dataOut[175]_INST_0_i_96_n_0
    SLICE_X73Y83         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.526    13.211 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    13.211    DebUART_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X73Y84         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    13.439 r  DebUART_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=121, routed)         0.912    14.350    DebUART_i/sort_0/U0/onSort[7]19_in
    SLICE_X76Y85         LUT5 (Prop_lut5_I3_O)        0.313    14.663 f  DebUART_i/sort_0/dataOut[139]_INST_0_i_12/O
                         net (fo=1, routed)           0.564    15.227    DebUART_i/sort_0/dataOut[139]_INST_0_i_12_n_0
    SLICE_X75Y85         LUT6 (Prop_lut6_I0_O)        0.124    15.351 r  DebUART_i/sort_0/dataOut[139]_INST_0_i_9/O
                         net (fo=11, routed)          0.491    15.843    DebUART_i/sort_0/dataOut[139]_INST_0_i_9_n_0
    SLICE_X75Y86         LUT6 (Prop_lut6_I5_O)        0.124    15.967 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_178/O
                         net (fo=1, routed)           0.824    16.791    DebUART_i/sort_0/dataOut[153]_INST_0_i_178_n_0
    SLICE_X72Y85         LUT3 (Prop_lut3_I0_O)        0.124    16.915 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_144/O
                         net (fo=1, routed)           0.000    16.915    DebUART_i/sort_0/dataOut[153]_INST_0_i_144_n_0
    SLICE_X72Y85         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    17.316 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_82/CO[3]
                         net (fo=1, routed)           0.000    17.316    DebUART_i/sort_0/dataOut[153]_INST_0_i_82_n_0
    SLICE_X72Y86         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    17.430 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000    17.430    DebUART_i/sort_0/dataOut[153]_INST_0_i_34_n_0
    SLICE_X72Y87         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.658 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=126, routed)         1.025    18.682    DebUART_i/sort_0/U0/onSort[5]110_in
    SLICE_X70Y90         LUT3 (Prop_lut3_I1_O)        0.313    18.995 r  DebUART_i/sort_0/dataOut[146]_INST_0_i_2/O
                         net (fo=9, routed)           0.342    19.337    DebUART_i/sort_0/dataOut[146]_INST_0_i_2_n_0
    SLICE_X69Y91         LUT6 (Prop_lut6_I4_O)        0.124    19.461 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_45/O
                         net (fo=1, routed)           0.641    20.102    DebUART_i/sort_0/dataOut[153]_INST_0_i_45_n_0
    SLICE_X68Y92         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    20.487 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    20.487    DebUART_i/sort_0/dataOut[153]_INST_0_i_9_n_0
    SLICE_X68Y93         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    20.715 r  DebUART_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=137, routed)         0.640    21.355    DebUART_i/sort_0/U0/onSort[6]112_in
    SLICE_X69Y93         LUT5 (Prop_lut5_I3_O)        0.313    21.668 f  DebUART_i/sort_0/dataOut[93]_INST_0_i_2/O
                         net (fo=6, routed)           0.447    22.115    DebUART_i/sort_0/dataOut[93]_INST_0_i_2_n_0
    SLICE_X68Y94         LUT6 (Prop_lut6_I4_O)        0.124    22.239 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_52/O
                         net (fo=1, routed)           0.353    22.592    DebUART_i/sort_0/dataOut[105]_INST_0_i_52_n_0
    SLICE_X66Y93         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    22.996 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    22.996    DebUART_i/sort_0/dataOut[105]_INST_0_i_26_n_0
    SLICE_X66Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.113 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_9/CO[3]
                         net (fo=1, routed)           0.000    23.113    DebUART_i/sort_0/dataOut[105]_INST_0_i_9_n_0
    SLICE_X66Y95         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.342 r  DebUART_i/sort_0/dataOut[105]_INST_0_i_2/CO[2]
                         net (fo=85, routed)          0.793    24.136    DebUART_i/sort_0/U0/onSort[4]114_in
    SLICE_X66Y98         LUT6 (Prop_lut6_I1_O)        0.310    24.446 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_43/O
                         net (fo=2, routed)           0.983    25.428    DebUART_i/sort_0/dataOut[109]_INST_0_i_43_n_0
    SLICE_X66Y99         LUT3 (Prop_lut3_I0_O)        0.124    25.552 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_35/O
                         net (fo=1, routed)           0.000    25.552    DebUART_i/sort_0/dataOut[109]_INST_0_i_35_n_0
    SLICE_X66Y99         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    26.085 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_13/CO[3]
                         net (fo=1, routed)           0.001    26.086    DebUART_i/sort_0/dataOut[109]_INST_0_i_13_n_0
    SLICE_X66Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    26.203 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    26.203    DebUART_i/sort_0/dataOut[109]_INST_0_i_4_n_0
    SLICE_X66Y101        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    26.432 r  DebUART_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.914    27.345    DebUART_i/sort_0/U0/onSort[4]118_in
    SLICE_X65Y94         LUT3 (Prop_lut3_I1_O)        0.310    27.655 r  DebUART_i/sort_0/dataOut[73]_INST_0/O
                         net (fo=1, routed)           0.584    28.239    DebUART_i/SliceMemory_0/U0/dataIn[73]
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124    28.363 r  DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2/O
                         net (fo=1, routed)           0.000    28.363    DebUART_i/SliceMemory_0/U0/dataOut[7]_i_2_n_0
    SLICE_X63Y94         MUXF7 (Prop_muxf7_I0_O)      0.238    28.601 r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1/O
                         net (fo=1, routed)           0.000    28.601    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]_i_1_n_0
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.573    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324     5.249 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639     6.888    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.979 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        1.511     8.491    DebUART_i/SliceMemory_0/U0/clock
    SLICE_X63Y94         FDRE                                         r  DebUART_i/SliceMemory_0/U0/dataOut_reg[7]/C
                         clock pessimism              0.559     9.050    
                         clock uncertainty           -0.074     8.976    
    SLICE_X63Y94         FDRE (Setup_fdre_C_D)        0.064     9.040    DebUART_i/SliceMemory_0/U0/dataOut_reg[7]
  -------------------------------------------------------------------
                         required time                          9.040    
                         arrival time                         -28.601    
  -------------------------------------------------------------------
                         slack                                -19.561    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.030ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.568ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.596    -0.568    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X77Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.427 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[10]/Q
                         net (fo=1, routed)           0.052    -0.375    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[10]
    SLICE_X76Y59         LUT6 (Prop_lut6_I5_O)        0.045    -0.330 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[10]_i_1/O
                         net (fo=1, routed)           0.000    -0.330    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[10]
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.869    -0.804    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X76Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]/C
                         clock pessimism              0.249    -0.555    
                         clock uncertainty            0.074    -0.481    
    SLICE_X76Y59         FDRE (Hold_fdre_C_D)         0.121    -0.360    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[10]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.330    
  -------------------------------------------------------------------
                         slack                                  0.030    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y59         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[22]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[22]
    SLICE_X80Y59         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[22]
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y59         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X80Y59         FDRE (Hold_fdre_C_D)         0.121    -0.355    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[22]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.800ns
    Source Clock Delay      (SCD):    -0.563ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.601    -0.563    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X81Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y58         FDRE (Prop_fdre_C_Q)         0.141    -0.422 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg[25]/Q
                         net (fo=1, routed)           0.054    -0.368    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer_reg_n_0_[25]
    SLICE_X80Y58         LUT5 (Prop_lut5_I4_O)        0.045    -0.323 r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.323    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[25]
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.873    -0.800    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X80Y58         FDRE                                         r  DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]/C
                         clock pessimism              0.250    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X80Y58         FDRE (Hold_fdre_C_D)         0.121    -0.355    DebUART_i/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[25]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.141ns (40.281%)  route 0.209ns (59.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.588    -0.576    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X73Y68         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.435 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=1, routed)           0.209    -0.226    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addra[2]
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.897    -0.776    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y28         RAMB18E1                                     r  DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.253    -0.523    
                         clock uncertainty            0.074    -0.448    
    RAMB18_X2Y28         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.265    DebUART_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                          0.265    
                         arrival time                          -0.226    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.838ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.564    -0.600    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y63         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_1_reg/Q
                         net (fo=1, routed)           0.056    -0.403    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/execute_1
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.835    -0.838    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/S_AXI_ACLK
    SLICE_X67Y63         FDRE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg/C
                         clock pessimism              0.238    -0.600    
                         clock uncertainty            0.074    -0.526    
    SLICE_X67Y63         FDRE (Hold_fdre_C_D)         0.075    -0.451    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_2_reg
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.587    -0.577    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.380    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/s_level_out_d1_cdc_to
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.857    -0.816    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X73Y69         FDRE                                         r  DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.239    -0.577    
                         clock uncertainty            0.074    -0.503    
    SLICE_X73Y69         FDRE (Hold_fdre_C_D)         0.075    -0.428    DebUART_i/rst_clk_wiz_1_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.380    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.190ns (70.343%)  route 0.080ns (29.657%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.597ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.567    -0.597    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X63Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y92         FDRE (Prop_fdre_C_Q)         0.141    -0.456 r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[1]/Q
                         net (fo=1, routed)           0.080    -0.376    DebUART_i/BinToBCD16_0/U0/int_rg_c[1]
    SLICE_X62Y92         LUT3 (Prop_lut3_I0_O)        0.049    -0.327 r  DebUART_i/BinToBCD16_0/U0/int_rg_c[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.327    DebUART_i/BinToBCD16_0/U0/int_rg_n[2]
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.838    -0.835    DebUART_i/BinToBCD16_0/U0/clk
    SLICE_X62Y92         FDRE                                         r  DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]/C
                         clock pessimism              0.251    -0.584    
                         clock uncertainty            0.074    -0.510    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.131    -0.379    DebUART_i/BinToBCD16_0/U0/int_rg_c_reg[2]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.327    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.141ns (61.814%)  route 0.087ns (38.186%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.833ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.569    -0.595    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X63Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.ex_brki_hit_reg/Q
                         net (fo=1, routed)           0.087    -0.367    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/ex_brki_hit
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.840    -0.833    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Clk
    SLICE_X62Y52         FDRE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg/C
                         clock pessimism              0.251    -0.582    
                         clock uncertainty            0.074    -0.508    
    SLICE_X62Y52         FDRE (Hold_fdre_C_D)         0.085    -0.423    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Use_Debug_Logic.Master_Core.Debug_Perf/Performace_Debug_Control.m0_brki_hit_reg
  -------------------------------------------------------------------
                         required time                          0.423    
                         arrival time                          -0.367    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.280%)  route 0.124ns (46.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.530ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.634    -0.530    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X69Y44         FDSE                                         r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y44         FDSE (Prop_fdse_C_Q)         0.141    -0.389 r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/if_pc_reg[26]/Q
                         net (fo=4, routed)           0.124    -0.265    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/S22_in
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.910    -0.763    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/Clk
    SLICE_X70Y43         SRL16E                                       r  DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4/CLK
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.074    -0.439    
    SLICE_X70Y43         SRL16E (Hold_srl16e_CLK_D)
                                                      0.115    -0.324    DebUART_i/microblaze_0/U0/MicroBlaze_Core_I/Performance.Core/Decode_I/PC_Module_I/PC_Buffer_reg[3][5]_srl4
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_DebUART_clk_wiz_1_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_DebUART_clk_wiz_1_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_DebUART_clk_wiz_1_0_1 rise@0.000ns - clk_out1_DebUART_clk_wiz_1_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.813ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_DebUART_clk_wiz_1_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.590    -0.574    DebUART_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X72Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y66         FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  DebUART_i/axi_gpio_0/U0/gpio_core_1/Dual.READ_REG_GEN[23].GPIO_DBus_i_reg[29]/Q
                         net (fo=1, routed)           0.053    -0.380    DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GPIO_DBus_i[2]
    SLICE_X73Y66         LUT6 (Prop_lut6_I5_O)        0.045    -0.335 r  DebUART_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_data_i_D1[29]_i_1/O
                         net (fo=1, routed)           0.000    -0.335    DebUART_i/axi_gpio_0/U0/GPIO_DBus[2]
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_DebUART_clk_wiz_1_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    DebUART_i/clk_wiz_1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DebUART_i/clk_wiz_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DebUART_i/clk_wiz_1/inst/clk_in1_DebUART_clk_wiz_1_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DebUART_i/clk_wiz_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DebUART_i/clk_wiz_1/inst/clk_out1_DebUART_clk_wiz_1_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DebUART_i/clk_wiz_1/inst/clkout1_buf/O
                         net (fo=1747, routed)        0.860    -0.813    DebUART_i/axi_gpio_0/U0/s_axi_aclk
    SLICE_X73Y66         FDRE                                         r  DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]/C
                         clock pessimism              0.252    -0.561    
                         clock uncertainty            0.074    -0.487    
    SLICE_X73Y66         FDRE (Hold_fdre_C_D)         0.092    -0.395    DebUART_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[29]
  -------------------------------------------------------------------
                         required time                          0.395    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.060    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
  To Clock:  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       14.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       17.332ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.406ns  (required time - arrival time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (recovery check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@33.333ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        1.884ns  (logic 0.648ns (34.404%)  route 1.236ns (65.596%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.505ns = ( 36.838 - 33.333 ) 
    Source Clock Delay      (SCD):    3.951ns = ( 20.618 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           2.231    18.897    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    18.993 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.624    20.618    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X66Y65         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDCE (Prop_fdce_C_Q)         0.524    21.142 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.545    21.687    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.124    21.811 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.690    22.501    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X66Y64         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                     33.333    33.333 r  
    BSCAN_X0Y1           BSCANE2                      0.000    33.333 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.910    35.243    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    35.334 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          1.504    36.838    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y64         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism              0.423    37.261    
                         clock uncertainty           -0.035    37.226    
    SLICE_X66Y64         FDCE (Recov_fdce_C_CLR)     -0.319    36.907    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         36.907    
                         arrival time                         -22.501    
  -------------------------------------------------------------------
                         slack                                 14.406    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             17.332ns  (arrival time - required time)
  Source:                 DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C
                            (falling edge-triggered cell FDCE clocked by DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Destination:            DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
                            (removal check against rising-edge clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE  {rise@0.000ns fall@16.667ns period=33.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -16.667ns  (DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise@0.000ns - DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall@16.667ns)
  Data Path Delay:        0.649ns  (logic 0.212ns (32.690%)  route 0.437ns (67.310%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.897ns
    Source Clock Delay      (SCD):    1.481ns = ( 18.148 - 16.667 ) 
    Clock Pessimism Removal (CPR):    0.401ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE fall edge)
                                                     16.667    16.667 f  
    BSCAN_X0Y1           BSCANE2                      0.000    16.667 f  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           0.894    17.560    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    17.586 f  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.562    18.148    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/CLK
    SLICE_X66Y65         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y65         FDCE (Prop_fdce_C_Q)         0.167    18.315 r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/FDC_I/Using_FPGA.Native/Q
                         net (fo=18, routed)          0.187    18.502    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/data_cmd_noblock
    SLICE_X66Y65         LUT2 (Prop_lut2_I1_O)        0.045    18.547 f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2/O
                         net (fo=1, routed)           0.249    18.796    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_i_2_n_0
    SLICE_X66Y64         FDCE                                         f  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y1           BSCANE2                      0.000     0.000 r  DebUART_i/mdm_1/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE
                         net (fo=1, routed)           1.036     1.036    DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE__0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.065 r  DebUART_i/mdm_1/U0/Ext_JTAG_UPDATE_BUFG_inst/O
                         net (fo=40, routed)          0.833     1.897    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/CLK
    SLICE_X66Y64         FDCE                                         r  DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg/C
                         clock pessimism             -0.401     1.496    
                         clock uncertainty            0.035     1.532    
    SLICE_X66Y64         FDCE (Remov_fdce_C_CLR)     -0.067     1.465    DebUART_i/mdm_1/U0/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.execute_reg
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                          18.796    
  -------------------------------------------------------------------
                         slack                                 17.332    





