{
    "1090543616": {
        "name": "VERSION_ID",
        "address": 1090543616,
        "size": 32,
        "access": "read-only",
        "desc": "VERSION_ID register",
        "fields": [
            {
                "name": "VERSION_ID",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "VERSION_ID[7:0]: version of the embedded IP."
            }
        ]
    },
    "1090543620": {
        "name": "CONF",
        "address": 1090543620,
        "size": 32,
        "access": "read-write",
        "desc": "CONF register",
        "fields": [
            {
                "name": "CONT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CONT: regular sequence runs continuously when ADC mode is enabled:\n\n0: enable the single conversion: when the sequence is over, the conversion stops\n\n1: enable the continuous conversion: when the sequence is over, the sequence starts again\n\nuntil the software sets the CTRL.STOP_OP_MODE bit."
            },
            {
                "name": "SEQUENCE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SEQUENCE: enable the sequence mode (active by default):\n\n0: sequence mode is disabled, only SEQ0 is selected\n\n1: sequence mode is enabled, conversions from SEQ0 to SEQx with x=SEQ_LEN\n\nNote: clearing this bit is equivalent to SEQUENCE=1 and SEQ_LEN=0000. Ideally, this bit can\n\nbe kept high as redundant with keeping high and setting SEQ_LEN=0000."
            },
            {
                "name": "SEQ_LEN",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "SEQ_LEN[3:0]: number of conversions in a regular sequence:\n\n0000: 1 conversion, starting from SEQ0\n\n0001: 2 conversions, starting from SEQ0\n\n...\n\n1111: 16 conversions, starting from SEQ0"
            },
            {
                "name": "SMPS_SYNCHRO_ENA",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SMPS_SYNCHRO_ENA: synchronize the ADC start conversion with a pulse generated by the\n\nSMPS:\n\n0: SMPS synchronization is disabled for all ADC clock frequencies\n\n1: SMPS synchronization is enabled (only when ADC clock is 8 MHz or 16 MHz)\n\nNote: SMPS_SYNCHRO_ENA must be 0 when the ADC analog clock is 32 MHz or when\n\nPWRC_CR5.NOSMPS = 1."
            },
            {
                "name": "SAMPLE_RATE_LSB",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "SAMPLE_RATE_LSB: Sample Rate LSB\n\nThis field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It\n\nimpacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description.\n\nWhen this field is set to a value different than 0, SMPS synchronization is not feasible.\n\nThis value is hidden to the user"
            },
            {
                "name": "SAMPLE_RATE",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "SAMPLE_RATE[1:0]: conversion rate of ADC (F_ADC):\n\nF_ADC = F_ADC_CLK/(16 + 16*SAMPLE_RATE_MSB + 4*SAMPLE_RATE + SAMPLE_RATE_LSB),where\n\nF_ADC_CLK is the analog ADC clock frequency. By default F_ADC_CLK is 16MHz frequency."
            },
            {
                "name": "DMA_DS_ENA",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMA_DS_EN: enable the DMA mode for the Down Sampler data path:\n\n0: DMA mode is disabled\n\n1: DMA mode is enabled"
            },
            {
                "name": "OVR_DS_CFG",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OVR_DS_CFG: Down Sampler overrun configuration:\n\n0: the previous data is kept, the new one is lost\n\n1: the previous data is lost, the new one is kept"
            },
            {
                "name": "BIT_INVERT_SN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BIT_INVERT_SN: invert bit to bit the ADC data output (1's complement) when a single\n\nnegative input is connected to the ADC:\n\n0: no inversion (default)\n\n1: enable the inversion"
            },
            {
                "name": "BIT_INVERT_DIFF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BIT_INVERT_DIFF: invert bit to bit the ADC data output (1's complement) when a differential\n\ninput is connected to the ADC:\n\n0: no inversion (default)\n\n1: enable the inversion"
            },
            {
                "name": "ADC_CONT_1V2",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "ADC_CONT_1V2: select the input sampling method:\n\n0: sampling only at conversion start (default)\n\n1: sampling starts at the end of conversion"
            },
            {
                "name": "SAMPLE_RATE_MSB",
                "bitOffset": 21,
                "bitWidth": 3,
                "desc": "SAMPLE_RATE_MSB: Sample Rate MSB\n\nThis field is an extension of SAMPLE_RATE definition in bits 12,11 of CONF register. It\n\nimpacts the conversion rate of ADC (F_ADC). See SAMPLE_RATE bits for the full description"
            }
        ]
    },
    "1090543624": {
        "name": "CTRL",
        "address": 1090543624,
        "size": 32,
        "access": "read-write",
        "desc": "CTRL register",
        "fields": [
            {
                "name": "ADC_ON_OFF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ADC_ON_OFF:\n\n0: power off the ADC\n\n1: power on the ADC"
            },
            {
                "name": "START_CONV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "START_CONV (1): generate a start pulse to initiate an ADC conversion:\n\n0: no effect\n\n1: start the ADC conversion\n\nNote: this bit is set by software and cleared by hardware."
            },
            {
                "name": "STOP_OP_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "STOP_OP_MODE (1): stop the on-going OP_MODE (ADC mode, Analog audio mode, Full\n\nmode):\n\n0: no effect\n\n1: stop on-going ADC mode\n\nNote: this bit is set by software and cleared by hardware.\n\nWhen setting the STOP_MODE_OP, the user has to wait around 10 us before to start a new ADC conversion by setting the START_CONV bit."
            },
            {
                "name": "TEST_MODE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TEST_MODE: select the functional or the test mode of the ADC:\n\n0: functional mode (one of the four main functional modes is used)\n\n1: test mode (for debug, test, calibration)"
            }
        ]
    },
    "1090543636": {
        "name": "SWITCH",
        "address": 1090543636,
        "size": 32,
        "access": "read-write",
        "desc": "SWITCH register",
        "fields": [
            {
                "name": "SE_VIN_0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "SE_VIN_0[1:0]: input voltage for VINM[0] / VINP[0]-VINM[0]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "SE_VIN_1[1:0]: input voltage for VINM[1] / VINP[1]-VINM[1]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "SE_VIN_2[1:0]: input voltage for VINM[2] / VINP[2]-VINM[2]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "SE_VIN_3[1:0]: input voltage for VINM[3] / VINP[3]-VINM[3]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "SE_VIN_4[1:0]: input voltage for VINP[0]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "SE_VIN_5[1:0]: input voltage for VINP[1]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "SE_VIN_6[1:0]: input voltage for VINP[2]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            },
            {
                "name": "SE_VIN_7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "SE_VIN_7[1:0]: input voltage for VINP[3]\n\n00: Vinput = 1.2V\n\n01: reserved (not used for this cut)\n\n10: Vinput = 2.4V\n\n11: Vinput = 3.6V"
            }
        ]
    },
    "1090543644": {
        "name": "DS_CONF",
        "address": 1090543644,
        "size": 32,
        "access": "read-write",
        "desc": "DS_CONF register",
        "fields": [
            {
                "name": "DS_RATIO",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "DS_RATIO[2:0]: program the Down Sampler ratio (N factor)\n\n000: ratio = 1, no down sampling (default)\n\n001: ratio = 2\n\n010: ratio = 4\n\n011: ratio = 8\n\n100: ratio = 16\n\n101: ratio = 32\n\n110: ratio = 64\n\n111: ratio = 128"
            },
            {
                "name": "DS_WIDTH",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "DS_WIDTH[2:0]: program the Down Sampler width of data output (DSDTATA)\n\n000: DS_DATA output on 12-bit (default)\n\n001: DS_DATA output on 13-bit\n\n010: DS_DATA output on 14-bit\n\n011: DS_DATA output on 15-bit\n\n100: DS_DATA output on 16-bit\n\n1xx: reserved"
            }
        ]
    },
    "1090543648": {
        "name": "SEQ_1",
        "address": 1090543648,
        "size": 32,
        "access": "read-write",
        "desc": "SEQ_1 register",
        "fields": [
            {
                "name": "SEQ0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SEQ0[3:0]: channel number code for first conversion of the sequence\n\n0000: VINM[0] to ADC single negative input\n\n0001: VINM[1] to ADC single negative input\n\n0010: VINM[2] to ADC single negative input\n\n0011: VINM[3] to ADC single negative input\n\n0100: VINP[0] to ADC single positive input\n\n0101: VINP[1] to ADC single positive input\n\n0110: VINP[2] to ADC single positive input\n\n0111: VINP[3] to ADC single positive input\n\n1000: VINP[0]-VINM[0] to ADC differential input\n\n1001: VINP[1]-VINM[1] to ADC differential input\n\n1010: VINP[2]-VINM[2] to ADC differential input\n\n1011: VINP[3]-VINM[3] to ADC differential input\n\n1100: VBAT - Battery level detector\n\n1101: Temperature sensor\n\n111x: reserved"
            },
            {
                "name": "SEQ1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "SEQ1[3:0]: channel number code for second conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SEQ2[3:0]: channel number code for 3rd conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "SEQ3[3:0]: channel number code for 4th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "SEQ4[3:0]: channel number code for 5th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "SEQ5[3:0]: channel number code for 6th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "SEQ6[3:0]: channel number code for 7th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "SEQ7[3:0]: channel number code for 8th conversion of the sequence.\n\nSee SEQ0 for code detail."
            }
        ]
    },
    "1090543652": {
        "name": "SEQ_2",
        "address": 1090543652,
        "size": 32,
        "access": "read-write",
        "desc": "SEQ_2 register",
        "fields": [
            {
                "name": "SEQ8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SEQ8[3:0]: channel number code for 9th conversion of the sequence\n\n0000: VINM[0] to ADC single negative input\n\n0001: VINM[1] to ADC single negative input\n\n0010: VINM[2] to ADC single negative input\n\n0011: VINM[3] to ADC single negative input\n\n0100: VINP[0] to ADC single positive input\n\n0101: VINP[1] to ADC single positive input\n\n0110: VINP[2] to ADC single positive input\n\n0111: VINP[3] to ADC single positive input\n\n1000: VINP[0]-VINM[0] to ADC differential input\n\n1001: VINP[1]-VINM[1] to ADC differential input\n\n1010: VINP[2]-VINM[2] to ADC differential input\n\n1011: VINP[3]-VINM[3] to ADC differential input\n\n1100: VBAT - Battery level detector\n\n1101: Temperature sensor\n\n111x: reserved"
            },
            {
                "name": "SEQ9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "SEQ9[3:0]: channel number code for 10th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "SEQ10[3:0]: channel number code for 11th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "SEQ11[3:0]: channel number code for 12th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "SEQ12[3:0]: channel number code for 13th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "SEQ13[3:0]: channel number code for 14th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "SEQ14[3:0]: channel number code for 15th conversion of the sequence.\n\nSee SEQ0 for code detail."
            },
            {
                "name": "SEQ15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "SEQ15[3:0]: channel number code for 16th conversion of the sequence.\n\nSee SEQ0 for code detail."
            }
        ]
    },
    "1090543656": {
        "name": "COMP_1",
        "address": 1090543656,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_1 register",
        "fields": [
            {
                "name": "GAIN1",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN1[11:0]: first calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET1",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET1[7:0]: first calibration point"
            }
        ]
    },
    "1090543660": {
        "name": "COMP_2",
        "address": 1090543660,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_2 register",
        "fields": [
            {
                "name": "GAIN2",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN2[11:0]: second calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET2",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET2[7:0]: second calibration point"
            }
        ]
    },
    "1090543664": {
        "name": "COMP_3",
        "address": 1090543664,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_3 register",
        "fields": [
            {
                "name": "GAIN3",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN3[11:0]: third calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET3",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET3[7:0]: third calibration point"
            }
        ]
    },
    "1090543668": {
        "name": "COMP_4",
        "address": 1090543668,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_4 register",
        "fields": [
            {
                "name": "GAIN4",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "GAIN4[11:0]: fourth calibration point: gain AUXADC_GAIN_1V2[11:0]"
            },
            {
                "name": "OFFSET4",
                "bitOffset": 12,
                "bitWidth": 8,
                "desc": "OFFSET4[7:0]: fourth calibration point"
            }
        ]
    },
    "1090543672": {
        "name": "COMP_SEL",
        "address": 1090543672,
        "size": 32,
        "access": "read-write",
        "desc": "COMP_SEL register",
        "fields": [
            {
                "name": "OFFSET_GAIN0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN0[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n1.2V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN1[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n1.2V. This field also selects the gain/offset for Temperature Sensor input::\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN2[1:0]: gain / offset used in ADC differential mode with Vinput range = 1.2V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN3[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN4[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN5[1:0]: gain / offset used in ADC differential mode with Vinput range = 2.4V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN6[1:0]: gain / offset used in ADC single negative mode with Vinput range =\n\n3.6V. This field also selects the gain/offset for VBAT input::\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN7[1:0]: gain / offset used in ADC single positive mode with Vinput range =\n\n3.6V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            },
            {
                "name": "OFFSET_GAIN8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "OFFSET_GAIN8[1:0]: gain / offset used in ADC differential mode with Vinput range = 3.6V:\n\n00: OFFSET1 and GAIN1 from COMP_1\n\n01: OFFSET2 and GAIN2 from COMP_2\n\n10: OFFSET3 and GAIN3 from COMP_3\n\n11: OFFSET4 and GAIN4 from COMP_4"
            }
        ]
    },
    "1090543676": {
        "name": "WD_TH",
        "address": 1090543676,
        "size": 32,
        "access": "read-write",
        "desc": "WD_TH register",
        "fields": [
            {
                "name": "WD_LT",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "WD_LT[11:0]: analog watchdog low level threshold."
            },
            {
                "name": "WD_HT",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "WD_HT[11:0]: analog watchdog high level threshold."
            }
        ]
    },
    "1090543680": {
        "name": "WD_CONF",
        "address": 1090543680,
        "size": 32,
        "access": "read-write",
        "desc": "WD_CONF register",
        "fields": [
            {
                "name": "AWD_CHX",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "AWD_CHX[15:0]: analog watchdog channel selection to define which input channel(s) need\n\nto be guarded by the watchdog.\n\nBit0: VINM[0] to ADC negative input\n\nBit1: VINM[1] to ADC negative input\n\nBit2: VINM[2] to ADC negative input\n\nBit3: VINM[3] to ADC negative input\n\nBit4: Not used\n\nBit5: VBAT to ADC negative input\n\nBit6: GND to ADC negative input\n\nBit7: VDDA to ADC negative input\n\nBit8: VINP[0] to ADC positive input\n\nBit9: VINP[1] to ADC positive input\n\nBit10: VINP[2] to ADC positive input\n\nBit11: VINP[3] to ADC positive input\n\nBit12: Not used\n\nBit13: TEMP to ADC positive input\n\nBit14: GND to ADC positive input\n\nBit15: VDDA to ADC positive input"
            }
        ]
    },
    "1090543684": {
        "name": "DS_DATAOUT",
        "address": 1090543684,
        "size": 32,
        "access": "read-only",
        "desc": "DS_DATAOUT register",
        "fields": [
            {
                "name": "DS_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DS_DATA[15:0]: contain the converted data at the output of the Down Sampler."
            }
        ]
    },
    "1090543692": {
        "name": "IRQ_STATUS",
        "address": 1090543692,
        "size": 32,
        "access": "read-write",
        "desc": "IRQ_STATUS register",
        "fields": [
            {
                "name": "EOC_IRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EOC_IRQ (Used in test mode only): set when the ADC conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: ADC conversion is not completed\n\n1: ADC conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EODS_IRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EODS_IRQ: set when the Down Sampler conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: Down Sampler conversion is not completed\n\n1: Down Sampler conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EOS_IRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_IRQ: set when a sequence of conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: sequence of conversion is not completed\n\n1: sequence of conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "AWD_IRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AWD_IRQ: set when an analog watchdog event occurs.\n\nWhen read, provide the status of the interrupt:\n\n0: no analog watchdog event occurred\n\n1: analog watchdog event has occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "OVR_DS_IRQ",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost)\n\nWhen read, provide the status of the interrupt:\n\n0: no overrun occurred\n\n1: overrun occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            }
        ]
    },
    "1090543696": {
        "name": "IRQ_ENABLE",
        "address": 1090543696,
        "size": 32,
        "access": "read-write",
        "desc": "IRQ_ENABLE register",
        "fields": [
            {
                "name": "EOC_IRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EOC_IRQ (Used in test mode only): set when the ADC conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: ADC conversion is not completed\n\n1: ADC conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EODS_IRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EODS_IRQ: set when the Down Sampler conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: Down Sampler conversion is not completed\n\n1: Down Sampler conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "EOS_IRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EOS_IRQ: set when a sequence of conversion is completed.\n\nWhen read, provide the status of the interrupt:\n\n0: sequence of conversion is not completed\n\n1: sequence of conversion is completed\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "AWD_IRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AWD_IRQ: set when an analog watchdog event occurs.\n\nWhen read, provide the status of the interrupt:\n\n0: no analog watchdog event occurred\n\n1: analog watchdog event has occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            },
            {
                "name": "OVR_DS_IRQ",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OVR_DS_IRQ: set to indicate a Down Sampler overrun (at least one data is lost)\n\nWhen read, provide the status of the interrupt:\n\n0: no overrun occurred\n\n1: overrun occurred\n\nWriting this bit clears the status of the interrupt:\n\n0: no effect\n\n1: clear the interrupt"
            }
        ]
    },
    "1090543712": {
        "name": "TEST_CONF",
        "address": 1090543712,
        "size": 32,
        "access": "read-write",
        "desc": "TEST_CONF register",
        "fields": [
            {
                "name": "ADC_SWITCH_EN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ADC_SWITCH_EN[15:0]: enable individually each connection of the switching matrix at the\n\nADC input.\n\nFor each bit:\n\n0: switch X is ON\n\n1: switch X is OFF\n\nBit mapping (corresponding to AUXADC_INSEL_1V2[15:0]):\n\nBit 0: VINM[0] to ADC negative input\n\nBit 1: VINM[1] to ADC negative input\n\nBit 2: VINM[2] to ADC negative input\n\nBit 3: VINM[3] to ADC negative input\n\nBit4: GND to ADC negative input\n\nBit5: VBAT to ADC negative input\n\nBit6: GND to ADC negative input\n\nBit7: VDDA to ADC negative input\n\nBit8: VINP[0] to ADC positive input\n\nBit9: VINP[1] to ADC positive input\n\nBit10: VINP[2] to ADC positive input\n\nBit11: VINP[3] to ADC positive input\n\nBit12: VBAT to ADC positive input\n\nBit13: TEMP to ADC positive input\n\nBit14: GND to ADC positive input\n\nBit15: VDDA to ADC positive input."
            },
            {
                "name": "SEL_VIN_TYPE",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "SEL_VIN_TYPE[1:0]: operation mode of the selected VIN\n\n00: ADC single negative input\n\n01: ADC single positive input\n\n10: ADC differential input mode\n\n11: reserved"
            },
            {
                "name": "ADC_RUN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "ADC_RUN: Start/stop ADC conversion.\n\n0: stop the ADC conversion,\n\n1: starts the ADC conversion."
            },
            {
                "name": "ADC_ENABLE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "ADC_ENABLE:\n\n0: disable the ADC (power OFF)\n\n1: enable the ADC (power ON)"
            }
        ]
    },
    "1090543716": {
        "name": "DTB_CONF",
        "address": 1090543716,
        "size": 32,
        "access": "read-write",
        "desc": "DTB_CONF register",
        "fields": [
            {
                "name": "ADC_DBG_CONF",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ADC_DBG_CONF[3:0]: use for debug purpose."
            },
            {
                "name": "ADC_DTB_CONF",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "ADC_DTB_CONF[1:0]: configure the DTB output.\n\n00: DTB bus is all 0\n\n01: output the ADC_BUSY, ADC_EOC, offset compensation data[11:0] on the ADC_DTB\n\n10: output the DS information on the ADC_DTB\n\n11: select states of the FSM and enable ADC serial output\n\nNote: detailed DTB configurations are available in the Table 38 in IUM"
            },
            {
                "name": "DTB_SER_SEL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DTB_SER_SEL: DTB serial output selection when ADC_DB_CONF[1:0]=3d\n\n0: pre down-sampler with offset compensation data\n\n1: post down-sampler data"
            },
            {
                "name": "FSM_STATE",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "FSM_STATE[7:0]: show the state of the state machine.\n\nBit 0: IDLE\n\nBit 1: Reserved\n\nBit 2: ADC setup phase\n\nBit 3: Reserved\n\nBit 4: ADC_START_CONV resynchronization\n\nBit 5: Reserved\n\nBit 6: ADC mode\n\nBit 7: sequence mode"
            },
            {
                "name": "FSM_CUR_STATE",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "FSM_CUR_STATE[2:0]: show the last executed state by the state machine.\n\n000: IDLE mode\n\n001: Reserved\n\n010: ADC setup phase\n\n011: Reserved\n\n100: ADC_START_CONV resynchronization\n\n101: Reserved\n\n110: ADC mode\n\n111: sequence mode"
            }
        ]
    },
    "1217396736": {
        "name": "AES_CR",
        "address": 1217396736,
        "size": 32,
        "access": "read-write",
        "desc": "AES_CR register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: AES IP enable\n"
            },
            {
                "name": "DATATYPE",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "DATATYPE[1:0]: Data type selection\n"
            },
            {
                "name": "MODE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "MODE[1:0]: AES operating mode\n"
            },
            {
                "name": "CHMOD_1_0",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "CHMOD[1:0]: AES Chaining Mode selection\n"
            },
            {
                "name": "CCFC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CCFC: Computation Complete Flag Clear\n"
            },
            {
                "name": "ERRC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ERRC: Error clear\n"
            },
            {
                "name": "CCFIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CCFIE: CCF Flag Interrupt Enable\n"
            },
            {
                "name": "ERRIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ERRIE: Error Interrupt Enable\n"
            },
            {
                "name": "DMAINEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DMAINEN: DMA Input Enable\n"
            },
            {
                "name": "DMAOUTEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMAOUTEN: DMA Output Enable\n"
            },
            {
                "name": "GCMPH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "GCMPH[1:0]: GCM or CCM Phase selection\n"
            },
            {
                "name": "CHMOD_2",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CHMOD[2]: Chaining mode selection, bit [2]\n"
            },
            {
                "name": "KEYSIZE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "KEYSIZE: Key Size selection."
            },
            {
                "name": "NPBLB",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "NPBLB: Number of Padding Bytes in Last Block of payload."
            }
        ]
    },
    "1217396740": {
        "name": "AES_SR",
        "address": 1217396740,
        "size": 32,
        "access": "read-only",
        "desc": "AES_SR register",
        "fields": [
            {
                "name": "CCF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCF: Computation complete flag\n"
            },
            {
                "name": "RDERR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RDERR: Read error flag\n"
            },
            {
                "name": "WRERR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WRERR: Write error flag\n"
            },
            {
                "name": "BUSY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BUSY: Busy flag\n"
            }
        ]
    },
    "1217396744": {
        "name": "AES_DINR",
        "address": 1217396744,
        "size": 32,
        "access": "read-write",
        "desc": "AES_DINR register",
        "fields": [
            {
                "name": "DINR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DINR[x+31:x]: One of four 32-bit words of a 128-bit input data block being written into the peripheral\n"
            }
        ]
    },
    "1217396748": {
        "name": "AES_DOUTR",
        "address": 1217396748,
        "size": 32,
        "access": "read-only",
        "desc": "AES_DOUTR register",
        "fields": [
            {
                "name": "DOUTR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "DOUTR[x+31:x]: One of four 32-bit words of a 128-bit output data block being read from the\n"
            }
        ]
    },
    "1217396752": {
        "name": "AES_KEYR0",
        "address": 1217396752,
        "size": 32,
        "access": "read-write",
        "desc": "AES_KEYRx register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits  [((32*x)+31):((32*x)+0)]\n"
            }
        ]
    },
    "1217396756": {
        "name": "AES_KEYR1",
        "address": 1217396756,
        "size": 32,
        "access": "read-write",
        "desc": "AES_KEYRx register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits  [((32*x)+31):((32*x)+0)]\n"
            }
        ]
    },
    "1217396760": {
        "name": "AES_KEYR2",
        "address": 1217396760,
        "size": 32,
        "access": "read-write",
        "desc": "AES_KEYRx register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits  [((32*x)+31):((32*x)+0)]\n"
            }
        ]
    },
    "1217396764": {
        "name": "AES_KEYR3",
        "address": 1217396764,
        "size": 32,
        "access": "read-write",
        "desc": "AES_KEYRx register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "KEY [((32*x)+31):((32*x)+0)]: Cryptographic key, bits  [((32*x)+31):((32*x)+0)]\n"
            }
        ]
    },
    "1217396768": {
        "name": "AES_IVR0",
        "address": 1217396768,
        "size": 32,
        "access": "read-write",
        "desc": "AES_IVRx register",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])\n"
            }
        ]
    },
    "1217396772": {
        "name": "AES_IVR1",
        "address": 1217396772,
        "size": 32,
        "access": "read-write",
        "desc": "AES_IVRx register",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])\n"
            }
        ]
    },
    "1217396776": {
        "name": "AES_IVR2",
        "address": 1217396776,
        "size": 32,
        "access": "read-write",
        "desc": "AES_IVRx register",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])\n"
            }
        ]
    },
    "1217396780": {
        "name": "AES_IVR3",
        "address": 1217396780,
        "size": 32,
        "access": "read-write",
        "desc": "AES_IVRx register",
        "fields": [
            {
                "name": "IVI",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "IVI [((32*x)+31):((32*x)+0)]: Initialization vector register (LSB IVR[((32*x)+31):((32*x)+0)])\n"
            }
        ]
    },
    "1210056704": {
        "name": "CRC_DR",
        "address": 1210056704,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_DR register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Data register bits.\nThis register is used to write new data to the CRC calculator. It holds the previous CRC calculation result when it is read.\nIf the data size is less than 32 bits, the least significant bits are used to write/read the\ncorrect value."
            }
        ]
    },
    "1210056708": {
        "name": "CRC_IDR",
        "address": 1210056708,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_IDR register",
        "fields": [
            {
                "name": "IDR",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": ""
            }
        ]
    },
    "1210056712": {
        "name": "CRC_CR",
        "address": 1210056712,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_CR register",
        "fields": [
            {
                "name": "RESET",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RESET bit\nThis bit is set by software to reset the CRC calculation unit and set the data register to the value\nstored in the CRC_INIT register. This bit can only be set, it is automatically cleared by hardware"
            },
            {
                "name": "POLYSIZE",
                "bitOffset": 3,
                "bitWidth": 2,
                "desc": "Polynomial size\nThese bits control the size of the polynomial.\n-00: 32 bit polynomial\n-01: 16 bit polynomial\n-10: 8 bit polynomial\n-11: 7 bit polynomial"
            },
            {
                "name": "REV_IN",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Reverse input data\nThese bits control the reversal of the bit order of the input data\n-00: Bit order not affected\n-01: Bit reversal done by byte\n-10: Bit reversal done by half-word\n-11: Bit reversal done by word"
            },
            {
                "name": "REV_OUT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Reverse output data\nThis bit controls the reversal of the bit order of the output data.\n-0: Bit order not affected\n-1: Bit-reversed output format"
            }
        ]
    },
    "1210056720": {
        "name": "CRC_INIT",
        "address": 1210056720,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_INIT register",
        "fields": [
            {
                "name": "INIT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Programmable initial CRC value\nThis register is used to write the CRC initial value."
            }
        ]
    },
    "1210056724": {
        "name": "CRC_POL",
        "address": 1210056724,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_POL register",
        "fields": [
            {
                "name": "POL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "POL[31:0]: Programmable polynomial\nThis register is used to write the coefficients of the polynomial to be used for CRC calculation.\nIf the polynomial size is less than 32 bits, the least significant bits have to be used to program the\ncorrect value."
            }
        ]
    },
    "1073778688": {
        "name": "CSR",
        "address": 1073778688,
        "size": 32,
        "access": "read-write",
        "desc": "CSR register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Comparator enable bit\n\nThis bit is set and cleared by software (only if LOCK not set). It switches on Comparator.\n\n0: Comparator switched OFF\n\n1: Comparator switched ON"
            },
            {
                "name": "PWRMODE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PWRMODE[1:0]: Power Mode of the comparator\n\nThese bits are set and cleared by software (only if LOCK not set). They control the\n\npower/speed of the Comparator.\n\n00:High speed\n\n01 or 10:Medium speed\n\n11:Ultra low power"
            },
            {
                "name": "INMSEL",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "INMSEL: Comparator input minus selection bits\n\nThese bits are set and cleared by software (only if LOCK not set). They select which input is\n\nconnected to the input minus of comparator.\n\n000: 1/4 VREFINT\n\n001: 1/2 VREFINT\n\n010: 3/4VREFINT\n\n011: VREFINT\n\n100: DAC OUT\n\n101: PA13\n\n110: PB0\n\n111: PB3"
            },
            {
                "name": "INPSEL",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "INPSEL[1:0]: Comparator input plus selection bit\n\nThis bit is set and cleared by software (only if LOCK not set).\n\n00: PA14\n\n01: PB1\n\n1x: PB2"
            },
            {
                "name": "POLARITY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "POLARITY: Comparator polarity selection bit\n\nThis bit is set and cleared by software (only if LOCK not set). It inverts Comparator polarity.\n\n0: Comparator output value not inverted\n\n1: Comparator output value inverted"
            },
            {
                "name": "HYST",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "HYST[1:0]: Comparator hysteresis selection bits\n\nThese bits are set and cleared by software (only if LOCK not set). They select the\n\nHysteresis voltage of the comparator .\n\n00: No hysteresis\n\n01: Low hysteresis\n\n10: Medium hysteresis\n\n11: High hysteresis"
            },
            {
                "name": "BLANKING",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "BLANKING[2:0]: Comparator blanking source selection bits\n\nThese bits select which timer output controls the comparator output blanking.\n\n000: No blanking\n\n001: TIM2 OC4 selected as blanking source\n\n010: TIM16 OC1 selected as blanking source\n\nAll other values: reserved"
            },
            {
                "name": "BRGEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BRGEN: Scaler bridge enable\n\nThis bit is set and cleared by software (only if LOCK not set). This bit enable the bridge of\n\nthe scaler.\n\n0: Scaler resistor bridge disable\n\n1: Scaler resistor bridge enable\n\nIf SCALEN is set and BRGEN is reset, BG voltage reference is available                                                                                                      but not 1/4BGAP, 1/2BGAP, 3/4 BGAP. BGAP value is sent instead of 1/4BGAP, 1/2BGAP, 3/4 BGAP.\n\nIf SCALEN and BRGEN are set, 1/4 BGAP 1/2BGAP 3/4BGAP and BGAP voltage\n\nreferences are available."
            },
            {
                "name": "SCALEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "SCALEN: Voltage scaler enable bit\n\nThis bit is set and cleared by software. This bit enable the outputs of the VREFINT divider\n\navailable on the minus input of the Comparator\n\n0: scaler disable\n\n1: scaler enable"
            },
            {
                "name": "VALUE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "VALUE: Comparator output status bit\n\nThis bit is read-only. It reflects the current comparator output taking into account POLARITY\n\nbit effect."
            },
            {
                "name": "LOCK",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LOCK: COMP_CSR register lock bit\n\nThis bit is set by software and cleared by a hardware system reset. It locks the whole\n\ncontent of the comparator control register, COMP1_CSR[31:0].\n\n0: COMP1_CSR[31:0] are read/write\n\n1: COMP1_CSR[31:0] are read-only"
            }
        ]
    },
    "1073766400": {
        "name": "CR",
        "address": 1073766400,
        "size": 32,
        "access": "read-write",
        "desc": "CR register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: DAC channel enable This bit is set and cleared by software to enable/disable DAC\n\nchannel.\n\n0: DAC channel disabled\n\n1: DAC channel enabled"
            },
            {
                "name": "BON",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BON: DAC channel output buffer enable. This bit is set and cleared by software to\n\nenable/disable DAC channel output buffer.\n\n0: DAC channel output buffer disabled\n\n1: DAC channel output buffer enabled"
            },
            {
                "name": "TEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TEN: DAC channel trigger enable This bit is set and cleared by software to enable/disable\n\nDAC channel trigger.\n\n0: DAC channel trigger disabled and data written into the DAC_DHR register are transferred\n\n       one APB0 clock cycle later to the DAC_DOR register\n\n1: DAC channel trigger enabled and data from the DAC_DHR register are transferred three\n\n       APB0 clock cycles later to the DAC_DOR register\n\nNote: When software trigger is selected, the transfer from the DAC_DHR\n\nregister to the DAC_DOR register takes only one APB0 clock cycle."
            },
            {
                "name": "TSEL",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "TSEL[2:0]: DAC channel trigger selection These bits select the external event used to trigger\n\nDAC channel.\n\n000: Timer 16 TRGO event\n\n001: PA8 pin event from SYSCFG\n\n010 to 011: Reserved\n\n111: Software trigger\n\nOnly used if bit TEN = 1 (DAC channel trigger enabled)."
            },
            {
                "name": "WAVE",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "WAVE[1:0]: DAC channel noise/triangle wave generation enable These bits are set and\n\ncleared by software.\n\n00: wave generation disabled\n\n01: Noise wave generation enabled\n\n1x: Triangle wave generation enabled\n\nNote: Only used if bit TEN = 1 (DAC channel trigger enabled)."
            },
            {
                "name": "MAMP",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "MAMP[3:0]: DAC channel mask amplitude selector These bits are written by software to\n\nselect mask in wave generation mode or amplitude in triangle generation mode.\n\n0000: Unmask bit0 of LFSR  triangle amplitude equal to 1\n\n0001: Unmask bits[1:0] of LFSR  triangle amplitude equal to 3\n\n0010: Unmask bits[2:0] of LFSR  triangle amplitude equal to 7\n\n0011: Unmask bits[3:0] of LFSR  triangle amplitude equal to 15\n\n0100: Unmask bits[4:0] of LFSR  triangle amplitude equal to 31\n\ngreater than or equal to 0101: Unmask bits[5:0] of LFSR  triangle amplitude equal to 63"
            },
            {
                "name": "DMAEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DMAEN: DAC channel DMA enable This bit is set and cleared by software.\n\n0: DAC channel DMA mode disabled\n\n1: DAC channel DMA mode enabled"
            },
            {
                "name": "DMAUDRIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMAUDRIE: DAC channel DMA Underrun Interrupt enable This bit is set and cleared by\n\nsoftware.\n\n0: DAC channel DMA Underrun Interrupt disabled\n\n1: DAC channel DMA Underrun Interrupt enabled"
            },
            {
                "name": "CMPEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CMPEN: DAC channel output to COMP INMINUS enable. This bit is set and cleared by\n\nsoftware.\n\n0: DAC channel output to COMP INMINUS disabled\n\n1: DAC channel output to COMP INMINUS enabled"
            },
            {
                "name": "VCMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "VCMEN: DAC channel output to VCM BUFFER enable. This bit is set and cleared by\n\nsoftware.\n\n0: DAC channel output to VCM BUFFER disabled\n\n1: DAC channel output to VCM BUFFER enabled"
            },
            {
                "name": "VCMON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "VCMON: VCMBUFF power-up. This bit is set and cleared by software.\n\n0: VCM BUFFER OFF\n\n1: VCM BUFFER ON"
            }
        ]
    },
    "1073766404": {
        "name": "SWTRIGR",
        "address": 1073766404,
        "size": 32,
        "access": "read-write",
        "desc": "SWTRIGR register",
        "fields": [
            {
                "name": "SWTRIG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SWTRIG: DAC channel software trigger This bit is set by software to enable/disable the\n\nsoftware trigger.\n\n0: Software trigger disabled\n\n1: Software trigger enabled\n\nNote: This bit is cleared by hardware (one APB0 clock cycle later) once the\n\nDAC_DHR register value has been loaded into the DAC_DOR register."
            }
        ]
    },
    "1073766416": {
        "name": "DHR",
        "address": 1073766416,
        "size": 32,
        "access": "read-write",
        "desc": "DHR register",
        "fields": [
            {
                "name": "DACDHR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DACDHR[5:0]: DAC channel 6-bit data These bits are written by software which\n\nspecifies 6-bit data for DAC channel."
            }
        ]
    },
    "1073766444": {
        "name": "DOR",
        "address": 1073766444,
        "size": 32,
        "access": "read-only",
        "desc": "DOR register",
        "fields": [
            {
                "name": "DACDOR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "DACDOR[5:0]: DAC channel data output These bits are read-only, they contain data output\n\nfor DAC channel."
            }
        ]
    },
    "1073766452": {
        "name": "SR",
        "address": 1073766452,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "DMAUDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DMAUDR: DAC channel DMA underrun flag This bit is set by hardware and cleared by\n\nsoftware (by writing it to 1).\n\n0: No DMA underrun error condition occurred for DAC channel\n\n1: DMA underrun error condition occurred for DAC channel (the currently selected trigger is\n\n       driving DAC channel conversion at a frequency higher than the DMA service capability rate)"
            }
        ]
    },
    "1073774592": {
        "name": "CR",
        "address": 1073774592,
        "size": 32,
        "access": "read-write",
        "desc": "CR register",
        "fields": [
            {
                "name": "DBG_SLEEP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Allow debug of the CPU in SLEEP mode\n- 0: Normal operation. All clocks will be disabled automatically in SLEEP mode\n- 1: Automatic clock stop disabled. All active CPU clocks and oscillators will continue to run during SLEEP mode, allowing full CPU debug capability. On exit from SLEEP mode, the clock settings will be set to the SLEEP mode exit state."
            },
            {
                "name": "DBG_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Allow debug of the CPU in DEEPSTOP mode\n- 0: Normal operation. All clocks will be disabled automatically in STOP mode\n- 1: Automatic clock stop disabled. All active CPU clocks and oscillators will continue to run during STOP mode, allowing full CPU debug capability. On exit from STOP mode, the clock settings will be set to the STOP mode exit state."
            }
        ]
    },
    "1073774596": {
        "name": "DBG_APB0_FZ",
        "address": 1073774596,
        "size": 32,
        "access": "read-write",
        "desc": "DBG_APB0_FZ register",
        "fields": [
            {
                "name": "DBG_TIM2_STOP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 stop in the CPU debug\n- 0: Normal operation. TIM2 continues to operate while the CPU is in debug mode\n- 1: Stop in debug. TIM2 is frozen while the CPU is in debug mode."
            },
            {
                "name": "DBG_TIM16_STOP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16 stop in the CPU debug\n- 0: Normal operation. TIM16 continues to operate while the CPU is in debug mode\n- 1: Stop in debug. TIM16 is frozen while the CPU is in debug mode."
            },
            {
                "name": "DBG_RTC_STOP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC stop in CPU debug\n- 0: Normal operation. RTC continues to operate while the CPU is in debug mode\n- 1: Stop in debug. RTC is frozen while the CPU is in debug mode."
            },
            {
                "name": "DBG_IWDG_STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "IWDG stop in the CPU debug\n- 0: Normal operation. IWDG continues to operate while the CPU is in debug mode\n- 1: Stop in debug. IWDG is frozen while the CPU is in debug mode."
            }
        ]
    },
    "1073774600": {
        "name": "DBG_APB1_FZ",
        "address": 1073774600,
        "size": 32,
        "access": "read-write",
        "desc": "DBG_APB1_FZ register",
        "fields": [
            {
                "name": "DBG_I2C1_STOP",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 SMBUS timeout stop in CPU debug\n- 0: Normal operation. I2C1 SMBUS timeout continues to operate while the CPU is in debug mode\n- 1: Stop in debug. I2C1 SMBUS timeou is frozen while the CPU is in debug mode."
            },
            {
                "name": "DBG_I2C2_STOP",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C2 SMBUS timeout stop in CPU debug\n- 0: Normal operation. I2C2 SMBUS timeout continues to operate while the CPU is in debug mode\n- 1: Stop in debug. I2C2 SMBUS timeou is frozen while the CPU is in debug mode."
            }
        ]
    },
    "1216348160": {
        "name": "C0CR",
        "address": 1216348160,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348164": {
        "name": "C1CR",
        "address": 1216348164,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348168": {
        "name": "C2CR",
        "address": 1216348168,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348172": {
        "name": "C3CR",
        "address": 1216348172,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348176": {
        "name": "C4CR",
        "address": 1216348176,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348180": {
        "name": "C5CR",
        "address": 1216348180,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348184": {
        "name": "C6CR",
        "address": 1216348184,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1216348188": {
        "name": "C7CR",
        "address": 1216348188,
        "size": 32,
        "access": "read-write",
        "desc": "CxCR register",
        "fields": [
            {
                "name": "DMAREQ_ID",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DMAREQ_ID[4:0]: DMA REQuest IDentification\n\nSelects the input DMA request. C.f. the DMAMUX table about assignments of multiplexer\n\ninputs to resources."
            }
        ]
    },
    "1215299584": {
        "name": "DMA_ISR",
        "address": 1215299584,
        "size": 32,
        "access": "read-only",
        "desc": "DMA_ISR register",
        "fields": [
            {
                "name": "GIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "GIF1: Channel 1 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 1\n\n1: A TE, HT or TC event occurred on channel 1"
            },
            {
                "name": "TCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIF1: Channel 1 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 1\n\n1: A transfer complete (TC) event occurred on channel 1"
            },
            {
                "name": "HTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIF1: Channel 1 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 1\n\n1: A half transfer (HT) event occurred on channel 1"
            },
            {
                "name": "TE1F1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIF1: Channel 1 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 1\n\n1: A transfer error (TE) occurred on channel 1"
            },
            {
                "name": "GIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "GIF2: Channel 2 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 2\n\n1: A TE, HT or TC event occurred on channel 2"
            },
            {
                "name": "TCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TCIF2: Channel 2 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 2\n\n1: A transfer complete (TC) event occurred on channel 2"
            },
            {
                "name": "HTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HTIF2: Channel 2 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 2\n\n1: A half transfer (HT) event occurred on channel 2"
            },
            {
                "name": "TE1F2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TEIF2: Channel 2 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 2\n\n1: A transfer error (TE) occurred on channel 2"
            },
            {
                "name": "GIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GIF3: Channel 3 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 3\n\n1: A TE, HT or TC event occurred on channel 3"
            },
            {
                "name": "TCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "TCIF3: Channel 3 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 3\n\n1: A transfer complete (TC) event occurred on channel 3"
            },
            {
                "name": "HTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "HTIF3: Channel 3 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 3\n\n1: A half transfer (HT) event occurred on channel 3"
            },
            {
                "name": "TE1F3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TEIF3: Channel 3 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 3\n\n1: A transfer error (TE) occurred on channel 3"
            },
            {
                "name": "GIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "GIF4: Channel 4 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 4\n\n1: A TE, HT or TC event occurred on channel 4"
            },
            {
                "name": "TCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "TCIF4: Channel 4 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 4\n\n1: A transfer complete (TC) event occurred on channel 4"
            },
            {
                "name": "HTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "HTIF4: Channel 4 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 4\n\n1: A half transfer (HT) event occurred on channel 4"
            },
            {
                "name": "TE1F4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "TEIF4: Channel 4 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 4\n\n1: A transfer error (TE) occurred on channel 4"
            },
            {
                "name": "GIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "GIF5: Channel 5 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 5\n\n1: A TE, HT or TC event occurred on channel 5"
            },
            {
                "name": "TCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TCIF5: Channel 5 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 5\n\n1: A transfer complete (TC) event occurred on channel 5"
            },
            {
                "name": "HTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "HTIF5: Channel 5 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 5\n\n1: A half transfer (HT) event occurred on channel 5"
            },
            {
                "name": "TE1F5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "TEIF5: Channel 5 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 5\n\n1: A transfer error (TE) occurred on channel 5"
            },
            {
                "name": "GIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "GIF6: Channel 6 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 6\n\n1: A TE, HT or TC event occurred on channel 6"
            },
            {
                "name": "TCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TCIF6: Channel 6 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 6\n\n1: A transfer complete (TC) event occurred on channel 6"
            },
            {
                "name": "HTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "HTIF6: Channel 6 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 6\n\n1: A half transfer (HT) event occurred on channel 6"
            },
            {
                "name": "TE1F6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TEIF6: Channel 6 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 6\n\n1: A transfer error (TE) occurred on channel 6"
            },
            {
                "name": "GIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "GIF7: Channel 7 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 7\n\n1: A TE, HT or TC event occurred on channel 7"
            },
            {
                "name": "TCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCIF7: Channel 7 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 7\n\n1: A transfer complete (TC) event occurred on channel 7"
            },
            {
                "name": "HTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "HTIF7: Channel 7 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 7\n\n1: A half transfer (HT) event occurred on channel 7"
            },
            {
                "name": "TE1F7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TEIF7: Channel 7 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 7\n\n1: A transfer error (TE) occurred on channel 7"
            },
            {
                "name": "GIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "GIF8: Channel 8 global interrupt flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No TE, HT or TC event on channel 8\n\n1: A TE, HT or TC event occurred on channel 8"
            },
            {
                "name": "TCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "TCIF8: Channel 8 transfer complete flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer complete (TC) event on channel 8\n\n1: A transfer complete (TC) event occurred on channel 8"
            },
            {
                "name": "HTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "HTIF8: Channel 8 half transfer flag\n\nThis bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No half transfer (HT) event on channel 8\n\n1: A half transfer (HT) event occurred on channel 8"
            },
            {
                "name": "TE1F8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "TEIF8: Channel 8 transfer error flag                                                                                                                                                                                                                    This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCR register.\n\n0: No transfer error (TE) on channel 8\n\n1: A transfer error (TE) occurred on channel 8"
            }
        ]
    },
    "1215299588": {
        "name": "DMA_IFCR",
        "address": 1215299588,
        "size": 32,
        "access": "write-only",
        "desc": "DMA_IFCR register",
        "fields": [
            {
                "name": "CGIF1",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CGIF1: Channel 1 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CTCIF1: Channel 1 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF1",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CHTIF1: Channel 1 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF1",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CTEIF1: Channel 1 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF2",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CGIF2: Channel 2 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF2",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CTCIF2: Channel 2 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF2",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "CHTIF2: Channel 2 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF2",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CTEIF2: Channel 2 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF3",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CGIF3: Channel 3 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF3",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTCIF3: Channel 3 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF3",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CHTIF3: Channel 3 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect.\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF3",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CTEIF3: Channel 3 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF4",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CGIF4: Channel 4 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF4",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CTCIF4: Channel 4 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF4",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CHTIF4: Channel 4 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect.\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF4",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CTEIF4: Channel 4 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF5",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "CGIF5: Channel 5 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF5",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CTCIF5: Channel 5 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF5",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "CHTIF5: Channel 5 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF5",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "CTEIF5: Channel 5 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF6",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "CGIF6: Channel 6 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect.\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF6",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "CTCIF6: Channel 6 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect.\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "CHTIF6: Channel 6 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect.\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF6",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "CTEIF6: Channel 6 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF7",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "CGIF7: Channel 7 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF7",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "CTCIF7: Channel 7 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF7",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "CHTIF7: Channel 7 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF7",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "CTEIF7: Channel 7 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            },
            {
                "name": "CGIF8",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "CGIF8: Channel 8 global interrupt clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the GIF, TEIF, HTIF and TCIF flags in the DMA_ISR register"
            },
            {
                "name": "CTCIF8",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "CTCIF8: Channel 8 transfer complete clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TCIF flag in the DMA_ISR register"
            },
            {
                "name": "CHTIF8",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "CHTIF8: Channel 8 half transfer clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding HTIF flag in the DMA_ISR register"
            },
            {
                "name": "CTEIF8",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "CTEIF8: Channel 8 transfer error clear\n\nThis bit is set and cleared by software.\n\n0: No effect\n\n1: Clears the corresponding TEIF flag in the DMA_ISR register"
            }
        ]
    },
    "1215299592": {
        "name": "DMA_CCR1",
        "address": 1215299592,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299596": {
        "name": "DMA_CNDTR1",
        "address": 1215299596,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299600": {
        "name": "DMA_CPAR1",
        "address": 1215299600,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299604": {
        "name": "DMA_CMAR1",
        "address": 1215299604,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299612": {
        "name": "DMA_CCR2",
        "address": 1215299612,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299616": {
        "name": "DMA_CNDTR2",
        "address": 1215299616,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299620": {
        "name": "DMA_CPAR2",
        "address": 1215299620,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299624": {
        "name": "DMA_CMAR2",
        "address": 1215299624,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299632": {
        "name": "DMA_CCR3",
        "address": 1215299632,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299636": {
        "name": "DMA_CNDTR3",
        "address": 1215299636,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299640": {
        "name": "DMA_CPAR3",
        "address": 1215299640,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299644": {
        "name": "DMA_CMAR3",
        "address": 1215299644,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299652": {
        "name": "DMA_CCR4",
        "address": 1215299652,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299656": {
        "name": "DMA_CNDTR4",
        "address": 1215299656,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299660": {
        "name": "DMA_CPAR4",
        "address": 1215299660,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299664": {
        "name": "DMA_CMAR4",
        "address": 1215299664,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299672": {
        "name": "DMA_CCR5",
        "address": 1215299672,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299676": {
        "name": "DMA_CNDTR5",
        "address": 1215299676,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299680": {
        "name": "DMA_CPAR5",
        "address": 1215299680,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299684": {
        "name": "DMA_CMAR5",
        "address": 1215299684,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299692": {
        "name": "DMA_CCR6",
        "address": 1215299692,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299696": {
        "name": "DMA_CNDTR6",
        "address": 1215299696,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299700": {
        "name": "DMA_CPAR6",
        "address": 1215299700,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299704": {
        "name": "DMA_CMAR6",
        "address": 1215299704,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299712": {
        "name": "DMA_CCR7",
        "address": 1215299712,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299716": {
        "name": "DMA_CNDTR7",
        "address": 1215299716,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299720": {
        "name": "DMA_CPAR7",
        "address": 1215299720,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299724": {
        "name": "DMA_CMAR7",
        "address": 1215299724,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299732": {
        "name": "DMA_CCR8",
        "address": 1215299732,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CCRx register",
        "fields": [
            {
                "name": "EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EN: Channel enable\n\nThis bit is set and cleared by software.\n\n0: Channel disabled\n\n1: Channel enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TCIE: Transfer complete interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TC interrupt disabled\n\n1: TC interrupt enabled"
            },
            {
                "name": "HTIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "HTIE: Half transfer interrupt enable\n\nThis bit is set and cleared by software.\n\n0: HT interrupt disabled\n\n1: HT interrupt enabled"
            },
            {
                "name": "TEIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TEIE: Transfer error interrupt enable\n\nThis bit is set and cleared by software.\n\n0: TE interrupt disabled\n\n1: TE interrupt enabled"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Data transfer direction\n\nThis bit is set and cleared by software.\n\n0: Read from peripheral.\n\n1: Read from memory"
            },
            {
                "name": "CIRC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CIRC: Circular mode\n\nThis bit is set and cleared by software.\n\n0: Circular mode disabled\n\n1: Circular mode enabled"
            },
            {
                "name": "PINC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PINC: Peripheral increment mode\n\nThis bit is set and cleared by software.\n\n0: Peripheral increment mode disabled\n\n1: Peripheral increment mode enabled"
            },
            {
                "name": "MINC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MINC: Memory increment mode\n\nThis bit is set and cleared by software.\n\n0: Memory increment mode disabled\n\n1: Memory increment mode enabled"
            },
            {
                "name": "PSIZE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PSIZE[1:0]: Peripheral size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "MSIZE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MSIZE[1:0]: Memory size\n\nThese bits are set and cleared by software.\n\n00: 8-bits\n\n01: 16-bits\n\n10: 32-bits"
            },
            {
                "name": "PL",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PL[1:0]: Channel priority level\n\nThese bits are set and cleared by software.\n\n00: Low\n\n01: Medium\n\n10: High\n\n11: Very high"
            },
            {
                "name": "MEM2MEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "MEM2MEM: Memory to memory mode\n\nThis bit is set and cleared by software.\n\n0: Memory to memory mode disabled\n\n1: Memory to memory mode enabled"
            }
        ]
    },
    "1215299736": {
        "name": "DMA_CNDTR8",
        "address": 1215299736,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CNDTRx register",
        "fields": [
            {
                "name": "NDT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "NDT[15:0]: Number of data to transfer\n\nNumber of data to be transferred (0 up to 65535). This register can only be written when the\n\nchannel is disabled. Once the channel is enabled, this register is read-only, indicating the\n\nremaining bytes to be transmitted. This register decrements after each DMA transfer.\n\nOnce the transfer is completed, this register can either stay at zero or be reloaded\n\nautomatically by the value previously programmed if the channel is configured in auto-reload\n\nmode.\n\nIf this register is zero, no transaction can be served whether the channel is enabled or not."
            }
        ]
    },
    "1215299740": {
        "name": "DMA_CPAR8",
        "address": 1215299740,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CPARx register",
        "fields": [
            {
                "name": "PA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "PA[31:0]: Peripheral address\n\nBase address of the peripheral data register from/to which the data will be read/written.\n\nWhen PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1215299744": {
        "name": "DMA_CMAR8",
        "address": 1215299744,
        "size": 32,
        "access": "read-write",
        "desc": "DMA_CMARx register",
        "fields": [
            {
                "name": "MA",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "MA[31:0]: Memory address\n\nBase address of the memory area from/to which the data will be read/written.\n\nWhen MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a halfword\n\naddress.\n\nWhen MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word\n\naddress."
            }
        ]
    },
    "1224738048": {
        "name": "PCKTLEN_CONFIG",
        "address": 1224738048,
        "size": 32,
        "access": "read-write",
        "desc": "PCKTLEN_CONFIG register",
        "fields": [
            {
                "name": "PCKTLEN",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "This bit field has different meanings/usages:\n"
            }
        ]
    },
    "1224738052": {
        "name": "MOD0_CONFIG",
        "address": 1224738052,
        "size": 32,
        "access": "read-write",
        "desc": "MOD0_CONFIG register",
        "fields": [
            {
                "name": "DATARATE_M",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The mantissa of the specified data rate (default: 38."
            },
            {
                "name": "DATARATE_E",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "The exponent of the specified data rate (default: 38."
            },
            {
                "name": "MOD_TYPE",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Select the modulation type\n"
            },
            {
                "name": "CONST_MAP",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Also known as FOUR_GFSK_CONST_MAP\n"
            },
            {
                "name": "BT_SEL",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Select BT value for GFSK\n"
            },
            {
                "name": "PA_CLKON_LOCKONTX",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable the clock on analog PA in LOCKONTX state\n"
            }
        ]
    },
    "1224738056": {
        "name": "MOD1_CONFIG",
        "address": 1224738056,
        "size": 32,
        "access": "read-write",
        "desc": "MOD1_CONFIG register",
        "fields": [
            {
                "name": "FDEV_M",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Mantissa of the frequency deviation (default: 28."
            },
            {
                "name": "FDEV_E",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Exponent of the frequency deviation (default: 28."
            },
            {
                "name": "CHFLT_M",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Mantissa of the channel filter BW (default: 100 kHz)"
            },
            {
                "name": "CHFLT_E",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Exponent of the channel filter BW (default: 100 kHz)"
            }
        ]
    },
    "1224738060": {
        "name": "SNYTH_FREQ",
        "address": 1224738060,
        "size": 32,
        "access": "read-write",
        "desc": "SNYTH_FREQ register",
        "fields": [
            {
                "name": "SYNTH_FRAC",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "Fractional part of the  PLL fractional divide factor (default: 868 MHz, XTAL: 48 MHz)"
            },
            {
                "name": "SYNTH_INT",
                "bitOffset": 20,
                "bitWidth": 8,
                "desc": "PLL integer divide factor (default: 868 MHz, XTAL: 48 MHz)"
            },
            {
                "name": "BS",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Synthesizer band selector, i."
            }
        ]
    },
    "1224738064": {
        "name": "VCO_CAL_CONFIG",
        "address": 1224738064,
        "size": 32,
        "access": "read-write",
        "desc": "VCO_CAL_CONFIG register",
        "fields": [
            {
                "name": "VCO_CALAMP_EXT",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "VCO magnitude calibration word in thermometric code\n"
            },
            {
                "name": "VCO_CALAMP_EXT_SEL",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Select the mode to provide an external VCO amplitude calibration value through VCO_CALAMP_EXT bit field\n"
            },
            {
                "name": "VCO_CALFREQ_EXT",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "VCO Cbank frequency calibration word."
            },
            {
                "name": "VCO_CALFREQ_EXT_SEL",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Select the mode to provide an external VCO frequency calibration value through VCO_CALFREQ_EXT bit field\n"
            },
            {
                "name": "VCO_CALIB_REQ",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Define if the Radio FSM must launch a VCO calibration request after VCO start-up\n"
            }
        ]
    },
    "1224738068": {
        "name": "RX_TIMER",
        "address": 1224738068,
        "size": 32,
        "access": "read-write",
        "desc": "RX_TIMER register",
        "fields": [
            {
                "name": "RX_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 23,
                "desc": "RX timer timeout (relative duration in interpolated absolute time unit)"
            },
            {
                "name": "RX_CS_TIMEOUT_MASK",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "- 0: CS flag does not contribute to timeout disabling\n"
            },
            {
                "name": "RX_PQI_TIMEOUT_MASK",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "- 0: PREAMBLE valid flag does not contribute to timeout disabling\n"
            },
            {
                "name": "RX_SQI_TIMEOUT_MASK",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "- 0: SYNC valid flag does not contribute to timeout disabling\n"
            },
            {
                "name": "RX_OR_nAND_SELECT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Select logical OR or logcial AND to apply on CS/PQI/SQI timeout mask\n"
            }
        ]
    },
    "1224738072": {
        "name": "DATABUFFER_THR",
        "address": 1224738072,
        "size": 32,
        "access": "read-write",
        "desc": "DATABUFFER_THR register",
        "fields": [
            {
                "name": "RX_ALMOST_FULL_THR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Almost Full threshold for RX Data Buffers\n"
            },
            {
                "name": "TX_ALMOST_EMPTY_THR",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Almost Empty threshold for TX Data Buffers."
            }
        ]
    },
    "1224738076": {
        "name": "RFSEQ_IRQ_ENABLE",
        "address": 1224738076,
        "size": 32,
        "access": "read-write",
        "desc": "RFSEQ_IRQ_ENABLE register",
        "fields": [
            {
                "name": "TX_DONE_E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable interrupt on TX_DONE_F flag"
            },
            {
                "name": "RX_OK_E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable interrupt on RX_OK_F flag"
            },
            {
                "name": "RX_TIMEOUT_E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Enable interrupt on RX_TIMEOUT_F flag"
            },
            {
                "name": "RX_CRC_ERROR_E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable interrupt on RX_CRC_ERROR_F flag"
            },
            {
                "name": "FAST_RX_TERM_E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Enable interrupt on FAST_RX_TERM_F flag"
            },
            {
                "name": "RXTIMER_STOP_CDT_E",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable interrupt on RXTIMER_STOP_CDT_F flag"
            },
            {
                "name": "SABORT_DONE_E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable interrupt on SABORT command treated and done flag"
            },
            {
                "name": "COMMAND_REJECTED_E",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Enable interrupt on COMMAND_REJECTED flag"
            },
            {
                "name": "CS_E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Enable interrupt on CS_F flag"
            },
            {
                "name": "PREAMBLE_VALID_E",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enable interrupt on PREAMBLE_VALID_F flag"
            },
            {
                "name": "SYNC_VALID_E",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Enable interrupt on SYNC_VALID_F flag"
            },
            {
                "name": "DATABUFFER0_USED_E",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Enable interrupt on DATABUFFER0_USED_F flag"
            },
            {
                "name": "DATABUFFER1_USED_E",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Enable interrupt on DATABUFFER1_USED_F flag"
            },
            {
                "name": "RX_ALMOST_FULL_0_E",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Enable interrupt on RX_ALMOST_FULL_0_F flag"
            },
            {
                "name": "RX_ALMOST_FULL_1_E",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Enable interrupt on RX_ALMOST_FULL_1_F flag"
            },
            {
                "name": "TX_ALMOST_EMPTY_0_E",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Enable interrupt on TX_ALMOST_EMPTY_0_F flag"
            },
            {
                "name": "TX_ALMOST_EMPTY_1_E",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Enable interrupt on TX_ALMOST_EMPTY_1_F flag"
            },
            {
                "name": "AHB_ACCESS_ERROR_E",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "Enable interrupt on AHB_ACCESS_ERROR_F flag"
            },
            {
                "name": "HW_ANA_FAILURE_E",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Enable interrupt on HW_ANA_FAILURE_F flag"
            },
            {
                "name": "SEQ_E",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Enable interrupt on SEQ_F flag"
            },
            {
                "name": "RRM_CMD_START_E",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "Enable interrupt on RRM_CMD_END_F flag"
            },
            {
                "name": "RRM_CMD_END_E",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Enable interrupt on RRM_CMD_END_F flag"
            },
            {
                "name": "SAFEASK_CALIB_DONE_E",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Enable interrupt on SAFEASK_CALIB_DONE_F flag"
            },
            {
                "name": "AGC_CALIB_DONE_E",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable interrupt on AGC_CALIB_DONE_F flag"
            }
        ]
    },
    "1224738080": {
        "name": "ADDITIONAL_CTRL",
        "address": 1224738080,
        "size": 32,
        "access": "read-write",
        "desc": "ADDITIONAL_CTRL register",
        "fields": [
            {
                "name": "CH_NUM",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Channel number."
            },
            {
                "name": "CH_SPACING",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Channel spacing."
            },
            {
                "name": "PA_FC",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Power control bandwidth selection according data rate\n"
            },
            {
                "name": "TIME_CAPTURESEL",
                "bitOffset": 20,
                "bitWidth": 3,
                "desc": "Select the trigger event to capture the interpolated absolute time in the TIME_CAPTURE[31:0] register\n"
            },
            {
                "name": "AS_ENABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable the antenna switching feature."
            }
        ]
    },
    "1224738084": {
        "name": "FAST_RX_TIMER",
        "address": 1224738084,
        "size": 32,
        "access": "read-write",
        "desc": "FAST_RX_TIMER register",
        "fields": [
            {
                "name": "FAST_RX_TIMEOUT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Fast RX termination timer value (corresponding to the delay to measure the RSSI and to let the HW check CS flag information)\n"
            },
            {
                "name": "FAST_CS_TERM_EN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Enable the Fast RX Termination feature\n"
            }
        ]
    },
    "1224738088": {
        "name": "COMMAND",
        "address": 1224738088,
        "size": 32,
        "access": "read-write",
        "desc": "COMMAND register",
        "fields": [
            {
                "name": "COMMAND_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Opcode coresponding to a command:\n"
            },
            {
                "name": "BACK2ACTIVE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Select the default/return state for the Radio FSM to be ACTIVE2\n"
            },
            {
                "name": "BACK2LOCKON",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Request to the Radio FSM to stay in LOCKON state when exiting a RX or a TX\n"
            }
        ]
    },
    "1073745920": {
        "name": "COMMAND",
        "address": 1073745920,
        "size": 32,
        "access": "read-write",
        "desc": "COMMAND register",
        "fields": [
            {
                "name": "COMMAND",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Macro commands for flash operations (may require DATA0...DATA3 to be set):\n- 0x11 : ERASE\n- 0x22 : MASSERASE\n- 0x33 : WRITE\n- 0x55 : MASSREAD\n- 0xAA : SLEEP\n- 0xBB : WAKEUP\n- 0xCC : BURSTWRITE\n- 0xEE : OTPWRITE\n- 0xFF : KEYWRITE"
            }
        ]
    },
    "1073745924": {
        "name": "CONFIG",
        "address": 1073745924,
        "size": 32,
        "access": "read-write",
        "desc": "CONFIG register",
        "fields": [
            {
                "name": "REMAP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CPU access routing (it supersedes PREMAP configuration):\n- 0 : FLASH memory addressed\n- 1 : SRAM0 memory addressed"
            },
            {
                "name": "DIS_GROUP_WRITE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Burst write Control:\n- 0 : burst write allowed\n- 1 : burst write forbidden"
            },
            {
                "name": "WAIT_STATE",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Add latency to flash read opeations:\n- 00 : no latency\n- 01 : 1 clock cycle latency\n- 10 : 2 clock cycles latency\n- 11 : 3 clock cycles latency"
            },
            {
                "name": "SLEEP_SM",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Flash memory power-down mode enable in SLEEP mode\nThis bit allows to have the Flash memory in power-down mode or in idle mode when the\ndevice is in Sleep mode.\n- 0: When the device is in Sleep mode, the NVM is in Idle mode.\n- 1: When the device is in Sleep mode, the NVM is in power-down mode."
            }
        ]
    },
    "1073745928": {
        "name": "IRQSTAT",
        "address": 1073745928,
        "size": 32,
        "access": "read-write",
        "desc": "IRQSTAT register",
        "fields": [
            {
                "name": "CMDDONE_MIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDDONE_MIS flag"
            },
            {
                "name": "CMDSTART_MIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDSTART_MIS flag"
            },
            {
                "name": "CMDBUSYERR_MIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) CMDBUSYERR_MIS flag"
            },
            {
                "name": "ILLCMD_MIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) ILLCMD_MIS flag"
            },
            {
                "name": "READOK_MIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) READOK_MIS flag"
            },
            {
                "name": "FNREADY_MIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: clear, 0: inactive) FNREADY_MIS flag"
            }
        ]
    },
    "1073745932": {
        "name": "IRQMASK",
        "address": 1073745932,
        "size": 32,
        "access": "read-write",
        "desc": "IRQMASK register",
        "fields": [
            {
                "name": "CMDDONEM",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDDONE_MIS mask"
            },
            {
                "name": "CMDSTARTM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDSTART_MIS mask"
            },
            {
                "name": "CMDBUSYERRM",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) CMDBUSYERR_MIS mask"
            },
            {
                "name": "ILLCMDM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) ILLCMD_MIS mask"
            },
            {
                "name": "READOKM",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) READOK_MIS mask"
            },
            {
                "name": "FNREADYM",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: mask, 0: inactive) FNREADY_MIS mask"
            }
        ]
    },
    "1073745936": {
        "name": "IRQRAW",
        "address": 1073745936,
        "size": 32,
        "access": "read-write",
        "desc": "IRQRAW register",
        "fields": [
            {
                "name": "CMDDONE_RIS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND sequence ended"
            },
            {
                "name": "CMDSTART_RIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND sequence started"
            },
            {
                "name": "CMDBUSYERR_RIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND issued while flash busy"
            },
            {
                "name": "ILLCMD_RIS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) Illegal command issued"
            },
            {
                "name": "READOK_RIS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) READ COMMAND completed successfully"
            },
            {
                "name": "CMDSLEEPERR_RIS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "(1: active, 0: inactive) COMMAND issued while flash in sleep-mode (SLM=1)"
            }
        ]
    },
    "1073745940": {
        "name": "SIZE",
        "address": 1073745940,
        "size": 32,
        "access": "read-only",
        "desc": "SIZE register",
        "fields": [
            {
                "name": "FLASH_SIZE",
                "bitOffset": 0,
                "bitWidth": 17,
                "desc": "Maximum valid address for flash memory:\n- 00 : 0x03FFF (64kb)\n- 01 : 0x07FFF (128kb)\n- 10 : 0x0BFFF (192kb)\n- 11 : 0x0FFFF (256kb)"
            },
            {
                "name": "RAM_SIZE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "RAM memory size selection:\n- 0 : 16kb\n- 1 : 32kb"
            },
            {
                "name": "FLASH_SECURE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Flash memory protection (0: no key present, 1: key present)"
            },
            {
                "name": "JTAG_DISABLE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Flash+JTAG protection (0: no JTAG protection - see FLASH_SECURE, 1: Flash and JTAG protected)"
            },
            {
                "name": "PACKAGE_SIZE",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Package selection:\n- 0- : CSP\n- 10 : 32pins\n- 11 : 48pins"
            }
        ]
    },
    "1073745944": {
        "name": "ADDRESS",
        "address": 1073745944,
        "size": 32,
        "access": "read-write",
        "desc": "ADDRESS register",
        "fields": [
            {
                "name": "YADDR",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "Flash column address offset to be used with some COMMAND"
            },
            {
                "name": "XADDR",
                "bitOffset": 6,
                "bitWidth": 10,
                "desc": "Flash row address offset to be used with some COMMAND"
            }
        ]
    },
    "1073745956": {
        "name": "LFSRVAL",
        "address": 1073745956,
        "size": 32,
        "access": "read-only",
        "desc": "LFSRVAL register",
        "fields": [
            {
                "name": "LFSRVAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Flash read data CRC signature"
            }
        ]
    },
    "1073745972": {
        "name": "PAGEPROT0",
        "address": 1073745972,
        "size": 32,
        "access": "read-write",
        "desc": "PAGEPROT0 register",
        "fields": [
            {
                "name": "SEGSIZE0",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "First segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET0",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "First segment, 7-bit page protection offset (first page number in protected segment)"
            },
            {
                "name": "SEGSIZE1",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Second segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET1",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Second segment, 7-bit page protection offset (first page number in protected segment)"
            }
        ]
    },
    "1073745976": {
        "name": "PAGEPROT1",
        "address": 1073745976,
        "size": 32,
        "access": "read-write",
        "desc": "PAGEPROT1 register",
        "fields": [
            {
                "name": "SEGSIZE2",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "Third segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET2",
                "bitOffset": 8,
                "bitWidth": 7,
                "desc": "Third segment, 7-bit page protection offset (first page number in protected segment)"
            },
            {
                "name": "SEGSIZE3",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Fourth segment, 7-bit page protection size (number of pages to protect in segment, first page included)"
            },
            {
                "name": "SEGOFFSET3",
                "bitOffset": 24,
                "bitWidth": 7,
                "desc": "Fourth segment, 7-bit page protection offset (first page number in protected segment)"
            }
        ]
    },
    "1073745984": {
        "name": "DATA0",
        "address": 1073745984,
        "size": 32,
        "access": "read-write",
        "desc": "DATA0 register",
        "fields": [
            {
                "name": "DATA0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE and compare value for MASSREAD"
            }
        ]
    },
    "1073745988": {
        "name": "DATA1",
        "address": 1073745988,
        "size": 32,
        "access": "read-write",
        "desc": "DATA1 register",
        "fields": [
            {
                "name": "DATA1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1073745992": {
        "name": "DATA2",
        "address": 1073745992,
        "size": 32,
        "access": "read-write",
        "desc": "DATA2 register",
        "fields": [
            {
                "name": "DATA2",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1073745996": {
        "name": "DATA3",
        "address": 1073745996,
        "size": 32,
        "access": "read-write",
        "desc": "DATA3 register",
        "fields": [
            {
                "name": "DATA3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Value to be used as DATA for any COMMAND of type WRITE"
            }
        ]
    },
    "1073746000": {
        "name": "UNLOCK012",
        "address": 1073746000,
        "size": 32,
        "access": "read-write",
        "desc": "UNLOCK012 register",
        "fields": [
            {
                "name": "UNLOCK012",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "(NOT TO BE DOCUMENTED) Remove read-write protection from IFR0, IFR1, IFR2 sectors"
            }
        ]
    },
    "1073746004": {
        "name": "UNLOCK3",
        "address": 1073746004,
        "size": 32,
        "access": "read-write",
        "desc": "UNLOCK3 register",
        "fields": [
            {
                "name": "UNLOCK3",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "(NOT TO BE DOCUMENTED) Remove read-write protection from IFR3 sector"
            }
        ]
    },
    "1207959552": {
        "name": "MODER",
        "address": 1207959552,
        "size": 32,
        "access": "read-write",
        "desc": "MODER register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MODE0[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MODE1[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MODE2[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "MODE3[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "MODE4[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MODE5[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "MODE6[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "MODE7[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "MODE8[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "MODE9[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "MODE10[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "MODE11[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "MODE12[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "MODE13[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "MODE14[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "MODE15[1:0]Port A configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            }
        ]
    },
    "1207959556": {
        "name": "OTYPER",
        "address": 1207959556,
        "size": 32,
        "access": "read-write",
        "desc": "OTYPER register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OT0: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OT1: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OT2: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OT3: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OT4: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OT5: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OT6: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OT7: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OT8: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OT9: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OT10: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OT11: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OT12: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OT13: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OT14: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OT15: Port A configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            }
        ]
    },
    "1207959560": {
        "name": "OSPEEDR",
        "address": 1207959560,
        "size": 32,
        "access": "read-write",
        "desc": "OSPEEDR register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OSPEED0[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OSPEED1[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OSPEED2[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OSPEED3[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "OSPEED4[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "OSPEED5[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "OSPEED6[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "OSPEED7[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "OSPEED8[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "OSPEED9[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "OSPEED10[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "OSPEED11[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "OSPEED12[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "OSPEED13[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "OSPEED14[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "OSPEED15[1:0]: Port A configuration bits\nThese bits are written by software to configure the I/O output speed."
            }
        ]
    },
    "1207959564": {
        "name": "PUPDR",
        "address": 1207959564,
        "size": 32,
        "access": "read-write",
        "desc": "PUPDR register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PUPD0: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PUPD1: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "PUPD2: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PUPD3: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PUPD4: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "PUPD5: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PUPD6: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "PUPD7: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "PUPD8: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "PUPD9: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "PUPD10: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "PUPD11: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "PUPD12: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "PUPD13: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "PUPD14: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "PUPD15: Port A configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            }
        ]
    },
    "1207959568": {
        "name": "IDR",
        "address": 1207959568,
        "size": 32,
        "access": "read-only",
        "desc": "IDR register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ID0:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ID1:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ID2:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ID3:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ID4:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ID5:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ID6:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ID7:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ID8:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ID9: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ID10:  Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ID11: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ID12: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ID13: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ID14: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ID15: Port A input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            }
        ]
    },
    "1207959572": {
        "name": "ODR",
        "address": 1207959572,
        "size": 32,
        "access": "read-write",
        "desc": "ODR register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OD0:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OD1:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OD2:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OD3:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OD4:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OD5:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OD6:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OD7:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OD8:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OD9: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OD10:  Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OD11: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OD12: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OD13: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OD14: Port A output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OD15: Port A output data bit\nThese bits can be read and written by software"
            }
        ]
    },
    "1207959576": {
        "name": "BSRR",
        "address": 1207959576,
        "size": 32,
        "access": "write-only",
        "desc": "BSRR register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BS0: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n0: No action on the corresponding ODx bit\n1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BS1: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n0: No action on the corresponding ODx bit\n1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BS2: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n0: No action on the corresponding ODx bit\n1: Sets the corresponding ODx bit"
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BS3: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BS4: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BS5: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000"
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BS6: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BS7: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000"
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BS8: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BS9: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BS10: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BS11: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BS12: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BS13: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BS14: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BS15: Port A set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BR0: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BR1: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BR2: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "BR3: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "BR4: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BR5: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BR6: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "BR7: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "BR8: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "BR9: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BR10: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BR11: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BR12: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "BR13: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "BR14: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "BR15: Port A reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1207959580": {
        "name": "LCKR",
        "address": 1207959580,
        "size": 32,
        "access": "read-write",
        "desc": "LCKR register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCK0: Port A lock bit 0\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LCK1: Port A lock bit 1\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LCK2: Port A lock bit 2\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LCK3: Port A lock bit 3\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "LCK4: Port A lock bit 4\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LCK5: Port A lock bit 5\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LCK6: Port A lock bit 6\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LCK7: Port A lock bit 7\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LCK8: Port A lock bit 8\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCK9: Port A lock bit 9\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LCK10: Port A lock bit 10\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LCK11: Port A lock bit 11\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LCK12: Port A lock bit 12\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCK13: Port A lock bit 13\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LCK14: Port A lock bit 14\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LCK15: Port A lock bit 15\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LCKK: Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\n-0: Port configuration lock key not active\n-1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU\nreset or peripheral reset.\nLOCK key write sequence:\nWR LCKR[16] = 1 + LCKR[15:0]\nWR LCKR[16] = 0 + LCKR[15:0]\nWR LCKR[16] = 1 + LCKR[15:0]\nRD LCKR\nRD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nAny error in the lock sequence aborts the lock.\nAfter the first lock sequence on any bit of the port, any read access on the LCKK bit will\nreturn 1 until the next MCU reset or peripheral reset"
            }
        ]
    },
    "1207959584": {
        "name": "AFRL",
        "address": 1207959584,
        "size": 32,
        "access": "read-write",
        "desc": "AFRL register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1207959588": {
        "name": "AFRH",
        "address": 1207959588,
        "size": 32,
        "access": "read-write",
        "desc": "AFRH register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for port A pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1207959592": {
        "name": "BRR",
        "address": 1207959592,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BR0: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BR1: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BR2: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BR3: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BR4: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BR5: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BR6: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BR7: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BR8: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BR9: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BR10: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BR11: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BR12: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BR13: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BR14: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BR15: Port A reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            }
        ]
    },
    "1209008128": {
        "name": "MODER",
        "address": 1209008128,
        "size": 32,
        "access": "read-write",
        "desc": "MODER register",
        "fields": [
            {
                "name": "MODE0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "MODE0[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "MODE1[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "MODE2[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "MODE3[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "MODE4[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "MODE5[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "MODE6[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "MODE7[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "MODE8[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "MODE9[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "MODE10[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "MODE11[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "MODE12[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "MODE13[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "MODE14[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            },
            {
                "name": "MODE15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "MODE15[1:0]Port B configuration bits. These bits are written by software to configure the I/O mode.\n-00: Input mode\n-01: output mode\n-10: Alternate function mode\n-11: Analog mode"
            }
        ]
    },
    "1209008132": {
        "name": "OTYPER",
        "address": 1209008132,
        "size": 32,
        "access": "read-write",
        "desc": "OTYPER register",
        "fields": [
            {
                "name": "OT0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OT0: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OT1: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OT2: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OT3: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OT4: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OT5: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OT6: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OT7: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OT8: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OT9: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OT10: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OT11: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OT12: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OT13: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OT14: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            },
            {
                "name": "OT15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OT15: Port B configuration bits\nThese bits are written by software to configure the I/O output type.\n-0: Output push-pull (reset state)\n-1: Output open-drain"
            }
        ]
    },
    "1209008136": {
        "name": "OSPEEDR",
        "address": 1209008136,
        "size": 32,
        "access": "read-write",
        "desc": "OSPEEDR register",
        "fields": [
            {
                "name": "OSPEED0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "OSPEED0[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "OSPEED1[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "OSPEED2[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "OSPEED3[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "OSPEED4[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "OSPEED5[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "OSPEED6[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "OSPEED7[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "OSPEED8[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "OSPEED9[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "OSPEED10[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "OSPEED11[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "OSPEED12[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "OSPEED13[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "OSPEED14[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            },
            {
                "name": "OSPEED15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "OSPEED15[1:0]: Port B configuration bits\nThese bits are written by software to configure the I/O output speed."
            }
        ]
    },
    "1209008140": {
        "name": "PUPDR",
        "address": 1209008140,
        "size": 32,
        "access": "read-write",
        "desc": "PUPDR register",
        "fields": [
            {
                "name": "PUPD0",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "PUPD0: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD1",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "PUPD1: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD2",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "PUPD2: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD3",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "PUPD3: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD4",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "PUPD4: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD5",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "PUPD5: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD6",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "PUPD6: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD7",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "PUPD7: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD8",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "PUPD8: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD9",
                "bitOffset": 18,
                "bitWidth": 2,
                "desc": "PUPD9: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD10",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "PUPD10: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD11",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "PUPD11: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD12",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "PUPD12: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD13",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "PUPD13: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD14",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "PUPD14: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            },
            {
                "name": "PUPD15",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "PUPD15: Port B configuration bits\nThese bits are written by software to configure the I/O pull-up or pull-down\n-00: No pull-up, pull-down\n-01: Pull-up\n-10: Pull-down\n-11: Reserved"
            }
        ]
    },
    "1209008144": {
        "name": "IDR",
        "address": 1209008144,
        "size": 32,
        "access": "read-only",
        "desc": "IDR register",
        "fields": [
            {
                "name": "ID0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ID0:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ID1:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "ID2:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ID3:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ID4:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ID5:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "ID6:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ID7:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ID8:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ID9: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "ID10:  Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ID11: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "ID12: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ID13: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ID14: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            },
            {
                "name": "ID15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ID15: Port B input data bit.These bits are read-only. They contain the input value of the corresponding I/O port"
            }
        ]
    },
    "1209008148": {
        "name": "ODR",
        "address": 1209008148,
        "size": 32,
        "access": "read-write",
        "desc": "ODR register",
        "fields": [
            {
                "name": "OD0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "OD0:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "OD1:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OD2:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OD3:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "OD4:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "OD5:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "OD6:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OD7:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OD8:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OD9: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OD10:  Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OD11: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OD12: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "OD13: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "OD14: Port B output data bit\nThese bits can be read and written by software"
            },
            {
                "name": "OD15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OD15: Port B output data bit\nThese bits can be read and written by software"
            }
        ]
    },
    "1209008152": {
        "name": "BSRR",
        "address": 1209008152,
        "size": 32,
        "access": "write-only",
        "desc": "BSRR register",
        "fields": [
            {
                "name": "BS0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BS0: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BS1: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BS2: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BS3: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BS4: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BS5: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BS6: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BS7: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BS8: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BS9: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BS10: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BS11: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BS12: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BS13: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BS14: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BS15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BS15: Port B set bit y\nThese bits are write-only. A read to these bits returns the value 0x0000."
            },
            {
                "name": "BR0",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BR0: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR1",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "BR1: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR2",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "BR2: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR3",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "BR3: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR4",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "BR4: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR5",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "BR5: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR6",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "BR6: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR7",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "BR7: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR8",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "BR8: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR9",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "BR9: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR10",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BR10: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR11",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "BR11: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR12",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BR12: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR13",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "BR13: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR14",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "BR14: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            },
            {
                "name": "BR15",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "BR15: Port B reset bit y\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit\nNote: If both BSx and BRx are set, BSx has priority."
            }
        ]
    },
    "1209008156": {
        "name": "LCKR",
        "address": 1209008156,
        "size": 32,
        "access": "read-write",
        "desc": "LCKR register",
        "fields": [
            {
                "name": "LCK0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCK0: Port B lock bit 0\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LCK1: Port B lock bit 1\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "LCK2: Port B lock bit 2\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LCK3: Port B lock bit 3\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "LCK4: Port B lock bit 4\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LCK5: Port B lock bit 5\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LCK6: Port B lock bit 6\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "LCK7: Port B lock bit 7\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LCK8: Port B lock bit 8\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCK9: Port B lock bit 9\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LCK10: Port B lock bit 10\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "LCK11: Port B lock bit 11\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "LCK12: Port B lock bit 12\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCK13: Port B lock bit 13\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LCK14: Port B lock bit 14\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCK15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "LCK15: Port B lock bit 15\nThese bits are read/write but can only be written when the LCKK bit is 0, using the specific\nsequence described in LCKK bit description.\n-0: Port configuration not locked\n-1: Port configuration locked"
            },
            {
                "name": "LCKK",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "LCKK: Lock key\nThis bit can be read any time. It can only be modified using the lock key write sequence.\n-0: Port configuration lock key not active\n-1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU\nreset or peripheral reset.\nLOCK key write sequence:\nWR LCKR[16] = 1 + LCKR[15:0]\nWR LCKR[16] = 0 + LCKR[15:0]\nWR LCKR[16] = 1 + LCKR[15:0]\nRD LCKR\nRD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active)\nNote: During the LOCK key write sequence, the value of LCK[15:0] must not change.\nAny error in the lock sequence aborts the lock.\nAfter the first lock sequence on any bit of the port, any read access on the LCKK bit will\nreturn 1 until the next MCU reset or peripheral reset"
            }
        ]
    },
    "1209008160": {
        "name": "AFRL",
        "address": 1209008160,
        "size": 32,
        "access": "read-write",
        "desc": "AFRL register",
        "fields": [
            {
                "name": "AFSEL0",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL1",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL2",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL3",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL4",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL5",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL6",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL7",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 0..7)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1209008164": {
        "name": "AFRH",
        "address": 1209008164,
        "size": 32,
        "access": "read-write",
        "desc": "AFRH register",
        "fields": [
            {
                "name": "AFSEL8",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL9",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL10",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL11",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL12",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL13",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL14",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            },
            {
                "name": "AFSEL15",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "y[3:0]: Alternate function selection for Port B pin y (y = 8..15)\nThese bits are written by software to configure alternate function I/Os\nAFSELy selection:\n-0000: AF0\n-0001: AF1\n-0010: AF2\n-0011: AF3\n-0100: AF4\n-0101: AF5\n-0110: AF6\n-0111: AF7\n1xxx: Reserved"
            }
        ]
    },
    "1209008168": {
        "name": "BRR",
        "address": 1209008168,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BR0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BR0: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BR1: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "BR2: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "BR3: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "BR4: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR5",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "BR5: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR6",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "BR6: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR7",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BR7: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR8",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "BR8: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR9",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BR9: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR10",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BR10: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR11",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "BR11: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR12",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BR12: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR13",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BR13: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR14",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "BR14: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            },
            {
                "name": "BR15",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BR15: Port B reset bit y (y = 0..15)\nThese bits are write-only. A read to these bits returns the value 0x0000.\n-0: No action on the corresponding ODx bit\n-1: Resets the corresponding ODx bit"
            }
        ]
    },
    "1090519040": {
        "name": "I2C_CR1",
        "address": 1090519040,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_CR1 register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable\n- 0: Peripheral disable\n- 1: Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable\n- 0: Transmit (TXIS) interrupt disabled\n- 1: Transmit (TXIS) interrupt enabled"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable\n- 0: Receive (RXNE) interrupt disabled\n- 1: Receive (RXNE) interrupt enabled"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match Interrupt enable (slave only)\n- 0: Address match (ADDR) interrupts disabled\n- 1: Address match (ADDR) interrupts enabled"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received Interrupt enable\n- 0: Not acknowledge (NACKF) received interrupts disabled\n- 1: Not acknowledge (NACKF) received interrupts enabled"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt enable\n- 0: Stop detection (STOPF) interrupt disabled\n- 1: Stop detection (STOPF) interrupt enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt enable\n- 0: Transfer Complete interrupt disabled\n- 1: Transfer Complete interrupt enabled"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable\n- 0: Error detection interrupts disabled\n- 1: Error detection interrupts enabled\nNote: Any of these errors generate an interrupt:\nArbitration Loss (ARLO)\nBus Error detection (BERR)\nOverrun/Underrun (OVR)\nTimeout detection (TIMEOUT)\nPEC error detection (PECERR)\nAlert pin event detection (ALERT)"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter\nThese bits are used to configure the digital noise filter on SDA and SCL input. The digital filter\nwill filter spikes with a length of up to DNF[3:0] * tI2CCLK\n- 0000: Digital filter disabled\n- 0001: Digital filter enabled and filtering capability up to 1 tI2CCLK\n- 1111: digital filter enabled and filtering capability up to15 tI2CCLK"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF\n- 0: Analog noise filter enabled\n- 1: Analog noise filter disabled"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests enable\n- 0: DMA mode disabled for transmission\n- 1: DMA mode enabled for transmission"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests enable\n- 0: DMA mode disabled for reception\n- 1: DMA mode enabled for reception"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control\nThis bit is used to enable hardware byte control in slave mode.\n- 0: Slave byte control disabled\n- 1: Slave byte control enabled"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable\nThis bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.\n- 0: Clock stretching enabled\n- 1: Clock stretching disabled\nNote: This bit can only be programmed when the I2C is disabled (PE = 0)."
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable\n"
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable\n- 0: Host address disabled. Address 0b0001000x is NACKed.\n- 1: Host address enabled. Address 0b0001000x is ACKed."
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address enable\n- 0: Device default address disabled. Address 0b1100001x is NACKed.\n- 1: Device default address enabled. Address 0b1100001x is ACKed."
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable\nDevice mode (SMBHEN=0):\n- 0: Releases SMBA pin high and Alert Response Address Header disabled: 0001100x followed by NACK.\n- 1: Drives SMBA pin low and Alert Response Address Header enables: 0001100x followed by ACK.\nHost mode (SMBHEN=1):\n- 0: SMBus Alert pin (SMBA) not supported.\n- 1: SMBus Alert pin (SMBA) supported."
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable\n- 0: PEC calculation disabled\n- 1: PEC calculation enabled"
            }
        ]
    },
    "1090519044": {
        "name": "I2C_CR2",
        "address": 1090519044,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_CR2 register",
        "fields": [
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode)\n- 0: Master requests a write transfer.\n- 1: Master requests a read transfer."
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Ten-bit addressing mode (master mode)\n- 0: The master operates in 7-bit addressing mode,\n- 1: The master operates in 10-bit addressing mode"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Ten bit (10-bit) address header only read direction (master receiver mode)\n- 0: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction.\n- 1: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction."
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation\nThis bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register.\n- 0: No Start generation.\n- 1: Restart/Start generation:\nIf the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer.\nOtherwise setting this bit will generate a START condition once the bus is free."
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode)\nThe bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0.\nIn Master Mode:\n- 0: No Stop generation.\n- 1: Stop generation after current byte transfer."
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode)\nThe bit is set by software, cleared by hardware when the NACK is sent, or when a STOP\ncondition or an Address matched is received, or when PE=0.\n- 0: an ACK is sent after current received byte.\n- 1: a NACK is sent after current received byte."
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes\nThe number of bytes to be transmitted/received is programmed there. This field is dont care in\nslave mode with SBC=0."
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode\nThis bit is set and cleared by software.\n- 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).\n- 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).\nTCR flag is set when NBYTES data are transferred, stretching SCL low."
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode)\nThis bit is set and cleared by software.\n- 0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.\n- 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are\ntransferred."
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte\nThis bit is set by software, and cleared by hardware when the PEC is transferred, or when a\nSTOP condition or an Address matched is received, also when PE=0.\n- 0: No PEC transfer.\n- 1: PEC transmission/reception is requested"
            }
        ]
    },
    "1090519048": {
        "name": "I2C_OAR1",
        "address": 1090519048,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_OAR1 register",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode\n- 0: Own address 1 is a 7-bit address.\n- 1: Own address 1 is a 10-bit address."
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable\n- 0: Own address 1 disabled. The received slave address OA1 is NACKed.\n- 1: Own address 1 enabled. The received slave address OA1 is ACKed."
            }
        ]
    },
    "1090519052": {
        "name": "I2C_OAR2",
        "address": 1090519052,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_OAR2 register",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address\nbits 7:1 of address\nNote: These bits can be written only when OA2EN=0."
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks\n- 000: No mask\n- 001: OA2[1] is masked and dont care. Only OA2[7:2] are compared.\n- 010: OA2[2:1] are masked and dont care. Only OA2[7:3] are compared.\n- 011: OA2[3:1] are masked and dont care. Only OA2[7:4] are compared.\n- 100: OA2[4:1] are masked and dont care. Only OA2[7:5] are compared.\n- 101: OA2[5:1] are masked and dont care. Only OA2[7:6] are compared.\n- 110: OA2[6:1] are masked and dont care. Only OA2[7] is compared.\n- 111: OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged."
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable\n"
            }
        ]
    },
    "1090519056": {
        "name": "I2C_TIMING",
        "address": 1090519056,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TIMING register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode)\nThis field is used to generate the SCL low period in master mode.\ntSCLL = (SCLL+1) x tPRESC\nNote: SCLL is also used to generate tBUF and tSU:STA timings."
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode)\nThis field is used to generate the SCL high period in master mode.\ntSCLH = (SCLH+1) x tPRESC\nNote: SCLH is also used to generate tSU:STO and tHD:STA timing."
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time\nThis field is used to generate the delay tSDADEL between SCL falling edge SDA edge in\ntransmission mode.\ntSDADEL= SDADEL x tPRESC\nNote: SDADEL is used to generate tHD:DAT timing."
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time\nThis field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge in\ntransmission mode.\ntSCLDEL = (SCLDEL+1) x tPRESC\nNote: tSCLDEL is used to generate tSU:DAT timing."
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler\nThis field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data\nsetup and hold counters and for SCL high and low level\ncounters\ntPRESC = (PRESC+1) x tI2CCLK"
            }
        ]
    },
    "1090519060": {
        "name": "I2C_TIMEOUT",
        "address": 1090519060,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TIMEOUT register",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus Timeout A\nThis field is used to configure:\nThe SCL low timeout condition tTIMEOUT when TIDLE=0\ntTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK\nThe bus idle condition (both SCL and SDA high) when TIDLE=1\ntIDLE= (TIMEOUTA+1) x 4 x tI2CCLK\nNote: These bits can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection\n- 0: TIMEOUTA is used to detect SCL low timeout\n- 1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)\nNote: This bit can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIMEOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable\n- 0: SCL timeout detection is disabled\n- 1: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or\nhigh for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1)."
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B\nThis field is used to configure the cumulative clock extension timeout:\nIn master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected\nIn slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected\ntLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\nNote: These bits can be written only when TEXTEN=0."
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout enable\n- 0: Extended clock timeout detection is disabled\n- 1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more\nthan tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1)."
            }
        ]
    },
    "1090519064": {
        "name": "I2C_ISR",
        "address": 1090519064,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_ISR register",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR.\nNote: This bit is set by hardware when PE=0."
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty (receivers)\nThis bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode)\nThis bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge received flag\nThis flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag\nThis flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer:\neither as a master, provided that the STOP condition is generated by the peripheral.\nor as a slave, provided that the peripheral has been addressed previously during this transfer.\nIt is cleared by software by setting the STOPCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master mode)\nThis flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload\nThis flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.\nNote: This bit is cleared by hardware when PE=0.\nThis flag is only for master mode, or for slave mode when the SBC bit is set."
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error\nThis flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost\nThis flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave mode)\nThis flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception\nThis flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or tLOW detection flag\nThis flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert\nThis flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy\nThis flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0."
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave mode)\nThis flag is updated when an address match event occurs (ADDR=1).\n- 0: Write transfer, slave enters receiver mode.\n- 1: Read transfer, slave enters transmitter mode."
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave mode)\nThese bits are updated with the received address when an address match event occurs (ADDR = 1).\nIn the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address."
            }
        ]
    },
    "1090519068": {
        "name": "I2C_ICR",
        "address": 1090519068,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_ICR register",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear\nWriting 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears\nthe START bit in the I2C_CR2 register."
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear\nWriting 1 to this bit clears the ACKF flag in I2C_ISR register."
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear\nWriting 1 to this bit clears the STOPF flag in the I2C_ISR register."
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear\nWriting 1 to this bit clears the BERRF flag in the I2C_ISR register."
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration Lost flag clear\nWriting 1 to this bit clears the ARLO flag in the I2C_ISR register."
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag clear\nWriting 1 to this bit clears the OVR flag in the I2C_ISR register."
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear\nWriting 1 to this bit clears the PECERR flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear\nWriting 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear\nWriting 1 to this bit clears the ALERT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            }
        ]
    },
    "1090519072": {
        "name": "I2C_PEC",
        "address": 1090519072,
        "size": 32,
        "access": "read-only",
        "desc": "I2C_PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register\nThis field contains the internal PEC when PECEN=1.\nThe PEC is cleared by hardware when PE=0."
            }
        ]
    },
    "1090519076": {
        "name": "I2C_RXDR",
        "address": 1090519076,
        "size": 32,
        "access": "read-only",
        "desc": "I2C_RXDR register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Eight bit (8-bit) receive data\nData byte received from the I2C bus."
            }
        ]
    },
    "1090519080": {
        "name": "I2C_TXDR",
        "address": 1090519080,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TXDR register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Eight bits (8-bit) transmit data\nData byte to be transmitted to the I2C bus.\nNote: These bits can be written only when TXE=1."
            }
        ]
    },
    "1090523136": {
        "name": "I2C_CR1",
        "address": 1090523136,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_CR1 register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Peripheral enable\n- 0: Peripheral disable\n- 1: Peripheral enable"
            },
            {
                "name": "TXIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TX Interrupt enable\n- 0: Transmit (TXIS) interrupt disabled\n- 1: Transmit (TXIS) interrupt enabled"
            },
            {
                "name": "RXIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RX Interrupt enable\n- 0: Receive (RXNE) interrupt disabled\n- 1: Receive (RXNE) interrupt enabled"
            },
            {
                "name": "ADDRIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address match Interrupt enable (slave only)\n- 0: Address match (ADDR) interrupts disabled\n- 1: Address match (ADDR) interrupts enabled"
            },
            {
                "name": "NACKIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not acknowledge received Interrupt enable\n- 0: Not acknowledge (NACKF) received interrupts disabled\n- 1: Not acknowledge (NACKF) received interrupts enabled"
            },
            {
                "name": "STOPIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "STOP detection Interrupt enable\n- 0: Stop detection (STOPF) interrupt disabled\n- 1: Stop detection (STOPF) interrupt enabled"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete interrupt enable\n- 0: Transfer Complete interrupt disabled\n- 1: Transfer Complete interrupt enabled"
            },
            {
                "name": "ERRIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Error interrupts enable\n- 0: Error detection interrupts disabled\n- 1: Error detection interrupts enabled\nNote: Any of these errors generate an interrupt:\nArbitration Loss (ARLO)\nBus Error detection (BERR)\nOverrun/Underrun (OVR)\nTimeout detection (TIMEOUT)\nPEC error detection (PECERR)\nAlert pin event detection (ALERT)"
            },
            {
                "name": "DNF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Digital noise filter\nThese bits are used to configure the digital noise filter on SDA and SCL input. The digital filter\nwill filter spikes with a length of up to DNF[3:0] * tI2CCLK\n- 0000: Digital filter disabled\n- 0001: Digital filter enabled and filtering capability up to 1 tI2CCLK\n- 1111: digital filter enabled and filtering capability up to15 tI2CCLK"
            },
            {
                "name": "ANFOFF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Analog noise filter OFF\n- 0: Analog noise filter enabled\n- 1: Analog noise filter disabled"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DMA transmission requests enable\n- 0: DMA mode disabled for transmission\n- 1: DMA mode enabled for transmission"
            },
            {
                "name": "RXDMAEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DMA reception requests enable\n- 0: DMA mode disabled for reception\n- 1: DMA mode enabled for reception"
            },
            {
                "name": "SBC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Slave byte control\nThis bit is used to enable hardware byte control in slave mode.\n- 0: Slave byte control disabled\n- 1: Slave byte control enabled"
            },
            {
                "name": "NOSTRETCH",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Clock stretching disable\nThis bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode.\n- 0: Clock stretching enabled\n- 1: Clock stretching disabled\nNote: This bit can only be programmed when the I2C is disabled (PE = 0)."
            },
            {
                "name": "GCEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "General call enable\n- 0: General call disabled. Address 0b00000000 is NACKed.\n- 1: General call enabled. Address 0b00000000 is ACKed."
            },
            {
                "name": "SMBHEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "SMBus Host address enable\n- 0: Host address disabled. Address 0b0001000x is NACKed.\n- 1: Host address enabled. Address 0b0001000x is ACKed."
            },
            {
                "name": "SMBDEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "SMBus Device Default address enable\n- 0: Device default address disabled. Address 0b1100001x is NACKed.\n- 1: Device default address enabled. Address 0b1100001x is ACKed."
            },
            {
                "name": "ALERTEN",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "SMBus alert enable\nDevice mode (SMBHEN=0):\n- 0: Releases SMBA pin high and Alert Response Address Header disabled: 0001100x followed by NACK.\n- 1: Drives SMBA pin low and Alert Response Address Header enables: 0001100x followed by ACK.\nHost mode (SMBHEN=1):\n- 0: SMBus Alert pin (SMBA) not supported.\n- 1: SMBus Alert pin (SMBA) supported."
            },
            {
                "name": "PECEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PEC enable\n- 0: PEC calculation disabled\n- 1: PEC calculation enabled"
            }
        ]
    },
    "1090523140": {
        "name": "I2C_CR2",
        "address": 1090523140,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_CR2 register",
        "fields": [
            {
                "name": "SADD",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Slave address"
            },
            {
                "name": "RD_WRN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Transfer direction (master mode)\n- 0: Master requests a write transfer.\n- 1: Master requests a read transfer."
            },
            {
                "name": "ADD10",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Ten-bit addressing mode (master mode)\n- 0: The master operates in 7-bit addressing mode,\n- 1: The master operates in 10-bit addressing mode"
            },
            {
                "name": "HEAD10R",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Ten bit (10-bit) address header only read direction (master receiver mode)\n- 0: The master sends the complete 10 bit slave address read sequence: Start + 2 bytes 10bit address in write direction + Restart + 1st 7 bits of the 10 bit address in read direction.\n- 1: The master only sends the 1st 7 bits of the 10 bit address, followed by Read direction."
            },
            {
                "name": "START",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Start generation\nThis bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register.\n- 0: No Start generation.\n- 1: Restart/Start generation:\nIf the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer.\nOtherwise setting this bit will generate a START condition once the bus is free."
            },
            {
                "name": "STOP",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Stop generation (master mode)\nThe bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0.\nIn Master Mode:\n- 0: No Stop generation.\n- 1: Stop generation after current byte transfer."
            },
            {
                "name": "NACK",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "NACK generation (slave mode)\nThe bit is set by software, cleared by hardware when the NACK is sent, or when a STOP\ncondition or an Address matched is received, or when PE=0.\n- 0: an ACK is sent after current received byte.\n- 1: a NACK is sent after current received byte."
            },
            {
                "name": "NBYTES",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Number of bytes\nThe number of bytes to be transmitted/received is programmed there. This field is dont care in\nslave mode with SBC=0."
            },
            {
                "name": "RELOAD",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "NBYTES reload mode\nThis bit is set and cleared by software.\n- 0: The transfer is completed after the NBYTES data transfer (STOP or RESTART will follow).\n- 1: The transfer is not completed after the NBYTES data transfer (NBYTES will be reloaded).\nTCR flag is set when NBYTES data are transferred, stretching SCL low."
            },
            {
                "name": "AUTOEND",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "Automatic end mode (master mode)\nThis bit is set and cleared by software.\n- 0: software end mode: TC flag is set when NBYTES data are transferred, stretching SCL low.\n- 1: Automatic end mode: a STOP condition is automatically sent when NBYTES data are\ntransferred."
            },
            {
                "name": "PECBYTE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Packet error checking byte\nThis bit is set by software, and cleared by hardware when the PEC is transferred, or when a\nSTOP condition or an Address matched is received, also when PE=0.\n- 0: No PEC transfer.\n- 1: PEC transmission/reception is requested"
            }
        ]
    },
    "1090523144": {
        "name": "I2C_OAR1",
        "address": 1090523144,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_OAR1 register",
        "fields": [
            {
                "name": "OA1",
                "bitOffset": 0,
                "bitWidth": 10,
                "desc": "Interface address"
            },
            {
                "name": "OA1MODE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Own Address 1 10-bit mode\n- 0: Own address 1 is a 7-bit address.\n- 1: Own address 1 is a 10-bit address."
            },
            {
                "name": "OA1EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 1 enable\n- 0: Own address 1 disabled. The received slave address OA1 is NACKed.\n- 1: Own address 1 enabled. The received slave address OA1 is ACKed."
            }
        ]
    },
    "1090523148": {
        "name": "I2C_OAR2",
        "address": 1090523148,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_OAR2 register",
        "fields": [
            {
                "name": "OA2",
                "bitOffset": 1,
                "bitWidth": 7,
                "desc": "Interface address\nbits 7:1 of address\nNote: These bits can be written only when OA2EN=0."
            },
            {
                "name": "OA2MSK",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Own Address 2 masks\n- 000: No mask\n- 001: OA2[1] is masked and dont care. Only OA2[7:2] are compared.\n- 010: OA2[2:1] are masked and dont care. Only OA2[7:3] are compared.\n- 011: OA2[3:1] are masked and dont care. Only OA2[7:4] are compared.\n- 100: OA2[4:1] are masked and dont care. Only OA2[7:5] are compared.\n- 101: OA2[5:1] are masked and dont care. Only OA2[7:6] are compared.\n- 110: OA2[6:1] are masked and dont care. Only OA2[7] is compared.\n- 111: OA2[7:1] are masked and dont care. No comparison is done, and all (except reserved) 7-bit received addresses are acknowledged."
            },
            {
                "name": "OA2EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Own Address 2 enable\n- 0: Own address 2 disabled. The received slave address OA2 is NACKed.\n- 1: Own address 2 enabled. The received slave address OA2 is ACKed."
            }
        ]
    },
    "1090523152": {
        "name": "I2C_TIMING",
        "address": 1090523152,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TIMING register",
        "fields": [
            {
                "name": "SCLL",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "SCL low period (master mode)\nThis field is used to generate the SCL low period in master mode.\ntSCLL = (SCLL+1) x tPRESC\nNote: SCLL is also used to generate tBUF and tSU:STA timings."
            },
            {
                "name": "SCLH",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "SCL high period (master mode)\nThis field is used to generate the SCL high period in master mode.\ntSCLH = (SCLH+1) x tPRESC\nNote: SCLH is also used to generate tSU:STO and tHD:STA timing."
            },
            {
                "name": "SDADEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Data hold time\nThis field is used to generate the delay tSDADEL between SCL falling edge SDA edge in\ntransmission mode.\ntSDADEL= SDADEL x tPRESC\nNote: SDADEL is used to generate tHD:DAT timing."
            },
            {
                "name": "SCLDEL",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Data setup time\nThis field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge in\ntransmission mode.\ntSCLDEL = (SCLDEL+1) x tPRESC\nNote: tSCLDEL is used to generate tSU:DAT timing."
            },
            {
                "name": "PRESC",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Timing prescaler\nThis field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data\nsetup and hold counters and for SCL high and low level\ncounters\ntPRESC = (PRESC+1) x tI2CCLK"
            }
        ]
    },
    "1090523156": {
        "name": "I2C_TIMEOUT",
        "address": 1090523156,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TIMEOUT register",
        "fields": [
            {
                "name": "TIMEOUTA",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Bus Timeout A\nThis field is used to configure:\nThe SCL low timeout condition tTIMEOUT when TIDLE=0\ntTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK\nThe bus idle condition (both SCL and SDA high) when TIDLE=1\ntIDLE= (TIMEOUTA+1) x 4 x tI2CCLK\nNote: These bits can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIDLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Idle clock timeout detection\n- 0: TIMEOUTA is used to detect SCL low timeout\n- 1: TIMEOUTA is used to detect both SCL and SDA high timeout (bus idle condition)\nNote: This bit can be written only when TIMOUTEN=0."
            },
            {
                "name": "TIMEOUTEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Clock timeout enable\n- 0: SCL timeout detection is disabled\n- 1: SCL timeout detection is enabled: when SCL is low for more than tTIMEOUT (TIDLE=0) or\nhigh for more than tIDLE (TIDLE=1), a timeout error is detected (TIMEOUT=1)."
            },
            {
                "name": "TIMEOUTB",
                "bitOffset": 16,
                "bitWidth": 12,
                "desc": "Bus timeout B\nThis field is used to configure the cumulative clock extension timeout:\nIn master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected\nIn slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected\ntLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\nNote: These bits can be written only when TEXTEN=0."
            },
            {
                "name": "TEXTEN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Extended clock timeout enable\n- 0: Extended clock timeout detection is disabled\n- 1: Extended clock timeout detection is enabled. When a cumulative SCL stretch for more\nthan tLOW:EXT is done by the I2C interface, a timeout error is detected (TIMEOUT=1)."
            }
        ]
    },
    "1090523160": {
        "name": "I2C_ISR",
        "address": 1090523160,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_ISR register",
        "fields": [
            {
                "name": "TXE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmit data register empty (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR.\nNote: This bit is set by hardware when PE=0."
            },
            {
                "name": "TXIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit interrupt status (transmitters)\nThis bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register.\nThis bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1).\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "RXNE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Receive data register not empty (receivers)\nThis bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "ADDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched (slave mode)\nThis bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "NACKF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge received flag\nThis flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "STOPF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag\nThis flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer:\neither as a master, provided that the STOP condition is generated by the peripheral.\nor as a slave, provided that the peripheral has been addressed previously during this transfer.\nIt is cleared by software by setting the STOPCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Transfer Complete (master mode)\nThis flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "TCR",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Transfer Complete Reload\nThis flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value.\nNote: This bit is cleared by hardware when PE=0.\nThis flag is only for master mode, or for slave mode when the SBC bit is set."
            },
            {
                "name": "BERR",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error\nThis flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "ARLO",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration lost\nThis flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "OVR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun (slave mode)\nThis flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit.\nNote: This bit is cleared by hardware when PE=0."
            },
            {
                "name": "PECERR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error in reception\nThis flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "TIMEOUT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout or tLOW detection flag\nThis flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "ALERT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "SMBus alert\nThis flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit.\nNote: This bit is cleared by hardware when PE=0.\nIf the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "BUSY",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bus busy\nThis flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0."
            },
            {
                "name": "DIR",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Transfer direction (Slave mode)\nThis flag is updated when an address match event occurs (ADDR=1).\n- 0: Write transfer, slave enters receiver mode.\n- 1: Read transfer, slave enters transmitter mode."
            },
            {
                "name": "ADDCODE",
                "bitOffset": 17,
                "bitWidth": 7,
                "desc": "Address match code (Slave mode)\nThese bits are updated with the received address when an address match event occurs (ADDR = 1).\nIn the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address."
            }
        ]
    },
    "1090523164": {
        "name": "I2C_ICR",
        "address": 1090523164,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_ICR register",
        "fields": [
            {
                "name": "ADDRCF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Address matched flag clear\nWriting 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears\nthe START bit in the I2C_CR2 register."
            },
            {
                "name": "NACKCF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Not Acknowledge flag clear\nWriting 1 to this bit clears the ACKF flag in I2C_ISR register."
            },
            {
                "name": "STOPCF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Stop detection flag clear\nWriting 1 to this bit clears the STOPF flag in the I2C_ISR register."
            },
            {
                "name": "BERRCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Bus error flag clear\nWriting 1 to this bit clears the BERRF flag in the I2C_ISR register."
            },
            {
                "name": "ARLOCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Arbitration Lost flag clear\nWriting 1 to this bit clears the ARLO flag in the I2C_ISR register."
            },
            {
                "name": "OVRCF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Overrun/Underrun flag clear\nWriting 1 to this bit clears the OVR flag in the I2C_ISR register."
            },
            {
                "name": "PECCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PEC Error flag clear\nWriting 1 to this bit clears the PECERR flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "TIMOUTCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Timeout detection flag clear\nWriting 1 to this bit clears the TIMEOUT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            },
            {
                "name": "ALERTCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Alert flag clear\nWriting 1 to this bit clears the ALERT flag in the I2C_ISR register.\nNote: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0.\nPlease refer to Section 22.3: I2C implementation."
            }
        ]
    },
    "1090523168": {
        "name": "I2C_PEC",
        "address": 1090523168,
        "size": 32,
        "access": "read-only",
        "desc": "I2C_PEC register",
        "fields": [
            {
                "name": "PEC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Packet error checking register\nThis field contains the internal PEC when PECEN=1.\nThe PEC is cleared by hardware when PE=0."
            }
        ]
    },
    "1090523172": {
        "name": "I2C_RXDR",
        "address": 1090523172,
        "size": 32,
        "access": "read-only",
        "desc": "I2C_RXDR register",
        "fields": [
            {
                "name": "RXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Eight bit (8-bit) receive data\nData byte received from the I2C bus."
            }
        ]
    },
    "1090523176": {
        "name": "I2C_TXDR",
        "address": 1090523176,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_TXDR register",
        "fields": [
            {
                "name": "TXDATA",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Eight bits (8-bit) transmit data\nData byte to be transmitted to the I2C bus.\nNote: These bits can be written only when TXE=1."
            }
        ]
    },
    "1073754112": {
        "name": "IWDG_KR",
        "address": 1073754112,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_KR register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Key value.\nSoftware can only write these bits. Reading returns the reset value.\nThese bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0.\nWriting the key value 0x5555 to enables access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers.\nWriting the key value CCCCh starts the watchdog"
            }
        ]
    },
    "1073754116": {
        "name": "IWDG_PR",
        "address": 1073754116,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_PR register",
        "fields": [
            {
                "name": "PR",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Prescaler divider.\nSet and reset by software.\nThese bits are write access protected. They are written by software to select the prescaler divider feeding the counter clock.\nPVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider.\n000: divider/4\n001: divider/8\n010: divider/16\n011: divider/32\n100: divider/64\n101: divider/128\n110: divider/256\n111: divider/256"
            }
        ]
    },
    "1073754120": {
        "name": "IWDG_RLR",
        "address": 1073754120,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_RLR register",
        "fields": [
            {
                "name": "RL",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter reload value.\nSet and reset by software.\nThese bits are write access protected. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value.\nThe timeout period is a function of this value and the clock prescaler.\nThe RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value."
            }
        ]
    },
    "1073754124": {
        "name": "IWDG_SR",
        "address": 1073754124,
        "size": 32,
        "access": "read-only",
        "desc": "IWDG_SR register",
        "fields": [
            {
                "name": "PVU",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Watchdog prescaler value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is\nreset by hardware when the prescaler update operation is completed in the VDD voltage\ndomain (takes up to 5 RC 40 kHz cycles).\nPrescaler value can be updated only when PVU bit is reset"
            },
            {
                "name": "RVU",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Watchdog counter reload value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles).\nReload value can be updated only when RVU bit is reset"
            },
            {
                "name": "WVU",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Watchdog counter window value update.\nRead only bit.\nThis bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles).\nWindow value can be updated only when WVU bit is reset.\nThis bit is generated only if generic 'window' = 1"
            }
        ]
    },
    "1073754128": {
        "name": "IWDG_WINR",
        "address": 1073754128,
        "size": 32,
        "access": "read-write",
        "desc": "IWDG_WINR register",
        "fields": [
            {
                "name": "WIN",
                "bitOffset": 0,
                "bitWidth": 12,
                "desc": "Watchdog counter window value.\nSet and reset by software.\nThese bits are write access protected. These bits contain the high limit of the window value to be compared to the downcounter.\nTo prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0\nThe WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value."
            }
        ]
    },
    "1073770496": {
        "name": "LCD_CR",
        "address": 1073770496,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_CR register",
        "fields": [
            {
                "name": "LCDEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCD controller enable\n"
            },
            {
                "name": "VSEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Voltage source selection\n"
            },
            {
                "name": "DUTY",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Duty selection\n"
            },
            {
                "name": "BIAS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Bias selector\n"
            },
            {
                "name": "BUFEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Voltage output buffer enable\n"
            }
        ]
    },
    "1073770500": {
        "name": "LCD_FCR",
        "address": 1073770500,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_FCR register",
        "fields": [
            {
                "name": "HD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "High drive enable\n"
            },
            {
                "name": "SOFIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of frame interrupt enable\n"
            },
            {
                "name": "UDDIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Update display done interrupt enable\n"
            },
            {
                "name": "PON",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Pulse ON duration\n"
            },
            {
                "name": "DEAD",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Dead time duration\n"
            },
            {
                "name": "CC",
                "bitOffset": 10,
                "bitWidth": 3,
                "desc": "Contrast control\n"
            },
            {
                "name": "BLINKF",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Blink frequency selection\n"
            },
            {
                "name": "BLINK",
                "bitOffset": 16,
                "bitWidth": 2,
                "desc": "Blink mode selection\n"
            },
            {
                "name": "DIV",
                "bitOffset": 18,
                "bitWidth": 4,
                "desc": "DIV clock divider\n"
            },
            {
                "name": "PS",
                "bitOffset": 22,
                "bitWidth": 4,
                "desc": "PS 16-bit prescaler\n"
            }
        ]
    },
    "1073770504": {
        "name": "LCD_SR",
        "address": 1073770504,
        "size": 32,
        "access": "read-only",
        "desc": "LCD_SR register",
        "fields": [
            {
                "name": "ENS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LCD enabled status\n"
            },
            {
                "name": "SOF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of frame flag\n"
            },
            {
                "name": "UDR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Update display request\n"
            },
            {
                "name": "UDD",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Update Display Done\n"
            },
            {
                "name": "RDY",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Ready flag\n"
            },
            {
                "name": "FCRSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LCD Frame Control Register Synchronization flag\n"
            }
        ]
    },
    "1073770508": {
        "name": "LCD_CLR",
        "address": 1073770508,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_CLR register",
        "fields": [
            {
                "name": "SOFC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Start of frame flag clear\n"
            },
            {
                "name": "UDDC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Update display done clear\n"
            }
        ]
    },
    "1073770516": {
        "name": "LCD_RAM_COM0",
        "address": 1073770516,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770524": {
        "name": "LCD_RAM_COM1",
        "address": 1073770524,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770532": {
        "name": "LCD_RAM_COM2",
        "address": 1073770532,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770540": {
        "name": "LCD_RAM_COM3",
        "address": 1073770540,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770548": {
        "name": "LCD_RAM_COM4",
        "address": 1073770548,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770556": {
        "name": "LCD_RAM_COM5",
        "address": 1073770556,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770564": {
        "name": "LCD_RAM_COM6",
        "address": 1073770564,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1073770572": {
        "name": "LCD_RAM_COM7",
        "address": 1073770572,
        "size": 32,
        "access": "read-write",
        "desc": "LCD_RAM_COMx register",
        "fields": [
            {
                "name": "SEGMENT_DATA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Each bit corresponds to one pixel of the LCD display."
            }
        ]
    },
    "1090539520": {
        "name": "CR1",
        "address": 1090539520,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UE: USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and\ncurrent operations are discarded. The configuration of the USART is kept, but all the status\nflags, in the USART_ISR are reset. This bit is set and cleared by software.\n-0: USART prescaler and outputs disabled, low power mode\n-1: USART enabled"
            },
            {
                "name": "UESM",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UESM: LPUART enable in Stop mode\nWhen this bit is cleared, the LPUART is not able to wake up the MCU from Stop mode.\nWhen this bit is set, the LPUART is able to wake up the MCU from Stop mode, provided that\nthe LPUART clock selection is LSE in the RCC.\nThis bit is set and cleared by software.\n-0: LPUART not able to wake up the MCU from Stop mode.\n-1: LPUART able to wake up the MCU from Stop mode. When this function is active, the\nclock source for the LPUART must be LSE (see RCC chapter)"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RE: Receiver enable\nThis bit enables the receiver. It is set and cleared by software.\n-0: Receiver is disabled\n-1: Receiver is enabled and begins searching for a start bit"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TE: Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\n-0: Transmitter is disabled\n-1: Transmitter is enabled"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLEIE: IDLE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register"
            },
            {
                "name": "RXNEIE_RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the\nUSART_ISR register"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCIE: Transmission complete interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TC=1 in the USART_ISR register"
            },
            {
                "name": "TXEIE_TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PEIE: PE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever PE=1 in the USART_ISR register"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PS: Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE\nbit set). It is set and cleared by software. The parity will be selected after the current byte.\n-0: Even parity\n-1: Odd parity\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PCE: Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity\ncontrol is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit\nif M=0) and parity is checked on the received data. This bit is set and cleared by software.\nOnce it is set, PCE is active after the current byte (in reception and in transmission).\n-0: Parity control disabled\n-1: Parity control enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAKE: Receiver wakeup method\nThis bit determines the USART wakeup method from Mute mode. It is set or cleared by\nsoftware.\n-0: Idle line\n-1: Address mark\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "M0: Word length\nThis bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit\n-28 (M1)description.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "MME: Mute mode enable\nThis bit activates the mute mode function of the USART. When set, the USART can switch\nbetween the active and mute modes, as defined by the WAKE bit. It is set and cleared by\nsoftware.\n-0: Receiver in active mode permanently\n-1: Receiver can switch between mute mode and active mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CMIE: Character match interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT[4:0]: Driver Enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted\nmessage, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample\ntime units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only\nwhen the DEDT and DEAT times have both elapsed.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT[4:0]: Driver Enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and\nthe beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\ndepending on the oversampling rate).\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit, with bit 12 (M0) determine the word length. It is set or cleared by software.\nM[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit\nM[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit\nM[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE=0).s"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN :FIFO mode enable\nThis bit is set and cleared by software.\n-0: FIFO mode is disabled.\n-1: FIFO mode is enabled."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE :TXFIFO empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFE=1 in the USART_ISR register"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE :RXFIFO Full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when RXFF=1 in the USART_ISR register"
            }
        ]
    },
    "1090539524": {
        "name": "CR2",
        "address": 1090539524,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADDM7:7-bit Address Detection/4-bit Address Detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\n-0: 4-bit address detection\n-1: 7-bit address detection (in 8-bit data mode)\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP[1:0]: STOP bits\nThese bits are used for programming the stop bits.\n-00: 1 stop bit\n-01: 0.5 stop bit.\n-10: 2 stop bits\n-11: 1.5 stop bits\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SWAP: Swap TX/RX pins\nThis bit is set and cleared by software.\n-0: TX/RX pins are used as defined in standard pinout\n-1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired\nconnection to another UART.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RXINV: RX pin active level inversion\nThis bit is set and cleared by software.\n-0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the RX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TXINV: TX pin active level inversion\nThis bit is set and cleared by software.\n-0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the TX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DATAINV: Binary data inversion\nThis bit is set and cleared by software.\n-0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)\n-1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The\nparity bit is also inverted.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "MSBFIRST: Most significant bit first\nThis bit is set and cleared by software.\n-0: data is transmitted/received with data bit 0 first, following the start bit.\n-1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "ADD[7:0]: Address of the USART node\nThis bit-field gives the address of the USART node or a character code to be recognized.\nThis is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7-\nbit address mark detection. The MSB of the character sent by the transmitter should be equal to 1.\nIt may also be used for character detection during normal reception, Mute mode inactive (for\nexample, end of block detection in ModBus protocol). In this case, the whole received character (8-\nbit) is compared to the ADD[7:0] value and CMF flag is set on match.\nThis bit field can only be written when reception is disabled (RE = 0) or the USART is disabled\n(UE=0)"
            }
        ]
    },
    "1090539528": {
        "name": "CR3",
        "address": 1090539528,
        "size": 32,
        "access": "read-write",
        "desc": "CR3 register",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EIE: Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing\nerror, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR\n= 1 in the USART_ISR register).\n-0: Interrupt is inhibited\n-1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode)\nin the USART_ISR register."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HDSEL: Half-duplex selection\nSelection of Single-wire Half-duplex mode\n-0: Half duplex mode is not selected\n-1: Half duplex mode is selected\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMAR: DMA enable receiver\nThis bit is set/reset by software\n-1: DMA mode is enabled for reception\n-0: DMA mode is disabled for reception"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMAT: DMA enable transmitter\nThis bit is set/reset by software\n-1: DMA mode is enabled for transmission\n-0: DMA mode is disabled for transmission"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTSE: RTS enable\n-0: RTS hardware flow control disabled\n-1: RTS output enabled, data is only requested when there is space in the receive buffer. The\ntransmission of data is expected to cease after the current character has been transmitted.\nThe nRTS output is asserted (pulled to 0) when data can be received.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSE: CTS enable\n-0: CTS hardware flow control disabled\n-1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0).\nIf the nCTS input is deasserted while data is being transmitted, then the transmission is\ncompleted before stopping. If data is written into the data register while nCTS is asserted,\nthe transmission is postponed until nCTS is asserted.\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTSIE: CTS interrupt enable\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register"
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRDIS: Overrun Disable\nThis bit is used to disable the receive overrun detection.\n-0: Overrun Error Flag, ORE, is set when received data is not read before receiving new\ndata.\n-1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set\nthe ORE flag is not set and the new received data overwrites the previous content of the\nUSART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data\nwill be written directly in USARTx_RDR register. Even when FIFO management is enabled,\nthe RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DDRE: DMA Disable on Reception Error\n-0: DMA is not disabled in case of reception error. The corresponding error flag is set but\nRXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not\nasserted, so the erroneous data is not transferred (no DMA request), but next correct\nreceived data will be transferred. (used for Smartcard mode)\n-1: DMA is disabled following a reception error. The corresponding error flag is set, as well\nas RXNE. The DMA request is masked until the error flag is cleared. This means that the\nsoftware must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case\nFIFO mode is enabled) before clearing the error flag.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DEM: Driver enable mode\nThis bit allows the user to activate the external transceiver control, through the DE signal.\n-0: DE function is disabled.\n-1: DE function is enabled. The DE signal is output on the RTS pin.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DEP: Driver enable polarity selection\n-0: DE signal is active high.\n-1: DE signal is active low.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WUS",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "WUS[1:0]: Wakeup from Stop mode interrupt flag selection\nThis bit-field specify the event which activates the WUF (Wakeup from Stop mode flag).\n-00: WUF active on address match (as defined by ADD[7:0] and ADDM7)\n-01:Reserved.\n-10: WUF active on Start bit detection\n-11: WUF active on RXNE.\nThis bit field can only be written when the LPUART is disabled (UE=0)."
            },
            {
                "name": "WUFIE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "WUFIE: Wakeup from Stop mode interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An LPUART interrupt is generated whenever WUF=1 in the LPUART_ISR register"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE: TXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in\nTXFTCFG."
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG: Receive FIFO threshold configuration\n-000:Receive FIFO reaches 1/8 of its depth.\n-001:Receive FIFO reaches 1/4 of its depth.\n-010:Receive FIFO reaches 1/2 of its depth.\n-011:Receive FIFO reaches 3/4 of its depth.\n-100:Receive FIFO reaches 7/8 of its depth.\n-101:Receive FIFO becomes full.\nRemaining combinations: Reserved."
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE: RXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when Receive FIFO reaches the threshold\nprogrammed in RXFTCFG."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG: TXFIFO threshold configuration\n-000:TXFIFO reaches 1/8 of its depth.\n-001:TXFIFO reaches 1/4 of its depth.\n-010:TXFIFO reaches 1/2 of its depth.\n-011:TXFIFO reaches 3/4 of its depth.\n-100:TXFIFO reaches 7/8 of its depth.\n-101:TXFIFO becomes empty.\nRemaining combinations: Reserved."
            }
        ]
    },
    "1090539532": {
        "name": "BRR",
        "address": 1090539532,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 20,
                "desc": "BRR[19:0]"
            }
        ]
    },
    "1090539544": {
        "name": "RQR",
        "address": 1090539544,
        "size": 32,
        "access": "read-write",
        "desc": "RQR register",
        "fields": [
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBKRQ: Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as\nthe transmit machine is available."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MMRQ: Mute mode request\nWriting 1 to this bit puts the USART in mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXFRQ: Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis allows to discard the received data without reading them, and avoid an overrun\ncondition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXFRQ: Transmit data flush request\nWhen FIFO mode is disabled, Writing 1 to this bit sets the TXE flag.\nThis allows to discard the transmit data. This bit must be used only in Smartcard mode,\nwhen data has not been sent due to errors (NACK) and the FE flag is active in the\nUSART_ISR register. If the USART does not support Smartcard mode, this bit is reserved\nand forced by hardware to 0\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE\n(Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is\nsupported in both UART and Smartcard modes."
            }
        ]
    },
    "1090539548": {
        "name": "ISR",
        "address": 1090539548,
        "size": 32,
        "access": "read-only",
        "desc": "ISR register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE: Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by\nsoftware, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\n-0: No parity error\n-1: Parity error"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE: Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character\nis detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nIn Smartcard mode, in transmission, this bit is set when the maximum number of transmit\nattempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR1 register.\n-0: No Framing error is detected\n-1: Framing error or break character is detected"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF: START bit Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by\nsoftware, writing 1 to the NFCF bit in the USART_ICR register.\n-0: No noise is detected\n-1: Noise is detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE: Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case\nFIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the\nUSARTx_ICR register.\nAn interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register.\n-0: No overrun error\n-1: Overrun error is detected"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE: Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if\nIDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in\nthe USART_ICR register.\n-0: No Idle line is detected\n-1: Idle line is detected"
            },
            {
                "name": "RXNE_RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE/RXFNE:Read data register not empty/RXFIFO not empty\nRXNE bit is set by hardware when the content of the USARTx_RDR shift register has been\ntransferred\nto the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The\nRXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register.\nRXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from\nthe USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It\nis cleared when the RXFIFO is empty.\nThe RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR\nregister.\nAn interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.\n-0: Data is not received\n-1: Received data is ready to be read."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC: Transmission complete\nThis bit indicates when the last data written in the USART_TDR has been transmitted out of\nthe shift register.\nIt is set by hardware if the transmission of a frame containing data is complete and if\nTXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is\ncleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the\nUSART_TDR register.\nAn interrupt is generated if TCIE=1 in the USART_CR1 register.\n-0: Transmission is not complete\n-1: Transmission is complete"
            },
            {
                "name": "TXE_TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE/TXFNF: Transmit data register empty/TXFIFO not full\nWhen FIFO mode is disabled, TXE is set by hardware when the content of the\nUSARTx_TDR register has been transferred into the shift register. It is cleared by a write to\nthe USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the\nUSART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of\ntransmission failure).\nWhen FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so\ndata can be written in the USART_TDR. Every write in the USART_TDR places the data in\nthe TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag\nis cleared indicating that data can not be written into the USART_TDR.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty . After\nsending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to\nwriting in TXFIFO. (TXFNF and TXFE will be set at the same time).\nAn interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register.\n-0: Data register is full/Transmit FIFO is full.\n-1: Data register/Transmit FIFO is not full"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF: CTS interrupt flag\nThis bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared\nby software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE=1 in the USART_CR3 register.\n-0: No change occurred on the nCTS status line\n-1: A change occurred on the nCTS status line"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS: CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.\n-0: nCTS line set\n-1: nCTS line reset"
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY: Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the\nRX line (successful start bit detected). It is reset at the end of the reception (successful or\nnot).\n-0: USART is idle (no reception)\n-1: Reception on going"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF: Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is\ncleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE=1in the USART_CR1 register.\n-0: No Character match detected\n-1: Character Match detected"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF: Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing\n1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during\nthe stop bit of break transmission.\n-0: No break character is transmitted\n-1: Break character will be transmitted"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU: Receiver wakeup from Mute mode\nThis bit indicates if the USART is in mute mode. It is cleared/set by hardware when a\nwakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE)\nis selected by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the\nMMRQ bit in the USART_RQR register.\n-0: Receiver in active mode\n-1: Receiver in mute mode"
            },
            {
                "name": "WUF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUF: Wakeup from Stop mode flag\nThis bit is set by hardware, when a wakeup event is detected. The event is defined by the\nWUS bit field. It is cleared by software, writing a 1 to the WUCF in the LPUART_ICR register.\nAn interrupt is generated if WUFIE=1 in the LPUART_CR3 register"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK: Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by\nthe USART.\nIt can be used when an idle frame request is generated by writing TE=0, followed by TE=1\nin the USART_CR1 register, in order to respect the TE=0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK: Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by\nthe USART.\nIt can be used to verify that the USART is ready for reception before entering Stop mode."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE: TXFIFO Empty\nThis bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one\ndata, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in\nthe USART_RQR register.\nAn interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register.\n-0: TXFIFO is not empty.\n-1: TXFIFO is empty."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF: RXFIFO Full\nThis bit is set by hardware when RXFIFO is Full.\nAn interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register.\n-0: RXFIFO is not Full.\n-1: RXFIFO is Full."
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT: RXFIFO threshold flag\nThis bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3\nregister is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and\none data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in\nthe USART_CR3 register.\n-0: Receive FIFO doesnt reach the programmed threshold.\n-1: Receive FIFO reached the programmed threshold"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT: TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG\nin USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is\ngenerated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register.\n-0: TXFIFO doesnt reach the programmed threshold.\n-1: TXFIFO reached the programmed threshold"
            }
        ]
    },
    "1090539552": {
        "name": "ICR",
        "address": 1090539552,
        "size": 32,
        "access": "read-write",
        "desc": "ICR register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PECF: Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FECF: Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NECF: Noise detected clear flag\nWriting 1 to this bit clears the NF flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORECF: Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLECF: Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCCF: Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register"
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSCF: CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMCF: Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register"
            },
            {
                "name": "WUCF",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "WUCF: Wakeup from Stop mode clear flag\nWriting 1 to this bit clears the WUF flag in the LPUART_ISR register."
            }
        ]
    },
    "1090539556": {
        "name": "RDR",
        "address": 1090539556,
        "size": 32,
        "access": "read-only",
        "desc": "RDR register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "RDR[8:0]: Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the\ninternal bus (see Figure 124).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity\nbit."
            }
        ]
    },
    "1090539560": {
        "name": "TDR",
        "address": 1090539560,
        "size": 32,
        "access": "read-write",
        "desc": "TDR register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "TDR[8:0]: Transmit data value\nContains the data character to be transmitted.\nThe USARTx_TDR register provides the parallel interface between the internal bus and the\noutput shift register (see Figure 124).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),\nthe value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect\nbecause it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF=1."
            }
        ]
    },
    "1090539564": {
        "name": "PRESC",
        "address": 1090539564,
        "size": 32,
        "access": "read-write",
        "desc": "PRESC register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER[3:0]: Clock prescaler\nThe USART input clock can be divided by a prescaler:\n-0000: input clock not divided\n-0001: input clock divided by 2\n-0010: input clock divided by 4\n-0011: input clock divided by 6\n-0100: input clock divided by 8\n-0101: input clock divided by 10\n-0110: input clock divided by 12\n-0111: input clock divided by 16\n-1000: input clock divided by 32\n-1001: input clock divided by 64\n-1010: input clock divided by 128\n-1011: input clock divided by 256\nRemaing combinations: Reserved.\nNote: When PRESCALER is programmed with a value different of the allowed ones,\nprogrammed prescaler value will be '1011' i.e. input clock divided by 256"
            }
        ]
    },
    "1073782784": {
        "name": "LCSC_CR0",
        "address": 1073782784,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_CR0 register",
        "fields": [
            {
                "name": "TMEAS",
                "bitOffset": 0,
                "bitWidth": 14,
                "desc": "Measurement Time\n"
            },
            {
                "name": "TCAP",
                "bitOffset": 16,
                "bitWidth": 6,
                "desc": "Capture Time\n"
            },
            {
                "name": "TICAP",
                "bitOffset": 24,
                "bitWidth": 3,
                "desc": "Inter Capture Time\n"
            }
        ]
    },
    "1073782788": {
        "name": "LCSC_CR1",
        "address": 1073782788,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_CR1 register",
        "fields": [
            {
                "name": "LCAB_DAMP_THRES",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LCAB_DAMP_THRES[7:0]: Damping threshold for LCA and LCB\n"
            },
            {
                "name": "TREC_VCM",
                "bitOffset": 10,
                "bitWidth": 9,
                "desc": "VCMBUFF Recovery Time\n"
            },
            {
                "name": "TSTART_VCM",
                "bitOffset": 20,
                "bitWidth": 11,
                "desc": "VCMBUFF Starting Time\n"
            }
        ]
    },
    "1073782792": {
        "name": "LCSC_CR2",
        "address": 1073782792,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_CR2 register",
        "fields": [
            {
                "name": "TAMP_PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Tamper measurement interval."
            },
            {
                "name": "LCT_DAMP_THRES",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Damping threshold for LCT\n"
            }
        ]
    },
    "1073782796": {
        "name": "LCSC_PULSE_CR",
        "address": 1073782796,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_PULSE_CR register",
        "fields": [
            {
                "name": "LCAB_PULSE_WIDTH",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Low Pulse Width for LCA and LCB\n"
            },
            {
                "name": "LCT_PULSE_WIDTH",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Low Pulse Width for LCT\n"
            }
        ]
    },
    "1073782800": {
        "name": "LCSC_ENR",
        "address": 1073782800,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_ENR register",
        "fields": [
            {
                "name": "CLKWISE_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock Wise Interrupt and Wakeup Enable\n"
            },
            {
                "name": "ACLKWISE_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Anti Clock Wise Interrupt and Wakeup Enable\n"
            },
            {
                "name": "TAMP_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper Interrupt and Wakeup Enable\n"
            },
            {
                "name": "CNT_OFB_WKP_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "LCAB Counter Out Of Bound wakeup enable\n"
            },
            {
                "name": "LCSC_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "LCSC Enable\n"
            }
        ]
    },
    "1073782804": {
        "name": "LCSC_WHEEL_SR",
        "address": 1073782804,
        "size": 32,
        "access": "read-only",
        "desc": "LCSC_WHEEL_SR register",
        "fields": [
            {
                "name": "CLKWISE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of Clock Wise revolutions"
            },
            {
                "name": "ACLKWISE",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Number of Anti Clock Wise revolutions"
            }
        ]
    },
    "1073782808": {
        "name": "LCSC_CONFR",
        "address": 1073782808,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_CONFR register",
        "fields": [
            {
                "name": "CLKWISE_THRES",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Number of Clock Wise revolutions target"
            },
            {
                "name": "ACLKWISE_THRES",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "Number of Anti Clock Wise revolutions target"
            }
        ]
    },
    "1073782812": {
        "name": "LCSC_COMP_CTN",
        "address": 1073782812,
        "size": 32,
        "access": "read-only",
        "desc": "LCSC_COMP_CTN register",
        "fields": [
            {
                "name": "CMP_LCA_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "LCA Comparator last damping count"
            },
            {
                "name": "CMP_LCB_CNT",
                "bitOffset": 10,
                "bitWidth": 8,
                "desc": "LCB Comparator last damping count"
            },
            {
                "name": "CMP_LCT_CNT",
                "bitOffset": 20,
                "bitWidth": 8,
                "desc": "LCT Comparator last damping count"
            }
        ]
    },
    "1073782816": {
        "name": "LCSC_SR",
        "address": 1073782816,
        "size": 32,
        "access": "read-only",
        "desc": "LCSC_SR register",
        "fields": [
            {
                "name": "CLKWISE_STATE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "The current state of the LCSC clockwise FSM:\n"
            },
            {
                "name": "ACLKWISE_STATE",
                "bitOffset": 2,
                "bitWidth": 2,
                "desc": "The current state of the LCSC anti clockwise FSM:\n"
            },
            {
                "name": "LAST_DIR",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "The last direction detected:\n"
            }
        ]
    },
    "1073782820": {
        "name": "LCSC_STAT",
        "address": 1073782820,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_STAT register",
        "fields": [
            {
                "name": "MIN_LCAB_CNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The Minimum of CMP_LCA_CNT, CMP_LCB_CNT reached during the\n"
            },
            {
                "name": "MAX_LCAB_CNT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "The Maximum of CMP_LCA_CNT, CMP_LCB_CNT reached during\n"
            },
            {
                "name": "MIN_LCAB_CNT_BOUND",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "The Minimum bound of CMP_LCA_COUNT,\n"
            },
            {
                "name": "MAX_LCAB_CNT_BOUND",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "The Maximum bound of CMP_LCA_COUNT,\n"
            }
        ]
    },
    "1073782824": {
        "name": "LCSC_TST_CFG",
        "address": 1073782824,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC Test Configuration Register",
        "fields": [
            {
                "name": "TST_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Test Enable"
            },
            {
                "name": "TST_CFG",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "DTB output selection"
            }
        ]
    },
    "1073782828": {
        "name": "LCSC_ANATST_CFG",
        "address": 1073782828,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC ANA Test Configuration Register",
        "fields": [
            {
                "name": "VCMBUFF_ENOUT_SEL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Selection of the signal to be used to supply the DAC in the LCSC"
            },
            {
                "name": "VCMBUFF_ENOUT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "VCMBUFFER output buffer enable pin"
            },
            {
                "name": "VCMBUFF_PWDN_SEL",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Selection of the signal to be used to supply the DAC in the LCSC"
            },
            {
                "name": "VCMBUFF_PWDN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "VCMBUFF power-down pin"
            },
            {
                "name": "COMP_PWDN_SEL",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Selection of the signal to be used to supply the COMP in the LCSC\nAnalog part"
            },
            {
                "name": "COMP_PWDN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMP power-down pin"
            },
            {
                "name": "DAC_PWDN_SEL",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Selection of the signal to be used to supply the DAC in the LCSC Analog\npart"
            },
            {
                "name": "DAC_PWDN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DAC power-down pin"
            }
        ]
    },
    "1073782848": {
        "name": "LCSC_VER",
        "address": 1073782848,
        "size": 32,
        "access": "read-only",
        "desc": "LCSC_VER register",
        "fields": [
            {
                "name": "REV",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Revision of the RFIP to be used for metal fixes)"
            },
            {
                "name": "VER",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Version of the RFIP  (to be used for cut upgrades)"
            },
            {
                "name": "PROD",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Used for major upgrades (new protocols support / new features)"
            }
        ]
    },
    "1073782852": {
        "name": "LCSC_ISR",
        "address": 1073782852,
        "size": 32,
        "access": "read-write",
        "desc": "LCSC_ISR register",
        "fields": [
            {
                "name": "CLKWISE_F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock Wise Flag:\n"
            },
            {
                "name": "ACLKWISE_F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Anti Clock Wise Flag:\n"
            },
            {
                "name": "TAMP_F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper Flag\n"
            },
            {
                "name": "CNT_OFB_F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Out of Bound Counter Flag\n"
            }
        ]
    },
    "1224740864": {
        "name": "FRAME_CONFIG0",
        "address": 1224740864,
        "size": 32,
        "access": "read-write",
        "desc": "FRAME_CONFIG0 register",
        "fields": [
            {
                "name": "PREAMBLE_THRESHOLD_COUNT",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "The number of transitions for preamble detection when receiving the manchester encoded preamble."
            },
            {
                "name": "SYNC_LENGTH",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Frame sync pattern length ( Manchester encoded )."
            },
            {
                "name": "SYNC_THRESHOLD_COUNT",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "detection threshold when receivng the Frame sync ( Manchester encoded)."
            },
            {
                "name": "PAYLOAD_LENGTH",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "The number of data Bytes in the payload ( decoded )."
            },
            {
                "name": "SLOW_CLK_CYCLE_PER_BIT_CNT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "The number of expected slow clock cycle per each manchester coded bit."
            }
        ]
    },
    "1224740868": {
        "name": "FRAME_CONFIG1",
        "address": 1224740868,
        "size": 32,
        "access": "read-write",
        "desc": "FRAME_CONFIG1 register",
        "fields": [
            {
                "name": "KI",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "ki gain value for the timing recovery loop."
            },
            {
                "name": "KP",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "kp gain value for the timing recovery loop."
            },
            {
                "name": "FRAME_SYNC_COUNTER_TIMEOUT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "The timeout in manchester encoded bits for the Frame Sync,it represents the number of samples after which in case the frame sync is not detected a sync_error is raised."
            },
            {
                "name": "PREAMBLE_ENABLE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Preamble detection enable\n"
            },
            {
                "name": "TREC_LOOP_ALGO_SEL",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Timing recovery loop algorithm selection:\n"
            }
        ]
    },
    "1224740872": {
        "name": "FRAME_SYNC_CONFIG",
        "address": 1224740872,
        "size": 32,
        "access": "read-write",
        "desc": "FRAME_SYNC_CONFIG register",
        "fields": [
            {
                "name": "FRAME_SYNC_PATTERN_L",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "The value of the frame sync pattern, Low word, manchester encoded, used when the frame sync length is 16 bit (default 0x9696 which represent a frame sync value of 0x99)"
            },
            {
                "name": "FRAME_SYNC_PATTERN_H",
                "bitOffset": 16,
                "bitWidth": 16,
                "desc": "The value of the frame sync pattern, High word, manchester encoded, used only when the frame sync length is 32 bits (default 0x0000 )"
            }
        ]
    },
    "1224740876": {
        "name": "RFIP_CONFIG",
        "address": 1224740876,
        "size": 32,
        "access": "read-write",
        "desc": "RFIP_CONFIG register",
        "fields": [
            {
                "name": "LPAWUR_ENABLE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable (start) or Disable (stop) the LPAWUR feature (0: disabled by default)"
            },
            {
                "name": "WAKEUP_LEVEL",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "- 00: the bit Sync has been detected\n"
            }
        ]
    },
    "1224740880": {
        "name": "RF_CONFIG",
        "address": 1224740880,
        "size": 32,
        "access": "read-write",
        "desc": "RF_CONFIG register",
        "fields": [
            {
                "name": "ED_SWITCH",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "- 0 : Normal operation (default)\n"
            },
            {
                "name": "CLKDIV",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "Calibrate 4kHz clock (programmable divider)\n"
            },
            {
                "name": "AGC_LOW_LVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "AGC level (Low) (default value: 0x2)"
            },
            {
                "name": "ED_DC_CTRL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DC current subtraction enabling signal (default value: 0x1)"
            },
            {
                "name": "AGC_HIGH_LVL",
                "bitOffset": 14,
                "bitWidth": 4,
                "desc": "AGC level (High) (default value: 0x4)"
            },
            {
                "name": "ED_ICAL",
                "bitOffset": 18,
                "bitWidth": 3,
                "desc": "Current versus VBAT calibration for ED\n"
            },
            {
                "name": "LPF3_CAL",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": " "
            }
        ]
    },
    "1224740884": {
        "name": "AGC_CONFIG",
        "address": 1224740884,
        "size": 32,
        "access": "read-write",
        "desc": "AGC_CONFIG register",
        "fields": [
            {
                "name": "AGC_MODE",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Define the working mode of the AGC:\n"
            },
            {
                "name": "AGC_HOLD_MODE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "The behavior when the AGC is ON and is working in HOLD mode\n"
            },
            {
                "name": "AGC_RESET_MODE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "The AGC reset behavior when the AGC is working in ON or HOLD mode\n"
            }
        ]
    },
    "1224740892": {
        "name": "PAYLOAD_0",
        "address": 1224740892,
        "size": 32,
        "access": "read-only",
        "desc": "PAYLOAD_0 register",
        "fields": [
            {
                "name": "PAYLOAD_0",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "First part of the payload (Least significant Byte First)"
            }
        ]
    },
    "1224740896": {
        "name": "PAYLOAD_1",
        "address": 1224740896,
        "size": 32,
        "access": "read-only",
        "desc": "PAYLOAD_1 register",
        "fields": [
            {
                "name": "PAYLOAD_1",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Second part of the payload  (Least significant Byte First)"
            }
        ]
    },
    "1224738560": {
        "name": "RFIP_VERSION",
        "address": 1224738560,
        "size": 32,
        "access": "read-only",
        "desc": "RFIP_VERSION register",
        "fields": [
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Revision of the MR_SubG (to be used for metal fixes)"
            },
            {
                "name": "VERSION",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Version of the MR_SubG (to be used for cut upgrades)"
            },
            {
                "name": "PRODUCT",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Used for major upgrades (new protocols support / new features)"
            }
        ]
    },
    "1224738564": {
        "name": "RRM_UDRA_CTRL",
        "address": 1224738564,
        "size": 32,
        "access": "write-only",
        "desc": "RRM_UDRA_CTRL register",
        "fields": [
            {
                "name": "RRM_CMD_REQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Action bit: write 1 to request a RRM-UDRA command."
            }
        ]
    },
    "1224738568": {
        "name": "SEQUENCER_CTRL",
        "address": 1224738568,
        "size": 32,
        "access": "read-write",
        "desc": "SEQUENCER_CTRL register",
        "fields": [
            {
                "name": "GEN_SEQ_TRIGGER",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Action bit: write 1 to generate a trigger event on Sequencer."
            },
            {
                "name": "DISABLE_SEQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable/disable the Sequencer\n"
            }
        ]
    },
    "1224738572": {
        "name": "ABSOLUTE_TIME",
        "address": 1224738572,
        "size": 32,
        "access": "read-only",
        "desc": "ABSOLUTE_TIME register",
        "fields": [
            {
                "name": "ABSOLUTE_TIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Indicate the interpolated absolute."
            }
        ]
    },
    "1224738576": {
        "name": "SCM_COUNTER_VAL",
        "address": 1224738576,
        "size": 32,
        "access": "read-only",
        "desc": "SCM_COUNTER_VAL register",
        "fields": [
            {
                "name": "SCM_COUNTER_CURRVAL",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Slow Clock Measurement: number of 16 MHz clock cycles contained in 32 slow clock periods."
            }
        ]
    },
    "1224738580": {
        "name": "SCM_MIN_MAX",
        "address": 1224738580,
        "size": 32,
        "access": "read-write",
        "desc": "SCM_MIN_MAX register",
        "fields": [
            {
                "name": "SCM_COUNTER_MINVAL",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Slow Clock Measurement: minimum SCM_COUNTER value seen since the counter is ON and since last clear request."
            },
            {
                "name": "SCM_COUNTER_MAXVAL",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Slow Clock Measurement: maximum SCM_COUNTER value seen since the counter is ON and since last clear request."
            },
            {
                "name": "CLEAR_MIN_MAX",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Write 1' to clear the SCM_COUNTER_MINVAL and SCM_COUNTER_MAXVAL bit fields."
            }
        ]
    },
    "1224738584": {
        "name": "WAKEUP_IRQ_STATUS",
        "address": 1224738584,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_IRQ_STATUS register",
        "fields": [
            {
                "name": "CPU_WAKEUP_F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Set when the interpolated absolute time matches the CPU_WAKEUPTIME while WAKEUP_CTRL."
            },
            {
                "name": "RFIP_WAKEUP_F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Set when the interpolated absolute time matches the RFIP_WAKEUPTIME while WAKEUP_CTRL."
            }
        ]
    },
    "1224736768": {
        "name": "RF_FSM0_TIMEOUT",
        "address": 1224736768,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM0_TIMEOUT register",
        "fields": [
            {
                "name": "ENA_RFREG_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the RF regulator startup (duration in ENA_RF_REG state)\n"
            }
        ]
    },
    "1224736772": {
        "name": "RF_FSM1_TIMEOUT",
        "address": 1224736772,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM1_TIMEOUT register",
        "fields": [
            {
                "name": "SYNTH_SETUP_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout management for the RF regulator to stabilize after RF PLL power on\n"
            }
        ]
    },
    "1224736776": {
        "name": "RF_FSM2_TIMEOUT",
        "address": 1224736776,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM2_TIMEOUT register",
        "fields": [
            {
                "name": "VCO_CALIB_LOCK_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the RF PLL calibration + RF PLL lock (duration in CALIB_VCO+LOCKRXTX state)\n"
            }
        ]
    },
    "1224736780": {
        "name": "RF_FSM3_TIMEOUT",
        "address": 1224736780,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM3_TIMEOUT register",
        "fields": [
            {
                "name": "VCO_LOCK_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the RF PLL lock event when no calibration is requested (duration in LOCKRXTX state)\n"
            }
        ]
    },
    "1224736784": {
        "name": "RF_FSM4_TIMEOUT",
        "address": 1224736784,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM4_TIMEOUT register",
        "fields": [
            {
                "name": "EN_RX_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the analog RX chain setup (duration in EN_RX state)\n"
            }
        ]
    },
    "1224736788": {
        "name": "RF_FSM5_TIMEOUT",
        "address": 1224736788,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM5_TIMEOUT register",
        "fields": [
            {
                "name": "EN_PA_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the analog PA (DAC) setup (duration in EN_PA state)\n"
            }
        ]
    },
    "1224736792": {
        "name": "RF_FSM6_TIMEOUT",
        "address": 1224736792,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM6_TIMEOUT register",
        "fields": [
            {
                "name": "PA_DWN_ANA_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the analog PA (DAC) ramp down (duration in PA_DWN_ANA state)\n"
            }
        ]
    },
    "1224736796": {
        "name": "RF_FSM7_TIMEOUT",
        "address": 1224736796,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM7_TIMEOUT register",
        "fields": [
            {
                "name": "EN_LNA_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout for the analog RX chain signals settlement once PGA precharge is shut down (duration in EN_LNA state)\n"
            }
        ]
    },
    "1224736800": {
        "name": "AFC0_CONFIG",
        "address": 1224736800,
        "size": 32,
        "access": "read-write",
        "desc": "AFC0_CONFIG register",
        "fields": [
            {
                "name": "AFC_SLOW_GAIN_LOG2",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AFC loop gain in slow mode (2's log)"
            },
            {
                "name": "AFC_FAST_GAIN_LOG2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "AFC loop gain in fast mode (2's log)"
            }
        ]
    },
    "1224736804": {
        "name": "AFC1_CONFIG",
        "address": 1224736804,
        "size": 32,
        "access": "read-write",
        "desc": "AFC1_CONFIG register",
        "fields": [
            {
                "name": "AFC_FAST_PERIOD",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Length of the AFC fast period (in number of samples unit)\n"
            }
        ]
    },
    "1224736808": {
        "name": "AFC2_CONFIG",
        "address": 1224736808,
        "size": 32,
        "access": "read-write",
        "desc": "AFC2_CONFIG register",
        "fields": [
            {
                "name": "AFC_PD_LEAKAGE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "AFC Peak Detection leakage."
            },
            {
                "name": "AFC_MODE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Select AFC mode:\n"
            },
            {
                "name": "AFC_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable AFC."
            },
            {
                "name": "AFC_FREEZE_ON_SYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Freeze AFC correction upon SYNC word detection"
            }
        ]
    },
    "1224736812": {
        "name": "AFC3_CONFIG",
        "address": 1224736812,
        "size": 32,
        "access": "read-write",
        "desc": "AFC3_CONFIG register",
        "fields": [
            {
                "name": "AFC_INIT_MODE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Control the initialization phase of the AFC and clock recovery algorithms:\n"
            },
            {
                "name": "AFC_SIGN_PERM_CHECK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Enable the check of sign permanence of AFC corrected signal."
            },
            {
                "name": "AFC_TH_SIGN_PERM",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "Threshold of chech sign permanence mechanism."
            },
            {
                "name": "AFC_REINIT_OPTION",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "Select the AFC reinitialization option:\n"
            }
        ]
    },
    "1224736816": {
        "name": "CLKREC_CTRL0",
        "address": 1224736816,
        "size": 32,
        "access": "read-write",
        "desc": "CLKREC_CTRL0 register",
        "fields": [
            {
                "name": "CLKREC_I_GAIN_FAST",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Integral fast gain for the clock recovery loop (PLL mode only)\n"
            },
            {
                "name": "CLKREC_P_GAIN_FAST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Clock recovery fast loop gain (log2)\n"
            },
            {
                "name": "PSTFLT_LEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Control the length of the demodulator post-filter\n"
            }
        ]
    },
    "1224736820": {
        "name": "CLKREC_CTRL1",
        "address": 1224736820,
        "size": 32,
        "access": "read-write",
        "desc": "CLKREC_CTRL1 register",
        "fields": [
            {
                "name": "CLKREC_I_GAIN_SLOW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Integral slow gain for the clock recovery loop (PLL mode only)\n"
            },
            {
                "name": "CLKREC_P_GAIN_SLOW",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Clock recovery slow loop gain (log2)\n"
            },
            {
                "name": "CLKREC_ALGO_SEL",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Symbol timing recovery algorithm selection\n"
            }
        ]
    },
    "1224736824": {
        "name": "DCREM_CTRL0",
        "address": 1224736824,
        "size": 32,
        "access": "read-write",
        "desc": "DCREM_CTRL0 register",
        "fields": [
            {
                "name": "START_GAIN",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Filter gain in start mode for the DC removal block."
            },
            {
                "name": "TRACK_GAIN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Filter gain in track mode for the DC removal block."
            }
        ]
    },
    "1224736832": {
        "name": "IQC_CTRL0",
        "address": 1224736832,
        "size": 32,
        "access": "read-write",
        "desc": "IQC_CTRL0 register",
        "fields": [
            {
                "name": "FAST_GAIN",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Gain of the correction loop in fast mode."
            },
            {
                "name": "SLOW_GAIN",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Gain of the correction loop in slow mode."
            }
        ]
    },
    "1224736836": {
        "name": "IQC_CTRL1",
        "address": 1224736836,
        "size": 32,
        "access": "read-write",
        "desc": "IQC_CTRL1 register",
        "fields": [
            {
                "name": "QPD_ATTACK",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Attack coefficient for QPD:\n"
            }
        ]
    },
    "1224736840": {
        "name": "IQC_CTRL2",
        "address": 1224736840,
        "size": 32,
        "access": "read-write",
        "desc": "IQC_CTRL2 register",
        "fields": [
            {
                "name": "QPD_DECAY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Decay coefficient for QPD:\n"
            }
        ]
    },
    "1224736844": {
        "name": "IQC_CTRL3",
        "address": 1224736844,
        "size": 32,
        "access": "read-write",
        "desc": "IQC_CTRL3 register",
        "fields": [
            {
                "name": "FAST_TIME",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Duration of the fast mode."
            }
        ]
    },
    "1224736848": {
        "name": "AGC_ANA_ENG",
        "address": 1224736848,
        "size": 32,
        "access": "read-write",
        "desc": "AGC_ANA_ENG register",
        "fields": [
            {
                "name": "FORCE_AGC_GAINS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Select the mode for AGC analog part:\n"
            },
            {
                "name": "RFD_RX_ATTEN_AGCGAIN",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "Attenuation at LNA level by step of 6dB with thermometric code:\n"
            },
            {
                "name": "RFD_RX_PGA_AGCGAIN",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "Attenuation at PGA level by step of 6dB with binary code:\n"
            }
        ]
    },
    "1224736852": {
        "name": "AGC0_CTRL",
        "address": 1224736852,
        "size": 32,
        "access": "read-write",
        "desc": "AGC0_CTRL register",
        "fields": [
            {
                "name": "AGC_HOLD_TIME",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "AGC hold time."
            },
            {
                "name": "AGC_START_ONHOLD",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Start the AGC with a hold phase."
            },
            {
                "name": "AGC_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable the AGC\n"
            }
        ]
    },
    "1224736856": {
        "name": "AGC1_CTRL",
        "address": 1224736856,
        "size": 32,
        "access": "read-write",
        "desc": "AGC1_CTRL register",
        "fields": [
            {
                "name": "AGC_MIN_THR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minimum signal threshold."
            },
            {
                "name": "AGC_MAX_THR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Maximum signal threshold."
            }
        ]
    },
    "1224736860": {
        "name": "AGC2_CTRL",
        "address": 1224736860,
        "size": 32,
        "access": "read-write",
        "desc": "AGC2_CTRL register",
        "fields": [
            {
                "name": "AGC_MEAS_TIME",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Measure time."
            },
            {
                "name": "AGC_START_MAX_ATTEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Start the AGC with maximum attenuation."
            },
            {
                "name": "AGC_FREEZE_ON_SYNC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Enable the freeze on SYNC detection feature"
            },
            {
                "name": "AGC_FREEZE_ON_STEADY",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable the autofreeze feature"
            },
            {
                "name": "AGC_HIGH_ATTEN_MODE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable the high attenuation mode."
            }
        ]
    },
    "1224736864": {
        "name": "AGC3_CTRL",
        "address": 1224736864,
        "size": 32,
        "access": "read-write",
        "desc": "AGC3_CTRL register",
        "fields": [
            {
                "name": "AGC_MIN_ATTEN",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Minimum AGC attenuation."
            },
            {
                "name": "AGC_MAX_ATTEN",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Maximum AGC attenuation."
            }
        ]
    },
    "1224736868": {
        "name": "AGC4_CTRL",
        "address": 1224736868,
        "size": 32,
        "access": "read-write",
        "desc": "AGC4_CTRL register",
        "fields": [
            {
                "name": "AGC_FREEZE_THR",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Signal threshold for the autofreeze feature."
            }
        ]
    },
    "1224736928": {
        "name": "AGC_PGA_HWTRIM_OUT",
        "address": 1224736928,
        "size": 32,
        "access": "read-only",
        "desc": "AGC_PGA_HWTRIM_OUT register",
        "fields": [
            {
                "name": "AGC_HW_PGA_TRIM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AGC PGA calibration information loaded by HW from the SoC flash."
            }
        ]
    },
    "1224736936": {
        "name": "PA_REG",
        "address": 1224736936,
        "size": 32,
        "access": "read-write",
        "desc": "PA_REG register",
        "fields": [
            {
                "name": "CFG_FILT",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "FIR configuration:\n"
            },
            {
                "name": "PA_DEGEN_ON",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Enable a 'degeneration' mode, which introduces a pre-distortion to linearize the power control curve."
            }
        ]
    },
    "1224736940": {
        "name": "PA_HWTRIM_OUT",
        "address": 1224736940,
        "size": 32,
        "access": "read-only",
        "desc": "PA_HWTRIM_OUT register",
        "fields": [
            {
                "name": "PA_HW_DEGEN_TRIM",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "MSB part meaning:\n"
            }
        ]
    },
    "1224736956": {
        "name": "RSSI_FLT",
        "address": 1224736956,
        "size": 32,
        "access": "read-write",
        "desc": "RSSI_FLT register",
        "fields": [
            {
                "name": "OOK_PEAK_DECAY",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Peak decay control for OOK: 3 slow decay; 0 fast decay"
            },
            {
                "name": "RSSI_FLT",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Gain of the RSSI filter"
            }
        ]
    },
    "1224736968": {
        "name": "SYNTH2_ANA_ENG",
        "address": 1224736968,
        "size": 32,
        "access": "read-write",
        "desc": "SYNTH2_ANA_ENG register",
        "fields": [
            {
                "name": "RFD_PLL_VCO_ALC_AMP",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Select the level of max VCO amplitude in amplitude level control loop."
            },
            {
                "name": "RFD_PLL_LD_WIN_ACC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Select the PLL lock detector window selection:\n"
            }
        ]
    },
    "1224737000": {
        "name": "RXADC_HWDELAYTRIM_OUT",
        "address": 1224737000,
        "size": 32,
        "access": "read-only",
        "desc": "RXADC_HWDELAYTRIM_OUT register",
        "fields": [
            {
                "name": "RXADC_HW_DELAYTRIM_I",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Control bits of the RX ADC loop delay for I channel (from SoC Flash)."
            },
            {
                "name": "RXADC_HW_DELAYTRIM_Q",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Control bits of the RX ADC loop delay for Q channel (from SoC Flash)."
            }
        ]
    },
    "1224737012": {
        "name": "RX_AAF_HWTRIM_OUT",
        "address": 1224737012,
        "size": 32,
        "access": "read-only",
        "desc": "RX_AAF_HWTRIM_OUT register",
        "fields": [
            {
                "name": "AAF_HW_FCTRIM",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "AAF calibration information loaded by HW."
            }
        ]
    },
    "1224737024": {
        "name": "SINGEN_ANA_ENG",
        "address": 1224737024,
        "size": 32,
        "access": "read-write",
        "desc": "SINGEN_ANA_ENG register",
        "fields": [
            {
                "name": "RFD_SINGEN_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Enable SINGEN signal for the RFSUBGanalog IP."
            },
            {
                "name": "RFD_SINGEN_DIV2_PUP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This bit value is directly connected to the RFSUBG analog IP pin."
            },
            {
                "name": "RFD_SINGEN_LBE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "This bit value is directly connected to the RFSUBG analog IP pin."
            }
        ]
    },
    "1224737032": {
        "name": "RF_INFO_OUT",
        "address": 1224737032,
        "size": 32,
        "access": "read-only",
        "desc": "RF_INFO_OUT register",
        "fields": [
            {
                "name": "FQCY_BAND_ID",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "FQCY_BAND_ID[3:0]: Indicates the version of the RFSUBG IP embedded in the device\n"
            },
            {
                "name": "RFSUBG_ID",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Indicate the version of the analog RFSUBG IP embedded in the device\n"
            }
        ]
    },
    "1224737060": {
        "name": "RF_FSM8_TIMEOUT",
        "address": 1224737060,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM8_TIMEOUT register",
        "fields": [
            {
                "name": "SYNTH_PDWN_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout management for the RF regulator to stabilize after PLL shut down\n"
            }
        ]
    },
    "1224737064": {
        "name": "RF_FSM9_TIMEOUT",
        "address": 1224737064,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM9_TIMEOUT register",
        "fields": [
            {
                "name": "END_RX_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout management for the RF regulator to stabilize after analog RX chain shut down\n"
            }
        ]
    },
    "1224737068": {
        "name": "RF_FSM10_TIMEOUT",
        "address": 1224737068,
        "size": 32,
        "access": "read-write",
        "desc": "RF_FSM10_TIMEOUT register",
        "fields": [
            {
                "name": "END_TX_TIMER",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Timeout management for the RF regulator to stabilize after clock stops on the analog PA block\n"
            }
        ]
    },
    "1224737092": {
        "name": "SUBG_DIG_CTRL0",
        "address": 1224737092,
        "size": 32,
        "access": "read-write",
        "desc": "SUBG_DIG_CTRL0 register",
        "fields": [
            {
                "name": "FORCE_GPIO_OUTPUT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option for the direct GPIO signal output\n"
            }
        ]
    },
    "1224737096": {
        "name": "RX_CHAIN_ENG",
        "address": 1224737096,
        "size": 32,
        "access": "read-write",
        "desc": "RX_CHAIN_ENG register",
        "fields": [
            {
                "name": "LNA_ISOL_ENA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Option for LNA during the EN_RX state of the Radio FSM:\n"
            },
            {
                "name": "PGA_PRECH_ENA",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Option for PGA precharge during the EN_RX state of the Radio FSM:\n"
            }
        ]
    },
    "1224737100": {
        "name": "DEMOD_DIG_ENG",
        "address": 1224737100,
        "size": 32,
        "access": "read-write",
        "desc": "DEMOD_DIG_ENG register",
        "fields": [
            {
                "name": "RX_BLANKING_LENGTH",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Number of data samples at RX start for which the signal at the output of the channel filter is kept forced to zero:\n"
            }
        ]
    },
    "1213202432": {
        "name": "CR1",
        "address": 1213202432,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "LPMS",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LPMS Low Power Mode Selection\nSelection of the low power mode entered when CPU enters DEEP SLEEP mode and BLE is rdy2sleep.\n- 0: Deep Stop mode (default)\n- 1: Shutdown mode"
            },
            {
                "name": "ENSDNBOR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "ENSDNBOR: Enable BOR supply monitoring during shutdown mode.\n- 1: the PD_ALL_SHUTDOWN signal is not set during SHUTDOWN mode\n- 0: the PD_ALL_SHUTDOWN signal is set during SHUTDOWN mode."
            },
            {
                "name": "IBIAS_RUN_AUTO",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IBIAS_RUN_AUTO: Enable automatic IBIAS control during RUN/DEEPSTOP mode.\n- 0: IBIAS control is manual (and controlled by IBIAS_RUN_STATE register)\n- 1: IBIAS control is automatic (default)."
            },
            {
                "name": "IBIAS_RUN_STATE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IBIAS_RUN_STATE: Enable/Disable IBIAS during RUN mode when automatic mode is\ndisabled.\n- 0: IBIAS control is disabled (default).\n- 1: IBIAS control is enabled."
            },
            {
                "name": "APC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "APC Apply Pull-up and pull-down configuration from CPU\n- 1: the I/O pull-up and pull-down configurations defined in the PUCRx and PDCRx registers is applied.\n- 0: the PUCRx and PDCRx are not used to control the I/O pull-up and pull-down configuration of the product I/Os."
            },
            {
                "name": "ENBORH",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ENBORH: enable BORH configuration\n- 1: BORH is enabled, threshold level depends on SELBOR[1:0]\n- 0: BORH off (VBOR0):  threshold level for above 1.60V voltage operation."
            },
            {
                "name": "SELBORH",
                "bitOffset": 6,
                "bitWidth": 2,
                "desc": "SELBORH[1:0]: BORH selection of Vbor threshold\n- 11: BORH Level 4(VBOR4):  threshold level for above 2.81 V voltage operation.\n- 10: BORH Level 3 (VBOR3):  threshold level for above 2.52 V voltage operation\n- 01: BORH Level 2 (VBOR2):  threshold level for above 2.21 V voltage operation\n- 00: BORH Level 1 (VBOR1):  threshold level for above 2.0V voltage operation."
            },
            {
                "name": "ENBORL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "ENBORL: Enable BORL reset supervising during RUN mode.\n- 0: No BORL is monitored during RUN mode.\n- 1: BORL is monitored during RUN mode (a POR reset will happen if VDDIO goes below 1.6V during RUN mode) (default).\nNote: Enabling this feature prevents blocking the device if VDDIO goes below supported voltages during RUN."
            }
        ]
    },
    "1213202436": {
        "name": "CR2",
        "address": 1213202436,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "PVDE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PVDE Programmable Voltage Detector Enable\nWhen this bit is set the Power Voltage Detector is enabled"
            },
            {
                "name": "PVDLS",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "PVDLS[2:0] Programmable Voltage Detector Level selection\n- 000: 2.05 V - Lowest level\n- 001: 2.20 V\n- 010: 2.36 V\n- 011: 2.52 V\n- 100: 2.64 V\n- 101: 2.81 V\n- 110: 2.91 V - Highest level\n- 111: External input analog voltage (compare internally to VBGP; When external input  VBGP\nthen PVDO=1)"
            },
            {
                "name": "DBGRET",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DBGRET: PA2 and PA3 retention enable after DEEPSTOP\n- 0: PA2, PA3 don't retain their status exiting from DEEPSTOP (default).\n- 1: PA2, PA3 retain their status exiting from DEEPSTOP."
            },
            {
                "name": "RAMRET1",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RAMRET1: RAM1 retention during low power mode\n- 1: RAM1 bank is powered during low power mode\n- 0: RAM1 bank is disabled during low power mode (by default)"
            },
            {
                "name": "LPREG_FORCE_VH",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "force LPREG=1.2V during DEEPSTOP\n- 1: Force LPREG=1.2V during DEEPSTOP\n- 0: No Force (Default)\nNote LPREG= 1.2v can still apply when LCDEN or COMP.SCALEREN request it"
            },
            {
                "name": "LPREG_VH_STATUS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "status LPREG VH (1.2v) during DEEPSTOP\n- 1: LPREG=1.2V during DEEPSTOP\n- 0: LPREG=1V during DEEPSTOP"
            },
            {
                "name": "GPIORET",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "GPIORET: GPIO retention enable.\n- 0: Release GPIO retention after deepstop (Should be reset after restore Context)\n- 1: Enable GPIO Retention during deepstop (Must be set before deepstop)"
            },
            {
                "name": "ENTS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "ENTS: Enable Temperature Sensor\n- 1: Temperature sensor is enabled\n- 0: Temperature sensor is disabled"
            },
            {
                "name": "RFREGEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RFREGEN: RF Regulator Enable\n- 1: Enable RF Regulator\n- 0: Disable RF Regulator (Note: RF Regulator can still be enabled by the RFSUGB or RCC_CR.HSEON)"
            },
            {
                "name": "RFREGCEXT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RFREGCEXT: RF Regulator External Supply Bypass\n- 1: External supply bypass capability\n- 0: Internal supply only"
            },
            {
                "name": "RFREGBYP",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RFREGBYP: RF Regulator Bypass Enable\n- 1: LDO output connected to VSMPS.\n- 0: internally generated 1.2V"
            },
            {
                "name": "RFREGRDY",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RFDREGRDY: RF Regulator Ready flag\n- 1: RF Regulator is ready\n- 0: RF Regulator is not ready"
            },
            {
                "name": "RFREGON_STATUS",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "RFREGON_STATUS:  RF Regulator On Status\n- 1:  RF Regulator is enabled\n- 0:  RF Regulator is disabled"
            }
        ]
    },
    "1213202440": {
        "name": "IEWU",
        "address": 1213202440,
        "size": 32,
        "access": "read-write",
        "desc": "IEWU register",
        "fields": [
            {
                "name": "EIWL0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EWL0 Enable Internal WakeUp line LPUART\nWhen this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event.\n- 0: wakeup disabled.\n- 1: wakeup enabled."
            },
            {
                "name": "EIWL1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "EIWL1 Enable Internal WakeUp line RTC\nWhen this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event.\n- 0: wakeup disabled.\n- 1: wakeup enabled."
            },
            {
                "name": "EIWL2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "EIWL2 Enable Internal WakeUp line LCD\nWhen this bit is set the internal wakeup line is enabled and a rising edge will trigger a CPU wakeup event.\n- 0: wakeup disabled.\n- 1: wakeup enabled."
            },
            {
                "name": "EIWL3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "EIWL3 Enable Internal Wakeup line COMP\nWhen this bit is set the COMP wakeup is enabled and an  edge will trigger a COMP wakeup event\n- 0: wakeup disabled.\n- 1: wakeup enabled."
            },
            {
                "name": "EIWL4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "EIWL4 Enable Internal Wakeup line LCSC\nWhen this bit is set the LCSC wakeup is enabled and an  edge will trigger a LCSC wakeup event\n- 0: wakeup disabled.\n- 1: wakeup enabled."
            },
            {
                "name": "EWMRSUBG",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "EWMRSUB Wakeup MRSUBG Enable\nWhen this bit is set the MRSUBG wakeup is enabled and a rising edge will trigger a MRSUBG wakeup event\n- 0: MRSUBG wakeup disabled.\n- 1: MRSUBG wakeup enabled."
            },
            {
                "name": "EWMRSUBGHCPU",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "EWMRSUBGHCPU Wakeup MRSUBG Host CPU Enable\nWhen this bit is set the MRSUBG HOST CPU wakeup is enabled and a rising edge will trigger a MRSUBG Host CPU wakeup event\n- 0: MRSUBG Host CPU wakeup disabled.\n- 1: MRSUBG Host CPU wakeup enabled."
            },
            {
                "name": "EWLPAWUR",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "EWLPAWUR: Wakeup Bubble Enable\nWhen this bit is set the Bubble wakeup is enabled and a rising edge will trigger a LPAWUR wakeup event\n- 0: LPAWUR wakeup disabled.\n- 1: LPAWUR wakeup enabled."
            }
        ]
    },
    "1213202444": {
        "name": "IWUP",
        "address": 1213202444,
        "size": 32,
        "access": "read-write",
        "desc": "IWUP register",
        "fields": [
            {
                "name": "IWUP0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IWUP0: Wakeup polarity for internal wakeup line 0 event (LPUART).\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "IWUP1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IWUP1: Wakeup polarity for internal wakeup line 1 event (RTC).\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "IWUP2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IWUP2: Wakeup polarity for internal wakeup line 2 event (LCD).\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "IWUP3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IWUP3: Wakeup polarity for internal wakeup line 3 event (COMP).\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "IWUP4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IWUP4: Wakeup polarity for internal wakeup line 4 event (LCSC).\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "WMRSUBGHP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WMRSUBGHP: Wakeup polarity for internal wakeup MRSUBG event\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "WMRSUBGHCPUP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WMRSUBGHCPUP: Wakeup polarity for internal wakeup MRSUBG Host CPU event\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            },
            {
                "name": "WLPAWURP",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WLPAWURP: Wakeup polarity for wakeup LPAWUR event.\n- 0: Detection of wakeup event on rising edge (default).\n- 1: Detection of wakeup event on falling edge."
            }
        ]
    },
    "1213202448": {
        "name": "IWUF",
        "address": 1213202448,
        "size": 32,
        "access": "read-write",
        "desc": "IWUF register",
        "fields": [
            {
                "name": "IWUF0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "IWUF0: Internal wakeup flag (LPUART).\n- 0: no wakeup from LPUART occurred since last clear.\n- 1: a wakeup from LPUART occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "IWUF1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IWUF1: Internal wakeup flag (RTC).\n- 0: no wakeup from RTC occurred since last clear.\n- 1: a wakeup from RTC occurred"
            },
            {
                "name": "IWUF2",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IWUF2: Internal wakeup flag (LCD).\n- 0: no wakeup from LCD occurred since last clear.\n- 1: a wakeup from LCD occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "IWUF3",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "IWUF3: Internal wakeup flag (COMP).\n- 0: no wakeup from COMP occurred since last clear.\n- 1: a wakeup from COMP occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "IWUF4",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IWUF4: Internal wakeup flag (LCSC).\n- 0: no wakeup from LCSC occurred since last clear.\n- 1: a wakeup from LCSC occurred since last clear.\nCleared by writing 1 in this bit."
            },
            {
                "name": "WMRSUBGF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WMRSUBGF Wakeup MRSUBG Flag\nThis bit is set by hardware when a MRSUBG wakeup is detected\nIt is cleared by a reset pad or by software writing 1 in this bit field.\n- 0: No MRSUBG Wakeup detected\n- 1: MRSUBG Wakeup detected\nwritting 1 in this bit, clears the interrupt"
            },
            {
                "name": "WMRSUBGHCPUF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "WMRSUBGHCPUF Wakeup MRSUBG HOST CPU Flag (cf. user manual)\nThis bit is set by hardware when a MRSUBG HOST CPU wakeup is detected\nIt is cleared by a reset pad or by software writing 1 in this bit field.\n- 0: No MRSUBG Host CPU wakeup detected\n- 1: MRSUBG Host CPU wakeup detected\nwritting 1 in this bit, clears the interrupt"
            },
            {
                "name": "WLPAWURF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "WLPAWURF Wakeup LPAWUR Flag (cf. user manual)\nThis bit is set by hardware when a LPAWUR wakeup is detected\nIt is cleared by a reset pad or by software writing 1 in this bit field.\n- 0: No LPAWUR wakeup detected\n- 1: LPAWUR wakeup detected\nwritting 1 in this bit, clears the interrupt"
            }
        ]
    },
    "1213202452": {
        "name": "SR2",
        "address": 1213202452,
        "size": 32,
        "access": "read-only",
        "desc": "SR2 register",
        "fields": [
            {
                "name": "SMPSBYPR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SMPSBYPR: SMPS Force Bypass Control Replica\nThis bit mirrors the actual BYPASS_3V3 control signal driven to the SMPS regulator, dependant on the real working state."
            },
            {
                "name": "SMPSENR",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SMPSENR: SMPS Enable Control Replica\nThis bit mirrors the actual ENABLE_3V3 control signal driven to the SMPS regulator, dependant on the real working state."
            },
            {
                "name": "SMPSRDY",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SMPSRDY: SMPS Ready Status\nThis bit provides the information whether SMPS is ready.\n- 0: SMPS regulator is not ready\n- 1: SMPS regulator is ready."
            },
            {
                "name": "IOBOOTVAL2",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Bit3: PB15  input value on VDD33 latched at POR\nBit2: PB14  input value on VDD33 latched at POR\nBit1: PB13  input value on VDD33 latched at POR\nBit0: PB12 input value on VDD33 latched at POR"
            },
            {
                "name": "REGLPS",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "REGLPS: Regulator Low Power Started\nThis bit provides the information whether low power regulator is ready.\n- 0: LP regulator is not ready.\n- 1: LP regulator is ready."
            },
            {
                "name": "REGMS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "REGMS: Main regulator ready status.\n- 0: The Main regulator is not ready.\n- 1: The Main regulator is ready."
            },
            {
                "name": "PVDO",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PVDO: Power Voltage Detector Output\nWhen the Power Voltage Detector is enabled (CR2.PVDE) this bit is set when the system supply (VDDIO) is\nlower than the selected PVD threshold (CR2.PVDLS)"
            },
            {
                "name": "IOBOOTVAL",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Bit3: PA11  input value on VDD33 latched at POR\nBit2: PA10  input value on VDD33 latched at POR\nBit1: PA9  input value on VDD33 latched at POR\nBit0: PA8 input value on VDD33 latched at POR"
            }
        ]
    },
    "1213202460": {
        "name": "CR5",
        "address": 1213202460,
        "size": 32,
        "access": "read-write",
        "desc": "CR5 register",
        "fields": [
            {
                "name": "SMPSLVL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "SMPSLVL[3:0] SMPS Output Level Voltage Selection\nSelect the SMPS output voltage with a granularity of 50mV. Default = '0100' (1.4V)\nVout = 1.2 + 0.05*SMPSOUT (V)"
            },
            {
                "name": "SMPSBOMSEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "SMPSBOMSEL: SMPS BOM Selection:\n- 00: BOM1\n- 01: BOM2 (default)\n- 10: BOM3\n- 11: n/a"
            },
            {
                "name": "SMPS_BOF_STATIC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SMPS_BOF_STATIC: SMPS Bypass on the Fly static\n- 0 : disabled (by default)\n- 1 : SMPS Bypass on  the fly static is enabled (EN_SW=1)"
            },
            {
                "name": "NOSMPS_BOF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NOSMPS_BOF: No SMPS Mode to be used in accordance to SMPS_BOF_STATIC =1\nWhen this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only SMPS_BOF_STATIC=1.\n- 0 : No effect, SMPS is enabled. (default)\n- 1 : SMPS is disabled;"
            },
            {
                "name": "SMPSLPOPEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SMPSLPOPEN: In Low Power mode SMPS is in OPEN mode (instead of PRECHARGE mode).\nWhen this bit is set, when the chip is in Low power mode the SMPS regulator will be disabled (HZ) Documentation needed.\n- 0 : in Low Power mode, SMPS is in PRECHARGE, output is connected to VDDIO. (default)\n- 1 : in Low Power mode, SMPS is disabled, output is floating"
            },
            {
                "name": "SMPSFBYP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SMPSFB Force SMPS Regulator in bypass mode\nWhen this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of  SMPS can be observed thanks to the replica SR2.SMPSBYPR.\n- 0 : no effect (by default)\n- 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1)"
            },
            {
                "name": "NOSMPS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "NOSMPS: No SMPS Mode\nWhen this bit is set, the SMPS regulator will be disabled. Note that this configuration should be used only when SMPS_FB pad is directly connected to VBATT or Vext, without L/C BOM.\n- 0 : No effect, SMPS is enabled. (Default)\n- 1 : SMPS is disabled;"
            },
            {
                "name": "SMPS_ENA_DCM",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "SMPS_ENA_DCM: enable discontinuous conduction mode\n- 0 : disable (Default)\n- 1 : enable"
            },
            {
                "name": "CLKDETR_DISABLE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CLKDETR_DISABLE: disable SMPS clock detection\nThe SMPS clock detection enables an automatic SMPS bypass switching in case of unwanted loss of SMPS clock.\n- 0 : SMPS clock detection enabled (default)\n- 1 : SMPS clock detection disabled"
            },
            {
                "name": "SMPS_PRECH_CUR_SEL",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "SMPS_PRECH_CUR_SEL[1:0] Selection for SMPS PRECHARGE limit current\n- 00: 2.5mA\n- 01: 5mA\n- 10: 10mA\n- 11: 20mA (default)"
            },
            {
                "name": "SMPS_BOF_DYN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SMPS_BOF_DYN: SMPS Bypass on the Fly dynamic\n- 0 : disabled (by default)\n- 1 : SMPS Bypass on  the fly dynamic is enabled (EN_LDO=1)"
            }
        ]
    },
    "1213202464": {
        "name": "PUCRA",
        "address": 1213202464,
        "size": 32,
        "access": "read-write",
        "desc": "PUCRA register",
        "fields": [
            {
                "name": "PUA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PUA[x] : Pull Up Port A\nPull up activation on port A[i] pad when APC bit of PWRC CR1 is set\n- 1: Pull-Up activated on port A[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRA[x] is reset\n- 0: Pull-Up not activated on port A[i]"
            }
        ]
    },
    "1213202468": {
        "name": "PDCRA",
        "address": 1213202468,
        "size": 32,
        "access": "read-write",
        "desc": "PDCRA register",
        "fields": [
            {
                "name": "PDA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PDA[x]: Pull Down Port A\nPull Down activation on port A[i] pad when APC bit of PWRC CR1 is set\n- 1: Pull-Down activated on Port A[i] when APC bit of PWRC CR1 bit is set\n- 0: Pull-Down not activated on Port A[i]"
            }
        ]
    },
    "1213202472": {
        "name": "PUCRB",
        "address": 1213202472,
        "size": 32,
        "access": "read-write",
        "desc": "PUCRB register",
        "fields": [
            {
                "name": "PUB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PUB[x] : Pull Up Port B\nPull up activation on port B[i] pad when APC bit of PWRC CR1 is set\n- 1: Pull-Up activated on port B[i] when APC bit of PWRC CR1 bit is set and PWR_PDCRB[x] is reset\n- 0: Pull-Up not activated on port B[i]"
            }
        ]
    },
    "1213202476": {
        "name": "PDCRB",
        "address": 1213202476,
        "size": 32,
        "access": "read-write",
        "desc": "PDCRB register",
        "fields": [
            {
                "name": "PDB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PDB[x]: Pull Down Port B\nPull Down activation on port B[i] pad when APC bit of PWRC CR1 is set\n- 1: Pull-Down activated on Port B[i] when APC bit of PWRC CR1 bit is set\n- 0: Pull-Down not activated on Port B[i]"
            }
        ]
    },
    "1213202480": {
        "name": "EWUA",
        "address": 1213202480,
        "size": 32,
        "access": "read-write",
        "desc": "EWUA register",
        "fields": [
            {
                "name": "EWUA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "EWUA[x] Enable WakeUp line PA[x]\nWhen this bit is set the PA[x] wakeup line is enabled and a rising or falling edge on wakeup line PA[x] will trigger a CPU wakeup event depending on CR7.WUPA[x] bit."
            }
        ]
    },
    "1213202484": {
        "name": "WUPA",
        "address": 1213202484,
        "size": 32,
        "access": "read-write",
        "desc": "WUPA register",
        "fields": [
            {
                "name": "WUPA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WUPA[x] Wake-up Line PA[x] Polarity\nThis bit defines the polarity used for event detection on external wake-up line PA[x]\n- 0: Detection on high level (rising edge)\n- 1: Detection on low level (falling edge)"
            }
        ]
    },
    "1213202488": {
        "name": "WUFA",
        "address": 1213202488,
        "size": 32,
        "access": "read-write",
        "desc": "WUFA register",
        "fields": [
            {
                "name": "WUFA",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WUFA[x] WakeUp Flag PA[x]\nThis bit is set when a wakeup is detected on wakeup line PA[x]. It is cleared by a reset pad or by writing 1 in this bit field.\nWriting 1 this bit, clears the interrupt:"
            }
        ]
    },
    "1213202496": {
        "name": "EWUB",
        "address": 1213202496,
        "size": 32,
        "access": "read-write",
        "desc": "EWUB register",
        "fields": [
            {
                "name": "EWUB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "EWUB[x] Enable WakeUp line PB[x]\nWhen this bit is set the PB[x] wakeup line is enabled and a rising or falling edge on wakeup line PB[x] will trigger a CPU wakeup event depending on CR9.WUPB[x] bit."
            }
        ]
    },
    "1213202500": {
        "name": "WUPB",
        "address": 1213202500,
        "size": 32,
        "access": "read-write",
        "desc": "WUPB register",
        "fields": [
            {
                "name": "WUPB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WUPB[x] Wake-up Line PB[x] Polarity\nThis bit defines the polarity used for event detection on external wake-up line PB[x]\n- 0: Detection on high level (rising edge)\n- 1: Detection on low level (falling edge)"
            }
        ]
    },
    "1213202504": {
        "name": "WUFB",
        "address": 1213202504,
        "size": 32,
        "access": "read-write",
        "desc": "WUFB register",
        "fields": [
            {
                "name": "WUFB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "WUFB[x] WakeUp Flag PB[x]\nThis bit is set when a wakeup is detected on wakeup line PB[x]. It is cleared by a reset pad or by writing 1 in this bit field.\nWriting 1 this bit, clears the interrupt:"
            }
        ]
    },
    "1213202508": {
        "name": "SDWN_WUEN",
        "address": 1213202508,
        "size": 32,
        "access": "read-write",
        "desc": "SDWN_WUEN register",
        "fields": [
            {
                "name": "WUEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUEN PB0 I/O WakeUp from shutdown Enable\nWhen this bit is set the PB0 wakeup from shutdown is enabled so that a rising or falling edge on PB0 (depending on SDWN_WUPOL..WUPOL bit) will trigger a CPU wakeup. It is cleared by a PORESETn.\n- 0: PB0 wakeup from shutdown disabled\n- 1: PB0 wakeup from shutdown enabled"
            }
        ]
    },
    "1213202512": {
        "name": "SDWN_WUPOL",
        "address": 1213202512,
        "size": 32,
        "access": "read-write",
        "desc": "SDWN_WUPOL register",
        "fields": [
            {
                "name": "WUPOL",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUPOL PB0 I/O WakeUp from shutdown Polarity\nThis bit defines the polarity used for wakeup from shutdown detection on PB0 pin. It is cleared by a PORESETn.\n- 0: Detection on high level  (rising edge)\n- 1: Detection on low level  (falling edge)"
            }
        ]
    },
    "1213202516": {
        "name": "SDWN_WUF",
        "address": 1213202516,
        "size": 32,
        "access": "read-write",
        "desc": "SDWN_WUF register",
        "fields": [
            {
                "name": "WUF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "WUF PB0 I/O WakeUp from shutdown Flag\nThis bit is set when a wakeup from shutdown is detected on PB0 pin.  It is cleared by a PORESETn or by writing 0 in this bit field.\n- 0: Shutdown wakeup from PB0 not occurred\n- 1: Shutdown wakeup from PB0 occurred"
            }
        ]
    },
    "1213202520": {
        "name": "BOF_TUNE",
        "address": 1213202520,
        "size": 32,
        "access": "read-write",
        "desc": "BOF_TUNE register",
        "fields": [
            {
                "name": "BOF_TUNE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "BOF_TUNE:  selection of the Bypass on the Fly LDO output voltage.\n- 0:\t1.2V\n- 1:\t1.2V\n- 2:\t1.2V\n- 3:\t1.3V\n- 4:\t1.4V (Default)\n- 5:\t1.5V\n- 6:\t1.6V\n- 7:\t1.7V\n- 8:\t1.8V\n- 9:\t1.9V\n- 10:\t2V\n- 11:\t2.1V\n- 12:\t2.2V\n- 13:\t2.3V\n- 14:\t2.4V\n- 15:\t2.4V"
            }
        ]
    },
    "1213202564": {
        "name": "DBGR",
        "address": 1213202564,
        "size": 32,
        "access": "read-write",
        "desc": "DBGR register",
        "fields": [
            {
                "name": "DEEPSTOP2",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DEEPSTOP2 low power saving mode emulation enable\nthis bit enable an emulated debug DEEPSTOP low power mode.\nIf emulation is enabled, entering in DEEPSTOP mode, the v12i power domain still enters power saving mode, but its clock and power are maintained."
            },
            {
                "name": "SMPSFRDY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "SMPSFB Force ready check\nWhen this bit is set, the SMPS regulator will be forced to operate in precharge mode. the actual state of  SMPS can be observed thanks to the replica SR2.SMPSBYPR.\n- 0 : no effect (by default)\n- 1 : SMPS is disabled and bypassed (ENABLE_3V3=0 and PRECHARGE_3V3=1)"
            },
            {
                "name": "KELVIN_TEST",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "KELVIN_TEST[2:0]: Enable TEST mode Kelvin for LDO_RF (Write protected by IFR3 key)\n- 000: 0mA (open) (default 0x0)\n- 001 for 1mA\n- 010 for 3mA\n- 011 for 5mA\n- 100 for 8mA\n- 101 for 10mA\nelse: 0mA (open) for other combinations."
            },
            {
                "name": "DIS_PRECH",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "DIS_PRECH[2:0]: disable precharge during deepstop (debug)\nallowed combination are:\n- 111: precharge and SMPS monitoring are disabled (whatever CR5.SMPSLPOPEN)\n- 101: precharge are activated only at deepstop exit (to be used only with CR5.SMPSLPOPEN=1)\nelse: No effect (default 0x0)"
            }
        ]
    },
    "1213202568": {
        "name": "EXTSRR",
        "address": 1213202568,
        "size": 32,
        "access": "read-write",
        "desc": "EXTSRR register",
        "fields": [
            {
                "name": "DEEPSTOPF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "DEEPSTOPF System DeepStop Flag\nThis bit is set by hardware and cleared only by a POR reset or by writing '1' in this bit field\n- 0: System has not been in DEEPSTOP mode\n- 1: System has been in DEEPSTOP mode"
            },
            {
                "name": "RFPHASEF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "RFPHASEF RFPHASE Flag\nThis bit is set by hardware after a S3LP wake-up event (S3LP activation); it\nis cleared either by software, writing '1' in this bit field, or by hardware when Ready2Sleep signal is asserted by the Radio IP.\n- 0: RF IP does not require attention\n- 1: RF IP awake and requesting system attention"
            }
        ]
    },
    "1213202572": {
        "name": "DBGSMPS",
        "address": 1213202572,
        "size": 32,
        "access": "read-write",
        "desc": "DBGSMPS register",
        "fields": [
            {
                "name": "TESTDIG",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TESTDIG: SMPS TEST_DIG_3V3[3:0] SMPS control signal"
            },
            {
                "name": "TESTKEL",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "TESTKEL: SMPS TEST_KEL_3V3[1:0] SMPS control signal"
            },
            {
                "name": "HOT_STUP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HOT_STUP_3V3 SMPS control signal"
            },
            {
                "name": "NO_STUP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "NO_STUP_3V3 SMPS control signal"
            },
            {
                "name": "TESTILIM",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "TESTILIM: SMPS TEST_ILIM_3V3 SMPS control signal"
            },
            {
                "name": "CTLRES_RAMP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTLRES_RAM_3V3 SMPS control signal"
            },
            {
                "name": "DIS_BIG_MOS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "DIS_BIG_MOS_3V3 SMPS control signal"
            },
            {
                "name": "TEST_OL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "TEST_OL_3V3 SMPS control signal"
            },
            {
                "name": "DIS_ILIM",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "DIS_ILIM_3V3 SMPS control signal"
            },
            {
                "name": "ILIM_BOOST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "ILIM_BOOST_3V3 SMPS current limitation Boost\n- 0: Max current = 110mA (Default)\n- 1: Max current = 130mA"
            },
            {
                "name": "BOF_CUR_SEL",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "BOF_CUR_SEL Bypass On the Fly current limitation\n- 00 : 20mA\n- 01 : 40mA\n- 10 : 60mA (default)\n- 11 : no limit"
            }
        ]
    },
    "1213202576": {
        "name": "TRIMR",
        "address": 1213202576,
        "size": 32,
        "access": "read-only",
        "desc": "TRIMR register",
        "fields": [
            {
                "name": "RFD_REG_TRIM",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "RFD_REG_TRIM[2:0]: RF LDO Trimming\nBy default, this value is taken from the engi bytes; and saved on V12o domain when OBL done.\nif associated ENGTRIM is enabled the RF LDO trimming can be controlled by the dedicated ENGTRIM register. Default= '100'."
            },
            {
                "name": "SPARE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "TRIM_MR",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "TRIM_MR[3:0]: Main Regulator Voltage Trimming\nBy default, this value is taken from the engi bytes; and saved on V12o domain when OBL done.\nif associated ENGTRIM.TRIMMREN is enabled the Main Regulator Voltage can be controlled by the dedicated ENGTRIM.TRIM_MR register. Default= '0000'."
            },
            {
                "name": "SMPS_TRIM",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "SMPS_TRIM[2:0]: SMPS Output Voltage Trimming\nBy default, this value is taken from the engi bytes; and saved on V12o domain when OBL done.\nif associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= '011'."
            },
            {
                "name": "BOF_TRIM",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "BOF_TRIM[2:0]: Bypass On the Fly Output Voltage Trimming\nBy default, this value is taken from the engi bytes; and saved on V12o domain when OBL done.\nif associated ENGTRIM is enabled the SMPS output voltage can be controlled by the dedicated ENGTRIM register. Default= '100'."
            }
        ]
    },
    "1213202580": {
        "name": "ENGTRIM",
        "address": 1213202580,
        "size": 32,
        "access": "read-write",
        "desc": "ENGTRIM register",
        "fields": [
            {
                "name": "TRIMRFDREGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TRIMRFDREGEN: trimming RFREG enabled\n- 1: trimming bit applied from ENGTRIM register\n- 0: trimming bit applied from OBL (can be read on TRIMR register)"
            },
            {
                "name": "TRIM_RFDREG",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "TRIM_RFDREG:  RF Regulator Trimming\nBy default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMRFDREGEN=1, the startup current can be controlled by this register."
            },
            {
                "name": "SPARE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": ""
            },
            {
                "name": "TRIMMREN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TRIMMREN: trimming MR enabled\n- 1: trimming bit applied from ENGTRIM register\n- 0: trimming bit applied from OBL (can be read on TRIMR register)"
            },
            {
                "name": "TRIM_MR",
                "bitOffset": 6,
                "bitWidth": 4,
                "desc": "TRIM_MR: Main Regulator Output Voltage Trimming\nBy default, this value is not applied, but taken from the engi bytes; if ENGTRIM.TRIMMREN=1, the startup current can be controlled by this register."
            },
            {
                "name": "SMPSTRIMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SMPSTRIMEN: trimming SMPS enabled\n- 1: trimming bit applied from ENGTRIM register\n- 0: trimming bit applied from OBL (can be read on TRIMR register)"
            },
            {
                "name": "SMPS_TRIM",
                "bitOffset": 11,
                "bitWidth": 3,
                "desc": "SMPS_TRIM: SMPS Output Voltage Trimming\nBy default, this value is not applied, but taken from the engi bytes; if ENGTRIM.SMPSTRIMEN=1, the SMPS output voltage can be controlled by this register."
            }
        ]
    },
    "1213202584": {
        "name": "DBG_STATUS_REG1",
        "address": 1213202584,
        "size": 32,
        "access": "read-only",
        "desc": "DBG_STATUS_REG1 register",
        "fields": [
            {
                "name": "SMPS_FSM_STATE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMPS_FSM_STATE[2:0]: Indicates the current state of the SMPS FSM inside the PWRC.:\n- 000: STARTUP\n- 001: SMPS_REQ\n- 010: SMPS_RUN\n- 011: STOP\n- 100: NOSMPS\n- 101: PRECHARGE\n- 110: NOSMPS_BOF"
            },
            {
                "name": "FLASH_FSM_STATE",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "FLASH_FSM_STATE[2:0]: Indicates the current state of the FLASH FSM inside the PWRC:\n- 000: STATE1: FLASH POR\n- 001: STATE2: FLASH PWRUP\n- 010: STATE3: FLASH READY\n- 101: STATE4: FLASH SWITCH OFF\n- 110: STATE5: FLASH PWR DOWN"
            }
        ]
    },
    "1213202588": {
        "name": "DBG_STATUS_REG2",
        "address": 1213202588,
        "size": 32,
        "access": "read-only",
        "desc": "DBG_STATUS_REG2 register",
        "fields": [
            {
                "name": "PMU_FSM_STATE",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PMU_FSM_STATE[3:0]: Indicates the current state of the PMU FSM inside the PWRC.\n- 0000: POR\n- 0001: RUN\n- 0010: DS ENTRY\n- 0011: WAIT1\n- 0100: WAIT2\n- 0101: WAIT\n- 0110: WAIT3\n- 0111: WAIT4\n- 1000: ISOLATION\n- 1001: DEEPSTOP\n- 1010: SHUTDOWN\n- 1011: DEEPSTOP EXIT"
            },
            {
                "name": "RAM_FSM_STATE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "RAM_FSM_STATE[1:0]: Indicates the current state of the RAM FSM inside the PWRC:\n- 00: POR\n- 01: POWER UP\n- 10: READY\n- 11: OFF"
            }
        ]
    },
    "1213202592": {
        "name": "ENGTRIM2",
        "address": 1213202592,
        "size": 32,
        "access": "read-write",
        "desc": "ENGTRIM2 register",
        "fields": [
            {
                "name": "BOFTRIMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BOFTRIMEN: trimming BOF enabled\n- 1: trimming bit applied from ENGTRIM2 register\n- 0: trimming bit applied from OBL (can be read on TRIMR register)"
            },
            {
                "name": "BOF_TRIM",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "SMPS_TRIM: SMPS Output Voltage Trimming\nBy default, this value is not applied, but taken from the engi bytes; if ENGTRIM.BOFTRIMEN=1, the SMPS output voltage can be controlled by this register."
            }
        ]
    },
    "1212153856": {
        "name": "CR",
        "address": 1212153856,
        "size": 32,
        "access": "read-write",
        "desc": "CR register",
        "fields": [
            {
                "name": "LSION",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Internal Low Speed oscillator enable\nSet and reset by software.\nReset source only for this field: PORESETn\n0: LSI RC oscillator OFF\n1: LSI RC oscillator ON"
            },
            {
                "name": "LSIRDY",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Internal Low Speed oscillator Ready\nSet and reset by hardware to indicate when the Low Speed Internal RC oscillator is stable.\nReset source only for this field: PORESETn\n0: LSI RC oscillator not ready\n1: LSI RC oscillator ready"
            },
            {
                "name": "LSEON",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "External Low Speed Clock enable.\nSet and reset by software.\nReset source only for this field: PORESETn\n0: LSE oscillator OFF\n1: LSE oscillator ON\nNote that enablng this bit, the configuration of PB12 and PB13 will be bypassed (whatever DFTMUX or AF selection)"
            },
            {
                "name": "LSERDY",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "External Low Speed Clock ready flag.\nSet by hardware to indicate that LSE oscillator is stable.\n0: LSE oscillator not ready\n1: LSE oscillator ready"
            },
            {
                "name": "LSEBYP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "External Low Speed Clock bypass.\nSet and reset by software.\nReset source only for this field: PORESETn\n0: LSE oscillator bypass OFF\n1: LSE oscillator bypass ON\nNote that enablng this bit, the configuration of PB13 will be bypassed (whatever DFTMUX or AF selection)"
            },
            {
                "name": "LOCKDET_NSTOP",
                "bitOffset": 7,
                "bitWidth": 3,
                "desc": "Lock detector Nstop value\nWhen start_stop signal is high; a counter is incremented every 16 MHz clock cycle. When the counter reaches (NSTOP+1) x 64 value, the lock_det signal is set high indicating that the PLL is locked. As soon as the start_stop signal is low the counter is reset to 0."
            },
            {
                "name": "HSIRDY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Internal High Speed clock ready flag.\nSet by hardware to indicate that internal RC 64MHz oscillator is stable.\nThis bit is activated only if the RC is enabled by HSION (it is not activated if the RC is enabled by an IP request).\n0: internal RC 64 MHz oscillator not ready\n1: internal RC 64 MHz oscillator ready"
            },
            {
                "name": "HSEPLLBUFON",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "External High Speed Clock Buffer for PLL RF  enable.\nSet and reset by software.\n0: HSE PLL Buffer OFF\n1: HSE PLL Buffer ON (default)"
            },
            {
                "name": "HSIPLLON",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Internal High Speed Clock PLL enable\n0: PLL is OFF\n1: PLL is ON"
            },
            {
                "name": "HSIPLLRDY",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Internal High Speed Clock PLL ready flag.\n0: PLL is unlocked\n1: PLL is locked"
            },
            {
                "name": "FMRAT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Force MRSUBG accurate clock ready status (for debug purpose)\n0: no effect\n1: active_transmission is force to '1' whatever the HSIPLLRDY/HSE status"
            },
            {
                "name": "HSEON",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "External High Speed Clock enable.\nSet and reset by software.\nin low power mode, HSE is turned off.\nHSE is turned ON only when RFSUBG LDO is Ready\n0: HSE oscillator OFF\n1: HSE oscillator ON"
            },
            {
                "name": "HSERDY",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "External High Speed Clock ready flag.\nSet by hardware to indicate that HSE oscillator is stable.\n0: HSE oscillator not ready\n1: HSE oscillator ready"
            }
        ]
    },
    "1212153860": {
        "name": "ICSCR",
        "address": 1212153860,
        "size": 32,
        "access": "read-write",
        "desc": "ICSCR register",
        "fields": [
            {
                "name": "LSITRIMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low Speed oscillator trimming enable\nSet and reset by software.\nReset source only for this field: PORESETn\n0: LSI oscillator Bias trimming disabled\n1: LSI oscillator Bias trimming enabled"
            },
            {
                "name": "LSITRIMOK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSITRIMOK: Low Speed oscillator trimming OK\nSet and reset by hardware to indicate when the Low Speed Internal RC oscillator has reached an optimal trimming of its bias current; this bit is only valid when LSITRIMEN is active.\n0: LSI Bias trimming (LSIBW) is not good\n1: LSI Bias trimming (LSIBW) value is OK"
            },
            {
                "name": "LSIBW",
                "bitOffset": 2,
                "bitWidth": 4,
                "desc": "Trimming in test mode\nThe value stored is the correspondent Engi Byte and represents the actual value driving the input of the hardware macro.\nThis value is loaded soon after the completion of the Option Byte Loading procedure.\nThis field is directly writeable only in Test Mode."
            },
            {
                "name": "HSITRIMOFFSET",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "ICSCR[18:16] = HSITRIMOFFSET[2:0]: High Speed oscillator signed trimming offset\n 000: 0 (+ 0 MHz / default)\n 001: 1 (-0.5 MHz)\n 010: 2 (-1MHz)\n 011: 3 (-1.5 MHz)\n 100: -1 (+2 MHz)\n 101: -2 (+1.5MHz)\n 110: -3 (+1 MHz)\n 111: -4 (+0.5 MHz)"
            },
            {
                "name": "HSITRIM",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "High Speed Internal clock trimming.\nThis value is loaded soon after the completion of the Option Byte Loading procedure.\nWhen max value 0x3f is set, HSI is less than 64MHz"
            }
        ]
    },
    "1212153864": {
        "name": "CFGR",
        "address": 1212153864,
        "size": 32,
        "access": "read-write",
        "desc": "CFGR register",
        "fields": [
            {
                "name": "HSESEL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock source selection request:\n0: HSI clock source is requested (default)\n1: HSE clock source is requested"
            },
            {
                "name": "STOPHSI",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Stop HSI clock source request\n0: HSI is enabled (default)\n1: disable HSI is requested"
            },
            {
                "name": "HSESEL_STATUS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Clock source selection Status\n0: HSI clock source is selected\n1: HSE clock source is selected\nMirror the actual system clock source, depending on clock switching mechanism and limitations"
            },
            {
                "name": "CLKSYSDIV",
                "bitOffset": 5,
                "bitWidth": 3,
                "desc": "system clock frequency selection request\n000: div1 (HSI 64M / HSE 48M)\n001: div2 (HSI 32M / HSE 24M)\n010: div4/div3 (HSI/HSE)  (16M)\n011: div8/div6 (HSI/HSE)  (8M) *\n100: div16/div12 (HSI/HSE)  (4M) *\n101: div32/div24 (HSI/HSE)  (2M) *\n110: div64/div48 (HSI/HSE)  (1M) *\nNote: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN register"
            },
            {
                "name": "CLKSYSDIV_STATUS",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "system clock frequency selection status\n000: div1 (HSI 64M / HSE 48M)\n001: div2 (HSI 32M / HSE 24M)\n010: div4/div3 (HSI/HSE)  (16M)\n011: div8/div6 (HSI/HSE)  (8M)\n100: div16/div12 (HSI/HSE)  (4M)\n101: div32/div24 (HSI/HSE)  (2M)\n110: div64/div48 (HSI/HSE)  (1M)\nNote: behavior depends on depending on CFGR.HSESEL and APB2ENR.MRSUBGEN register"
            },
            {
                "name": "SMPSDIV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "SMPS clock prescaling factor to generate 4MHz or 8MHz\n0: SMPS clock 8MHz   (default )\n1: SMPS clock 4MHz"
            },
            {
                "name": "LPUCLKSEL",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LPUCLKSEL: Selection of LPUART clock\n0: 16 MHz peripheral clock (default)\n1: LSE clock (Mandatory in LPUART deepstop mode)"
            },
            {
                "name": "CLKSLOWSEL",
                "bitOffset": 15,
                "bitWidth": 2,
                "desc": "slow clock source selection\nSet by software to select the clock source. This is no glitch free mechanism\nReset source only for this field: PORESETn\n00: '0' (default)\n01: LSE oscillator clock used as slow clock\n10: LSI oscillator clock used as slow clock\n11:HSI_64M divided by 2048 used as slow clock"
            },
            {
                "name": "IOBOOSTEN",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "IOBOOSTEN: IO BOOSTER enable\n0: IO BOOSTER block is disabled\n1: IO BOOSTER block is enabled."
            },
            {
                "name": "LCOEN",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "LCOEN: LCO enable on PA10 also in deepstop.\n0: LCO output on PA10 is disabled\n1: LCO output on PA10 is enabled."
            },
            {
                "name": "SPI3I2SCLKSEL",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "SPI3I2SCLKSEL: Selection of I2S clock for SPI3 IP.\n00: 32 MHz peripheral clock (default)\n01: 16 MHz peripheral clock\n10: CLK_SYS\n11: CLK_SYS\nNote: the I2S clock frequency must be higher or equal to the system clock (configured\nthrough RCC_CFGR.CLKSYSDIV[2:0] bit field)."
            },
            {
                "name": "LCOSEL",
                "bitOffset": 24,
                "bitWidth": 2,
                "desc": "Low speed Configurable Clock Output Selection.\nSet and reset by software. Glitches propagation possible.\nReset source only for this field: PORESETn\n00: LCO output disabled, no clock on LCO\n01: not used\n10: internal 32 KHz (LSI) oscillator clock selected\n11: external 32 KHz (LSE) oscillator clock selected"
            },
            {
                "name": "MCOSEL",
                "bitOffset": 26,
                "bitWidth": 3,
                "desc": "Main Configurable Clock Output Selection.\nSet and reset by software. Glitches propagation possible.\n000: MCO output disabled, no clock on MCO\n001: system clock selected\n010: na\n011: internal RC 64 MHz (HSI) oscillator clock selected\n100: external oscillator (HSE) clock selected\n101: internal RC 64 MHz (HSI) oscillator divided by 2048 and used as slow clock selected\n110: SMPS clock selected\n111: AUX ADC ANA clock selected"
            },
            {
                "name": "CCOPRE",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "Configurable Clock Output Prescaler.\nSet and reset by software.\nGlitches propagation if CCOPRE is modified after CCO output is enabled.\n000: CCO clock is divided by 1\n001: CCO clock is divided by 2\n010: CCO clock is divided by 4\n011: CCO clock is divided by 8\n100: CCO clock is divided by 16\n101: CCO clock is divided by 32\nOthers: not used"
            }
        ]
    },
    "1212153868": {
        "name": "CSSWCR",
        "address": 1212153868,
        "size": 32,
        "access": "read-write",
        "desc": "CSSWCR register",
        "fields": [
            {
                "name": "LSISWTRIMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Low Speed oscillator trimming by SW enable\nSet and reset by software.\nReset source only for this field: PORESETn\n0: LSI oscillator Bias trimming by SW disabled\n1: LSI oscillator Bias trimming by  SW enabled"
            },
            {
                "name": "LSISWBW",
                "bitOffset": 1,
                "bitWidth": 4,
                "desc": "Low Speed Internal clock trimming value to set by SW\nReset source only for this field: PORESETn"
            },
            {
                "name": "LSEDRV",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "Maximum Crystal gm for Low Speed External XO\n(to connect to XTDRV of 32kHz LSE XO => into IO V33?) to amplify drinving capacity modulation\nSet by software.\nReset source only for this field: PORESETn\n00: 0.0, low drive capability\n01: 0.1,  medium low drive capability\n10: 1.0, medium high drive capability\n11: 1.1, highdrive capability"
            },
            {
                "name": "HSISWTRIMEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "High Speed oscillator trimming by SW enable\nSet and reset by software.\n0: HSI oscillator Bias trimming by SW disabled\n1: HSI oscillator Bias trimming by SW enabled"
            },
            {
                "name": "HSITRIMSW",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "High Speed Internal clock trimming value to set by SW."
            }
        ]
    },
    "1212153872": {
        "name": "KRMR",
        "address": 1212153872,
        "size": 32,
        "access": "read-write",
        "desc": "KRMR register",
        "fields": [
            {
                "name": "KRM_EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "KRM_EN: Variable rate multiplier Enable\nReset source only for this field: PORESETn\n0: KRM is disabled (default)\n1: KRM is enabled."
            },
            {
                "name": "KRM",
                "bitOffset": 1,
                "bitWidth": 5,
                "desc": "KRM[4:0] :SMPS clock dividing Ratio (CLK_SPMS_KRM frequency= CLK_ROOT frequency\n(depending on RCC_CFGR.HSESEL) divided by KRM when KRMEN=1)\nReset source only for this field: PORESETn\n- 0x00 to 0x08: SMPS clock frequency equals CLK_ROOT/8 (8.00 MHz / 6.00 MHz)\n- 0x09: SMPS clock frequency equals CLK_ROOT/9 (7.11 MHz / 5.33 MHz)\n- 0x0A: SMPS clock frequency equals CLK_ROOT/10 (6.40 MHz / 4.80 MHz)\n- 0x0B: SMPS clock frequency equals CLK_ROOT/11 (5.82 MHz / 4.36 MHz)\n- 0x0C: SMPS clock frequency equals CLK_ROOT/12 (5.33 MHz / 4.00 MHz)\n- 0x0D: SMPS clock frequency equals CLK_ROOT/13 (4.92 MHz / 3.69 MHz)\n- 0x0E: SMPS clock frequency equals CLK_ROOT/14 (4.57 MHz / 3.43 MHz)\n- 0x0F: SMPS clock frequency equals CLK_ROOT/15 (4.27 MHz / 3.20 MHz)\n- 0x10: SMPS clock frequency equals CLK_ROOT/16 (4.00 MHz / 3.00 MHz)\n- 0x1x: Reserved\nNote: SMPS clock frequency must be selected in a range [4-8] MHz (depending on\nRCC_KRMR.KRM and RCC_CFGR.HSESEL)."
            }
        ]
    },
    "1212153880": {
        "name": "CIER",
        "address": 1212153880,
        "size": 32,
        "access": "read-write",
        "desc": "CIER register",
        "fields": [
            {
                "name": "LSIRDYIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by internal RC 32 kHz oscillator stabilization.\n0: LSI ready interrupt disabled\n1: LSI ready interrupt enabled"
            },
            {
                "name": "LSERDYIE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the external 32 kHz oscillator stabilization.\n0: LSE ready interrupt disabled\n1: LSE ready interrupt enabled"
            },
            {
                "name": "HSIRDYIE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the internal RC 64MHz oscillator stabilization.\n0: HSI ready interrupt disabled\n1: HSI ready interrupt enabled"
            },
            {
                "name": "HSERDYIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Enable\nSet and reset by software to enable/disable interrupt caused by the external HSE oscillator stabilization.\n0: HSE ready interrupt disabled\n1: HSE ready interrupt enabled"
            },
            {
                "name": "HSIPLLRDYIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI PLL Ready Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL locked on HSE.\n0: HSI PLL ready interrupt disabled\n1: HSI PLL ready interrupt enabled"
            },
            {
                "name": "HSIPLLUNLOCKDETIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HSIPLLUNLOCKDETIE: HSI PLL unlock detection Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the HSI 64MHz PLL unlock.\n0: HSI PLL unlock detection interrupt disabled\n1: HSI PLL unlock detection interrupt enabled"
            },
            {
                "name": "RTCRSTIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RTCRSTIE: RTC reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the RTC reset end.\n0: HSI PLL unlock detection interrupt disabled\n1: HSI PLL unlock detection interrupt enabled"
            },
            {
                "name": "WDGRSTIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WDGRSTIE: Watchdog reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the watchdog reset end.\n0: interrupt disabled\n1: interrupt enabled"
            },
            {
                "name": "LPURSTIE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPURSTIE: LPUART reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the LPUART reset end.\n0: interrupt disabled\n1: interrupt enabled"
            },
            {
                "name": "LCDRSTIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LCDRSTIE: LCD reset end Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the LCD reset end.\n0: interrupt disabled\n1: interrupt enabled"
            },
            {
                "name": "LCSCRSTIE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCSCRSTIE: LCSC reset release interrupt enable.\n0: LCSC reset release interrupt is disabled.\n1: LCSC reset release interrupt is enabled."
            }
        ]
    },
    "1212153884": {
        "name": "CIFR",
        "address": 1212153884,
        "size": 32,
        "access": "read-write",
        "desc": "CIFR register",
        "fields": [
            {
                "name": "LSIRDYIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "LSI Ready Interrupt flag\nSet by hardware when LSI clock becomes stable.\n0: No clock ready interrupt caused by the internal RC 32 KHz oscillator\n1: Clock ready interrupt caused by the internal RC 32 kHz oscillator"
            },
            {
                "name": "LSERDYIF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "LSE Ready Interrupt Flag.\nSet by hardware when LSE clock becomes stable.\n0: No clock ready interrupt caused by the LSE oscillator\n1: Clock ready interrupt caused by the LSE oscillator"
            },
            {
                "name": "HSIRDYIF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HSI Ready Interrupt Flag.\nSet by hardware when HSI becomes stable.\n0: No clock ready interrupt caused by the HSI oscillator\n1: Clock ready interrupt caused by the HSI oscillator"
            },
            {
                "name": "HSERDYIF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "HSE Ready Interrupt Flag.\nSet by hardware when HSE becomes stable.\n0: No clock ready interrupt caused by the HSE oscillator\n1: Clock ready interrupt caused by the HSE oscillator"
            },
            {
                "name": "HSIPLLRDYIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "HSI PLL Ready Interrupt Flag.\nSet by hardware when HSI PLL 64MHz becomes stable.\n0: No clock ready interrupt caused by the HSI PLL64 MHz oscillator\n1: Clock ready interrupt caused by the HSI PLL64 MHz oscillator"
            },
            {
                "name": "HSIPLLUNLOCKDETIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "HSIPLLUNLOCKDETIF: HSI PLL unlock detection Interrupt Flag."
            },
            {
                "name": "RTCRSTIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RTC reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "WDGRSTIF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "WDG reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "LPURSTIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LPUART reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "LCDRSTIF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "LCD reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            },
            {
                "name": "LCSCRSTIF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCSC reset end Interrupt Flag. Raised when reset is released on 32kHz clock"
            }
        ]
    },
    "1212153888": {
        "name": "CSCMDR",
        "address": 1212153888,
        "size": 32,
        "access": "read-write",
        "desc": "CSCMDR register",
        "fields": [
            {
                "name": "REQUEST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Request for system clock switching\nCleared by hardware when system clock frequency switch is done\n0: To cancel an ongiong request - still possible until IRQ assertion\n1: To update the system clock frequency"
            },
            {
                "name": "CLKSYSDIV_REQ",
                "bitOffset": 1,
                "bitWidth": 3,
                "desc": "system clock frequency selection request\n000: div1 (HSI 64M / HSE) (48M)\n001: div2 (HSI 32M / HSE (24M*)\n010: div4/div3 (HSI/HSE)  (16M)\n011: div8/div6 (HSI/HSE)  (8M) *\n100: div16/div12 (HSI/HSE)  (4M) *\n101: div32/div24 (HSI/HSE)  (2M) *\n110: div64/div48 (HSI/HSE)  (1M) *\nNote: behavior depends on depending on CFGR.HSESEL and (*) APB2ENR.MRSUBGEN or LPAWUREN"
            },
            {
                "name": "STATUS",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Status of clock switch sequence\n00: IDLE no switch requested\n01: ONGOING clock frequency switch is ongoing\n10: DONE clock frequency switch done\n11: Reserved"
            },
            {
                "name": "EOFSEQ_IE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "End of sequence Interrupt Enable.\nSet and reset by software to enable/disable interrupt caused by the clock system switch.\n0: End of sequence interrupt disabled\n1: End of sequence interrupt enabled"
            },
            {
                "name": "EOFSEQ_IRQ",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "End of Sequence flag\nSet by hardware when clock system swtich is ended\n0: No end of sequence event occured\n1: End of sequece event occured"
            }
        ]
    },
    "1212153904": {
        "name": "AHBRSTR",
        "address": 1212153904,
        "size": 32,
        "access": "read-write",
        "desc": "AHBRSTR register",
        "fields": [
            {
                "name": "DMARST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA and DMAMUX reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "GPIOARST",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOA reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "GPIOBRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOB reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "CRCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "RNGRST",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "AESRST",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "AES reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            }
        ]
    },
    "1212153908": {
        "name": "APB0RSTR",
        "address": 1212153908,
        "size": 32,
        "access": "read-write",
        "desc": "APB0RSTR register",
        "fields": [
            {
                "name": "TIM2RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2RST: TIM2 reset.\n0: TIM2 IP is not under reset.\n1: TIM2 IP is under reset."
            },
            {
                "name": "TIM16RST",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16RST: TIM16 reset.\n0: TIM16 IP is not under reset.\n1: TIM16 IP is under reset."
            },
            {
                "name": "SYSCFGRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYSCFGRST: system controller reset.\n0: system controller IP is not under reset.\n1: system controller IP is under reset."
            },
            {
                "name": "LCDCRST",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCDCRST: LCD controller reset.\n0: LCD controller IP is not under reset.\n1: LCD controller IP is under reset."
            },
            {
                "name": "COMPRST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "COMPRST: COMP reset.\n0: COMP IP is not under reset.\n1: COMP IP is under reset."
            },
            {
                "name": "DACRST",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DACRST: DAC reset.\n0: DAC IP is not under reset.\n1: DAC IP is under reset."
            },
            {
                "name": "RTCRST",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTCRST: RTC reset.\n0: RTC IP is not under reset.\n1: RTC IP is under reset."
            },
            {
                "name": "LCSCRST",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCSCRST: LCSC reset.\n0: LCSC IP is not under reset.\n1: LCSC IP is under reset."
            },
            {
                "name": "WDGRST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "WDGRST: Watchdog reset.\n0: Watchdog IP is not under reset.\n1: Watchdog IP is under reset."
            },
            {
                "name": "DBGMCURST",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBGMCURST: DBGMCU reset.\n0: DBGMCU IP is not under reset.\n1: DBGMCU IP is under reset."
            }
        ]
    },
    "1212153912": {
        "name": "APB1RSTR",
        "address": 1212153912,
        "size": 32,
        "access": "read-write",
        "desc": "APB1RSTR register",
        "fields": [
            {
                "name": "SPI1RST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1 reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "ADCRST",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADC reset for Aux-ADC IP\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "LPUARTRST",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LPUART reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "USARTRST",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USART reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "SPI3RST",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3 reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "I2C1RST",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "I2C2RST",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C2 reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            }
        ]
    },
    "1212153920": {
        "name": "APB2RSTR",
        "address": 1212153920,
        "size": 32,
        "access": "read-write",
        "desc": "APB2RSTR register",
        "fields": [
            {
                "name": "MRSUBGRST",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Radio MRSUBG reset.\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            },
            {
                "name": "LPAWURRST",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Bubble reset\nSet and reset by software.\n0: IP is not under reset.\n1: IP is under reset."
            }
        ]
    },
    "1212153936": {
        "name": "AHBENR",
        "address": 1212153936,
        "size": 32,
        "access": "read-write",
        "desc": "AHBENR register",
        "fields": [
            {
                "name": "DMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA and DMAMUX enable\nSet and enable by software.\n0: does not enable\n1: enable"
            },
            {
                "name": "GPIOAEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOA enable. It must be enabled by default"
            },
            {
                "name": "GPIOBEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOB enable. It must be enabled by default"
            },
            {
                "name": "CRCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC enable\nSet and enable by software.\n0: does not enable\n1: enable"
            },
            {
                "name": "RNGEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG clock enable\nSet and enable by software.\n0: does not enable\n1: enable"
            },
            {
                "name": "AESEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "AESEN: AES clock enable.\n0: AES IP is clock gated.\n1: AES IP is clocked."
            }
        ]
    },
    "1212153940": {
        "name": "APB0ENR",
        "address": 1212153940,
        "size": 32,
        "access": "read-write",
        "desc": "APB0ENR register",
        "fields": [
            {
                "name": "TIM2EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2: Advanced Timer  clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "TIM16EN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16: Advanced Timer  clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "SYSCFGEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYSTEM CONFIG clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "LCDEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCD clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "COMPEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "COMP clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "DACEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "RTCEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC clock enable\nSet and enable by software.\nReset source only for this field: PORESETn\n0: clock disable\n1: clock enable"
            },
            {
                "name": "LCSCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCSC  clock enable.\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "WDGEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Watchdog  clock enable.\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "DBGMCUEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBG MCU  clock enable.\nSet and enable by software.\n0: clock disable\n1: clock enable"
            }
        ]
    },
    "1212153944": {
        "name": "APB1ENR",
        "address": 1212153944,
        "size": 32,
        "access": "read-write",
        "desc": "APB1ENR register",
        "fields": [
            {
                "name": "SPI1EN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1 clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "ADCDIGEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "AUXADC clock enable for Aux-ADC digital clock\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "ADCANAEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "ADC clock enable for Aux-ADC analog clock\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "LPUARTEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LPUART clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "USARTEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USART clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "SPI3EN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3 clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "I2C1EN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            },
            {
                "name": "I2C2EN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C2 clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            }
        ]
    },
    "1212153952": {
        "name": "APB2ENR",
        "address": 1212153952,
        "size": 32,
        "access": "read-write",
        "desc": "APB2ENR register",
        "fields": [
            {
                "name": "MRSUBGEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "MRSUBG clock enable.\nNote: when this bit is '1', it must prevent clk_sys different from 16, 32, 64. If the configured clock is lower than 16MHz (1, 2, 4 or 8 MHz) or equal to 24MHz, clk_sys must be 16MHz\n0: clock disable\n1: clock enable"
            },
            {
                "name": "LPAWUREN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Bubble clock enable\nSet and enable by software.\n0: clock disable\n1: clock enable"
            }
        ]
    },
    "1212153984": {
        "name": "DBGR",
        "address": 1212153984,
        "size": 32,
        "access": "read-write",
        "desc": "DBGR register",
        "fields": [
            {
                "name": "DBGHSIOFF",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "used for debug or test\n0: No effect (default)\n1: HSI forced off."
            },
            {
                "name": "DBGBYPHSI",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "used for debug mode with HSI bypassed by HSE\n0: No effect (default)\n1: HSI bypassed  HSE."
            },
            {
                "name": "DBGXOEXT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "used for debug mode with HSE bypassed by FXTAL_IN clock and ZIV12 output used.\n0: No effect (default)\n1: HSE bypassed by FXTAL_IN clock and ZIV12 output used."
            },
            {
                "name": "FORCEXO48MREADY",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "FORCEXO48MREADY Force XO48M Ready input signal\nThis bit is for debug and force the XO48M ready input, in order to bypass XO48M comparators.\n0: No effect (default)\n1: Force XOREADY=1"
            }
        ]
    },
    "1212154004": {
        "name": "CSR",
        "address": 1212154004,
        "size": 32,
        "access": "read-write",
        "desc": "CSR register",
        "fields": [
            {
                "name": "RMVF",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Remove reset flag\nSet by software to clear the value of the reset flags.\nIt auto clears by HW after clearing reason flags\n0: Nothing done\n1: Reset the value of the reset flags"
            },
            {
                "name": "PADRSTF",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "SYSTEM reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a reset from pad occurs.\n0: No reset from pad occurred\n1: Reset from pad occurred"
            },
            {
                "name": "PORRSTF",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "POWER reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a power reset occurs from LPMURESET block.\n0: No POWER reset occurred\n1: POWER reset occurred"
            },
            {
                "name": "SFTRSTF",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Software reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a software reset occurs.\n0: No software reset occurred\n1: Software reset occurred"
            },
            {
                "name": "WDGRSTF",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Watchdog reset flag\nReset by software by writing the RMVF bit.\nSet by hardware when a watchdog reset from V33 domain occurs.\n0: No watchdog reset occurred\n1: Watchdog reset occurred"
            },
            {
                "name": "LOCKUPRSTF",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "LOCK UP reset flag from CM0\nReset by software by writing the RMVF bit.\nSet by hardware from unrecoverable exception CPU. It reset V12i domain, FLASH controller and peripherals.\n0: No lockup reset occurred\n1: lockup reset occurred"
            }
        ]
    },
    "1212154008": {
        "name": "RFSWHSECR",
        "address": 1212154008,
        "size": 32,
        "access": "read-write",
        "desc": "RFSWHSECR register",
        "fields": [
            {
                "name": "GMC",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "GMC[6:5]: High speed external XO current control reference\n00: 10 uA\n01: 20 uA\n1x: 40 uA\nGMC[4:0]: High speed external XO current control multiplying factor\nIcoreHSE= GMC[4:0] * GMC[6:5]\nExample: GMC[6:0]=0x1111001 -> IcoreHSE=25*40uA / Default 3F:  IcoreHSE= 10uA x 31 = 310uA\nNote: this value is set only by software."
            },
            {
                "name": "SWXOTUNEEN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "RF-HSE capacitor bank tuning by SW enable\nSet by software"
            },
            {
                "name": "SWXOTUNE",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "RF-HSE capacitor bank tuning value by SW\nSet by software"
            },
            {
                "name": "ISTARTUP",
                "bitOffset": 14,
                "bitWidth": 2,
                "desc": "RF-HSE Startup current\nSet by software\nDefault value 2"
            },
            {
                "name": "AMPLTHRESH",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "RF-HSE Amplitude Control threshold\nSet by software\nDefault value 0"
            }
        ]
    },
    "1212154012": {
        "name": "RFHSECR",
        "address": 1212154012,
        "size": 32,
        "access": "read-only",
        "desc": "RFHSECR register",
        "fields": [
            {
                "name": "XOTUNE",
                "bitOffset": 0,
                "bitWidth": 6,
                "desc": "RF-HSE capacitor bank tuning\nSet by option byte loading soon after Power On Reset."
            },
            {
                "name": "AMPLREADY",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RF-HSE Amplitude Control Ready output"
            }
        ]
    },
    "1212154016": {
        "name": "AHBSMENR",
        "address": 1212154016,
        "size": 32,
        "access": "read-write",
        "desc": "AHBSMENR register",
        "fields": [
            {
                "name": "DMASMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "DMA clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: DMA clock disabled in Sleep mode\n- 1: DMA clock enabled in Sleep mode (if enabled in DMAEN)"
            },
            {
                "name": "FLASHSMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Flash clocks enable during Flash Sleep PD and CPU Sleep mode bit\nThis bit is set and reset by software.\n- 0: Flash clocks are disabled in Flash Sleep PD* and CPU Sleep mode\n- 1: Flash clocks are enabled in Sleep mode\nNote: Flash Sleep PD is enabled through nvm_control register CONFIG.SLEEP_PD"
            },
            {
                "name": "GPIOASMEN",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "GPIOA clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: GPIOA clock disabled in Sleep mode\n- 1: GPIOA clock enabled in Sleep mode (if enabled by GPIOAEN)"
            },
            {
                "name": "GPIOBSMEN",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "GPIOB clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: GPIOB clock disabled in Sleep mode\n- 1: GPIOB clock enabled in Sleep mode (if enabled in GPIOBEN)"
            },
            {
                "name": "SRAM0SMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "SRAM0 clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: SRAM0 clock disabled in Sleep mode\n- 1: SRAM0 clock enabled in Sleep mode"
            },
            {
                "name": "SRAM1SMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "SRAM1 clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: SRAM1 clock disabled in Sleep mode\n- 1: SRAM1 clock enabled in Sleep mode"
            },
            {
                "name": "CRCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CRC clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: CRC clock disabled in Sleep mode\n- 1: CRC clock enabled in Sleep mode (if enabled in CRCEN)"
            },
            {
                "name": "RNGSMEN",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "RNG bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: RNG bus clock disabled in Sleep mode\n- 1: RNG bus clock enabled in Sleep mode (if enabled in RNGEN)"
            },
            {
                "name": "AESSMEN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "AES bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: AES bus clock disabled in Sleep mode\n- 1: AES bus clock enabled in Sleep mode (if enabled in AESEN)"
            }
        ]
    },
    "1212154020": {
        "name": "APB0SMENR",
        "address": 1212154020,
        "size": 32,
        "access": "read-write",
        "desc": "APB0SMENR register",
        "fields": [
            {
                "name": "TIM2SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TIM2 bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: TIM2 bus clock disabled in Sleep mode\n- 1: TIM2 bus clock enabled in Sleep mode (if enabled in TIM2EN)"
            },
            {
                "name": "TIM16SMEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "TIM16 bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: TIM16 bus clock disabled in Sleep mode\n- 1: TIM16 bus clock enabled in Sleep mode (if enabled in TIM16EN)"
            },
            {
                "name": "SYSCFGSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SYSCFG bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: SYSCFG bus clock disabled in Sleep mode\n- 1: SYSCFG bus clock enabled in Sleep mode (if enabled in SYSCFGEN)"
            },
            {
                "name": "LCDCSMEN",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "LCDC bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: LCDC bus clock disabled in Sleep mode\n- 1: LCDC bus clock enabled in Sleep mode (if enabled in LCDCEN)"
            },
            {
                "name": "COMPSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "COMP bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: COMP bus clock disabled in Sleep mode\n- 1: COMP bus clock enabled in Sleep mode (if enabled in COMPEN)"
            },
            {
                "name": "DACSMEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "DAC bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: DAC bus clock disabled in Sleep mode\n- 1: DAC bus clock enabled in Sleep mode (if enabled in DACEN)"
            },
            {
                "name": "RTCSMEN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "RTC bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: RTC bus clock disabled in Sleep mode\n- 1: RTC bus clock enabled in Sleep mode (if enabled in RTCEN)"
            },
            {
                "name": "LCSCSMEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "LCSC bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: LCSC bus clock disabled in Sleep mode\n- 1: LCSC bus clock enabled in Sleep mode (if enabled in LCSCEN)"
            },
            {
                "name": "WDGSMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "WDG clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: WDG clock disabled in Sleep mode\n- 1: WDG clock enabled in Sleep mode (if enabled in WDGEN)"
            },
            {
                "name": "DBGMCUSMEN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DBGMCU clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: DBGMCU clock disabled in Sleep mode\n- 1: DBGMCU clock enabled in Sleep mode (if enabled in DBGMCUEN)"
            }
        ]
    },
    "1212154024": {
        "name": "APB1SMENR",
        "address": 1212154024,
        "size": 32,
        "access": "read-write",
        "desc": "APB1SMENR register",
        "fields": [
            {
                "name": "SPI1SMEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SPI1 bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: SPI1 bus clock disabled in Sleep mode\n- 1: SPI1 bus clock enabled in Sleep mode (if enabled in SPI1EN)"
            },
            {
                "name": "ADCDIGSMEN",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADCDIG bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: ADCDIG bus clock disabled in Sleep mode\n- 1: ADCDIG bus clock enabled in Sleep mode (if enabled by ADCDIGEN)"
            },
            {
                "name": "LPUARTSMEN",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LPUART bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: LPUART bus clock disabled in Sleep mode\n- 1: LPUART bus clock enabled in Sleep mode (if enabled in LPUARTEN)"
            },
            {
                "name": "USARTSMEN",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "USART bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: USART bus clock disabled in Sleep mode\n- 1: USART bus clock enabled in Sleep mode (if enabled in USARTEN)"
            },
            {
                "name": "SPI3SMEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "SPI3 bus clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: SPI3 bus clock disabled in Sleep mode\n- 1: SPI3 bus clock enabled in Sleep mode (if enabled in SPI3EN)"
            },
            {
                "name": "I2C1SMEN",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "I2C1 clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: I2C1 clock disabled in Sleep mode\n- 1: I2C1 clock enabled in Sleep mode (if enabled in I2C1EN)"
            },
            {
                "name": "I2C2SMEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "I2C2 clock enable during Sleep mode bit\nThis bit is set and reset by software.\n- 0: I2C2 clock disabled in Sleep mode\n- 1: I2C2 clock enabled in Sleep mode (if enabled in I2C2EN)"
            }
        ]
    },
    "1224738688": {
        "name": "RFIP_WAKEUPTIME",
        "address": 1224738688,
        "size": 32,
        "access": "read-only",
        "desc": "RFIP_WAKEUPTIME register",
        "fields": [
            {
                "name": "RFIP_WAKEUPTIME",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "(Absolute) Target time to wakeup the RFIP."
            }
        ]
    },
    "1224738692": {
        "name": "CPU_WAKEUPTIME",
        "address": 1224738692,
        "size": 32,
        "access": "read-write",
        "desc": "CPU_WAKEUPTIME register",
        "fields": [
            {
                "name": "CPU_WAKEUPTIME",
                "bitOffset": 1,
                "bitWidth": 31,
                "desc": "(Absolute) Target time to wakeup the CPU."
            }
        ]
    },
    "1224738696": {
        "name": "WAKEUP_CTRL",
        "address": 1224738696,
        "size": 32,
        "access": "read-write",
        "desc": "WAKEUP_CTRL register",
        "fields": [
            {
                "name": "SOC_WAKEUP_OFFSET",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Delay to be considered by the Wakeup block to anticipate the wakeup request to the PWRC of the SoC versus the target to wakeup the RFIP (or the CPU)."
            },
            {
                "name": "CPU_WAKEUP_EN",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Indicates if the wakeup timer has to wakeup the SoC (match on CPU_WAKEUPTIME[31:4] bit field only) + set the CPU_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on CPU_WAKEUPTIME[31:0] occurs."
            },
            {
                "name": "RFIP_WAKEUP_EN",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Indicates if the wakeup timer has to wakeup the SoC (match on RFIP_WAKEUPTIME[31:4] bit field only) + trigger an event on the Sequencer and set the RFIP_WAKEUP_F in the WAKEUP_IRQ_STATUS Misc register when match on RFIP_WAKEUPTIME[31:0] occurs."
            }
        ]
    },
    "1224738700": {
        "name": "RRM_CMDLIST_PTR",
        "address": 1224738700,
        "size": 32,
        "access": "read-write",
        "desc": "RRM_CMDLIST_PTR register",
        "fields": [
            {
                "name": "CMDLIST_PTR_OFFSET",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Contain the offset versus the SoC RAM base address where to find the RRM-UDRA command list entry point."
            },
            {
                "name": "CMDLIST_PTR_VALID",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Indicate if a command list has to be executed or not\n"
            }
        ]
    },
    "1224738704": {
        "name": "SEQ_GLOBALTABLE_PTR",
        "address": 1224738704,
        "size": 32,
        "access": "read-write",
        "desc": "SEQ_GLOBALTABLE_PTR register",
        "fields": [
            {
                "name": "SEQ_GLOBALTABLE_PTR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Contain the offset versus the SoC RAM base address of the GlobalConfiguration RAM table entry point."
            }
        ]
    },
    "1214251008": {
        "name": "RNG_CR",
        "address": 1214251008,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_CR register",
        "fields": [
            {
                "name": "RNG_DIS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RNG Disable bit."
            },
            {
                "name": "TST_CLK",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RNG Test Clock bit."
            }
        ]
    },
    "1214251012": {
        "name": "RNG_SR",
        "address": 1214251012,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_SR register",
        "fields": [
            {
                "name": "RNGRDY",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "New Random Value Ready."
            },
            {
                "name": "REVCLK",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RNGCLK Clock Reveal bit."
            },
            {
                "name": "FAULT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Fault Reveal bit."
            }
        ]
    },
    "1214251016": {
        "name": "RNG_VAL",
        "address": 1214251016,
        "size": 32,
        "access": "read-only",
        "desc": "RNG_VAL register",
        "fields": [
            {
                "name": "RANDOM_VALUE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Random Value"
            }
        ]
    },
    "1214251136": {
        "name": "RNG_TCR",
        "address": 1214251136,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_TCR register",
        "fields": [
            {
                "name": "TCR",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Test-control register"
            }
        ]
    },
    "1214251140": {
        "name": "RNG_ITIP",
        "address": 1214251140,
        "size": 32,
        "access": "read-write",
        "desc": "RNG_ITIP register",
        "fields": [
            {
                "name": "ITIP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Integration-test input register"
            }
        ]
    },
    "1214255072": {
        "name": "RNGPeriphID0",
        "address": 1214255072,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPeriphID0 register",
        "fields": [
            {
                "name": "PartNumber0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0xE1"
            }
        ]
    },
    "1214255076": {
        "name": "RNGPeriphID1",
        "address": 1214255076,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPeriphID1 register",
        "fields": [
            {
                "name": "PartNumber1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "These bits are read back as 0x05"
            },
            {
                "name": "Designer0",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "These bits are read back as 0x00"
            }
        ]
    },
    "1214255080": {
        "name": "RNGPeriphID2",
        "address": 1214255080,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPeriphID2 register",
        "fields": [
            {
                "name": "Designer1",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "These bits are read back as 0x08"
            },
            {
                "name": "Revision",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "These bits are read back as 0x02"
            }
        ]
    },
    "1214255084": {
        "name": "RNGPeriphID3",
        "address": 1214255084,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPeriphID3 register",
        "fields": [
            {
                "name": "Configuration",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0x00"
            }
        ]
    },
    "1214255088": {
        "name": "RNGPCellID0",
        "address": 1214255088,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPCellID0 register",
        "fields": [
            {
                "name": "RNGPCellID0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0x0D"
            }
        ]
    },
    "1214255092": {
        "name": "RNGPCellID1",
        "address": 1214255092,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPCellID1 register",
        "fields": [
            {
                "name": "RNGPCellID1",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0xF0"
            }
        ]
    },
    "1214255096": {
        "name": "RNGPCellID2",
        "address": 1214255096,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPCellID2 register",
        "fields": [
            {
                "name": "RNGPCellID2",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0x05"
            }
        ]
    },
    "1214255100": {
        "name": "RNGPCellID3",
        "address": 1214255100,
        "size": 32,
        "access": "read-only",
        "desc": "RNGPCellID3 register",
        "fields": [
            {
                "name": "RNGPCellID3",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "These bits are read back as 0xB1"
            }
        ]
    },
    "1073758208": {
        "name": "RTC_TR",
        "address": 1073758208,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_TR register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation.\n0: AM or 24-hour format\n1: PM"
            }
        ]
    },
    "1073758212": {
        "name": "RTC_DR",
        "address": 1073758212,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_DR register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format."
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format."
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format."
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units\n000: forbidden\n001: Monday\n010: Tuesday\n011: Wednesday\n100: Thursday\n101: Friday\n110: Saturday\n111: Sunday"
            },
            {
                "name": "YU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Year units in BCD format."
            },
            {
                "name": "YT",
                "bitOffset": 20,
                "bitWidth": 4,
                "desc": "Year tens in BCD format."
            }
        ]
    },
    "1073758216": {
        "name": "RTC_CR",
        "address": 1073758216,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_CR register",
        "fields": [
            {
                "name": "WUCKSEL",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "Wakeup clock selection\n000: RTC/16 clock is selected\n001: RTC/8 clock is selected\n010: RTC/4 clock is selected\n011: RTC/2 clock is selected\n10x: ck_spre (usually 1 Hz) clock is selected\n11x: ck_spre (usually 1 Hz) clock is selected and 216 is added to the WUT counter value"
            },
            {
                "name": "TSEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Time-stamp event active edge\n0: RTC_TS input rising edge generates a time-stamp event\n1: RTC_TS input falling edge generates a time-stamp event\nTSE must be reset when TSEDGE is changed to avoid unwanted TSF setting."
            },
            {
                "name": "BYPSHAD",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Bypass the shadow registers\n0: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken from the shadow registers, which are updated once every two RTCCLK cycles.\n1: Calendar values (when reading from RTC_SSR, RTC_TR, and RTC_DR) are taken directly from the calendar counters."
            },
            {
                "name": "FMT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Hour format\n"
            },
            {
                "name": "ALRAE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A enable\n0: Alarm A disabled\n1: Alarm A enabled"
            },
            {
                "name": "WUTE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer enable\n0: Wakeup timer disabled\n1: Wakeup timer enabled"
            },
            {
                "name": "TSE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Timestamp enable\n0: Timestamp disable\n1: Timestamp enable"
            },
            {
                "name": "ALRAIE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Alarm A interrupt enable\n0: Alarm A interrupt disabled\n1: Alarm A interrupt enabled"
            },
            {
                "name": "WUTIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Wakeup timer interrupt enable\n0: Wakeup timer interrupt disabled\n1: Wakeup timer interrupt enabled"
            },
            {
                "name": "TSIE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Time-stamp interrupt enable\n"
            },
            {
                "name": "ADD1H",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Add 1 hour (summer time change)\nWhen this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.\n0: No effect\n1: Adds 1 hour to the current time. This can be used for summer time change"
            },
            {
                "name": "SUB1H",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Subtract 1 hour (winter time change)\nWhen this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0.\nSetting this bit has no effect when current hour is 0.\n0: No effect\n1: Subtracts 1 hour to the current time. This can be used for winter time change."
            },
            {
                "name": "BKP",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Backup\nThis bit can be written by the user to memorize whether the daylight saving time change has been performed or not."
            },
            {
                "name": "COSEL",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Calibration output selection\nWhen COE=1, this bit selects which signal is output on RTC_CALIB.\n0: Calibration output is 512 Hz\n1: Calibration output is 1 Hz\nThese frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255)."
            },
            {
                "name": "POL",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Output polarity\nThis bit is used to configure the polarity of RTC_ALARM output\n0: The pin is high when ALRAF/WUTF is asserted (depending on OSEL[1:0])\n1: The pin is low when ALRAF/WUTF is asserted (depending on OSEL[1:0])."
            },
            {
                "name": "OSEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Output selection\nThese bits are used to select the flag to be routed to RTC_ALARM output\n00: Output disabled\n01: Alarm A output enabled\n10: Reserved\n11: Wakeup output enabled"
            },
            {
                "name": "COE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Calibration output enable\nThis bit enables the RTC_CALIB output\n0: Calibration output disabled\n1: Calibration output enabled"
            },
            {
                "name": "ITSE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Timestamp on internal event enable\n0: Internal event timestamp disable\n1: Internal event timestamp enable"
            }
        ]
    },
    "1073758220": {
        "name": "RTC_ISR",
        "address": 1073758220,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ISR register",
        "fields": [
            {
                "name": "ALRAWF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Alarm A write flag\nThis bit is set by hardware when Alarm A values can be changed, after the ALRAE bit has been set to 0 in RTC_CR.\nIt is cleared by hardware in initialization mode.\n0: Alarm A update not allowed\n1: Alarm A update allowed."
            },
            {
                "name": "WUTWF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Wakeup timer write flag\nThis bit is set by hardware when the wakeup timer values can be changed, after the WUTE bit has been set to 0 in RTC_CR.\n0: Wakeup timer configuration update not allowed\n1: Wakeup timer configuration update allowed."
            },
            {
                "name": "SHPF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Shift operation pending\n0: No shift operation is pending\n1: A shift operation is pending\nThis flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect."
            },
            {
                "name": "INITS",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Initialization status flag\nThis bit is set by hardware when the calendar year field is different from 0 (power-on reset state).\n0: Calendar has not been initialized\n1: Calendar has been initialized"
            },
            {
                "name": "RSF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Registers synchronization flag\nThis bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow regsiter mode (BYPSHAD=1). This bit can also be cleared by software.\nIt is cleared either by software or by hardware in initialization mode.\n0: Calendar shadow registers not yet synchronized\n1: Calendar shadow registers synchronized."
            },
            {
                "name": "INITF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Initialization flag\nWhen this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.\n0: Calendar registers update is not allowed\n1: Calendar registers update is allowed."
            },
            {
                "name": "INIT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Initialization mode\n0: Free running mode\n1: Initialization mode used to program time and date register (RTC_TR and RTC_DR), and prescaler register (RTC_PRER). Counters are stopped and start counting from the new value when INIT is reset."
            },
            {
                "name": "ALRAF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Alarm A flag\nThis flag is set by hardware when the time/date registers (RTC_TR and RTC_DR) match the Alarm A register (RTC_ALRMAR).\nThis flag is cleared by software by writing 0."
            },
            {
                "name": "WUTF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Wakeup timer flag\nThis flag is set by hardware when the wakeup auto-reload counter reaches 0.\nThis flag is cleared by software by writing 0.\nThis flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again."
            },
            {
                "name": "TSF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "This flag is set by hardware when a time-stamp event occurs.\nThis flag is cleared by software by writing 0. If ITSF flag is set, TSF must be cleared together with ITSF by writing 0 in both bits."
            },
            {
                "name": "TSOVF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "This flag is set by hardware when a time-stamp event occurs while TSF is already set.\nThis flag is cleared by software by writing 0.\nIt is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a timestamp\nevent occurs immediately before the TSF bit is cleared."
            },
            {
                "name": "TAMP1F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "RTC_TAMP1 detection flag\nThis flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input.\nIt is cleared by software writing 0"
            },
            {
                "name": "RECALPF",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Recalibration pending Flag\nThe RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0."
            },
            {
                "name": "ITSF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Internal time-stamp flag\nThis flag is set by hardware when a time-stamp on the internal event occurs.\nThis flag is cleared by software by writing 0, and must be cleared together with TSF bit by writing 0 in both bits."
            }
        ]
    },
    "1073758224": {
        "name": "RTC_PRER",
        "address": 1073758224,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_PRER register",
        "fields": [
            {
                "name": "PREDIV_S",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Synchronous prescaler factor\nThis is the synchronous division factor:\nck_spre frequency = ck_apre frequency/(PREDIV_S+1)"
            },
            {
                "name": "PREDIV_A",
                "bitOffset": 16,
                "bitWidth": 7,
                "desc": "Asynchronous prescaler factor\nThis is the asynchronous division factor:\nck_apre frequency = RTCCLK frequency/(PREDIV_A+1)"
            }
        ]
    },
    "1073758228": {
        "name": "RTC_WUTR",
        "address": 1073758228,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_WUTR register",
        "fields": [
            {
                "name": "WUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Wakeup auto-reload value bits\nWhen the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register\nWhen WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer.\nThe first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden."
            }
        ]
    },
    "1073758236": {
        "name": "RTC_ALRMAR",
        "address": 1073758236,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ALRMAR register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MSK1",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Alarm A seconds mask\n0: Alarm A set if the seconds match\n1: Seconds dont care in Alarm A comparison"
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "MSK2",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Alarm A minutes mask\n0: Alarm A set if the minutes match\n1: Minutes dont care in Alarm A comparison"
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation\n0: AM or 24-hour format\n1: PM"
            },
            {
                "name": "MSK3",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "Alarm A hours mask\n0: Alarm A set if the hours match\n1: Hours dont care in Alarm A comparison"
            },
            {
                "name": "DU",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Date units or day in BCD format."
            },
            {
                "name": "DT",
                "bitOffset": 28,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "WDSEL",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Week day selection\n0: DU[3:0] represents the date units\n1: DU[3:0] represents the week day. DT[1:0] is dont care."
            },
            {
                "name": "MSK4",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Alarm A date mask\n0: Alarm A set if the date/day match\n1: Date/day dont care in Alarm A comparison"
            }
        ]
    },
    "1073758244": {
        "name": "RTC_WPR",
        "address": 1073758244,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_WPR register",
        "fields": [
            {
                "name": "KEY",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Write protection key\nThis byte is written by software.\nReading this byte always returns 0x00"
            }
        ]
    },
    "1073758248": {
        "name": "RTC_SSR",
        "address": 1073758248,
        "size": 32,
        "access": "read-only",
        "desc": "RTC_SSR register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value\nSS[15:0] is the value in the synchronous prescalers counter. The fraction of a second is given by the formula below:\nSecond fraction = ( PREDIV_S - SS ) / ( PREDIV_S + 1 )"
            }
        ]
    },
    "1073758252": {
        "name": "RTC_SHIFTR",
        "address": 1073758252,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_SHIFTR register",
        "fields": [
            {
                "name": "SUBFS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Subtract a fraction of a second\nThese bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).\nThe value which is written to SUBFS is added to the synchronous prescalers counter.\nSince this counter counts down, this operation effectively subtracts from (delays) the clock by:\nDelay (seconds) = SUBFS / ( PREDIV_S + 1 )\nA fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by :\nAdvance (seconds) = ( 1 - ( SUBFS / ( PREDIV_S + 1 ) ) ) ."
            },
            {
                "name": "ADD1S",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Add one second\n0: No effect\n1: Add one second to the clock/calendar\nThis bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR).\nThis function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation."
            }
        ]
    },
    "1073758256": {
        "name": "RTC_TSTR",
        "address": 1073758256,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_TSTR register",
        "fields": [
            {
                "name": "SU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Second units in BCD format."
            },
            {
                "name": "ST",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "Second tens in BCD format."
            },
            {
                "name": "MNU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Minute units in BCD format."
            },
            {
                "name": "MNT",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "Minute tens in BCD format."
            },
            {
                "name": "HU",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "Hour units in BCD format."
            },
            {
                "name": "HT",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Hour tens in BCD format."
            },
            {
                "name": "PM",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "AM/PM notation\n0: AM or 24-hour format\n1: PM"
            }
        ]
    },
    "1073758260": {
        "name": "RTC_TSDR",
        "address": 1073758260,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_TSDR register",
        "fields": [
            {
                "name": "DU",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Date units in BCD format."
            },
            {
                "name": "DT",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "Date tens in BCD format."
            },
            {
                "name": "MU",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Month units in BCD format."
            },
            {
                "name": "MT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Month tens in BCD format."
            },
            {
                "name": "WDU",
                "bitOffset": 13,
                "bitWidth": 3,
                "desc": "Week day units"
            }
        ]
    },
    "1073758264": {
        "name": "RTC_TSSSR",
        "address": 1073758264,
        "size": 32,
        "access": "read-only",
        "desc": "RTC_TSSSR register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Sub second value\nSS[15:0] is the value of the synchronous prescalers counter when the timestamp event occurred."
            }
        ]
    },
    "1073758268": {
        "name": "RTC_CALR",
        "address": 1073758268,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_CALR register",
        "fields": [
            {
                "name": "CALM",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Calibration minus\nThe frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm.\nTo increase the frequency of the calendar, this feature should be used in conjunction with CALP."
            },
            {
                "name": "CALW16",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Use a 16-second calibration cycle period\nWhen CALW16 is set to 1 , the 16-second calibration cycle period is selected.This bit must not be set to 1 if CALW8=1.\nNote: CALM[0] is stucked at 0 when CALW16=1."
            },
            {
                "name": "CALW8",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Use an 8-second calibration cycle period\nWhen CALW8 is set to 1 , the 8-second calibration cycle period is selected.\nNote: CALM[1:0] are stucked at '00' when CALW8=1."
            },
            {
                "name": "CALP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Increase frequency of RTC by 488.5 ppm\n0: No RTCCLK pulses are added.\n1: One RTCCLK pulse is effectively inserted every 211 pulses (frequency incresed by 488.5 ppm).\nThis feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM."
            }
        ]
    },
    "1073758272": {
        "name": "RTC_TAMPCR",
        "address": 1073758272,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_TAMPCR register",
        "fields": [
            {
                "name": "TAMP1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC_TAMP1 input detection enable\n0: RTC_TAMP1 detection disabled\n1: RTC_TAMP1 detection enabled."
            },
            {
                "name": "TAMP1TRG",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Active level for RTC_TAMP1 input\nIf TAMPFLT != 00\n0: RTC_TAMP1 input staying low triggers a tamper detection event.\n1: RTC_TAMP1 input staying high triggers a tamper detection event.\nif TAMPFLT = 00:\n0: RTC_TAMP1 input rising edge triggers a tamper detection event.\n1: RTC_TAMP1 input falling edge triggers a tamper detection event."
            },
            {
                "name": "TAMPIE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Tamper interrupt enable\n0: Tamper interrupt disabled\n1: Tamper interrupt enabled."
            },
            {
                "name": "TAMPTS",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Activate timestamp on tamper detection event\n0: Tamper detection event does not cause a timestamp to be saved\n1: Save timestamp on tamper detection event\nTAMPTS is valid even if TSE=0 in the RTC_CR register."
            },
            {
                "name": "TAMPFREQ",
                "bitOffset": 8,
                "bitWidth": 3,
                "desc": "Tamper sampling frequency\nDetermines the frequency at which each of the RTC_TAMPx inputs are sampled.\n0x0: RTCCLK / 32768 (1 Hz when RTCCLK = 32768 Hz)\n0x1: RTCCLK / 16384 (2 Hz when RTCCLK = 32768 Hz)\n0x2: RTCCLK / 8192 (4 Hz when RTCCLK = 32768 Hz)\n0x3: RTCCLK / 4096 (8 Hz when RTCCLK = 32768 Hz)\n0x4: RTCCLK / 2048 (16 Hz when RTCCLK = 32768 Hz)\n0x5: RTCCLK / 1024 (32 Hz when RTCCLK = 32768 Hz)\n0x6: RTCCLK / 512 (64 Hz when RTCCLK = 32768 Hz)\n0x7: RTCCLK / 256 (128 Hz when RTCCLK = 32768 Hz)"
            },
            {
                "name": "TAMPFLT",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "RTC_TAMPx filter count\nThese bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a Tamper event.\nTAMPFLT is valid for each of the RTC_TAMPx inputs.\n0x0: Tamper event is activated on edge of RTC_TAMPx input transitions to the active level (no internal pull-up on RTC_TAMPx input).\n0x1: Tamper event is activated after 2 consecutive samples at the active level.\n0x2: Tamper event is activated after 4 consecutive samples at the active level.\n0x3: Tamper event is activated after 8 consecutive samples at the active level."
            },
            {
                "name": "TAMPPRCH",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "RTC_TAMPx precharge duration\nThese bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the RTC_TAMPx inputs.\n0x0: 1 RTCCLK cycle\n0x1: 2 RTCCLK cycles\n0x2: 4 RTCCLK cycles\n0x3: 8 RTCCLK cycles"
            },
            {
                "name": "TAMPPUDIS",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "RTC_TAMPx pull-up disable\nThis bit determines if each of the RTC_TAMPx pins are pre-charged before each sample.\n0: Precharge RTC_TAMPx pins before sampling (enable internal pull-up)\n1: Disable precharge of RTC_TAMPx pins."
            },
            {
                "name": "TAMP1IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Tamper 1 interrupt enable\n0: Tamper 1 interrupt is disabled if TAMPIE = 0.\n1: Tamper 1 interrupt enabled."
            },
            {
                "name": "TAMP1NOERASE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Tamper 1 no erase\n0: Tamper 1 event erases the backup registers.\n1: Tamper 1 event does not erase the backup registers."
            },
            {
                "name": "TAMP1MF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Tamper 1 mask flag\n0: Tamper 1 event generates a trigger event and TAMP1F must be cleared by software to allow next tamper event detection.\n1: Tamper 1 event generates a trigger event. TAMP1F is masked and internally cleared by hardware.The backup registers are not erased."
            }
        ]
    },
    "1073758276": {
        "name": "RTC_ALRMASSR",
        "address": 1073758276,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_ALRMASSR register",
        "fields": [
            {
                "name": "SS",
                "bitOffset": 0,
                "bitWidth": 15,
                "desc": "Sub seconds value\nThis value is compared with the contents of the synchronous prescalers counter to\ndetermine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared."
            },
            {
                "name": "MASKSS",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "Mask the most-significant bits starting at this bit\n0: No comparison on sub seconds for Alarm A. The alarm is set when the seconds unit is incremented (assuming that the rest of the fields match).\n1: SS[14:1] are dont care in Alarm A comparison. Only SS[0] is compared.\n2: SS[14:2] are dont care in Alarm A comparison. Only SS[1:0] are compared.\n3: SS[14:3] are dont care in Alarm A comparison. Only SS[2:0] are compared.\n...\n12: SS[14:12] are dont care in Alarm A comparison. SS[11:0] are compared.\n13: SS[14:13] are dont care in Alarm A comparison. SS[12:0] are compared.\n14: SS[14] is dont care in Alarm A comparison. SS[13:0] are compared.\n15: All 15 SS bits are compared and must match to activate alarm.\nThe overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation."
            }
        ]
    },
    "1073758284": {
        "name": "RTC_OR",
        "address": 1073758284,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_OR register",
        "fields": [
            {
                "name": "ALARMOUTTYPE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "RTC_ALARM on PA8 output type\n"
            },
            {
                "name": "RTC_OUT_RMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RTC_OUT remap\nSetting this bit allows to remap the RTC outputs on PA9 as follows:\n0 :\nIf OSEL/= '00' : RTC_ALARM is ouput on PA8\nIf OSEL= '00' and COE = 1 : RTC_CALIB is output on PA8\n1 :\nIf OSEL /= '00' and COE = 0 : RTC_ALARM is output on PA9\nIf OSEL = '00' and COE = 1: RTC_CALIB is output on PA9\nIf OSEL /= '00' and COE = 1: RTC_CALIB is output on PA9 and RTC_ALARM is output on PA8.\nNote: the RTC outputs are functional in DEEPSTOP mode only on PA8."
            }
        ]
    },
    "1073758288": {
        "name": "RTC_BKP0R",
        "address": 1073758288,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_BKPxR register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers.\nThey are powered-on by VDD12o so they are retained during DEEPSTOP mode.\nThe application can write or read data to and from these registers.\nThis register is reset on PORESETn only."
            }
        ]
    },
    "1073758292": {
        "name": "RTC_BKP1R",
        "address": 1073758292,
        "size": 32,
        "access": "read-write",
        "desc": "RTC_BKPxR register",
        "fields": [
            {
                "name": "BKP",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "The application can write or read data to and from these registers.\nThey are powered-on by VDD12o so they are retained during DEEPSTOP mode.\nThe application can write or read data to and from these registers.\nThis register is reset on PORESETn only."
            }
        ]
    },
    "1090527232": {
        "name": "SPI_SSPCR1",
        "address": 1090527232,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCR1 register",
        "fields": [
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase\n- 0: The first clock transition is the first data capture edge\n- 1: The second clock transition is the first data capture edge"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity\n- 0: CK to 0 when idle\n- 1: CK to 1 when idle"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection\n- 0: Slave configuration\n- 1: Master configuration"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control\n- 000: fPCLK/2\n- 001: fPCLK/4\n- 010: fPCLK/8\n- 011: fPCLK/16\n- 100: fPCLK/32\n- 101: fPCLK/64\n- 110: fPCLK/128\n- 111: fPCLK/256"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable\n- 0: Peripheral disabled\n- 1: Peripheral enabled"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format\n- 0: data is transmitted / received with the MSB first\n- 1: data is transmitted / received with the LSB first"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select\nThis bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored."
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management\nWhen the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.\n- 0: Software slave management disabled\n- 1: Software slave management enabled"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only mode enabled.\nThis bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.\n- 0: Full duplex (Transmit and receive)\n- 1: Output disabled (Receive-only mode)"
            },
            {
                "name": "CRCL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CRC length\nThis bit is set and cleared by software to select the CRC length.\n- 0: 8-bit CRC length\n- 1: 16-bit CRC length"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmit CRC next\n- 0: Next transmit value is from Tx buffer\n- 1: Next transmit value is from Tx CRC register"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation enable\n- 0: CRC calculation disabled\n- 1: CRC calculation Enabled"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional mode\nThis bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode\n- 0: Output disabled (receive-only mode)\n- 1: Output enabled (transmit-only mode)"
            },
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode enable. This bit enables half-duplex communication using\ncommon single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is\nactive.\n- 0: 2-line unidirectional data mode selected\n- 1: 1-line bidirectional data mode selected"
            }
        ]
    },
    "1090527236": {
        "name": "SPI_SSPCR2",
        "address": 1090527236,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCR2 register",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the RXNE flag is set.\n- 0: Rx buffer DMA disabled\n- 1: Rx buffer DMA enabled"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the TXE flag is set.\n- 0: Tx buffer DMA disabled\n- 1: Tx buffer DMA enabled"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable\n- 0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration\n- 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment."
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management\nThis bit is used in master mode only. it allow the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.\nIt has no meaning if CPHA = 1, or FRF = 1.\n- 0: No NSS pulse\n- 1: NSS pulse generated"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format\n- 0: SPI Motorola mode\n- 1 SPI TI mode"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nThis bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I2S mode).\n- 0: Error interrupt is masked\n- 1: Error interrupt is enabled"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt enable\n- 0: RXNE interrupt masked\n- 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set."
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt enable\n- 0: TXE interrupt masked\n- 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set."
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size\nThese bits configure the data length for SPI transfers:\n- 0000: Not used\n- 0001: Not used\n- 0010: Not used\n- 0011: 4-bit\n- 0100: 5-bit\n- 0101: 6-bit\n- 0110: 7-bit\n- 0111: 8-bit\n- 1000: 9-bit\n- 1001: 10-bit\n- 1010: 11-bit\n- 1011: 12-bit\n- 1100: 13-bit\n- 1101: 14-bit\n- 1110: 15-bit\n- 1111: 16-bit\nIf software attempts to write one of the 'Not used' values, they are forced to the value '0111'(8-bit)."
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold\nFRXTH shall be set according the read access (16-bit or 8-bit) to the FIFO.\nThis bit is used to set the threshold of the RXFIFO that triggers an RXNE event\n- 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)\n- 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for reception\nThis bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =  8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\n- 0: Number of data to transfer is even\n- 1: Number of data to transfer is odd"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for transmission\nThis bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =  8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\n- 0: Number of data to transfer is even\n- 1: Number of data to transfer is odd"
            }
        ]
    },
    "1090527240": {
        "name": "SPI_SSPSR",
        "address": 1090527240,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPSR register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty\n- 0: Rx buffer empty\n- 1: Rx buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty\n- 0: No more empty space in Tx buffer. (software shall not write data to the Tx buffer).\n- 1: At least one empty space in Tx buffer. (software may write data to the Tx buffer)."
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side\n- 0: Channel Left has to be transmitted or has been received\n- 1: Channel Right has to be transmitted or has been received"
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag\n- 0: No underrun occurred\n- 1: Underrun occurred"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag\n- 0: CRC value received matches the SPIx_RXCRCR value\n- 1: CRC value received does not match the SPIx_RXCRCR value\nThis flag is set by hardware and cleared by software writing 0."
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault\n- 0: No mode fault occurred\n- 1: Mode fault occurred"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag\n- 0: No overrun occurred\n- 1: Overrun occurred"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag\n- 0: SPI (or I2S) not busy\n- 1: SPI (or I2S) is busy in communication or Tx buffer is not empty\nThis flag is set and cleared by hardware."
            },
            {
                "name": "FRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Frame format error\nThis flag is used for SPI in TI slave mode and I2S slave mode. Refer to Section 18.5.10: SPI error flags and Section 18.7.6: I2S error flags.\nThis flag is set by hardware and reset when SPIx_SR is read by software.\n- 0: No frame format error\n- 1: A frame format error occurred"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level\nThese bits are set and cleared by hardware.\n- 00: FIFO empty\n- 01: 1/4 FIFO\n- 10: 1/2 FIFO\n- 11: FIFO full"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO Transmission Level\nThese bits are set and cleared by hardware.\n- 00: FIFO empty\n- 01: 1/4 FIFO\n- 10: 1/2 FIFO\n- 11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)"
            }
        ]
    },
    "1090527244": {
        "name": "SPI_SSPDR",
        "address": 1090527244,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPDR register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register\nData received or to be transmitted\nThe data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO\n(See Section 18.5.8: Data transmission and reception procedures).\nNote: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used."
            }
        ]
    },
    "1090527248": {
        "name": "SPI_SSPCRCPR",
        "address": 1090527248,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCRCPR register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register\nThis register contains the polynomial for the CRC calculation.\nThe CRC polynomial (0007h) is the reset value of this register. Another polynomial can be configured as required."
            }
        ]
    },
    "1090527252": {
        "name": "SPI_SSPRXCRCR",
        "address": 1090527252,
        "size": 32,
        "access": "read-only",
        "desc": "SPI_SSPRXCRCR register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register\nWhen CRC calculation is enabled, the RxCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nA read to this register when the BSY Flag is set could return an incorrect value."
            }
        ]
    },
    "1090527256": {
        "name": "SPI_SSPTXCRCR",
        "address": 1090527256,
        "size": 32,
        "access": "read-only",
        "desc": "SPI_SSPTXCRCR register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx CRC register\nWhen CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the Tx CRC register\nWhen CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I2S mode."
            }
        ]
    },
    "1090547712": {
        "name": "SPI_SSPCR1",
        "address": 1090547712,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCR1 register",
        "fields": [
            {
                "name": "CPHA",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Clock phase\n- 0: The first clock transition is the first data capture edge\n- 1: The second clock transition is the first data capture edge"
            },
            {
                "name": "CPOL",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Clock polarity\n- 0: CK to 0 when idle\n- 1: CK to 1 when idle"
            },
            {
                "name": "MSTR",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Master selection\n- 0: Slave configuration\n- 1: Master configuration"
            },
            {
                "name": "BR",
                "bitOffset": 3,
                "bitWidth": 3,
                "desc": "Baud rate control\n- 000: fPCLK/2\n- 001: fPCLK/4\n- 010: fPCLK/8\n- 011: fPCLK/16\n- 100: fPCLK/32\n- 101: fPCLK/64\n- 110: fPCLK/128\n- 111: fPCLK/256"
            },
            {
                "name": "SPE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "SPI enable\n- 0: Peripheral disabled\n- 1: Peripheral enabled"
            },
            {
                "name": "LSBFIRST",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Frame format\n- 0: data is transmitted / received with the MSB first\n- 1: data is transmitted / received with the LSB first"
            },
            {
                "name": "SSI",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Internal slave select\nThis bit has an effect only when the SSM bit is set. The value of this bit is forced onto the NSS pin and the I/O value of the NSS pin is ignored."
            },
            {
                "name": "SSM",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Software slave management\nWhen the SSM bit is set, the NSS pin input is replaced with the value from the SSI bit.\n- 0: Software slave management disabled\n- 1: Software slave management enabled"
            },
            {
                "name": "RXONLY",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Receive only mode enabled.\nThis bit enables simplex communication using a single unidirectional line to receive data exclusively. Keep BIDIMODE bit clear when receive only mode is active.This bit is also useful in a multislave system in which this particular slave is not accessed, the output from the accessed slave is not corrupted.\n- 0: Full duplex (Transmit and receive)\n- 1: Output disabled (Receive-only mode)"
            },
            {
                "name": "CRCL",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CRC length\nThis bit is set and cleared by software to select the CRC length.\n- 0: 8-bit CRC length\n- 1: 16-bit CRC length"
            },
            {
                "name": "CRCNEXT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Transmit CRC next\n- 0: Next transmit value is from Tx buffer\n- 1: Next transmit value is from Tx CRC register"
            },
            {
                "name": "CRCEN",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Hardware CRC calculation enable\n- 0: CRC calculation disabled\n- 1: CRC calculation Enabled"
            },
            {
                "name": "BIDIOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Output enable in bidirectional mode\nThis bit combined with the BIDIMODE bit selects the direction of transfer in bidirectional mode\n- 0: Output disabled (receive-only mode)\n- 1: Output enabled (transmit-only mode)"
            },
            {
                "name": "BIDIMODE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "Bidirectional data mode enable. This bit enables half-duplex communication using\ncommon single bidirectional data line. Keep RXONLY bit clear when bidirectional mode is\nactive.\n- 0: 2-line unidirectional data mode selected\n- 1: 1-line bidirectional data mode selected"
            }
        ]
    },
    "1090547716": {
        "name": "SPI_SSPCR2",
        "address": 1090547716,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCR2 register",
        "fields": [
            {
                "name": "RXDMAEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Rx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the RXNE flag is set.\n- 0: Rx buffer DMA disabled\n- 1: Rx buffer DMA enabled"
            },
            {
                "name": "TXDMAEN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Tx buffer DMA enable\nWhen this bit is set, a DMA request is generated whenever the TXE flag is set.\n- 0: Tx buffer DMA disabled\n- 1: Tx buffer DMA enabled"
            },
            {
                "name": "SSOE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "SS output enable\n- 0: SS output is disabled in master mode and the SPI interface can work in multimaster configuration\n- 1: SS output is enabled in master mode and when the SPI interface is enabled. The SPI interface cannot work in a multimaster environment."
            },
            {
                "name": "NSSP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "NSS pulse management\nThis bit is used in master mode only. it allow the SPI to generate an NSS pulse between two consecutive data when doing continuous transfers. In the case of a single data transfer, it forces the NSS pin high level after the transfer.\nIt has no meaning if CPHA = 1, or FRF = 1.\n- 0: No NSS pulse\n- 1: NSS pulse generated"
            },
            {
                "name": "FRF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Frame format\n- 0: SPI Motorola mode\n- 1 SPI TI mode"
            },
            {
                "name": "ERRIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Error interrupt enable\nThis bit controls the generation of an interrupt when an error condition occurs (CRCERR, OVR, MODF in SPI mode, FRE at TI mode and UDR, OVR, and FRE in I2S mode).\n- 0: Error interrupt is masked\n- 1: Error interrupt is enabled"
            },
            {
                "name": "RXNEIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "RX buffer not empty interrupt enable\n- 0: RXNE interrupt masked\n- 1: RXNE interrupt not masked. Used to generate an interrupt request when the RXNE flag is set."
            },
            {
                "name": "TXEIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Tx buffer empty interrupt enable\n- 0: TXE interrupt masked\n- 1: TXE interrupt not masked. Used to generate an interrupt request when the TXE flag is set."
            },
            {
                "name": "DS",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Data size\nThese bits configure the data length for SPI transfers:\n- 0000: Not used\n- 0001: Not used\n- 0010: Not used\n- 0011: 4-bit\n- 0100: 5-bit\n- 0101: 6-bit\n- 0110: 7-bit\n- 0111: 8-bit\n- 1000: 9-bit\n- 1001: 10-bit\n- 1010: 11-bit\n- 1011: 12-bit\n- 1100: 13-bit\n- 1101: 14-bit\n- 1110: 15-bit\n- 1111: 16-bit\nIf software attempts to write one of the 'Not used' values, they are forced to the value '0111'(8-bit)."
            },
            {
                "name": "FRXTH",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "FIFO reception threshold\nFRXTH shall be set according the read access (16-bit or 8-bit) to the FIFO.\nThis bit is used to set the threshold of the RXFIFO that triggers an RXNE event\n- 0: RXNE event is generated if the FIFO level is greater than or equal to 1/2 (16-bit)\n- 1: RXNE event is generated if the FIFO level is greater than or equal to 1/4 (8-bit)"
            },
            {
                "name": "LDMA_RX",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Last DMA transfer for reception\nThis bit is used in data packing mode, to define if the total number of data to receive by DMA is odd or even. It has significance only if the RXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =  8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\n- 0: Number of data to transfer is even\n- 1: Number of data to transfer is odd"
            },
            {
                "name": "LDMA_TX",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Last DMA transfer for transmission\nThis bit is used in data packing mode, to define if the total number of data to transmit by DMA is odd or even. It has significance only if the TXDMAEN bit in the SPIx_CR2 register is set and if packing mode is used (data length =  8-bit and write access to SPIx_DR is 16-bit wide). It has to be written when the SPI is disabled (SPE = 0 in the SPIx_CR1 register).\n- 0: Number of data to transfer is even\n- 1: Number of data to transfer is odd"
            }
        ]
    },
    "1090547720": {
        "name": "SPI_SSPSR",
        "address": 1090547720,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPSR register",
        "fields": [
            {
                "name": "RXNE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Receive buffer not empty\n- 0: Rx buffer empty\n- 1: Rx buffer not empty"
            },
            {
                "name": "TXE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Transmit buffer empty\n- 0: No more empty space in Tx buffer. (software shall not write data to the Tx buffer).\n- 1: At least one empty space in Tx buffer. (software may write data to the Tx buffer)."
            },
            {
                "name": "CHSIDE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Channel side\n- 0: Channel Left has to be transmitted or has been received\n- 1: Channel Right has to be transmitted or has been received"
            },
            {
                "name": "UDR",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Underrun flag\n- 0: No underrun occurred\n- 1: Underrun occurred"
            },
            {
                "name": "CRCERR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CRC error flag\n- 0: CRC value received matches the SPIx_RXCRCR value\n- 1: CRC value received does not match the SPIx_RXCRCR value\nThis flag is set by hardware and cleared by software writing 0."
            },
            {
                "name": "MODF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Mode fault\n- 0: No mode fault occurred\n- 1: Mode fault occurred"
            },
            {
                "name": "OVR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Overrun flag\n- 0: No overrun occurred\n- 1: Overrun occurred"
            },
            {
                "name": "BSY",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Busy flag\n- 0: SPI (or I2S) not busy\n- 1: SPI (or I2S) is busy in communication or Tx buffer is not empty\nThis flag is set and cleared by hardware."
            },
            {
                "name": "FRE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Frame format error\nThis flag is used for SPI in TI slave mode and I2S slave mode. Refer to Section 18.5.10: SPI error flags and Section 18.7.6: I2S error flags.\nThis flag is set by hardware and reset when SPIx_SR is read by software.\n- 0: No frame format error\n- 1: A frame format error occurred"
            },
            {
                "name": "FRLVL",
                "bitOffset": 9,
                "bitWidth": 2,
                "desc": "FIFO reception level\nThese bits are set and cleared by hardware.\n- 00: FIFO empty\n- 01: 1/4 FIFO\n- 10: 1/2 FIFO\n- 11: FIFO full"
            },
            {
                "name": "FTLVL",
                "bitOffset": 11,
                "bitWidth": 2,
                "desc": "FIFO Transmission Level\nThese bits are set and cleared by hardware.\n- 00: FIFO empty\n- 01: 1/4 FIFO\n- 10: 1/2 FIFO\n- 11: FIFO full (considered as FULL when the FIFO threshold is greater than 1/2)"
            }
        ]
    },
    "1090547724": {
        "name": "SPI_SSPDR",
        "address": 1090547724,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPDR register",
        "fields": [
            {
                "name": "DR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Data register\nData received or to be transmitted\nThe data register serves as an interface between the Rx and Tx FIFOs. When the data register is read, RxFIFO is accessed while the write to data register accesses TxFIFO\n(See Section 18.5.8: Data transmission and reception procedures).\nNote: Data is always right-aligned. Unused bits are ignored when writing to the register, and read as zero when the register is read. The Rx threshold setting must always correspond with the read access currently used."
            }
        ]
    },
    "1090547728": {
        "name": "SPI_SSPCRCPR",
        "address": 1090547728,
        "size": 32,
        "access": "read-write",
        "desc": "SPI_SSPCRCPR register",
        "fields": [
            {
                "name": "CRCPOLY",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CRC polynomial register\nThis register contains the polynomial for the CRC calculation.\nThe CRC polynomial (0007h) is the reset value of this register. Another polynomial can be configured as required."
            }
        ]
    },
    "1090547732": {
        "name": "SPI_SSPRXCRCR",
        "address": 1090547732,
        "size": 32,
        "access": "read-only",
        "desc": "SPI_SSPRXCRCR register",
        "fields": [
            {
                "name": "RXCRC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Rx CRC register\nWhen CRC calculation is enabled, the RxCRC[15:0] bits contain the computed CRC value of the subsequently received bytes. This register is reset when the CRCEN bit in SPIx_CR1 register is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nA read to this register when the BSY Flag is set could return an incorrect value."
            }
        ]
    },
    "1090547736": {
        "name": "SPI_SSPTXCRCR",
        "address": 1090547736,
        "size": 32,
        "access": "read-only",
        "desc": "SPI_SSPTXCRCR register",
        "fields": [
            {
                "name": "TXCRC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Tx CRC register\nWhen CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the Tx CRC register\nWhen CRC calculation is enabled, the TxCRC[7:0] bits contain the computed CRC value of the subsequently transmitted bytes. This register is reset when the CRCEN bit of SPIx_CR1 is written to 1. The CRC is calculated serially using the polynomial programmed in the SPIx_CRCPR register.\nOnly the 8 LSB bits are considered when the data frame format is set to be 8-bit data (CRCL bit in the SPIx_CR1 is cleared). CRC calculation is done based on any CRC8 standard.\nThe entire 16-bits of this register are considered when a 16-bit data frame format is selected (CRCL bit in the SPIx_CR1 register is set). CRC calculation is done based on any CRC16 standard.\nNote: A read to this register when the BSY flag is set could return an incorrect value. These bits are not used in I2S mode."
            }
        ]
    },
    "1090547740": {
        "name": "SPI2S_I2SCFGR",
        "address": 1090547740,
        "size": 32,
        "access": "read-write",
        "desc": "SPI2S_I2SCFGR register",
        "fields": [
            {
                "name": "CHLEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Channel length (number of bits per audio channel)\n- 0: 16-bit wide\n- 1: 32-bit wide\nThe bit write operation has a meaning only if DATLEN = 00 otherwise the channel length is fixed to 32-bit by hardware whatever the value filled in."
            },
            {
                "name": "DATLEN",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "Data length to be transferred\n- 00: 16-bit data length\n- 01: 24-bit data length\n- 10: 32-bit data length\n- 11: Not allowed"
            },
            {
                "name": "CKPOL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Steady state clock polarity\n- 0: I2S clock steady state is low level\n- 1: I2S clock steady state is high level"
            },
            {
                "name": "I2SSTD",
                "bitOffset": 4,
                "bitWidth": 2,
                "desc": "I2S standard selection\n- 00: I2S Philips standard.\n- 01: MSB justified standard (left justified)\n- 10: LSB justified standard (right justified)\n- 11: PCM standard"
            },
            {
                "name": "PCMSYNC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PCM frame synchronization\n- 0: Short frame synchronization\n- 1: Long frame synchronization\nNote: This bit has a meaning only if I2SSTD = 11 (PCM standard is used). It is not used in SPI mode."
            },
            {
                "name": "I2SCFG",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "I2S configuration mode\n- 00: Slave - transmit\n- 01: Slave - receive\n- 10: Master - transmit\n- 11: Master - receive"
            },
            {
                "name": "I2SE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "I2S enable\n- 0: I2S peripheral is disabled\n- 1: I2S peripheral is enabled\nNote: This bit is not used in SPI mode."
            },
            {
                "name": "I2SMOD",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "I2S mode selection\n- 0: SPI mode is selected\n- 1: I2S mode is selected\nNote: This bit should be configured when the SPI is disabled."
            },
            {
                "name": "ASTREN",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Asynchronous start enable.\nNote: The appropriate transition is a falling edge on WS signal when I2S Philips Standard is used, or a rising edge for other standards."
            }
        ]
    },
    "1090547744": {
        "name": "SPI2S_I2SPR",
        "address": 1090547744,
        "size": 32,
        "access": "read-write",
        "desc": "SPI2S_I2SPR register",
        "fields": [
            {
                "name": "I2SDIV",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "I2S linear prescaler\nI2SDIV [7:0] = 0 or I2SDIV [7:0] = 1 are forbidden values."
            },
            {
                "name": "ODD",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "Odd factor for the prescaler\n- 0: Real divider value is = I2SDIV *2\n- 1: Real divider value is = (I2SDIV * 2)+1"
            },
            {
                "name": "MCKOE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Master clock output enable\n- 0: Master clock output is disabled\n- 1: Master clock output is enabled"
            }
        ]
    },
    "1073741824": {
        "name": "DIE_ID",
        "address": 1073741824,
        "size": 32,
        "access": "read-only",
        "desc": "DIE_ID register",
        "fields": [
            {
                "name": "REVISION",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "Cut revision (metal fix)"
            },
            {
                "name": "VERSION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Cut version"
            },
            {
                "name": "PRODUCT",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Product version.\nMay be used to discriminate several version of a same digital BLE LPH device embedding\ndifferent analog versions"
            }
        ]
    },
    "1073741828": {
        "name": "JTAG_ID",
        "address": 1073741828,
        "size": 32,
        "access": "read-only",
        "desc": "JTAG_ID register",
        "fields": [
            {
                "name": "MANUF_ID",
                "bitOffset": 1,
                "bitWidth": 11,
                "desc": "Manufacturer ID"
            },
            {
                "name": "PART_NUMBER",
                "bitOffset": 12,
                "bitWidth": 16,
                "desc": "Part number"
            },
            {
                "name": "VERSION_NUMBER",
                "bitOffset": 28,
                "bitWidth": 4,
                "desc": "Version"
            }
        ]
    },
    "1073741832": {
        "name": "I2C_FMP_CTRL",
        "address": 1073741832,
        "size": 32,
        "access": "read-write",
        "desc": "I2C_FMP_CTRL register",
        "fields": [
            {
                "name": "I2C1_PA0_FMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PA0 I/O.\n0: PA0 pin operated in standard mode.\n1: FM+ mode is enabled on PA0 pin, and speed control is bypassed"
            },
            {
                "name": "I2C1_PA1_FMP",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PA1 I/O.\n0: PA1 pin operated in standard mode.\n1: FM+ mode is enabled on PA1 pin, and speed control is bypassed"
            },
            {
                "name": "I2C1_PB6_FMP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB6 I/O.\n0: PB6 pin operated in standard mode.\n1: FM+ mode is enabled on PB6 pin, and speed control is bypassed."
            },
            {
                "name": "I2C1_PB7_FMP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB7 I/O.\n0: PB7 pin operated in standard mode.\n1: FM+ mode is enabled on PB7 pin, and speed control is bypassed"
            },
            {
                "name": "I2C1_PB10_FMP",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "I2C1_PB10_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SDA on PB10 I/O.\n0: PB10 pin operated in standard mode.\n1: FM+ mode is enabled on PB10 pin, and speed control is bypassed."
            },
            {
                "name": "I2C1_PB11_FMP",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "I2C1_PB11_FMP: I2C1 Fast-Mode Plus driving capability for I2C1_SCL on PB11 I/O.\n0: PB11 pin operated in standard mode.\n1: FM+ mode is enabled on PB11 pin, and speed control is bypassed"
            },
            {
                "name": "I2C2_PA6_FMP",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "I2C2_PA6_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA6 I/O.\n0: PA6 pin operated in standard mode.\n1: FM+ mode is enabled on PA6 pin, and speed control is bypassed."
            },
            {
                "name": "I2C2_PA7_FMP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "I2C2_PA7_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PA7 I/O.\n0: PA7 pin operated in standard mode.\n1: FM+ mode is enabled on PA7 pin, and speed control is bypassed"
            },
            {
                "name": "I2C2_PA13_FMP",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "I2C2_PA13_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SCL on PA13 I/O.\n0: PA13 pin operated in standard mode.\n1: FM+ mode is enabled on PA13 pin, and speed control is bypassed."
            },
            {
                "name": "I2C2_PA14_FMP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "I2C2_PA14_FMP: I2C2 Fast-Mode Plus driving capability for I2C2_SDA on PA14 I/O.\n0: PA14 pin operated in standard mode.\n1: FM+ mode is enabled on PA14 pin, and speed control is bypassed."
            }
        ]
    },
    "1073741836": {
        "name": "IO_DTR",
        "address": 1073741836,
        "size": 32,
        "access": "read-write",
        "desc": "IO_DTR register",
        "fields": [
            {
                "name": "PA0_DT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA1_DT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA2_DT",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA3_DT",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA4_DT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA4_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA5_DT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PA5_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA6_DT",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PA6_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA7_DT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PA7_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA8_DT",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA9_DT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA10_DT",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA11_DT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA12_DT",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PA12_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA13_DT",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PA13_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA14_DT",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PA14_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PA15_DT",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PA15_DT:      Interrupt Detection Type for port A I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB0_DT",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB1_DT",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB2_DT",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB3_DT",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB4_DT",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB5_DT",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB6_DT",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB7_DT",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB8_DT",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PB8_DT:       Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB9_DT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PB9_DT:        Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB10_DT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PB10_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB11_DT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PB11_DT:        Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB12_DT",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB13_DT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB14_DT",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            },
            {
                "name": "PB15_DT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_DT:      Interrupt Detection Type for port B I/Os.\n0: edge detection.\n1: level detection."
            }
        ]
    },
    "1073741840": {
        "name": "IO_IBER",
        "address": 1073741840,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IBER register",
        "fields": [
            {
                "name": "PA0_IBE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA1_IBE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA2_IBE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA3_IBE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA4_IBE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA4_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA5_IBE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PA5_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA6_IBE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PA6_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA7_IBE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PA7_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA8_IBE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA9_IBE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA10_IBE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA11_IBE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA12_IBE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PA12_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA13_IBE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PA13_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA14_IBE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PA14_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PA15_IBE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PA15_IBE: Interrupt edge selection for Port A I/Os.\n0: single edge detection.\n1: both edges detection"
            },
            {
                "name": "PB0_IBE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB1_IBE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB2_IBE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB3_IBE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB4_IBE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB5_IBE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB6_IBE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB7_IBE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB8_IBE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PB8_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB9_IBE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PB9_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB10_IBE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PB10_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB11_IBE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PB11_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB12_IBE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB13_IBE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB14_IBE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            },
            {
                "name": "PB15_IBE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IBE: Interrupt edge selection for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: single edge detection.\n1: both edges detection."
            }
        ]
    },
    "1073741844": {
        "name": "IO_IEVR",
        "address": 1073741844,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IEVR register",
        "fields": [
            {
                "name": "PA0_IEV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA1_IEV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA2_IEV",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA3_IEV",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA4_IEV",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA4_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA5_IEV",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PA5_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA6_IEV",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PA6_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA7_IEV",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PA7_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA8_IEV",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA9_IEV",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA10_IEV",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA11_IEV",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA12_IEV",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PA12_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA13_IEV",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PA13_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA14_IEV",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PA14_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PA15_IEV",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PA15_IEV : Interrupt polarity event for Port A I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB0_IEV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB1_IEV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB2_IEV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB3_IEV",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB4_IEV",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB5_IEV",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB6_IEV",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB7_IEV",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB8_IEV",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PB8_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB9_IEV",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PB9_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB10_IEV",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PB10_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB11_IEV",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PB11_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB12_IEV",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB13_IEV",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB14_IEV",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            },
            {
                "name": "PB15_IEV",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IEV : Interrupt polarity event for Port B I/Os.\n0: falling edge / low level.\n1: rising edge / high level."
            }
        ]
    },
    "1073741848": {
        "name": "IO_IER",
        "address": 1073741848,
        "size": 32,
        "access": "read-write",
        "desc": "IO_IER register",
        "fields": [
            {
                "name": "PA0_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA1_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA2_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA3_IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA4_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA4_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA5_IE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PA5_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA6_IE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PA6_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA7_IE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PA7_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA8_IE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA9_IE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA10_IE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA11_IE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA12_IE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PA12_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA13_IE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PA13_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA14_IE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PA14_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PA15_IE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PA15_IE: Interrupt enable for port A I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB0_IE",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB1_IE",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB2_IE",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB3_IE",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB4_IE",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB5_IE",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB6_IE",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB7_IE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB8_IE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PB8_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB9_IE",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PB9_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB10_IE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PB10_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB11_IE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PB11_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB12_IE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB13_IE",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB14_IE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            },
            {
                "name": "PB15_IE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_IE: Interrupt enable for port B I/Os.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   0: interrupt is disabled.\n1: interrupt is enabled."
            }
        ]
    },
    "1073741852": {
        "name": "IO_ISCR",
        "address": 1073741852,
        "size": 32,
        "access": "read-write",
        "desc": "IO_ISCR register",
        "fields": [
            {
                "name": "PA0_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PA0_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA1_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PA1_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA2_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "PA2_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA3_ISC",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "PA3_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA4_ISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "PA4_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA5_ISC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "PA5_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA6_ISC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "PA6_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA7_ISC",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "PA7_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA8_ISC",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PA8_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA9_ISC",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PA9_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA10_ISC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PA10_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA11_ISC",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "PA11_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA12_ISC",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "PA12_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA13_ISC",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "PA13_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA14_ISC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "PA14_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PA15_ISC",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "PA15_ISC: Interrupt status (before mask) for port a I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB0_ISC",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "PB0_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB1_ISC",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "PB1_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB2_ISC",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "PB2_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB3_ISC",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "PB3_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB4_ISC",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "PB4_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB5_ISC",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "PB5_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB6_ISC",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "PB6_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB7_ISC",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "PB7_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB8_ISC",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "PB8_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB9_ISC",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "PB9_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB10_ISC",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "PB10_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB11_ISC",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "PB11_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB12_ISC",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "PB12_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB13_ISC",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "PB13_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB14_ISC",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "PB14_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PB15_ISC",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "PB15_ISC: Interrupt status (before mask) for port B I/Os.\n0: no pending interrupt.\n1: event occurred on corresponding I/O / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            }
        ]
    },
    "1073741856": {
        "name": "PWRC_IER",
        "address": 1073741856,
        "size": 32,
        "access": "read-write",
        "desc": "PWRC_IER register",
        "fields": [
            {
                "name": "BORH_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BORH_IE: BORH interrupt enable.\n0: BORH interrupt is disabled.\n1: BORH interrupt is enabled."
            },
            {
                "name": "PVD_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PVD_IE: Programmable Voltage Detector interrupt enable.\n0: PVD interrupt is disabled.\n1: PVD interrupt is enabled."
            },
            {
                "name": "WKUP_IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WKUP_IE: Power Controller Wakeup event interrupt enable.\n0: Interrupt on wakeup event seen by the PWRC is disabled.\n1: Interrupt on wakeup event seen by the PWRC is enabled."
            }
        ]
    },
    "1073741860": {
        "name": "PWRC_ISCR",
        "address": 1073741860,
        "size": 32,
        "access": "read-write",
        "desc": "PWRC_ISCR register",
        "fields": [
            {
                "name": "BORH_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BORH_ISC: BORH interrupt status.\n0: no pending interrupt.\n1: voltage went under BORH threshold / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "PVD_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "PVD_ISC: Programmable Voltage Detector status.\n0: no pending interrupt.\n1: voltage went under programmed threshold / interrupt occurred (if enabled).\nCleared by writing 1 in the bit."
            },
            {
                "name": "WKUP_ISC",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "WKUP_ISC: Indicates the Power Controller receives a Wakeup event.\n0: no pending interrupt.\n1: Wakeup event on PWRC occurred / interrupt occurred (if enabled).\nCleared by writing 1 in the bit.\nThis flag will be read at 1 if a wakeup event arrives so close to the low power mode entry\nrequests that the PWRC aborts before shutting down the system."
            }
        ]
    },
    "1073741864": {
        "name": "GPIO_SWA_CTRL",
        "address": 1073741864,
        "size": 32,
        "access": "read-write",
        "desc": "GPIO_SWA_CTRL register",
        "fields": [
            {
                "name": "ATB1_nPVD",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ATB1_nPVD: select the analog feature on PB14 between ATB1 and PVD when the PB14 I/O\nis programmed in analog mode (in the associated GPIO_MODER register):\n0: PVD external voltage feature is selected (default).\n1: ATB1 feature is selected"
            }
        ]
    },
    "1073741868": {
        "name": "INTAI_DTR",
        "address": 1073741868,
        "size": 32,
        "access": "read-write",
        "desc": "INTAI_DTR register",
        "fields": [
            {
                "name": "TX_DT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_DT: detection type on TX_SEQUENCE signal:\n0: detection on edge (default).\n1: detection on level"
            },
            {
                "name": "RX_DT",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_DT: detection type on RX_SEQUENCE signal:\n0: detection on edge (default).\n1: detection on level"
            },
            {
                "name": "COMP_DT",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "COMP_DT: detection type on COMP_OUT (after COMP_POL selection) signal:\n0: detection on edge (default).\n1: detection on level"
            },
            {
                "name": "RFIP_BUSY_STATUS_DT",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS_DT: detection type on RFIP_BUSY_STATUS signal:\n0: detection on edge (default).\n1: detection on level"
            }
        ]
    },
    "1073741872": {
        "name": "INTAI_IBER",
        "address": 1073741872,
        "size": 32,
        "access": "read-write",
        "desc": "INTAI_IBER register",
        "fields": [
            {
                "name": "TX_IBE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IBE: interrupt edge register on TX_SEQUENCE signal:\n0: detection on single edge (default).\n1: detection on both edges"
            },
            {
                "name": "RX_IBE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IBE: interrupt edge register on RX_SEQUENCE signal:\n0: detection on single edge (default).\n1: detection on both edges"
            },
            {
                "name": "COMP_IBE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "COMP_IBE: interrupt edge register on COMP_OUT signal:\n0: detection on single edge (default).\n1: detection on both edges"
            },
            {
                "name": "RFIP_BUSY_STATUS_IBE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS_IBE: interrupt edge register on RFIP_BUSY_STATUS signal:\n0: detection on single edge (default).\n1: detection on both edges"
            }
        ]
    },
    "1073741876": {
        "name": "INTAI_IEVR",
        "address": 1073741876,
        "size": 32,
        "access": "read-write",
        "desc": "INTAI_IEVR register",
        "fields": [
            {
                "name": "TX_IEV",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IEV: interrupt polarity event on TX_SEQUENCE signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            },
            {
                "name": "RX_IEV",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IEV: interrupt polarity event on RX_SEQUENCE signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            },
            {
                "name": "COMP_IEV",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "COMP_IEV: interrupt polarity event on COMP_OUT signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            },
            {
                "name": "RFIP_BUSY_STATUS_IEV",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS_IEV: interrupt polarity event on RFIP_BUSY_STATUS signal:\n0: detection on falling edge / low level (default).\n1: detection on rising edge / high level"
            }
        ]
    },
    "1073741880": {
        "name": "INTAI_IER",
        "address": 1073741880,
        "size": 32,
        "access": "read-write",
        "desc": "INTAI_IER register",
        "fields": [
            {
                "name": "TX_IE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_IE: interrupt enable on TX_SEQUENCE signal:\n0: TX_SEQUENCE interrupt is disabled (default).\n1: TX_SEQUENCE interrupt is enabled"
            },
            {
                "name": "RX_IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_IE: interrupt enable on RX_SEQUENCE signal:\n0: RX_SEQUENCE interrupt is disabled (default).\n1: RX_SEQUENCE interrupt is enabled"
            },
            {
                "name": "COMP_IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "COMP_IE: interrupt enable on COMP_OUT signal:\n0: COMP_OUT interrupt is disabled (default).\n1: COMP_OUT interrupt is enabled"
            },
            {
                "name": "RFIP_BUSY_STATUS_IE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS_IE: interrupt enable on RFIP_BUSY_STATUS signal:\n0: RFIP_BUSY_STATUS interrupt is disabled (default).\n1: RFIP_BUSY_STATUS interrupt is enabled"
            }
        ]
    },
    "1073741884": {
        "name": "INTAI_ISCR",
        "address": 1073741884,
        "size": 32,
        "access": "read-write",
        "desc": "INTAI_ISCR register",
        "fields": [
            {
                "name": "TX_ISC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "TX_ISC:interrupt status on TX_SEQUENCE signal (can be a rising or a falling edge\ndepending on BLERXTX_IEVR and BLERXTX_IBER):\n0: no activity on TX_SEQUENCE detected.\n1: activity on TX_SEQUENCE occurred"
            },
            {
                "name": "RX_ISC",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "RX_ISC: interrupt status on RX_SEQUENCE signal (can be a rising or a falling edge\ndepending on BLERXTX_IEVR and BLERXTX_IBER):\n0: no activity on RX_SEQUENCE detected.\n1: activity on RX_SEQUENCE occurred"
            },
            {
                "name": "TX_ISEDGE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TX_ISEDGE: interrupt edge status on TX_SEQUENCE signal:\n0: falling edge on TX_SEQUENCE detected.\n1: rising edge on TX_SEQUENCE detected."
            },
            {
                "name": "RX_ISEDGE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RX_ISEDGE: interrupt edge status on RX_SEQUENCE signal:\n0: falling edge on RX_SEQUENCE detected.\n1: rising edge on RX_SEQUENCE detected."
            },
            {
                "name": "COMP_ISC",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "COMP_ISC: interrupt status on COMP_OUT (can be a rising or a falling edge depending on\nINTAI_IEVR and INTAI_IBER):\n0: no activity on COMP_OUT detected.\n1: activity on COMP_OUT occurred"
            },
            {
                "name": "RFIP_BUSY_STATUS_ISC",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS_ISC: interrupt status on RFIP_BUSY_STATUS (can be a rising or a\nfalling edge depending on INTAI_IEVR and INTAI_IBER):\n0: no activity on RFIP_BUSY_STATUS detected.\n1: activity on RFIP_BUSY_STATUS occurred"
            }
        ]
    },
    "1073741888": {
        "name": "SYSCFG_SR1",
        "address": 1073741888,
        "size": 32,
        "access": "read-only",
        "desc": "SYSCFG_SR1 register",
        "fields": [
            {
                "name": "RFIP_BUSY_STATUS",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RFIP_BUSY_STATUS: MR_SUBG BUSY status:\nSoftware should check that MR_SUBG IP is not busy (or relay on the related interrupt) before\nto initiate any system clock frequency switch to operate the switching in a safe way.\n0: MR_SUBG is not busy.\n1: MR_SUBG is busy"
            }
        ]
    },
    "1073741892": {
        "name": "RF_DTB_CONFIG",
        "address": 1073741892,
        "size": 32,
        "access": "read-write",
        "desc": "RF_DTB_CONFIG register",
        "fields": [
            {
                "name": "RF_DTB_CONFIG",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Controlling AF7 extended mode:\n- 00 : MR_SUBG DTB default configuration\n- 01 : MR_SUBG DTB shuffled configuration\n- 10 : BUBBLE_DTB configuration\n- 11 : MR_SUBG DTB default configuration (as per 00)"
            }
        ]
    },
    "1224740928": {
        "name": "RFIP_VERSION",
        "address": 1224740928,
        "size": 32,
        "access": "read-only",
        "desc": "RFIP_VERSION register",
        "fields": [
            {
                "name": "REVISION",
                "bitOffset": 4,
                "bitWidth": 4,
                "desc": "Revision of the RFIP to be used for metal fixes)"
            },
            {
                "name": "VERSION",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "Version of the RFIP  (to be used for cut upgrades)"
            },
            {
                "name": "PRODUCT",
                "bitOffset": 12,
                "bitWidth": 4,
                "desc": "Used for major upgrades (new protocols support / new features)"
            }
        ]
    },
    "1224740932": {
        "name": "IRQ_ENABLE",
        "address": 1224740932,
        "size": 32,
        "access": "read-write",
        "desc": "IRQ_ENABLE register",
        "fields": [
            {
                "name": "BIT_SYNC_DETECTED_E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Preamble has been detected, the content of the PAYLOAD_X registers is not yet valid."
            },
            {
                "name": "FRAME_SYNC_COMPLETE_E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid."
            },
            {
                "name": "FRAME_COMPLETE_E",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Frame ( payload + CRC) received, the content of the PAYLOAD_X registers is valid."
            },
            {
                "name": "FRAME_VALID_E",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Frame ( payload + CRC) received wthout error (the CRC has been checked and is matching with the received CRC)."
            }
        ]
    },
    "1224740936": {
        "name": "STATUS",
        "address": 1224740936,
        "size": 32,
        "access": "read-write",
        "desc": "STATUS register",
        "fields": [
            {
                "name": "BIT_SYNC_DETECTED_F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Preamble has been detected, the content of the PAYLOAD_X registers is not yet valid."
            },
            {
                "name": "FRAME_SYNC_COMPLETE_F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Frame Sync has been detected, the content of the PAYLOAD_X registers is not yet valid."
            },
            {
                "name": "FRAME_COMPLETE_F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Frame ( payload + CRC) received, the content of the PAYLOAD_X registers is valid."
            },
            {
                "name": "FRAME_VALID_F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Frame ( payload + CRC) received wthout error (the CRC has been checked and is matching with the received CRC)."
            },
            {
                "name": "ERROR_F",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "- 11 : CRC error\n"
            }
        ]
    },
    "1224738304": {
        "name": "RFSEQ_IRQ_STATUS",
        "address": 1224738304,
        "size": 32,
        "access": "read-write",
        "desc": "RFSEQ_IRQ_STATUS register",
        "fields": [
            {
                "name": "TX_DONE_F",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Transmission done flag"
            },
            {
                "name": "RX_OK_F",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "Reception ended and OK flag"
            },
            {
                "name": "RX_TIMEOUT_F",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Reception timeout flag"
            },
            {
                "name": "RX_CRC_FRROR_F",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Reception with CRC error flag"
            },
            {
                "name": "FAST_RX_TERM_F",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "Fast RX Termination flag"
            },
            {
                "name": "RXTIMER_STOP_CDT_F",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable interrupt on RXTIMER_STOP_CDT_F flag"
            },
            {
                "name": "SABORT_DONE_F",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "SABORT command treated and done flag"
            },
            {
                "name": "COMMAND_REJECTED_F",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Command rejection flag."
            },
            {
                "name": "CS_F",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "Carrier Sense (RSSI over threshold) flag"
            },
            {
                "name": "PREAMBLE_VALID_F",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Valid PREAMBLE detection flag."
            },
            {
                "name": "SYNC_VALID_F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Valid SYNC word detection flag."
            },
            {
                "name": "DATABUFFER0_USED_F",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "Data Buffer 0 fully read in TX or fully written in RX flag"
            },
            {
                "name": "DATABUFFER1_USED_F",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "Data Buffer 1 fully read in TX or fully written in RX flag"
            },
            {
                "name": "RX_ALMOST_FULL_0_F",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "Data Buffer0 used (written during a RX) up to programmed thresold flag"
            },
            {
                "name": "RX_ALMOST_FULL_1_F",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "Data Buffer1 used (written during a RX) up to programmed thresold flag"
            },
            {
                "name": "TX_ALMOST_EMPTY_0_F",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "Data Buffer0 used (read during a TX) up to programmed thresold flag"
            },
            {
                "name": "TX_ALMOST_EMPTY_1_F",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "Data Buffer1 used (read during a TX) up to programmed thresold flag"
            },
            {
                "name": "AHB_ACCESS_ERROR_F",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "An AHB transfer issue occurred for one of the AHB masters (RRM, Data Buffer Manager, Sequencer)."
            },
            {
                "name": "HW_ANA_FAILURE_F",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Analog HW failure flag (PLL lock / unlock error, calibration error)\n"
            },
            {
                "name": "SEQ_F",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "Sequencer completion flag."
            },
            {
                "name": "RRM_CMD_START_F",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "RRM-UDRA command list execution started flag."
            },
            {
                "name": "RRM_CMD_END_F",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RRM-UDRA command list execution ended flag."
            },
            {
                "name": "SAFEASK_CALIB_DONE_F",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "End of Safe-ASK PA calibration flag."
            },
            {
                "name": "AGC_CALIB_DONE_F",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Valid RSSI value available in the RSSI_RUNNING bit field flag."
            }
        ]
    },
    "1224738308": {
        "name": "RFSEQ_STATUS_DETAIL",
        "address": 1224738308,
        "size": 32,
        "access": "read-write",
        "desc": "RFSEQ_STATUS_DETAIL register",
        "fields": [
            {
                "name": "DBM_FIFO_ERROR_F",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "Data Buffer Manager internal FIFO overflow/underflow flag."
            },
            {
                "name": "PLL_LOCK_FAIL_F",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PLL lock fail status flag"
            },
            {
                "name": "PLL_UNLOCK_F",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PLL unlock event flag"
            },
            {
                "name": "PLL_CALFREQ_ERROR_F",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "VCO frequency calibration error flag"
            },
            {
                "name": "PLL_CALAMP_ERROR_F",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "VCO amplitude calibration error flag"
            },
            {
                "name": "SEQ_ACTIONTIMEOUT_F",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "The Sequencer has ended because the current SeqAction reached its ActionTimeout."
            },
            {
                "name": "SEQ_COMPLETE_F",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "The Sequencer has ended the last defined SeqAction properly( NextAction math or null pointer)"
            }
        ]
    },
    "1224738312": {
        "name": "RADIO_FSM_INFO",
        "address": 1224738312,
        "size": 32,
        "access": "read-only",
        "desc": "RADIO_FSM_INFO register",
        "fields": [
            {
                "name": "RADIO_FSM_STATE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "State of the Radio FSM\n"
            }
        ]
    },
    "1224738316": {
        "name": "RX_INDICATOR",
        "address": 1224738316,
        "size": 32,
        "access": "read-only",
        "desc": "RX_INDICATOR register",
        "fields": [
            {
                "name": "RSSI_LEVEL_ON_SYNC",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "RSSI level captured at the end of the SYNC word detection of the received packet."
            },
            {
                "name": "RSSI_LEVEL_RUN",
                "bitOffset": 12,
                "bitWidth": 9,
                "desc": "Continuous level of the output of the measured RSSI value"
            },
            {
                "name": "AGC_WORD",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "AGC word of the received packet."
            },
            {
                "name": "ANT_SELECT",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Currently selected antenna"
            }
        ]
    },
    "1224738320": {
        "name": "RX_INFO_REG",
        "address": 1224738320,
        "size": 32,
        "access": "read-only",
        "desc": "RX_INFO_REG register",
        "fields": [
            {
                "name": "RX_PCKTLEN_OUT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Indicates received packet length in bytes:\n"
            }
        ]
    },
    "1224738324": {
        "name": "RX_CRC_REG",
        "address": 1224738324,
        "size": 32,
        "access": "read-only",
        "desc": "RX_CRC_REG register",
        "fields": [
            {
                "name": "RX_CRC_OUT",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC field of the received packet (read-only info)"
            }
        ]
    },
    "1224738328": {
        "name": "QI_INFO",
        "address": 1224738328,
        "size": 32,
        "access": "read-only",
        "desc": "QI_INFO register",
        "fields": [
            {
                "name": "PQI_INFO",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Preamble Quality Indicator (PQI) value of the received packet."
            },
            {
                "name": "SQI_INFO",
                "bitOffset": 8,
                "bitWidth": 6,
                "desc": "SYNC Quality Indicator (SQI) value of the received packet."
            },
            {
                "name": "SQI_SEC",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Indicate if measured SQI refers to SYNC word or secondary SYNC word\n"
            },
            {
                "name": "AFC_CORRECTION",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "AFC value frozen at sync reception."
            }
        ]
    },
    "1224738332": {
        "name": "DATABUFFER_INFO",
        "address": 1224738332,
        "size": 32,
        "access": "read-only",
        "desc": "DATABUFFER_INFO register",
        "fields": [
            {
                "name": "CURRENT_DATABUFFER_COUNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Indicates the number of bytes used in the last used DATA BUFFER."
            },
            {
                "name": "NB_DATABUFFER_USED",
                "bitOffset": 16,
                "bitWidth": 15,
                "desc": "Provides the number of data buffers which have been fully used\n"
            },
            {
                "name": "CURRENT_DATABUFFER",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Indicates which Data Buffer is currently used by the HW\n"
            }
        ]
    },
    "1224738336": {
        "name": "TIME_CAPTURE",
        "address": 1224738336,
        "size": 32,
        "access": "read-only",
        "desc": "TIME_CAPTURE register",
        "fields": [
            {
                "name": "TIME_CAPTURE",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Interpolated absolute time value captured on specific programmable event through TIME_CAPTURESEL[2:0] bit field."
            }
        ]
    },
    "1224738340": {
        "name": "IQC_CORRECTION_OUT",
        "address": 1224738340,
        "size": 32,
        "access": "read-only",
        "desc": "IQC_CORRECTION_OUT register",
        "fields": [
            {
                "name": "IQC_CORRECT_OUT",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Final correction value output from IQC (compensation  engine)."
            }
        ]
    },
    "1224738344": {
        "name": "PA_SAFEASK_OUT",
        "address": 1224738344,
        "size": 32,
        "access": "read-only",
        "desc": "PA_SAFEASK_OUT register",
        "fields": [
            {
                "name": "PA_CODEMAX",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Safe ASK level (provided after a CALIB_SAFEASK command), indicating the maximum PA Power to program before reaching ohmic saturation."
            }
        ]
    },
    "1224738348": {
        "name": "VCO_CALIB_OUT",
        "address": 1224738348,
        "size": 32,
        "access": "read-only",
        "desc": "VCO_CALIB_OUT register",
        "fields": [
            {
                "name": "VCO_CALFREQ_OUT",
                "bitOffset": 0,
                "bitWidth": 7,
                "desc": "VCO frequency calibration value currently output by the VCO calibration block (and applied on the VCO when ON)\n"
            },
            {
                "name": "VCO_CALAMP_OUT",
                "bitOffset": 8,
                "bitWidth": 14,
                "desc": "VCO amplitude calibration value currently output by the VCO calibration block (and applied on the VCO when ON)\n"
            }
        ]
    },
    "1224738352": {
        "name": "SEQ_INFO",
        "address": 1224738352,
        "size": 32,
        "access": "read-only",
        "desc": "SEQ_INFO register",
        "fields": [
            {
                "name": "SEQ_FSM_STATE",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "Current state of the Sequencer\n"
            }
        ]
    },
    "1224738356": {
        "name": "SEQ_EVENT_STATUS",
        "address": 1224738356,
        "size": 32,
        "access": "read-only",
        "desc": "SEQ_EVENT_STATUS register",
        "fields": [
            {
                "name": "SEQ_EVENT_STATUS",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Current value of the seq_event_status used by the Sequencer for next action mask comparison."
            }
        ]
    },
    "1224737792": {
        "name": "PCKT_CONFIG",
        "address": 1224737792,
        "size": 32,
        "access": "read-write",
        "desc": "PCKT_CONFIG register",
        "fields": [
            {
                "name": "CRC_MODE",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "CRC type (0, 8, 16, 16 802."
            },
            {
                "name": "SECONDARY_SYNC_SEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "In TX mode: this bit selects which synchro word is sent on the frame between SYNC and SEC_SYNC\n"
            },
            {
                "name": "SYNC_LEN",
                "bitOffset": 4,
                "bitWidth": 5,
                "desc": "Length of the SYNC (and secondary) SYNC word in 1-bit granularity\n"
            },
            {
                "name": "SYNC_PRESENT",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "Indicate if a SYNC word is present on the frame or not (null length)\n"
            },
            {
                "name": "LEN_WIDTH",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Indicates if the LENGTH field is defined on 1 byte or 2 bytes\n"
            },
            {
                "name": "FIX_VAR_LEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Select the length mode\n"
            },
            {
                "name": "PREAMBLE_LENGTH",
                "bitOffset": 12,
                "bitWidth": 10,
                "desc": "Length of the PREAMBLE in pairs of bits (0 to 2046)"
            },
            {
                "name": "PREAMBLE_SEQ",
                "bitOffset": 22,
                "bitWidth": 2,
                "desc": "Select the PREAMBLE pattern to be applied\n"
            },
            {
                "name": "POSTAMBLE_LENGTH",
                "bitOffset": 24,
                "bitWidth": 6,
                "desc": "Length of the POSTAMBLE in pair of bits (0 to 126 bits)"
            },
            {
                "name": "POSTAMBLE_SEQ",
                "bitOffset": 30,
                "bitWidth": 2,
                "desc": "Packet postamble control: postamble bit sequence selection\n"
            }
        ]
    },
    "1224737796": {
        "name": "SYNC",
        "address": 1224737796,
        "size": 32,
        "access": "read-write",
        "desc": "SYNC register",
        "fields": [
            {
                "name": "SYNC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Synchro word."
            }
        ]
    },
    "1224737800": {
        "name": "SEC_SYNC",
        "address": 1224737800,
        "size": 32,
        "access": "read-write",
        "desc": "SEC_SYNC register",
        "fields": [
            {
                "name": "SEC_SYNC",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "Secondary Synchro word."
            }
        ]
    },
    "1224737804": {
        "name": "CRC_INIT",
        "address": 1224737804,
        "size": 32,
        "access": "read-write",
        "desc": "CRC_INIT register",
        "fields": [
            {
                "name": "CRC_INIT_VAL",
                "bitOffset": 0,
                "bitWidth": 32,
                "desc": "CRC intialization value"
            }
        ]
    },
    "1224737808": {
        "name": "PCKT_CTRL",
        "address": 1224737808,
        "size": 32,
        "access": "read-write",
        "desc": "PCKT_CTRL register",
        "fields": [
            {
                "name": "PCKT_FORMAT",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Packet format\n"
            },
            {
                "name": "BYTE_SWAP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "Invert MSB-LSB transmission order (bitendianess)\n"
            },
            {
                "name": "FOUR_FSK_SYM_SWAP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "Invert bit to symbol mapping for 4-(G)FSK\n"
            },
            {
                "name": "RX_MODE",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "RX mode\n"
            },
            {
                "name": "TX_MODE",
                "bitOffset": 7,
                "bitWidth": 2,
                "desc": "TX mode\n"
            },
            {
                "name": "WHIT_BF_FEC",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "Whitening before FEC feature\n"
            },
            {
                "name": "WHIT_EN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "Whitening enable\n"
            },
            {
                "name": "WHIT_INIT",
                "bitOffset": 12,
                "bitWidth": 9,
                "desc": "Whitening initialization value."
            },
            {
                "name": "CODING_SEL",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "Coding / decoding selection\n"
            },
            {
                "name": "MANCHESTER_TYPE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "Select the Manchester encoding polarity\n"
            },
            {
                "name": "INT_EN_4G",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "This field is used as Interleaving enable for 802."
            },
            {
                "name": "FEC_TYPE_4G",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "FEC type for 802."
            },
            {
                "name": "FCS_TYPE_4G",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "FCS type value in header field for 802."
            },
            {
                "name": "MOD_INTERP_EN",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Enable frequency interpolator (for 2-GFSK and 4-GFSK)\n"
            },
            {
                "name": "PN_SEL",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Select the Pseudo Random Binary Sequence (PRBS) polynomial to apply when the selected transmission mode is PN mode (TX_MODE = '11')\n"
            },
            {
                "name": "FORCE_2FSK_SYNC_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Force SYNC word to be formatted as a 2-(G)FSK bit steam instead of 4-(G)FSK\n"
            }
        ]
    },
    "1224737812": {
        "name": "DATABUFFER0_PTR",
        "address": 1224737812,
        "size": 32,
        "access": "read-write",
        "desc": "DATABUFFER0_PTR register",
        "fields": [
            {
                "name": "DATABUFFER0_PTR",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Start address to be used by the Data Buffer0\n"
            }
        ]
    },
    "1224737816": {
        "name": "DATABUFFER1_PTR",
        "address": 1224737816,
        "size": 32,
        "access": "read-write",
        "desc": "DATABUFFER1_PTR register",
        "fields": [
            {
                "name": "DATABUFFER1_PTR",
                "bitOffset": 2,
                "bitWidth": 30,
                "desc": "Start address to be used by the Data Buffer1\n"
            }
        ]
    },
    "1224737820": {
        "name": "DATABUFFER_SIZE",
        "address": 1224737820,
        "size": 32,
        "access": "read-write",
        "desc": "DATABUFFER_SIZE register",
        "fields": [
            {
                "name": "DATABUFFER_SIZE",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "Size of the Data Buffers (Data Buffer0 and Data Buffer1) expressed in byte unit."
            }
        ]
    },
    "1224737824": {
        "name": "PA_LEVEL_3_0",
        "address": 1224737824,
        "size": 32,
        "access": "read-write",
        "desc": "PA_LEVEL_3_0 register",
        "fields": [
            {
                "name": "PA_LEVEL0",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Output power level for first step\n"
            },
            {
                "name": "PA_LEVEL1",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Output power level for second step\n"
            },
            {
                "name": "PA_LEVEL2",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Output power level for third step\n"
            },
            {
                "name": "PA_LEVEL3",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Output power level for fourth step\n"
            }
        ]
    },
    "1224737828": {
        "name": "PA_LEVEL_7_4",
        "address": 1224737828,
        "size": 32,
        "access": "read-write",
        "desc": "PA_LEVEL_7_4 register",
        "fields": [
            {
                "name": "PA_LEVEL4",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "Output power level for fifth step\n"
            },
            {
                "name": "PA_LEVEL5",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "Output power level for sixth step\n"
            },
            {
                "name": "PA_LEVEL6",
                "bitOffset": 16,
                "bitWidth": 8,
                "desc": "Output power level for seventh step\n"
            },
            {
                "name": "PA_LEVEL7",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "Output power level for eighth step\n"
            }
        ]
    },
    "1224737832": {
        "name": "PA_CONFIG",
        "address": 1224737832,
        "size": 32,
        "access": "read-write",
        "desc": "PA_CONFIG register",
        "fields": [
            {
                "name": "PA_RAMP_STEP_WIDTH",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "Step width (unit: 1/8 of bit period)."
            },
            {
                "name": "PA_LEVEL_MAX_INDEX",
                "bitOffset": 2,
                "bitWidth": 3,
                "desc": "Final level for power ramping (i."
            },
            {
                "name": "PA_INTERP_EN",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "Enable power level interpolator."
            },
            {
                "name": "ASK_OOK_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "Enable the generation of the internal TXDATA signal provided to the FIR."
            },
            {
                "name": "PA_DRV_MODE",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "Select the PA topology\n"
            },
            {
                "name": "PA_MODE",
                "bitOffset": 10,
                "bitWidth": 2,
                "desc": "Configure the Power Amplifier (PA) mode\n"
            },
            {
                "name": "LIN_NLOG",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "Enable/disable the linear-to- log conversion of the PA code output from Safe-ASK calibrator\n"
            },
            {
                "name": "PA_RAMP_ENABLE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "Enable the power ramping\n"
            }
        ]
    },
    "1224737836": {
        "name": "IF_CTRL",
        "address": 1224737836,
        "size": 32,
        "access": "read-write",
        "desc": "IF_CTRL register",
        "fields": [
            {
                "name": "IF_OFFSET_DIG",
                "bitOffset": 0,
                "bitWidth": 13,
                "desc": "Intermediate frequency setting for the digital shift-to-baseband circuits (default: 300 kHz)\n"
            },
            {
                "name": "IF_OFFSET_ANA",
                "bitOffset": 16,
                "bitWidth": 13,
                "desc": "Intermediate frequency setting for the synthesizer configuration (default: 300 kHz)."
            },
            {
                "name": "IF_MODE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Select the cutoff frequency of the AAF for the analog RFSUBG IP\n"
            }
        ]
    },
    "1224737840": {
        "name": "AS_QI_CTRL",
        "address": 1224737840,
        "size": 32,
        "access": "read-write",
        "desc": "AS_QI_CTRL register",
        "fields": [
            {
                "name": "RSSI_THR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "Signal detect threshold in 1 dB resolution."
            },
            {
                "name": "PQI_THR",
                "bitOffset": 9,
                "bitWidth": 4,
                "desc": "PQI threshold (if 0 then )."
            },
            {
                "name": "CS_MODE",
                "bitOffset": 13,
                "bitWidth": 2,
                "desc": "Carrier Sense mode selection\n"
            },
            {
                "name": "SQI_EN",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SQI enable\n"
            },
            {
                "name": "SQI_THR",
                "bitOffset": 16,
                "bitWidth": 3,
                "desc": "SQI threshold defining the precision requested to detect the SYNC word."
            },
            {
                "name": "AS_EQU_CTRL",
                "bitOffset": 26,
                "bitWidth": 2,
                "desc": "ISI cancellation equalizer\n"
            },
            {
                "name": "AS_MEAS_TIME",
                "bitOffset": 28,
                "bitWidth": 3,
                "desc": "Select the RSSI measurement duration during Antenna switching procedure"
            },
            {
                "name": "AS_CS_BLANKING",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Blank received data if signal is below the CS threshold\n"
            }
        ]
    },
    "1224737844": {
        "name": "IQC_CONFIG",
        "address": 1224737844,
        "size": 32,
        "access": "read-write",
        "desc": "IQC_CONFIG register",
        "fields": [
            {
                "name": "IQC_CORRECT_IN",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "Correction value Input for the IQ compensation engine (to be used as starting point or when the engine is disabled)."
            },
            {
                "name": "LOAD_IQC_INIT",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "Action bit to load the IQC_CORRECT_IN[23:0] bit field in the recirculation register when this bit is written to 1."
            },
            {
                "name": "REUSE_CORRECTION",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "Reuse last correction value"
            },
            {
                "name": "IQC_ENABLE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "Enable IQC"
            }
        ]
    },
    "1224737848": {
        "name": "DSSS_CTRL",
        "address": 1224737848,
        "size": 32,
        "access": "read-write",
        "desc": "DSSS_CTRL register",
        "fields": [
            {
                "name": "ACQ_WINDOW",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "DSSS acquisition window"
            },
            {
                "name": "SPREADING_EXP",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "DSSS spreading exponent"
            },
            {
                "name": "DSSS_EN",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DSSS mode enable"
            },
            {
                "name": "ACQ_HITS",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "DSSS acquisition hits"
            },
            {
                "name": "ACQ_THR",
                "bitOffset": 10,
                "bitWidth": 6,
                "desc": "DSSS acquisition threshold"
            }
        ]
    },
    "1073762304": {
        "name": "CR1",
        "address": 1073762304,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEN: Counter enable\n\n0: Counter disabled\n\n1: Counter enabled\n\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\n\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDIS: Update disable\n\nThis bit is set and cleared by software to enable/disable UEV event generation.\n\n0: UEV enabled. The Update (UEV) event is generated by one of the following events:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\nBuffered registers are then loaded with their preload values.\n\n1: UEV disabled. The Update event is not generated, shadow registers keep their value\n\n(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is\n\nset or if a hardware reset is received from the slave mode controller."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "URS: Update request source\n\nThis bit is set and cleared by software to select the UEV event sources.\n\n0: Any of the following events generate an update interrupt or DMA request if enabled.\n\nThese events can be:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\n1: Only counter overflow/underflow generates an update interrupt or DMA request if\n\nenabled."
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OPM: One pulse mode\n\n0: Counter is not stopped at update event.\n\n1: Counter stops counting at the next update event (clearing the bit CEN)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ARPE: Auto-reload preload enable\n\n0: TIMx_ARR register is not buffered\n\n1: TIMx_ARR register is buffered"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CKD[1:0]: Clock division\n\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the\n\ndead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters\n\n(TIx),\n\n00: tDTS=tCK_INT\n\n01: tDTS=2*tCK_INT\n\n10: tDTS=4*tCK_INT\n\n11: Reserved, do not program this value"
            },
            {
                "name": "UIF_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIFREMAP: UIF status bit remapping\n\n0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.\n\n1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."
            }
        ]
    },
    "1073762308": {
        "name": "CR2",
        "address": 1073762308,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "CCPC",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CCPC: Capture/compare preloaded control\n\n0: CCxE, CCxNE and OCxM bits are not preloaded\n\n1: CCxE, CCxNE and OCxM bits are preloaded, after having been written, they are updated\n\nonly when COM bit is set.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCUS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CCUS: Capture/compare control update selection\n\n0: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit only.\n\n1: When capture/compare control bits are preloaded (CCPC=1), they are updated by setting\n\nthe COMG bit or when an rising edge occurs on TRGI.\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CCDS: Capture/compare DMA selection\n\n0: CCx DMA request sent when CCx event occurs\n\n1: CCx DMA requests sent when update event occurs"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n\nThese bits allow to select the information to be sent in master mode to slave timers for\n\nsynchronization (TRGO). The combination is as follows:\n\n000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the\n\nreset is generated by the trigger input (slave mode controller configured in reset mode) then\n\nthe signal on TRGO is delayed compared to the actual reset.\n\n001: Enable - the Counter Enable signal CNT_EN is used as trigger output (TRGO). It is\n\nuseful to start several timers at the same time or to control a window in which a slave timer is\n\nenable. The Counter Enable signal is generated by a logic OR between CEN control bit and\n\nthe trigger input when configured in gated mode. When the Counter Enable signal is\n\ncontrolled by the trigger input, there is a delay on TRGO, except if the master/slave mode is\n\nselected (see the MSM bit description in TIMx_SMCR register).\n\n010: Update - The update event is selected as trigger output (TRGO). For instance a master\n\ntimer can then be used as a prescaler for a slave timer.\n\n011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be\n\nset (even if it was already high), as soon as a capture or a compare match occurred.\n\n(TRGO).\n\n100: Compare - OC1REF signal is used as trigger output (TRGO)."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1S: TI1 selection\n\n0: The TIMx_CH1 pin is connected to TI1 input\n\n1: Reserved"
            },
            {
                "name": "OIS1",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "OIS1: Output Idle state 1 (OC1 output)\n\n0: OC1=0 (after a dead-time if OC1N is implemented) when MOE=0\n\n1: OC1=1 (after a dead-time if OC1N is implemented) when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            },
            {
                "name": "OIS1N",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "OIS1N: Output Idle state 1 (OC1N output)\n\n0: OC1N=0 after a dead-time when MOE=0\n\n1: OC1N=1 after a dead-time when MOE=0\n\nNote: This bit can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BKR register)."
            }
        ]
    },
    "1073762312": {
        "name": "SMCR",
        "address": 1073762312,
        "size": 32,
        "access": "read-write",
        "desc": "SMCR register",
        "fields": [
            {
                "name": "SMS_2_0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS[3:0]: Slave mode selection\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to\nthe polarity selected on the external input (see Input Control register and Control Register\ndescription."
            },
            {
                "name": "TS_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[4:0]: Trigger selection\n\nThis bitfield selects the trigger input to be used to synchronize the counter.\n\n00000: Internal Trigger 0 (ITR0)\n\n00001: Internal Trigger 1 (ITR1)\n\n00010: Internal Trigger 2 (ITR2)\n\n00011: Internal Trigger 3 (ITR3)\n\n00100: TI1 Edge Detector (TI1F_ED)\n\n00101: Filtered Timer Input 1 (TI1FP1)\n\nOther codes: Reserved\n\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to\n\navoid wrong edge detections at the transition.\n\nSee Table 79 in IUM: TIM16 register map and reset values on page 469 for more details on ITRx\n\nmeaning for each Timer."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MSM: Master/slave mode\n\n0: No action\n\n1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect\n\nsynchronization between the current timer and its slaves (through TRGO). It is useful if we\n\nwant to synchronize several timers on a single external event."
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3:0]: Slave mode selection. See SMS_LSB description"
            },
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "TS[4:0]: Trigger selection. See TS_LSB description"
            }
        ]
    },
    "1073762316": {
        "name": "DIER",
        "address": 1073762316,
        "size": 32,
        "access": "read-write",
        "desc": "DIER register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIE: Update interrupt enable\n\n0: Update interrupt disabled\n\n1: Update interrupt enabled"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IE: Capture/Compare 1 interrupt enable\n\n0: CC1 interrupt disabled.\n\n1: CC1 interrupt enabled"
            },
            {
                "name": "COMIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIE: COM interrupt enable\n\n0: COM interrupt disabled\n\n1: COM interrupt enabled"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIE: Trigger interrupt enable\n\n0: Trigger interrupt disabled\n\n1: Trigger interrupt enabled"
            },
            {
                "name": "BIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIE: Break interrupt enable\n\n0: Break interrupt disabled\n\n1: Break interrupt enabled"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UDE: Update DMA request enable\n\n0: Update DMA request disabled\n\n1: Update DMA request enabled"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1DE: Capture/Compare 1 DMA request enable\n\n0: CC1 DMA request disabled\n\n1: CC1 DMA request enabled"
            },
            {
                "name": "CCUDE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CCUDE: CC-Update DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: CC-Update DMA request disabled.\n\n1: CC-Update DMA request enabled."
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TDE: Trigger DMA request enable\n\n0: Trigger DMA request disabled\n\n1: Trigger DMA request enabled"
            },
            {
                "name": "BDE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "BDE: Break DMA request Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: Break DMA request disabled.\n\n1: Break DMA request enabled."
            }
        ]
    },
    "1073762320": {
        "name": "SR",
        "address": 1073762320,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIF: Update interrupt flag\n\nThis bit is set by hardware on an update event. It is cleared by software.\n\n0: No update occurred.\n\n1: Update interrupt pending. This bit is set by hardware when the registers are updated:\n\nAt overflow regarding the repetition counter value (update if repetition counter = 0)\n\nand if the UDIS=0 in the TIMx_CR1 register.\n\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if\n\nURS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IF: Capture/Compare 1 interrupt flag\n\nIf channel CC1 is configured as output:\n\nThis flag is set by hardware when the counter matches the compare value. It is cleared by\n\nsoftware.\n\n0: No match.\n\n1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.\n\nWhen the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF\n\nbit goes high on the counter overflow\n\nIf channel CC1 is configured as input:\n\nThis bit is set by hardware on a capture. It is cleared by software or by reading the\n\nTIMx_CCR1 register.\n\n0: No input capture occurred\n\n1: The counter value has been captured in TIMx_CCR1 register (An edge has been\n\ndetected on IC1 which matches the selected polarity)"
            },
            {
                "name": "COMIF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMIF: COM interrupt flag\n\nThis flag is set by hardware on a COM event (once the capture compare control bits CCxE,\n\nCCxNE, OCxMhave been updated). It is cleared by software.\n\n0: No COM event occurred\n\n1: COM interrupt pending"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIF: Trigger interrupt flag\n\nThis flag is set by hardware on trigger event (active edge detected on TRGI input when the\n\nslave mode controller is enabled in all modes but gated mode, both edges in case gated\n\nmode is selected). It is cleared by software.\n\n0: No trigger event occurred\n\n1: Trigger interrupt pending"
            },
            {
                "name": "BIF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BIF: Break interrupt flag\n\nThis flag is set by hardware as soon as the break input goes active. It can be cleared by\n\nsoftware if the break input is not active.\n\n0: No break event occurred\n\n1: An active level has been detected on the break input"
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1OF: Capture_Compare 1 overcapture flag\n\nThis flag is set by hardware only when the corresponding channel is configured in input\n\ncapture mode. It is cleared by software by writing it to '0'.\n\n0: No overcapture has been detected\n\n1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was\n\nalready set"
            }
        ]
    },
    "1073762324": {
        "name": "EGR",
        "address": 1073762324,
        "size": 32,
        "access": "read-write",
        "desc": "EGR register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UG: Update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action.\n\n1: Reinitialize the counter and generates an update of the registers. Note that the prescaler\n\ncounter is cleared too (anyway the prescaler ratio is not affected)."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1G: Capture/Compare 1 generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A capture/compare event is generated on channel 1:\n\nIf channel CC1 is configured as output:\n\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\n\nIf channel CC1 is configured as input:\n\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set,\n\nthe corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the\n\nCC1IF flag was already high."
            },
            {
                "name": "COMG",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "COMG: Capture/Compare control update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action\n\n1: When the CCPC bit is set, it is possible to update the CCxE, CCxNE and OCxM bits\n\nNote: This bit acts only on channels that have a complementary output."
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TG: Trigger generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action\n\n1: The TIF flag is set in TIMx_SR register. Related interrupt or DMA transfer can occur if\n\nenabled"
            },
            {
                "name": "BG",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "BG: Break generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A break event is generated. MOE bit is cleared and BIF flag is set. Related interrupt or\n\nDMA transfer can occur if enabled."
            }
        ]
    },
    "1073762328": {
        "name": "CCMR1",
        "address": 1073762328,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR1 register",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S: Capture/Compare 1 Selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC1 channel is configured as output\n\n01: CC1 channel is configured as input, IC1 is mapped on TI1\n\n1x: Reserved\n\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE: Output Compare 1 fast enable\n\nThis bit is used to accelerate the effect of an event on the trigger in input on the CC output.\n\n0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is\n\nON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is\n\n5 clock cycles.\n\n1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC\n\nis set to the compare level independently of the result of the comparison. Delay to sample\n\nthe trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if\n\nthe channel is configured in PWM1 or PWM2 mode."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE: Output Compare 1 preload enable\n\n0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the\n\nnew value is taken in account immediately..\n\n1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload\n\nregister. TIMx_CCR1 preload value is loaded in the active register at each update event.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: The PWM mode can be used without validating the preload register only in one\n\npulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M[2:0]: Output Compare 1 mode (bits 2 to 0)\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and\nOC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends\non CC1P and CC1NP bits."
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE: Output Compare 1 Clear Enable.\n\nNot used in Blue51. Not available in IUM\n\n0: OC1REF is not affected by the ocref_clr_int signal.\n\n1: OC1REF is cleared as soon as a high level is detected on the ocref_clr_int signal."
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC1M[3]: Output Compare 1 mode (bit 3)"
            }
        ]
    },
    "1073762336": {
        "name": "CCER",
        "address": 1073762336,
        "size": 32,
        "access": "read-write",
        "desc": "CCER register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CC1E: Capture/Compare 1 output enable\n\nCC1 channel configured as output:\n\n0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1NE bits.\n\n1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1NE bits.\n\nCC1 channel configured as input:\n\nThis bit determines if a capture of the counter value can actually be done into the input\n\ncapture/compare register 1 (TIMx_CCR1) or not.\n\n0: Capture disabled\n\n1: Capture enabled"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1P: Capture/Compare 1 output polarity\n\nCC1 channel configured as output:\n\n0: OC1 active high\n\n1: OC1 active low\n\nCC1 channel configured as input:\n\nThe CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations..\n\n00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or\n\ntrigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\n\noperation in gated mode).\n\n01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\n\noperations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in\n\ngated mode.\n\n10: Reserved, do not use this configuration.\n\n(capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted\n\n(trigger operation in gated mode).\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1P active bit takes the new value from the\n\npreloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC1NE: Capture/Compare 1 complementary output enable\n\n0: Off - OC1N is not active. OC1N level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1E bits.\n\n1: On - OC1N signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1E bits."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC1NP: Capture/Compare 1 complementary output polarity\n\nCC1 channel configured as output:\n\n0: OC1N active high\n\n1: OC1N active low\n\nCC1 channel configured as input:\n\nThis bit is used in conjunction with CC1P to define the polarity of TI1FP1. Refer\n\nto the description of CC1P.\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register) and CC1S='00' (the channel is configured in output).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1NP active bit takes the new value from the\n\npreloaded bit only when a commutation event is generated."
            }
        ]
    },
    "1073762340": {
        "name": "CNT",
        "address": 1073762340,
        "size": 32,
        "access": "read-write",
        "desc": "CNT register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CNT[15:0]: Counter value"
            },
            {
                "name": "UIF_CPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIFCPY: UIF Copy\n\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in\n\nTIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073762344": {
        "name": "PSC",
        "address": 1073762344,
        "size": 32,
        "access": "read-write",
        "desc": "PSC register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PSC[15:0]: Prescaler value\n\nThe counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).\n\nPSC contains the value to be loaded in the active prescaler register at each update event\n\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger\n\ncontroller when configured in 'reset mode')."
            }
        ]
    },
    "1073762348": {
        "name": "ARR",
        "address": 1073762348,
        "size": 32,
        "access": "read-write",
        "desc": "ARR register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ARR[15:0]: Prescaler value\n\nARR is the value to be loaded in the actual auto-reload register.\n\nRefer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update\n\nand behavior.\n\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073762352": {
        "name": "RCR",
        "address": 1073762352,
        "size": 32,
        "access": "read-write",
        "desc": "RCR register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "REP[7:0]: Repetition counter value\n\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic\n\ntransfers from preload to active registers) when preload registers are enable, as well as the\n\nupdate interrupt generation rate, if this interrupt is enable.\n\nEach time the REP_CNT related downcounter reaches zero, an update event is generated\n\nand it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the\n\nrepetition update event U_RC, any write to the TIMx_RCR register is not taken in account until\n\nthe next repetition update event.\n\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned\n\nmode."
            }
        ]
    },
    "1073762356": {
        "name": "CCR1",
        "address": 1073762356,
        "size": 32,
        "access": "read-write",
        "desc": "CCR1 register",
        "fields": [
            {
                "name": "CCR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR1[15:0]: Capture/Compare 1 value\n\nIf channel CC1 is configured as output:\n\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit\n\nOC1PE). Else the preload value is copied in the active capture/compare 1 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC1 output.\n\nIf channel CC1 is configured as input:\n\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073762372": {
        "name": "BDTR",
        "address": 1073762372,
        "size": 32,
        "access": "read-write",
        "desc": "BDTR register",
        "fields": [
            {
                "name": "DTG",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "DTG[7:0]: Dead-time generator setup\n\nThis bit-field defines the duration of the dead-time inserted between the complementary\n\noutputs. DT correspond to this duration.\n\nDTG[7:5]=0xx => DT=DTG[7:0]x tdtg with tdtg=tDTS\n\nDTG[7:5]=10x => DT=(64+DTG[5:0])xtdtg with Tdtg=2xtDTS\n\nDTG[7:5]=110 => DT=(32+DTG[4:0])xtdtg with Tdtg=8xtDTS\n\nDTG[7:5]=111 => DT=(32+DTG[4:0])xtdtg with Tdtg=16xtDTS\n\nExample if TDTS=125ns (8MHz), dead-time possible values are:\n\n0 to 15875 ns by 125 ns steps,\n\n16 us to 31750 ns by 250 ns steps,\n\n32 us to 63 us by 1 us steps,\n\n64 us to 126 us by 2 us steps\n\nNote: This bit-field can not be modified as long as LOCK level 1, 2 or 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register)."
            },
            {
                "name": "LOCK",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "LOCK[1:0]: Lock configuration\n\nThese bits offer a write protection against software errors.\n\n00: LOCK OFF - No bit is write protected\n\n01: LOCK Level 1 = DTG bits in TIMx_BDTR register, OISx and OISxN bits in TIMx_CR2\n\nregister, BKE/BKP/AOE/BKBID/BKDSRM bits in TIMx_BDTR register and all used bits in\n\nTIMx_AF1 register can no longer be written.\n\n10: LOCK Level 2 = LOCK Level 1 + CC Polarity bits (CCxP/CCxNP bits in TIMx_CCER\n\nregister, as long as the related channel is configured in output through the CCxS bits) as well\n\nas OSSR and OSSI bits can no longer be written.\n\n11: LOCK Level 3 = LOCK Level 2 + CC Control bits (OCxM and OCxPE bits in\n\nTIMx_CCMRx registers, as long as the related channel is configured in output through the\n\nCCxS bits) can no longer be written.\n\nNote: The LOCK bits can be written only once after the reset. Once the TIMx_BDTR register\n\nhas been written, their content is frozen until the next reset."
            },
            {
                "name": "OSSI",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OSSI: Off-state selection for Idle mode\n\nThis bit is used when MOE=0 on channels configured as outputs.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (OC/OCN enable output signal=0)\n\n1: When inactive, OC/OCN outputs are forced first with their idle level as soon as CCxE=1 or\n\nCCxNE=1. OC/OCN enable output signal=1)\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "OSSR",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OSSR: Off-state selection for Run mode\n\nThis bit is used when MOE=1 on channels that have a complementary output which are\n\nconfigured as outputs. OSSR is not implemented if no complementary output is implemented\n\nin the timer.\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER)).\n\n0: When inactive, OC/OCN outputs are disabled (the timer releases the output control which\n\nis taken over by the AFIO logic, which forces a Hi-Z state)\n\n1: When inactive, OC/OCN outputs are enabled with their inactive level as soon as CCxE=1\n\nor CCxNE=1 (the output is still controlled by the timer).\n\nNote: This bit can not be modified as soon as the LOCK level 2 has been programmed (LOCK\n\nbits in TIMx_BDTR register)."
            },
            {
                "name": "BKE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "BKE: Break enable\n\n1; Break inputs (BRK) enabled\n\nNote: 1. This bit cannot be modified when LOCK level 1 has been programmed (LOCK bits in\n\nTIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKP",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "BKP: Break polarity\n\n0: Break input BRK is active low.\n\n1: Break input BRK is active high\n\nNote: 1. This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\nNote: 2. Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "AOE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "AOE: Automatic output enable\n\nnot be active)\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register)."
            },
            {
                "name": "MOE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "MOE: Main output enable\n\nThis bit is cleared asynchronously by hardware as soon as the break input is active. It is set\n\nby software or automatically depending on the AOE bit. It is acting only on the channels\n\nwhich are configured in output.\n\n0: OC and OCN outputs are disabled or forced to idle state depending on the OSSI bit.\n\n1: OC and OCN outputs are enabled if their respective enable bits are set (CCxE, CCxNE in\n\nTIMx_CCER register)\n\nSee OC/OCN enable description for more details (Section 22.4.8: TIM16 capture/compare\n\nenable register (TIMx_CCER))."
            },
            {
                "name": "BKDSRM",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "BKDSRM: Break Disarm\n\n0: Break input BRK is armed\n\n1: Break input BRK is disarmed\n\nThis bit is cleared by hardware when no break source is active.\n\nThe BKDSRM bit must be set by software to release the bidirectional output control (opendrain\n\noutput in Hi-Z state) and then be polled it until it is reset by hardware, indicating that the\n\nfault condition has disappeared.\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            },
            {
                "name": "BKBID",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "BKBID: Break Bidirectional\n\n0: Break input BRK in input mode\n\n1: Break input BRK in bidirectional mode\n\nIn the bidirectional mode (BKBID bit set to 1), the break input is configured both in input\n\nmode and in open drain output mode. Any active break event asserts a low logic level on the\n\nBreak input to indicate an internal break event to external devices.\n\nNote: This bit cannot be modified as long as LOCK level 1 has been programmed (LOCK bits\n\nin TIMx_BDTR register).\n\nNote: Any write operation to this bit takes a delay of 1 APB clock cycle to become effective."
            }
        ]
    },
    "1073762376": {
        "name": "DCR",
        "address": 1073762376,
        "size": 32,
        "access": "read-write",
        "desc": "DCR register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DBA[4:0]: DMA base address\n\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are\n\ndone through the TIMx_DMAR address). DBA is defined as an offset starting from the\n\naddress of the TIMx_CR1 register.\n\nExample:\n\n00000: TIMx_CR1,\n\n00001: TIMx_CR2,\n\n00010: Reserved,\n\n...\n\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In\n\nthis case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DBL[4:0]: DMA burst length\n\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when\n\na read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers.\n\nTransfers can be in half-words or in bytes (see example below).\n\n00000: 1 transfer,\n\n00001: 2 transfers,\n\n00010: 3 transfers,\n\n...\n\n10001: 18 transfers."
            }
        ]
    },
    "1073762380": {
        "name": "DMAR",
        "address": 1073762380,
        "size": 32,
        "access": "read-write",
        "desc": "DMAR register",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMAB[15:0]: DMA register for burst accesses\n\nA read or write operation to the DMAR register accesses the register located at the address\n\n(TIMx_CR1 address) + (DBA + DMA index) x 4\n\nwhere TIMx_CR1 address is the address of the control register 1, DBA is the DMA base\n\naddress configured in TIMx_DCR register, DMA index is automatically controlled by the\n\nDMA transfer, and ranges from 0 to DBL (DBL configured in TIMx_DCR)."
            }
        ]
    },
    "1073762384": {
        "name": "OR1",
        "address": 1073762384,
        "size": 32,
        "access": "read-write",
        "desc": "OR1 register",
        "fields": [
            {
                "name": "OR1_0",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "Not used in Blue51. Not available in IUM"
            },
            {
                "name": "TI1_RMP",
                "bitOffset": 1,
                "bitWidth": 2,
                "desc": "TI1_RMP[1:0]: Timer 16 input 1 connection\n\nThis bit is set and cleared by software.\n\n00: TIM16 TI1 is connected to GPIO\n\n01: TIM16 TI1 is connected to LCO\n\n10: TIM16 TI1 is connected to COMP_OUT\n\n11: TIM16 TI1 is connected to MCO"
            }
        ]
    },
    "1073762400": {
        "name": "AF1",
        "address": 1073762400,
        "size": 32,
        "access": "read-write",
        "desc": "AF1 register",
        "fields": [
            {
                "name": "BKINE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "BKINE: BRK BKIN enable.\n\nThis bit enables the BKIN alternate function input for the timer's BRK input. BKIN input is\n\nORed with the other enabled BRK sources.\n\n0: BKIN input disabled.\n\n1: BKIN input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1E",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "BKCMP1E: BRK COMP1 enable.\n\nThis bit enables the COMP1 for the timer's BRK input. COMP1 output is ORed with the other\n\nenabled BRK sources.\n\n0: COMP1 input disabled.\n\n1: COMP1 input enabled.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKINP",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "BKINP: BRK BKIN input polarity.\n\nThis bit selects the BKIN alternate function input sensitivity. It must be programmed together\n\nwith the BKP polarity bit.\n\n0: BKIN input is active low.\n\n1: BKIN input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "BKCMP1P",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "BKCMP1P: BRK COMP1 input polarity.\n\nThis bit selects the COMP1 input sensitivity. It must be programmed together with the BKP\n\npolarity bit.\n\n0: COMP1 input is active low.\n\n1: COMP1 input is active high.\n\nNote: This bit can not be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            }
        ]
    },
    "1073762408": {
        "name": "TISEL",
        "address": 1073762408,
        "size": 32,
        "access": "read-write",
        "desc": "TISEL register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1SEL[3:0]: selects TI1[0] to TI1[15] input\n\n0000: TIMx_CH1 input\n\nOthers: Reserved"
            }
        ]
    },
    "1073750016": {
        "name": "CR1",
        "address": 1073750016,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "CEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CEN: Counter enable\n\n0: Counter disabled\n\n1: Counter enabled\n\nNote: External clock and gated mode can work only if the CEN bit has been previously set by\n\nsoftware. However trigger mode can set the CEN bit automatically by hardware."
            },
            {
                "name": "UDIS",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "UDIS: Update disable\n\nThis bit is set and cleared by software to enable/disable UEV event generation.\n\n0: UEV enabled. The Update (UEV) event is generated by one of the following events:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\nBuffered registers are then loaded with their preload values.\n\n1: UEV disabled. The Update event is not generated, shadow registers keep their value\n\n(ARR, PSC, CCRx). However the counter and the prescaler are reinitialized if the UG bit is\n\nset or if a hardware reset is received from the slave mode controller."
            },
            {
                "name": "URS",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "URS: Update request source\n\nThis bit is set and cleared by software to select the UEV event sources.\n\n0: Any of the following events generate an update interrupt or DMA request if enabled.\n\nThese events can be:\n\n- Counter overflow/underflow\n\n- Setting the UG bit\n\n- Update generation through the slave mode controller\n\n1: Only counter overflow/underflow generates an update interrupt or DMA request if\n\nenabled."
            },
            {
                "name": "OPM",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OPM: One pulse mode\n\n0: Counter is not stopped at update event.\n\n1: Counter stops counting at the next update event (clearing the bit CEN)"
            },
            {
                "name": "DIR",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "DIR: Direction\n\n0: Counter used as upcounter\n\n1: Counter used as downcounter\n\nNote: This bit is read only when the timer is configured in Center-aligned mode or Encoder\n\nmode."
            },
            {
                "name": "CMS",
                "bitOffset": 5,
                "bitWidth": 2,
                "desc": "CMS[1:0]: Center-aligned mode selection\n\n00: Edge-aligned mode. The counter counts up or down depending on the direction bit\n\n(DIR).\n\n01: Center-aligned mode 1. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nonly when the counter is counting down.\n\n10: Center-aligned mode 2. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nonly when the counter is counting up.\n\n11: Center-aligned mode 3. The counter counts up and down alternatively. Output compare\n\ninterrupt flags of channels configured in output (CCxS=00 in TIMx_CCMRx register) are set\n\nboth when the counter is counting up or down.\n\nNote: It is not allowed to switch from edge-aligned mode to center-aligned mode as long as\n\nthe counter is enabled (CEN=1)"
            },
            {
                "name": "ARPE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "ARPE: Auto-reload preload enable\n\n0: TIMx_ARR register is not buffered\n\n1: TIMx_ARR register is buffered"
            },
            {
                "name": "CKD",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CKD[1:0]: Clock division\n\nThis bit-field indicates the division ratio between the timer clock (CK_INT) frequency and the\n\ndead-time and sampling clock (tDTS)used by the dead-time generators and the digital filters\n\n(TIx),\n\n00: tDTS=tCK_INT\n\n01: tDTS=2*tCK_INT\n\n10: tDTS=4*tCK_INT\n\n11: Reserved, do not program this value"
            },
            {
                "name": "UIF_REMAP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "UIFREMAP: UIF status bit remapping\n\n0: No remapping. UIF status bit is not copied to TIMx_CNT register bit 31.\n\n1: Remapping enabled. UIF status bit is copied to TIMx_CNT register bit 31."
            }
        ]
    },
    "1073750020": {
        "name": "CR2",
        "address": 1073750020,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "CCDS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CCDS: Capture/compare DMA selection\n\n0: CCx DMA request sent when CCx event occurs\n\n1: CCx DMA requests sent when update event occurs"
            },
            {
                "name": "MMS",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "MMS[2:0]: Master mode selection\n\nThese bits allow to select the information to be sent in master mode to slave timers for\n\nsynchronization (TRGO). The combination is as follows:\n\n000: Reset - the UG bit from the TIMx_EGR register is used as trigger output (TRGO). If the\n\nreset is generated by the trigger input (slave mode controller configured in reset mode) then\n\nthe signal on TRGO is delayed compared to the actual reset.\n\n001: Enable - the Counter enable signal, CNT_EN, is used as trigger output (TRGO). It is\n\nuseful to start several timers at the same time or to control a window in which a slave timer is\n\nenabled. The Counter Enable signal is generated by a logic OR between CEN control bit\n\nand the trigger input when configured in gated mode.\n\nWhen the Counter Enable signal is controlled by the trigger input, there is a delay on TRGO,\n\nexcept if the master/slave mode is selected (see the MSM bit description in TIMx_SMCR\n\nregister).\n\n010: Update - The update event is selected as trigger output (TRGO). For instance a master\n\ntimer can then be used as a prescaler for a slave timer.\n\n011: Compare Pulse - The trigger output send a positive pulse when the CC1IF flag is to be\n\nset (even if it was already high), as soon as a capture or a compare match occurred.\n\n(TRGO)\n\n100: Compare - OC1REF signal is used as trigger output (TRGO)\n\n101: Compare - OC2REF signal is used as trigger output (TRGO)\n\n110: Compare - OC3REF signal is used as trigger output (TRGO)\n\n111: Compare - OC4REF signal is used as trigger output (TRGO)\n\nNote: The clock of the slave timer must be enabled prior to receive events from the master\n\ntimer, and must not be changed on-the-fly while triggers are received from the master\n\ntimer."
            },
            {
                "name": "TI1S",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TI1S: TI1 selection\n\n0: The TIMx_CH1 pin is connected to TI1 input.\n\n1: The TIMx_CH1, CH2 and CH3 pins are connected to the TI1 input (XOR combination)"
            }
        ]
    },
    "1073750024": {
        "name": "SMCR",
        "address": 1073750024,
        "size": 32,
        "access": "read-write",
        "desc": "SMCR register",
        "fields": [
            {
                "name": "SMS_2_0",
                "bitOffset": 0,
                "bitWidth": 3,
                "desc": "SMS: Slave mode selection\n\nWhen external signals are selected the active edge of the trigger signal (TRGI) is linked to\n\nthe polarity selected on the external input (see Input Control register and Control Register\n\ndescription.\n\n0000: Slave mode disabled - if CEN = '1' then the prescaler is clocked directly by the internal\n\nclock.\n\n0001: Encoder mode 1 - Counter counts up/down on TI2FP2 edge depending on TI1FP1\n\nlevel.\n\n0010: Encoder mode 2 - Counter counts up/down on TI1FP1 edge depending on TI2FP2\n\nlevel.\n\n0011: Encoder mode 3 - Counter counts up/down on both TI1FP1 and TI2FP2 edges\n\ndepending on the level of the other input.\n\n0100: Reset Mode - Rising edge of the selected trigger input (TRGI) reinitializes the counter\n\nand generates an update of the registers.\n\n0101: Gated Mode - The counter clock is enabled when the trigger input (TRGI) is high. The\n\ncounter stops (but is not reset) as soon as the trigger becomes low. Both start and stop of\n\nthe counter are controlled.\n\n0110: Trigger Mode - The counter starts at a rising edge of the trigger TRGI (but it is not\n\nreset). Only the start of the counter is controlled.\n\n0111: External Clock Mode 1 - Rising edges of the selected trigger (TRGI) clock the counter.\n\n1000: Combined reset + trigger mode - Rising edge of the selected trigger input (TRGI)\n\nreinitializes the counter, generates an update of the registers and starts the counter.\n\nCodes above 1000: Reserved.\n\nNote: The gated mode must not be used if TI1F_ED is selected as the trigger input\n\n(TS='100'). Indeed, TI1F_ED outputs 1 pulse for each transition on TI1F, whereas the\n\ngated mode checks the level of the trigger signal."
            },
            {
                "name": "OCCS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OCCS: OCREF clear selection\n\nThis bit is used to select the OCREF clear source.\n\n0: OCREF_CLR_INT is connected to the OCREF_CLR input (stuck at 0 so no effect)\n\n1: OCREF_CLR_INT is connected to ETRF"
            },
            {
                "name": "TS_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "TS[4:0]: Trigger selection\n\nThis bit-field selects the trigger input to be used to synchronize the counter.\n\n00000: Internal Trigger 0 (ITR0)\n\n00001: Internal Trigger 1 (ITR1)\n\n00010: Internal Trigger 2 (ITR2)\n\n00011: Internal Trigger 3 (ITR3)\n\n00100: TI1 Edge Detector (TI1F_ED)\n\n00101: Filtered Timer Input 1 (TI1FP1)\n\n00110: Filtered Timer Input 2 (TI2FP2)\n\n00111: External Trigger input (ETRF)\n\nOthers: Reserved\n\nSee Table Note:: TIM2 internal trigger connection on page 395 for more details on ITRx\n\nmeaning for each Timer.\n\nNote: These bits must be changed only when they are not used (e.g. when SMS=000) to\n\navoid wrong edge detections at the transition."
            },
            {
                "name": "MSM",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "MSM: Master/Slave mode\n\n0: No action\n\n1: The effect of an event on the trigger input (TRGI) is delayed to allow a perfect\n\nsynchronization between the current timer and its slaves (through TRGO). It is useful if we\n\nwant to synchronize several timers on a single external event."
            },
            {
                "name": "ETF",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "ETF[3:0]: External trigger filter\n\nThis bit-field then defines the frequency used to sample ETRP signal and the length of the\n\ndigital filter applied to ETRP. The digital filter is made of an event counter in which N events\n\nare needed to validate a transition on the output:\n\n0000: No filter, sampling is done at fDTS\n\n0001: fSAMPLING=fCK_INT, N=2\n\n0010: fSAMPLING=fCK_INT, N=4\n\n0011: fSAMPLING=fCK_INT, N=8\n\n0100: fSAMPLING=fDTS/2, N=6\n\n0101: fSAMPLING=fDTS/2, N=8\n\n0110: fSAMPLING=fDTS/4, N=6\n\n0111: fSAMPLING=fDTS/4, N=8\n\n1000: fSAMPLING=fDTS/8, N=6\n\n1001: fSAMPLING=fDTS/8, N=8\n\n1010: fSAMPLING=fDTS/16, N=5\n\n1011: fSAMPLING=fDTS/16, N=6\n\n1100: fSAMPLING=fDTS/16, N=8\n\n1101: fSAMPLING=fDTS/32, N=5\n\n1110: fSAMPLING=fDTS/32, N=6\n\n1111: fSAMPLING=fDTS/32, N=8"
            },
            {
                "name": "ETPS",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "ETPS[1:0]: External trigger prescaler\n\nExternal trigger signal ETRP frequency must be at most 1/4 of TIMxCLK frequency. A\n\nprescaler can be enabled to reduce ETRP frequency. It is useful when inputting fast external\n\nclocks.\n\n00: Prescaler OFF\n\n01: ETRP frequency divided by 2\n\n10: ETRP frequency divided by 4\n\n11: ETRP frequency divided by 8"
            },
            {
                "name": "ECE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ECE: External clock enable\n\nThis bit enables External clock mode 2.\n\n0: External clock mode 2 disabled\n\n1: External clock mode 2 enabled. The counter is clocked by any active edge on the ETRF\n\nsignal.\n\nNote: 1: Setting the ECE bit has the same effect as selecting external clock mode 1 with\n\nTRGI connected to ETRF (SMS=111 and TS=111).\n\nNote: 2: It is possible to simultaneously use external clock mode 2 with the following slave\n\nmodes: reset mode, gated mode and trigger mode. Nevertheless, TRGI must not be\n\nconnected to ETRF in this case (TS bits must not be 111).\n\nNote: 3: If external clock mode 1 and external clock mode 2 are enabled at the same time,\n\nthe external clock input is ETRF."
            },
            {
                "name": "ETP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ETP: External trigger polarity\n\nThis bit selects whether ETR or ETR is used for trigger operations\n\n0: ETR is non-inverted, active at high level or rising edge.\n\n1: ETR is inverted, active at low level or falling edge."
            },
            {
                "name": "SMS_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "SMS[3]: Slave mode selection - bit 3\n\nRefer to SMS description - bits2:0"
            },
            {
                "name": "TS_4_3",
                "bitOffset": 20,
                "bitWidth": 2,
                "desc": "Trigger selection. See TS_2_0_ description"
            }
        ]
    },
    "1073750028": {
        "name": "DIER",
        "address": 1073750028,
        "size": 32,
        "access": "read-write",
        "desc": "DIER register",
        "fields": [
            {
                "name": "UIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIE: Update interrupt enable\n\n0: Update interrupt disabled\n\n1: Update interrupt enabled"
            },
            {
                "name": "CC1IE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IE: Capture/Compare 1 interrupt enable\n\n0: CC1 interrupt disabled.\n\n1: CC1 interrupt enabled"
            },
            {
                "name": "CC2IE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2IE: Capture/Compare 2 interrupt enable\n\n0: CC2 interrupt disabled\n\n1: CC2 interrupt enabled"
            },
            {
                "name": "CC3IE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3IE: Capture/Compare 3 interrupt enable\n\n0: CC3 interrupt disabled\n\n1: CC3 interrupt enabled"
            },
            {
                "name": "CC4IE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4IE: Capture/Compare 4 interrupt enable\n\n0: CC4 interrupt disabled\n\n1: CC4 interrupt enabled"
            },
            {
                "name": "TIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIE: Trigger interrupt enable\n\n0: Trigger interrupt disabled\n\n1: Trigger interrupt enabled"
            },
            {
                "name": "UDE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "UDE: Update DMA request enable\n\n0: Update DMA request disabled\n\n1: Update DMA request enabled"
            },
            {
                "name": "CC1DE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1DE: Capture/Compare 1 DMA request enable\n\n0: CC1 DMA request disabled\n\n1: CC1 DMA request enabled"
            },
            {
                "name": "CC2DE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CC2DE: Capture/Compare 2 DMA request enable\n\n0: CC2 DMA request disabled\n\n1: CC2 DMA request enabled"
            },
            {
                "name": "CC3DE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3DE: Capture/Compare 3 DMA request enable\n\n0: CC3 DMA request disabled\n\n1: CC3 DMA request enabled"
            },
            {
                "name": "CC4DE",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4DE: Capture/Compare 4 DMA request enable\n\n0: CC4 DMA request disabled\n\n1: CC4 DMA request enabled"
            },
            {
                "name": "TDE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "TDE: Trigger DMA request enable\n\n0: Trigger DMA request disabled\n\n1: Trigger DMA request enabled"
            }
        ]
    },
    "1073750032": {
        "name": "SR",
        "address": 1073750032,
        "size": 32,
        "access": "read-write",
        "desc": "SR register",
        "fields": [
            {
                "name": "UIF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UIF: Update interrupt flag\n\nThis bit is set by hardware on an update event. It is cleared by software.\n\n0: No update occurred.\n\n1: Update interrupt pending. This bit is set by hardware when the registers are updated:\n\nAt overflow regarding the repetition counter value (update if repetition counter = 0)\n\nand if the UDIS=0 in the TIMx_CR1 register.\n\nWhen CNT is reinitialized by software using the UG bit in TIMx_EGR register, if\n\nURS=0 and UDIS=0 in the TIMx_CR1 register."
            },
            {
                "name": "CC1IF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1IF: Capture/Compare 1 interrupt flag\n\nIf channel CC1 is configured as output:\n\nThis flag is set by hardware when the counter matches the compare value, with some\n\nexception in center-aligned mode (refer to the CMS bits in the TIMx_CR1 register\n\ndescription). It is cleared by software.\n\n0: No match.\n\n1: The content of the counter TIMx_CNT matches the content of the TIMx_CCR1 register.\n\nWhen the contents of TIMx_CCR1 are greater than the contents of TIMx_ARR, the CC1IF\n\nbit goes high on the counter overflow (in upcounting and up/down-counting modes) or\n\nunderflow (in downcounting mode)\n\nIf channel CC1 is configured as input:\n\nThis bit is set by hardware on a capture. It is cleared by software or by reading the\n\nTIMx_CCR1 register.\n\n0: No input capture occurred\n\n1: The counter value has been captured in TIMx_CCR1 register (An edge has been\n\ndetected on IC1 which matches the selected polarity)"
            },
            {
                "name": "CC2IF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2IF: Capture/Compare 2 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "CC3IF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3IF: Capture/Compare 3 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "CC4IF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4IF: Capture/Compare 4 interrupt flag\n\nrefer to CC1IF description"
            },
            {
                "name": "TIF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TIF: Trigger interrupt flag\n\nThis flag is set by hardware on trigger event (active edge detected on TRGI input when the\n\nslave mode controller is enabled in all modes but gated mode. It is set when the counter\n\nstarts or stops when gated mode is selected. It is cleared by software..\n\n0: No trigger event occurred.\n\n1: Trigger interrupt pending."
            },
            {
                "name": "CC1OF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC1OF: Capture/Compare 1 overcapture flag\n\nThis flag is set by hardware only when the corresponding channel is configured in input\n\ncapture mode. It is cleared by software by writing it to '0'.\n\n0: No overcapture has been detected\n\n1: The counter value has been captured in TIMx_CCR1 register while CC1IF flag was\n\nalready set"
            },
            {
                "name": "CC2OF",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CC2OF: Capture/Compare 2 overcapture flag\n\nrefer to CC1OF description"
            },
            {
                "name": "CC3OF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3OF: Capture/Compare 3 overcapture flag\n\nrefer to CC1OF description"
            },
            {
                "name": "CC4OF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4OF: Capture/Compare 4 overcapture flag\n\nrefer to CC1OF description"
            }
        ]
    },
    "1073750036": {
        "name": "EGR",
        "address": 1073750036,
        "size": 32,
        "access": "read-write",
        "desc": "EGR register",
        "fields": [
            {
                "name": "UG",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UG: Update generation\n\nThis bit can be set by software, it is automatically cleared by hardware.\n\n0: No action.\n\n1: Reinitialize the counter and generates an update of the registers. Note that the prescaler\n\ncounter is cleared too (anyway the prescaler ratio is not affected)."
            },
            {
                "name": "CC1G",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1G: Capture/Compare 1 generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action.\n\n1: A capture/compare event is generated on channel 1:\n\nIf channel CC1 is configured as output:\n\nCC1IF flag is set, Corresponding interrupt or DMA request is sent if enabled.\n\nIf channel CC1 is configured as input:\n\nThe current value of the counter is captured in TIMx_CCR1 register. The CC1IF flag is set,\n\nthe corresponding interrupt or DMA request is sent if enabled. The CC1OF flag is set if the\n\nCC1IF flag was already high."
            },
            {
                "name": "CC2G",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "CC2G: Capture/Compare 2 generation\n\nrefer to CC1G description"
            },
            {
                "name": "CC3G",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC3G: Capture/Compare 3 generation\n\nrefer to CC1G description"
            },
            {
                "name": "CC4G",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC4G: Capture/Compare 4 generation\n\nrefer to CC1G description"
            },
            {
                "name": "TG",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TG: Trigger generation\n\nThis bit is set by software in order to generate an event, it is automatically cleared by\n\nhardware.\n\n0: No action\n\n1: The TIF flag is set in TIMx_SR register. Related interrupt can occur if enabled."
            }
        ]
    },
    "1073750040": {
        "name": "CCMR1",
        "address": 1073750040,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR1 register",
        "fields": [
            {
                "name": "CC1S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC1S: Capture/Compare 1 Selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC1 channel is configured as output\n\n01: CC1 channel is configured as input, IC1 is mapped on TI1\n\n1x: Reserved\n\nNote: CC1S bits are writable only when the channel is OFF (CC1E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC1FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC1FE: Output Compare 1 fast enable\n\nThis bit is used to accelerate the effect of an event on the trigger in input on the CC output.\n\n0: CC1 behaves normally depending on counter and CCR1 values even when the trigger is\n\nON. The minimum delay to activate CC1 output when an edge occurs on the trigger input is\n\n5 clock cycles.\n\n1: An active edge on the trigger input acts like a compare match on CC1 output. Then, OC\n\nis set to the compare level independently of the result of the comparison. Delay to sample\n\nthe trigger input and to activate CC1 output is reduced to 3 clock cycles. OC1FE acts only if\n\nthe channel is configured in PWM1 or PWM2 mode."
            },
            {
                "name": "OC1PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC1PE: Output Compare 1 preload enable\n\n0: Preload register on TIMx_CCR1 disabled. TIMx_CCR1 can be written at anytime, the\n\nnew value is taken in account immediately.\n\n1: Preload register on TIMx_CCR1 enabled. Read/Write operations access the preload\n\nregister. TIMx_CCR1 preload value is loaded in the active register at each update event.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: The PWM mode can be used without validating the preload register only in one\n\npulse mode (OPM bit set in TIMx_CR1 register). Else the behavior is not guaranteed."
            },
            {
                "name": "OC1M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC1M: Output Compare 1 mode\n\nThese bits define the behavior of the output reference signal OC1REF from which OC1 and\n\nOC1N are derived. OC1REF is active high whereas OC1 and OC1N active level depends\n\non CC1P and CC1NP bits.\n\n0000: Frozen - The comparison between the output compare register TIMx_CCR1 and the\n\ncounter TIMx_CNT has no effect on the outputs.(this mode is used to generate a timing\n\nbase).\n\n0001: Set channel 1 to active level on match. OC1REF signal is forced high when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0010: Set channel 1 to inactive level on match. OC1REF signal is forced low when the\n\ncounter TIMx_CNT matches the capture/compare register 1 (TIMx_CCR1).\n\n0011: Toggle - OC1REF toggles when TIMx_CNT=TIMx_CCR1.\n\n0100: Force inactive level - OC1REF is forced low.\n\n0101: Force active level - OC1REF is forced high.\n\n0110: PWM mode 1 - In upcounting, channel 1 is active as long as TIMx_CNT TIMx_CCR1\n\nelse inactive. In downcounting, channel 1 is inactive (OC1REF='0') as long as\n\nTIMx_CNT>TIMx_CCR1 else active (OC1REF='1').\n\n0111: PWM mode 2 - In upcounting, channel 1 is inactive as long as\n\nTIMx_CNT TIMx_CCR1 else active. In downcounting, channel 1 is active as long as\n\nTIMx_CNT>TIMx_CCR1 else inactive.\n\n1000: Retrigerrable OPM mode 1 - In up-counting mode, the channel is active until a trigger\n\nevent is detected (on TRGI signal). Then, a comparison is performed as in PWM mode 1\n\nand the channels becomes active again at the next update. In down-counting mode, the\n\nchannel is inactive until a trigger event is detected (on TRGI signal). Then, a comparison is\n\nperformed as in PWM mode 1 and the channels becomes inactive again at the next update.\n\n1001: Retrigerrable OPM mode 2 - In up-counting mode, the channel is inactive until a\n\ntrigger event is detected (on TRGI signal). Then, a comparison is performed as in PWM\n\nmode 2 and the channels becomes inactive again at the next update. In down-counting\n\nmode, the channel is active until a trigger event is detected (on TRGI signal). Then, a\n\ncomparison is performed as in PWM mode 1 and the channels becomes active again at the\n\nnext update.\n\n1010: Reserved\n\n1011: Reserved\n\n1100: Combined PWM mode 1 - OC1REF has the same behavior as in PWM mode 1.\n\nOC1REFC is the logical OR between OC1REF and OC2REF.\n\n1101: Combined PWM mode 2 - OC1REF has the same behavior as in PWM mode 2.\n\nOC1REFC is the logical AND between OC1REF and OC2REF\n\n1110: Asymmetric PWM mode 1 - OC1REF has the same behavior as in PWM mode 1.\n\nOC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting\n\ndown.\n\n1111: Asymmetric PWM mode 2 - OC1REF has the same behavior as in PWM mode 2.\n\nOC1REFC outputs OC1REF when the counter is counting up, OC2REF when it is counting\n\ndown.\n\nNote: 1: These bits can not be modified as long as LOCK level 3 has been programmed\n\n(LOCK bits in TIMx_BDTR register) and CC1S='00' (the channel is configured in\n\noutput).\n\nNote: 2: In PWM mode, the OCREF level changes only when the result of the comparison\n\nchanges or when the output compare mode switches from 'frozen' mode to 'PWM'\n\nmode."
            },
            {
                "name": "OC1CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC1CE: Output Compare 1 Clear Enable\n\n0: OC1Ref is not affected by the ETRF Input\n\n1: OC1Ref is cleared as soon as a High level is detected on ETRF input"
            },
            {
                "name": "CC2S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC2S[1:0]: Capture/Compare 2 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC2 channel is configured as output\n\n01: CC2 channel is configured as input, IC2 is mapped on TI2\n\n10: CC2 channel is configured as input, IC2 is mapped on TI1\n\n11: CC2 channel is configured as input, IC2 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through the TS bit (TIMx_SMCR register)\n\nNote: CC2S bits are writable only when the channel is OFF (CC2E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC2FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC2FE: Output Compare 2 fast enable"
            },
            {
                "name": "OC2PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC2PE: Output Compare 2 preload enable"
            },
            {
                "name": "OC2M_2_0",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC2M[2:0]: Output Compare 2 mode"
            },
            {
                "name": "OC2CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC2CE: Output Compare 2 clear enable"
            },
            {
                "name": "OC1M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC1M[3]: Output Compare 1 mode (bit 3)"
            },
            {
                "name": "OC2M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC2M[3]: Output Compare 2 mode (bit 3)"
            }
        ]
    },
    "1073750044": {
        "name": "CCMR2",
        "address": 1073750044,
        "size": 32,
        "access": "read-write",
        "desc": "CCMR2 register",
        "fields": [
            {
                "name": "CC3S",
                "bitOffset": 0,
                "bitWidth": 2,
                "desc": "CC3S: Capture/Compare 3 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC3 channel is configured as output\n\n01: CC3 channel is configured as input, IC3 is mapped on TI3\n\n10: CC3 channel is configured as input, IC3 is mapped on TI4\n\n11: CC3 channel is configured as input, IC3 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through TS bit (TIMx_SMCR register)\n\nNote: CC3S bits are writable only when the channel is OFF (CC3E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC3FE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "OC3FE: Output compare 3 fast enable"
            },
            {
                "name": "OC3PE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "OC3PE: Output compare 3 preload enable"
            },
            {
                "name": "OC3M_2_0",
                "bitOffset": 4,
                "bitWidth": 3,
                "desc": "OC3M: Output compare 3 mode"
            },
            {
                "name": "OC3CE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "OC3CE: Output compare 3 clear enable"
            },
            {
                "name": "CC4S",
                "bitOffset": 8,
                "bitWidth": 2,
                "desc": "CC4S: Capture/Compare 4 selection\n\nThis bit-field defines the direction of the channel (input/output) as well as the used input.\n\n00: CC4 channel is configured as output\n\n01: CC4 channel is configured as input, IC4 is mapped on TI4\n\n10: CC4 channel is configured as input, IC4 is mapped on TI3\n\n11: CC4 channel is configured as input, IC4 is mapped on TRC. This mode is working only if\n\nan internal trigger input is selected through TS bit (TIMx_SMCR register)\n\nNote: CC4S bits are writable only when the channel is OFF (CC4E = '0' in TIMx_CCER)."
            },
            {
                "name": "OC4FE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "OC4FE: Output Compare 4 fast enable"
            },
            {
                "name": "OC4PE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "OC4PE: Output Compare 4 preload enable"
            },
            {
                "name": "OC4M_2_0",
                "bitOffset": 12,
                "bitWidth": 3,
                "desc": "OC4M[2:0]: Output Compare 4 mode"
            },
            {
                "name": "OC4CE",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OC4CE: Output Compare 4 clear enable"
            },
            {
                "name": "OC3M_3",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "OC3M[3]: Output Compare 3 mode (bit 3)"
            },
            {
                "name": "OC4M_3",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "OC4M[3]: Output Compare 4 mode (bit 3)"
            }
        ]
    },
    "1073750048": {
        "name": "CCER",
        "address": 1073750048,
        "size": 32,
        "access": "read-write",
        "desc": "CCER register",
        "fields": [
            {
                "name": "CC1E",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "CC1E: Capture/Compare 1 output enable\n\nCC1 channel configured as output:\n\n0: Off - OC1 is not active. OC1 level is then function of MOE, OSSI, OSSR, OIS1, OIS1N\n\nand CC1NE bits.\n\n1: On - OC1 signal is output on the corresponding output pin depending on MOE, OSSI,\n\nOSSR, OIS1, OIS1N and CC1NE bits.\n\nCC1 channel configured as input:\n\nThis bit determines if a capture of the counter value can actually be done into the input\n\ncapture/compare register 1 (TIMx_CCR1) or not.\n\n0: Capture disabled\n\n1: Capture enabled"
            },
            {
                "name": "CC1P",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "CC1P: Capture/Compare 1 output polarity\n\nCC1 channel configured as output:\n\n0: OC1 active high\n\n1: OC1 active low\n\nCC1 channel configured as input:\n\nThe CC1NP/CC1P bits select the polarity of TI1FP1 for trigger or capture operations.\n\n00: Non-inverted/rising edge. The circuit is sensitive to TIxFP1 rising edge (capture or\n\ntrigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted (trigger\n\noperation in gated mode).\n\n01: Inverted/falling edge. The circuit is sensitive to TIxFP1 falling edge (capture or trigger\n\noperations in reset, external clock or trigger mode), TIxFP1 is inverted (trigger operation in\n\ngated mode.\n\n10: Reserved, do not use this configuration.\n\n11: Non-inverted/both edges. The circuit is sensitive to both TIxFP1 rising and falling edges\n\n(capture or trigger operations in reset, external clock or trigger mode), TIxFP1 is not inverted\n\n(trigger operation in gated mode).\n\nNote: 1. This bit is not writable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in TIMx_BDTR register).\n\n2. On channels that have a complementary output, this bit is preloaded. If the CCPC bit\n\nis set in the TIMx_CR2 register then the CC1P active bit takes the new value from the\n\npreloaded bit only when a Commutation event is generated."
            },
            {
                "name": "CC1NP",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "CC1NP: Capture/Compare 1 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nNote: This bit is no longer writeable as soon as LOCK level 2 or 3 has been programmed (LOCK\n\nbits in GPT_BDTR register) and CC1S='00' (the channel is configured in output)."
            },
            {
                "name": "CC2E",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "CC2E: Capture/Compare 2 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC2P",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "CC2P: Capture/Compare 2 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC2NP",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "CC2NP: Capture/Compare 2 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            },
            {
                "name": "CC3E",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "CC3E: Capture/Compare 3 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC3P",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CC3P: Capture/Compare 3 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC3NP",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CC3NP: Capture/Compare 3 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            },
            {
                "name": "CC4E",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "CC4E: Capture/Compare 4 output enable\n\nrefer to CC1E description"
            },
            {
                "name": "CC4P",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "CC4P: Capture/Compare 4 output polarity\n\nrefer to CC1P description"
            },
            {
                "name": "CC4NP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "CC4NP: Capture/Compare 4 Complementary output Polarity.\n\nThis field is not used in Blue51. Not available in IUM\n\nrefer to CC1NP description"
            }
        ]
    },
    "1073750052": {
        "name": "CNT",
        "address": 1073750052,
        "size": 32,
        "access": "read-write",
        "desc": "CNT register",
        "fields": [
            {
                "name": "CNT",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CNT[15:0]: Counter value"
            },
            {
                "name": "UIF_CPY",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "UIFCPY: UIF Copy\n\nThis bit is a read-only copy of the UIF bit of the TIMx_ISR register. If the UIFREMAP bit in\n\nTIMx_CR1 is reset, bit 31 is reserved and read as 0."
            }
        ]
    },
    "1073750056": {
        "name": "PSC",
        "address": 1073750056,
        "size": 32,
        "access": "read-write",
        "desc": "PSC register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "PSC[15:0]: Prescaler value\n\nThe counter clock frequency (CK_CNT) is equal to fCK_PSC / (PSC[15:0] + 1).\n\nPSC contains the value to be loaded in the active prescaler register at each update event\n\n(including when the counter is cleared through UG bit of TIMx_EGR register or through trigger\n\ncontroller when configured in 'reset mode')."
            }
        ]
    },
    "1073750060": {
        "name": "ARR",
        "address": 1073750060,
        "size": 32,
        "access": "read-write",
        "desc": "ARR register",
        "fields": [
            {
                "name": "ARR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "ARR[15:0]: Prescaler value\n\nARR is the value to be loaded in the actual auto-reload register.\n\nRefer to the Section 22.3.1: Time-base unit on page 418 for more details about ARR update\n\nand behavior.\n\nThe counter is blocked while the auto-reload value is null."
            }
        ]
    },
    "1073750064": {
        "name": "RCR",
        "address": 1073750064,
        "size": 32,
        "access": "read-write",
        "desc": "RCR register",
        "fields": [
            {
                "name": "REP",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "REP[7:0]: Repetition counter value\n\nThese bits allow the user to set-up the update rate of the compare registers (i.e. periodic\n\ntransfers from preload to active registers) when preload registers are enable, as well as the\n\nupdate interrupt generation rate, if this interrupt is enable.\n\nEach time the REP_CNT related downcounter reaches zero, an update event is generated\n\nand it restarts counting from REP value. As REP_CNT is reloaded with REP value only at the\n\nrepetition update event U_RC, any write to the TIMx_RCR register is not taken in account until\n\nthe next repetition update event.\n\nIt means in PWM mode (REP+1) corresponds to the number of PWM periods in edge-aligned\n\nmode."
            }
        ]
    },
    "1073750068": {
        "name": "CCR1",
        "address": 1073750068,
        "size": 32,
        "access": "read-write",
        "desc": "CCR1 register",
        "fields": [
            {
                "name": "CCR1",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR1[15:0]: Capture/Compare 1 value\n\nIf channel CC1 is configured as output:\n\nCCR1 is the value to be loaded in the actual capture/compare 1 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR1 register (bit\n\nOC1PE). Else the preload value is copied in the active capture/compare 1 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC1 output.\n\nIf channel CC1 is configured as input:\n\nCCR1 is the counter value transferred by the last input capture 1 event (IC1)."
            }
        ]
    },
    "1073750072": {
        "name": "CCR2",
        "address": 1073750072,
        "size": 32,
        "access": "read-write",
        "desc": "CCR2 register",
        "fields": [
            {
                "name": "CCR2",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR2[15:0]: Capture/Compare 2 value\n\nIf channel CC2 is configured as output:\n\nCCR2 is the value to be loaded in the actual capture/compare 2 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR2 register (bit\n\nOC2PE). Else the preload value is copied in the active capture/compare 2 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC2 output.\n\nIf channel CC2 is configured as input:\n\nCCR2 is the counter value transferred by the last input capture 2 event (IC2)."
            }
        ]
    },
    "1073750076": {
        "name": "CCR3",
        "address": 1073750076,
        "size": 32,
        "access": "read-write",
        "desc": "CCR3 register",
        "fields": [
            {
                "name": "CCR3",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR3[15:0]: Capture/Compare 3 value\n\nIf channel CC3 is configured as output:\n\nCCR3 is the value to be loaded in the actual capture/compare 3 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR3 register (bit\n\nOC3PE). Else the preload value is copied in the active capture/compare 3 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC3 output.\n\nIf channel CC3 is configured as input:\n\nCCR3 is the counter value transferred by the last input capture 3 event (IC3)."
            }
        ]
    },
    "1073750080": {
        "name": "CCR4",
        "address": 1073750080,
        "size": 32,
        "access": "read-write",
        "desc": "CCR4 register",
        "fields": [
            {
                "name": "CCR4",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "CCR4[15:0]: Capture/Compare 4 value\n\nIf channel CC4 is configured as output:\n\nCCR4 is the value to be loaded in the actual capture/compare 4 register (preload value).\n\nIt is loaded permanently if the preload feature is not selected in the TIMx_CCMR4 register (bit\n\nOC4PE). Else the preload value is copied in the active capture/compare 4 register when an\n\nupdate event occurs.\n\nThe active capture/compare register contains the value to be compared to the counter\n\nTIMx_CNT and signaled on OC4 output.\n\nIf channel CC4 is configured as input:\n\nCCR4 is the counter value transferred by the last input capture 4 event (IC4)."
            }
        ]
    },
    "1073750088": {
        "name": "DCR",
        "address": 1073750088,
        "size": 32,
        "access": "read-write",
        "desc": "DCR register",
        "fields": [
            {
                "name": "DBA",
                "bitOffset": 0,
                "bitWidth": 5,
                "desc": "DBA[4:0]: DMA base address\n\nThis 5-bit field defines the base-address for DMA transfers (when read/write access are\n\ndone through the TIMx_DMAR address). DBA is defined as an offset starting from the\n\naddress of the TIMx_CR1 register.\n\nExample:\n\n00000: TIMx_CR1,\n\n00001: TIMx_CR2,\n\n00010: Reserved,\n\n...\n\nExample: Let us consider the following transfer: DBL = 7 transfers and DBA = TIMx_CR1. In\n\nthis case the transfer is done to/from 7 registers starting from the TIMx_CR1 address."
            },
            {
                "name": "DBL",
                "bitOffset": 8,
                "bitWidth": 5,
                "desc": "DBL[4:0]: DMA burst length\n\nThis 5-bit field defines the length of DMA transfers (the timer recognizes a burst transfer when\n\na read or a write access is done to the TIMx_DMAR address), i.e. the number of transfers.\n\nTransfers can be in half-words or in bytes (see example below).\n\n00000: 1 transfer,\n\n00001: 2 transfers,\n\n00010: 3 transfers,\n\n...\n\n10001: 18 transfers."
            }
        ]
    },
    "1073750092": {
        "name": "DMAR",
        "address": 1073750092,
        "size": 32,
        "access": "read-write",
        "desc": "DMAR register",
        "fields": [
            {
                "name": "DMAB",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "DMAB[15:0]: DMA register for burst accesses\n\nA read or write operation to the DMAR register accesses the register located at the address\n\n(TIM2_CR1 address) + (DBA + DMA index) x 4\n\nwhere TIM2_CR1 address is the address of the control register 1, DBA is the DMA base\n\naddress configured in TIM2_DCR register, DMA index is automatically controlled by the\n\nDMA transfer, and ranges from 0 to DBL (DBL configured in TIM2_DCR)."
            }
        ]
    },
    "1073750096": {
        "name": "OR1",
        "address": 1073750096,
        "size": 32,
        "access": "read-write",
        "desc": "OR1 register",
        "fields": [
            {
                "name": "ETR_RMP",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ETR_RMP: ETR remapping capability\n\n0: TIMx_ETR is not connected to ADC AWD (must be selected when the ETR comes from\n\nthe ETR input pin)\n\n1: TIMx_ETR is connected to ADC AWD\n\nNote: ADC AWD source is 'ORed' with the TIMx_ETR input signals. When ADC AWD is used,\n\nit is necessary to make sure that the corresponding TIMx_ETR input pin is not enabled\n\nin the alternate function controller."
            },
            {
                "name": "OR1_1",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "This field is not used in Blue51. Not available in IUM"
            },
            {
                "name": "TI4_RMP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "TI4_RMP: Input capture 4 remap\n\n0: TIM2 input capture 4 is connected to I/O\n\n1: TIM2 input capture 4 is connected to COMP1-OUT"
            }
        ]
    },
    "1073750112": {
        "name": "AF1",
        "address": 1073750112,
        "size": 32,
        "access": "read-write",
        "desc": "AF1 register",
        "fields": [
            {
                "name": "ETR_SEL",
                "bitOffset": 14,
                "bitWidth": 3,
                "desc": "ETRSEL[2:0]: External trigger source selection\n\n000: TIMx External trigger legacy mode\n\n001: TIMx External trigger source select COMP1_OUT\n\nOther: Reserved\n\nNote: These bits can't be modified as long as LOCK level 1 has been programmed (LOCK\n\nbits in TIMx_BDTR register)"
            },
            {
                "name": "ETR_SEL_3",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "ETRSEL[2:0]: External trigger source selection\n\nThis field is not used in Blue51. Not available in IUM"
            }
        ]
    },
    "1073750120": {
        "name": "TISEL",
        "address": 1073750120,
        "size": 32,
        "access": "read-write",
        "desc": "TISEL register",
        "fields": [
            {
                "name": "TI1SEL",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "TI1SEL[3:0]: selects TI1[0] to TI1[15] input\n\n0000: TIMx_CH1 input\n\nOthers: Reserved"
            },
            {
                "name": "TI2SEL",
                "bitOffset": 8,
                "bitWidth": 4,
                "desc": "TI2SEL[3:0]: selects TI2[0] to TI2[15] input\n\n0000: TIMx_CH2 input\n\nOthers: Reserved"
            },
            {
                "name": "TI3SEL",
                "bitOffset": 16,
                "bitWidth": 4,
                "desc": "TI3SEL[3:0]: selects TI3[0] to TI3[15] input\n\n0000: TIMx_CH3 input\n\nOthers: Reserved"
            },
            {
                "name": "TI4SEL",
                "bitOffset": 24,
                "bitWidth": 4,
                "desc": "TI4SEL[3:0]: selects TI4[0] to TI4[15] input\n\n0000: TIMx_CH4 input\n\nOthers: Reserved"
            }
        ]
    },
    "1090535424": {
        "name": "CR1",
        "address": 1090535424,
        "size": 32,
        "access": "read-write",
        "desc": "CR1 register",
        "fields": [
            {
                "name": "UE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "UE: USART enable\nWhen this bit is cleared, the USART prescalers and outputs are stopped immediately, and\ncurrent operations are discarded. The configuration of the USART is kept, but all the status\nflags, in the USART_ISR are reset. This bit is set and cleared by software.\n-0: USART prescaler and outputs disabled, low power mode\n-1: USART enabled"
            },
            {
                "name": "RE",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "RE: Receiver enable\nThis bit enables the receiver. It is set and cleared by software.\n-0: Receiver is disabled\n-1: Receiver is enabled and begins searching for a start bit"
            },
            {
                "name": "TE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "TE: Transmitter enable\nThis bit enables the transmitter. It is set and cleared by software.\n-0: Transmitter is disabled\n-1: Transmitter is enabled"
            },
            {
                "name": "IDLEIE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLEIE: IDLE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever IDLE=1 in the USART_ISR register"
            },
            {
                "name": "RXNEIE_RXFNEIE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNEIE/RXFNEIE: Receive data register not empty/RXFIFO not empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever ORE=1 or RXNE/RXFNE=1 in the\nUSART_ISR register"
            },
            {
                "name": "TCIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCIE: Transmission complete interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TC=1 in the USART_ISR register"
            },
            {
                "name": "TXEIE_TXFNFIE",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXEIE/TXFNFIE: Transmit data regsiter empty/TXFIFO not full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever TXE/TXFNF =1 in the USART_ISR register"
            },
            {
                "name": "PEIE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "PEIE: PE interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated whenever PE=1 in the USART_ISR register"
            },
            {
                "name": "PS",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "PS: Parity selection\nThis bit selects the odd or even parity when the parity generation/detection is enabled (PCE\nbit set). It is set and cleared by software. The parity will be selected after the current byte.\n-0: Even parity\n-1: Odd parity\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "PCE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "PCE: Parity control enable\nThis bit selects the hardware parity control (generation and detection). When the parity\ncontrol is enabled, the computed parity is inserted at the MSB position (9th bit if M=1; 8th bit\nif M=0) and parity is checked on the received data. This bit is set and cleared by software.\nOnce it is set, PCE is active after the current byte (in reception and in transmission).\n-0: Parity control disabled\n-1: Parity control enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "WAKE",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "WAKE: Receiver wakeup method\nThis bit determines the USART wakeup method from Mute mode. It is set or cleared by\nsoftware.\n-0: Idle line\n-1: Address mark\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "M_0",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "M0: Word length\nThis bit, with bit 28 (M1) determine the word length. It is set or cleared by software. See Bit\n-28 (M1)description.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MME",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "MME: Mute mode enable\nThis bit activates the mute mode function of the USART. When set, the USART can switch\nbetween the active and mute modes, as defined by the WAKE bit. It is set and cleared by\nsoftware.\n-0: Receiver in active mode permanently\n-1: Receiver can switch between mute mode and active mode"
            },
            {
                "name": "CMIE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "CMIE: Character match interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: A USART interrupt is generated when the CMF bit is set in the USART_ISR register."
            },
            {
                "name": "OVER8",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "OVER8: Oversampling mode\n-0: Oversampling by 16\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEDT",
                "bitOffset": 16,
                "bitWidth": 5,
                "desc": "DEDT[4:0]: Driver Enable deassertion time\nThis 5-bit value defines the time between the end of the last stop bit, in a transmitted\nmessage, and the de-activation of the DE (Driver Enable) signal. It is expressed in sample\ntime units (1/8 or 1/16 bit time, depending on the oversampling rate).\nIf the USART_TDR register is written during the DEDT time, the new data is transmitted only\nwhen the DEDT and DEAT times have both elapsed.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEAT",
                "bitOffset": 21,
                "bitWidth": 5,
                "desc": "DEAT[4:0]: Driver Enable assertion time\nThis 5-bit value defines the time between the activation of the DE (Driver Enable) signal and\nthe beginning of the start bit. It is expressed in sample time units (1/8 or 1/16 bit time,\ndepending on the oversampling rate).\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RTOIE",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RTOIE: Receiver timeout interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when the RTOF bit is set in the USART_ISR register"
            },
            {
                "name": "EOBIE",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "EOBIE: End of Block interrupt enable\nThis bit is set and cleared by software.\n"
            },
            {
                "name": "M_1",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "Word length\nThis bit, with bit 12 (M0) determine the word length. It is set or cleared by software.\nM[1:0] = 00: 1 Start bit, 8 Data bits, n Stop bit\nM[1:0] = 01: 1 Start bit, 9 Data bits, n Stop bit\nM[1:0] = 10: 1 Start bit, 7 Data bits, n Stop bit\nThis bit can only be written when the USART is disabled (UE=0).s"
            },
            {
                "name": "FIFOEN",
                "bitOffset": 29,
                "bitWidth": 1,
                "desc": "FIFOEN :FIFO mode enable\nThis bit is set and cleared by software.\n-0: FIFO mode is disabled.\n-1: FIFO mode is enabled."
            },
            {
                "name": "TXFEIE",
                "bitOffset": 30,
                "bitWidth": 1,
                "desc": "TXFEIE :TXFIFO empty interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFE=1 in the USART_ISR register"
            },
            {
                "name": "RXFFIE",
                "bitOffset": 31,
                "bitWidth": 1,
                "desc": "RXFFIE :RXFIFO Full interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when RXFF=1 in the USART_ISR register"
            }
        ]
    },
    "1090535428": {
        "name": "CR2",
        "address": 1090535428,
        "size": 32,
        "access": "read-write",
        "desc": "CR2 register",
        "fields": [
            {
                "name": "SLVEN",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "SLVEN: Synchronous Slave mode enable\nWhen the SLVEN bit is set, the synchronous slave mode is enabled.\n-0: Slave mode disabled.\n-1: Slave mode enabled.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value"
            },
            {
                "name": "DIS_NSS",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "DIS_NSS\nWhen the DSI_NSS bit is set, the NSS pin input will be ignored.\n-0: SPI slave selection depends on NSS input pin.\n-1: SPI slave will be always selected and NSS input pin will be ignored.\nNote: When SPI slave mode is not supported, this bit is reserved and must be kept at reset value"
            },
            {
                "name": "ADDM7",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "ADDM7:7-bit Address Detection/4-bit Address Detection\nThis bit is for selection between 4-bit address detection or 7-bit address detection.\n-0: 4-bit address detection\n-1: 7-bit address detection (in 8-bit data mode)\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "LBDL",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "LBDL: LIN break detection length\nThis bit is for selection between 11 bit or 10 bit break detection.\n-0: 10-bit break detection\n-1: 11-bit break detection\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "LBDIE",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "LBDIE: LIN break detection interrupt enable\nBreak interrupt mask (break detection using break delimiter).\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever LBDF=1 in the USART_ISR register"
            },
            {
                "name": "LBCL",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBCL: Last bit clock pulse\nThis bit is used to select whether the clock pulse associated with the last data bit transmitted (MSB)\nhas to be output on the SCLK pin in synchronous mode.\n-0: The clock pulse of the last data bit is not output to the SCLK pin\n-1: The clock pulse of the last data bit is output to the SCLK pin\nCaution: The last bit is the 7th or 8th or 9th data bit transmitted depending on the 7 or 8 or 9 bit\nformat selected by the M bit in the USART_CR1 register.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CPHA",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CPHA: Clock phase\nThis bit is used to select the phase of the clock output on the SCLK pin in synchronous mode. It\nworks in conjunction with the CPOL bit to produce the desired clock/data relationship (see\nFigure 137 and Figure 138)\n-0: The first clock transition is the first data capture edge\n-1: The second clock transition is the first data capture edge\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CPOL",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CPOL: Clock polarity\nThis bit allows the user to select the polarity of the clock output on the SCLK pin in synchronous\nmode. It works in conjunction with the CPHA bit to produce the desired clock/data relationship\n-0: Steady low value on SCLK pin outside transmission window\n-1: Steady high value on SCLK pin outside transmission window\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CLKEN",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "CLKEN: Clock enable\nThis bit allows the user to enable the SCLK pin.\n-0: SCLK pin disabled\n-1: SCLK pin enabled\nThis bit can only be written when the USART is disabled (UE=0).\nNote: If neither synchronous mode nor Smartcard mode is supported, this bit is reserved and forced\nby hardware to 0. Please refer to Section 23.4: USART implementation on page 483.\nNote: In Smartcard mode, in order to provide correctly the SCLK clock to the smartcard, the steps\nbelow must be respected:\n- UE = 0\n- SCEN = 1\n- GTPR configuration\n- CLKEN= 1\n- UE = 1"
            },
            {
                "name": "STOP",
                "bitOffset": 12,
                "bitWidth": 2,
                "desc": "STOP[1:0]: STOP bits\nThese bits are used for programming the stop bits.\n-00: 1 stop bit\n-01: 0.5 stop bit.\n-10: 2 stop bits\n-11: 1.5 stop bits\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "LINEN",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "LINEN: LIN mode enable\nThis bit is set and cleared by software.\n-0: LIN mode disabled\n-1: LIN mode enabled\nThe LIN mode enables the capability to send LIN Synch Breaks (13 low bits) using the SBKRQ bit\nin the USART_CR1 register, and to detect LIN Sync breaks.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SWAP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "SWAP: Swap TX/RX pins\nThis bit is set and cleared by software.\n-0: TX/RX pins are used as defined in standard pinout\n-1: The TX and RX pins functions are swapped. This allows to work in the case of a cross-wired\nconnection to another UART.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "RXINV",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "RXINV: RX pin active level inversion\nThis bit is set and cleared by software.\n-0: RX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: RX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the RX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "TXINV",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "TXINV: TX pin active level inversion\nThis bit is set and cleared by software.\n-0: TX pin signal works using the standard logic levels (VDD =1/idle, Gnd=0/mark)\n-1: TX pin signal values are inverted. ((VDD =0/mark, Gnd=1/idle).\nThis allows the use of an external inverter on the TX line.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DATAINV",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "DATAINV: Binary data inversion\nThis bit is set and cleared by software.\n-0: Logical data from the data register are send/received in positive/direct logic. (1=H, 0=L)\n-1: Logical data from the data register are send/received in negative/inverse logic. (1=L, 0=H). The\nparity bit is also inverted.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "MSBFIRST",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "MSBFIRST: Most significant bit first\nThis bit is set and cleared by software.\n-0: data is transmitted/received with data bit 0 first, following the start bit.\n-1: data is transmitted/received with the MSB (bit 7/8) first, following the start bit.\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "ABREN",
                "bitOffset": 20,
                "bitWidth": 1,
                "desc": "ABREN: Auto baud rate enable\nThis bit is set and cleared by software.\n-0: Auto baud rate detection is disabled.\n-1: Auto baud rate detection is enabled."
            },
            {
                "name": "ABRMOD",
                "bitOffset": 21,
                "bitWidth": 2,
                "desc": "ABRMOD[1:0]: Auto baud rate mode\nThese bits are set and cleared by software.\n-00: Measurement of the start bit is used to detect the baud rate.\n-01: Falling edge to falling edge measurement. (the received frame must start with a single bit = 1 ->\nFrame = Start10xxxxxx)\n-10: 0x7F frame detection.\n-11: 0x55 frame detection\nThis bit field can only be written when ABREN = 0 or the USART is disabled (UE=0)."
            },
            {
                "name": "RTOEN",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "RTOEN: Receiver timeout enable\nThis bit is set and cleared by software.\n-0: Receiver timeout feature disabled.\n-1: Receiver timeout feature enabled.\nWhen this feature is enabled, the RTOF flag in the USART_ISR register is set if the RX line is idle\n(no reception) for the duration programmed in the RTOR (receiver timeout register)."
            },
            {
                "name": "ADD",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "ADD[7:0]: Address of the USART node\nThis bit-field gives the address of the USART node or a character code to be recognized.\nThis is used in multiprocessor communication during Mute mode or Stop mode, for wakeup with 7-\nbit address mark detection. The MSB of the character sent by the transmitter should be equal to 1.\nIt may also be used for character detection during normal reception, Mute mode inactive (for\nexample, end of block detection in ModBus protocol). In this case, the whole received character (8-\nbit) is compared to the ADD[7:0] value and CMF flag is set on match.\nThis bit field can only be written when reception is disabled (RE = 0) or the USART is disabled\n(UE=0)"
            }
        ]
    },
    "1090535432": {
        "name": "CR3",
        "address": 1090535432,
        "size": 32,
        "access": "read-write",
        "desc": "CR3 register",
        "fields": [
            {
                "name": "EIE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "EIE: Error interrupt enable\nError Interrupt Enable Bit is required to enable interrupt generation in case of a framing\nerror, overrun error noise flag or SPI slave underrun error (FE=1 or ORE=1 or NF=1or UDR\n= 1 in the USART_ISR register).\n-0: Interrupt is inhibited\n-1: An interrupt is generated when FE=1 or ORE=1 or NF=1 or UDR = 1 (in SPI slave mode)\nin the USART_ISR register."
            },
            {
                "name": "IREN",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "IREN: IrDA mode enable\nThis bit is set and cleared by software.\n-0: IrDA disabled\n-1: IrDA enabled\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "IRLP",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "IRLP: IrDA low-power\nThis bit is used for selecting between normal and low-power IrDA modes\n-0: Normal mode\n-1: Low-power mode\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "HDSEL",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "HDSEL: Half-duplex selection\nSelection of Single-wire Half-duplex mode\n-0: Half duplex mode is not selected\n-1: Half duplex mode is selected\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "NACK",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "NACK: Smartcard NACK enable\n-0: NACK transmission in case of parity error is disabled\n-1: NACK transmission during parity error is enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SCEN",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "SCEN: Smartcard mode enable\nThis bit is used for enabling Smartcard mode.\n-0: Smartcard Mode disabled\n-1: Smartcard Mode enabled\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DMAR",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "DMAR: DMA enable receiver\nThis bit is set/reset by software\n-1: DMA mode is enabled for reception\n-0: DMA mode is disabled for reception"
            },
            {
                "name": "DMAT",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "DMAT: DMA enable transmitter\nThis bit is set/reset by software\n-1: DMA mode is enabled for transmission\n-0: DMA mode is disabled for transmission"
            },
            {
                "name": "RTSE",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "RTSE: RTS enable\n-0: RTS hardware flow control disabled\n-1: RTS output enabled, data is only requested when there is space in the receive buffer. The\ntransmission of data is expected to cease after the current character has been transmitted.\nThe nRTS output is asserted (pulled to 0) when data can be received.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "CTSE",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSE: CTS enable\n-0: CTS hardware flow control disabled\n-1: CTS mode enabled, data is only transmitted when the nCTS input is asserted (tied to 0).\nIf the nCTS input is deasserted while data is being transmitted, then the transmission is\ncompleted before stopping. If data is written into the data register while nCTS is asserted,\nthe transmission is postponed until nCTS is asserted.\nThis bit can only be written when the USART is disabled (UE=0)"
            },
            {
                "name": "CTSIE",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTSIE: CTS interrupt enable\n-0: Interrupt is inhibited\n-1: An interrupt is generated whenever CTSIF=1 in the USART_ISR register"
            },
            {
                "name": "ONEBIT",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "ONEBIT: One sample bit method enable\nThis bit allows the user to select the sample method. When the one sample bit method is\nselected the noise detection flag (NF) is disabled.\n-0: Three sample bit method\n-1: One sample bit method\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "OVRDIS",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "OVRDIS: Overrun Disable\nThis bit is used to disable the receive overrun detection.\n-0: Overrun Error Flag, ORE, is set when received data is not read before receiving new\ndata.\n-1: Overrun functionality is disabled. If new data is received while the RXNE flag is still set\nthe ORE flag is not set and the new received data overwrites the previous content of the\nUSART_RDR register. When FIFO mode is enabled, the RXFIFO will be bypassed and data\nwill be written directly in USARTx_RDR register. Even when FIFO management is enabled,\nthe RXNE flag is to be used.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DDRE",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "DDRE: DMA Disable on Reception Error\n-0: DMA is not disabled in case of reception error. The corresponding error flag is set but\nRXNE is kept 0 preventing from overrun. As a consequence, the DMA request is not\nasserted, so the erroneous data is not transferred (no DMA request), but next correct\nreceived data will be transferred. (used for Smartcard mode)\n-1: DMA is disabled following a reception error. The corresponding error flag is set, as well\nas RXNE. The DMA request is masked until the error flag is cleared. This means that the\nsoftware must first disable the DMA request (DMAR = 0) or clear RXNE(RXFNE is case\nFIFO mode is enabled) before clearing the error flag.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEM",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "DEM: Driver enable mode\nThis bit allows the user to activate the external transceiver control, through the DE signal.\n-0: DE function is disabled.\n-1: DE function is enabled. The DE signal is output on the RTS pin.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "DEP",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "DEP: Driver enable polarity selection\n-0: DE signal is active high.\n-1: DE signal is active low.\nThis bit can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "SCARCNT",
                "bitOffset": 17,
                "bitWidth": 3,
                "desc": "SCARCNT[2:0]: Smartcard auto-retry count\nThis bit-field specifies the number of retries in transmit and receive, in Smartcard mode.\nIn transmission mode, it specifies the number of automatic retransmission retries, before\ngenerating a transmission error (FE bit set).\nIn reception mode, it specifies the number or erroneous reception trials, before generating a\nreception error (RXNE/RXFNE and PE bits set).\nThis bit field must be programmed only when the USART is disabled (UE=0).\nWhen the USART is enabled (UE=1), this bit field may only be written to 0x0, in order to\nstop retransmission.\n-0x0: retransmission disabled - No automatic retransmission in transmit mode.\n-0x1 to 0x7: number of automatic retransmission attempts (before signaling error)"
            },
            {
                "name": "TXFTIE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFTIE: TXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when TXFIFO reaches the threshold programmed in\nTXFTCFG."
            },
            {
                "name": "TCBGTIE",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "TCBGTIE: Transmission Complete before guard time, interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated whenever TCBGT=1 in the USARTx_ISR register"
            },
            {
                "name": "RXFTCFG",
                "bitOffset": 25,
                "bitWidth": 3,
                "desc": "RXFTCFG: Receive FIFO threshold configuration\n-000:Receive FIFO reaches 1/8 of its depth.\n-001:Receive FIFO reaches 1/4 of its depth.\n-010:Receive FIFO reaches 1/2 of its depth.\n-011:Receive FIFO reaches 3/4 of its depth.\n-100:Receive FIFO reaches 7/8 of its depth.\n-101:Receive FIFO becomes full.\nRemaining combinations: Reserved."
            },
            {
                "name": "RXFTIE",
                "bitOffset": 28,
                "bitWidth": 1,
                "desc": "RXFTIE: RXFIFO threshold interrupt enable\nThis bit is set and cleared by software.\n-0: Interrupt is inhibited\n-1: An USART interrupt is generated when Receive FIFO reaches the threshold\nprogrammed in RXFTCFG."
            },
            {
                "name": "TXFTCFG",
                "bitOffset": 29,
                "bitWidth": 3,
                "desc": "TXFTCFG: TXFIFO threshold configuration\n-000:TXFIFO reaches 1/8 of its depth.\n-001:TXFIFO reaches 1/4 of its depth.\n-010:TXFIFO reaches 1/2 of its depth.\n-011:TXFIFO reaches 3/4 of its depth.\n-100:TXFIFO reaches 7/8 of its depth.\n-101:TXFIFO becomes empty.\nRemaining combinations: Reserved."
            }
        ]
    },
    "1090535436": {
        "name": "BRR",
        "address": 1090535436,
        "size": 32,
        "access": "read-write",
        "desc": "BRR register",
        "fields": [
            {
                "name": "BRR",
                "bitOffset": 0,
                "bitWidth": 16,
                "desc": "BRR[15:4]\nBRR[15:4] = USARTDIV[15:4]BRR[3:0]\nWhen OVER8 = 0, BRR[3:0] = USARTDIV[3:0].\nWhen OVER8 = 1:\nBRR[2:0] = USARTDIV[3:0] shifted 1 bit to the right.\nBRR[3] must be kept cleared"
            }
        ]
    },
    "1090535440": {
        "name": "GTPR",
        "address": 1090535440,
        "size": 32,
        "access": "read-write",
        "desc": "GTPR register",
        "fields": [
            {
                "name": "PSC",
                "bitOffset": 0,
                "bitWidth": 8,
                "desc": "PSC[7:0]: Prescaler value\nIn IrDA Low-power and normal IrDA mode:\nPSC[7:0] = IrDA Normal and Low-Power Baud Rate\nUsed for programming the prescaler for dividing the USART source clock to achieve the lowpower\nfrequency:\nThe source clock is divided by the value given in the register (8 significant bits):\n-00000000: Reserved - do not program this value\n-00000001: divides the source clock by 1\n-00000010: divides the source clock by 2\n...\nIn Smartcard mode:\nPSC[4:0]: Prescaler value\nUsed for programming the prescaler for dividing the USART source clock to provide the\nSmartcard clock.\nThe value given in the register (5 significant bits) is multiplied by 2 to give the division factor\nof the source clock frequency:\n-00000: Reserved - do not program this value\n-00001: divides the source clock by 2\n-00010: divides the source clock by 4\n-00011: divides the source clock by 6\n...\nThis bit field can only be written when the USART is disabled (UE=0)."
            },
            {
                "name": "GT",
                "bitOffset": 8,
                "bitWidth": 8,
                "desc": "GT[7:0]: Guard time value\nThis bit-field is used to program the Guard time value in terms of number of baud clock\nperiods.\nThis is used in Smartcard mode. The Transmission Complete flag is set after this guard time\nvalue.\nThis bit field can only be written when the USART is disabled (UE=0)."
            }
        ]
    },
    "1090535444": {
        "name": "RTOR",
        "address": 1090535444,
        "size": 32,
        "access": "read-write",
        "desc": "RTOR register",
        "fields": [
            {
                "name": "RTO",
                "bitOffset": 0,
                "bitWidth": 24,
                "desc": "RTO[23:0]: Receiver timeout value\nThis bit-field gives the Receiver timeout value in terms of number of baud clocks.\nIn standard mode, the RTOF flag is set if, after the last received character, no new start bit is\ndetected for more than the RTO value.\nIn Smartcard mode, this value is used to implement the CWT and BWT. See Smartcard\nchapter for more details. In the standard, the CWT/BWT measurement is done starting from\nthe Start Bit of the last received character."
            },
            {
                "name": "BLEN",
                "bitOffset": 24,
                "bitWidth": 8,
                "desc": "BLEN[7:0]: Block Length\nThis bit-field gives the Block length in Smartcard T=1 Reception. Its value equals the number\nof information characters + the length of the Epilogue Field (1-LEC/2-CRC) - 1.\nExamples:\nBLEN = 0 -> 0 information characters + LEC\nBLEN = 1 -> 0 information characters + CRC\nBLEN = 255 -> 254 information characters + CRC (total 256 characters))\nIn Smartcard mode, the Block length counter is reset when TXE=0 (TXFE = 0 in case FIFO\nmode is enabled).\nThis bit-field can be used also in other modes. In this case, the Block length counter is reset\nwhen RE=0 (receiver disabled) and/or when the EOBCF bit is written to 1."
            }
        ]
    },
    "1090535448": {
        "name": "RQR",
        "address": 1090535448,
        "size": 32,
        "access": "read-write",
        "desc": "RQR register",
        "fields": [
            {
                "name": "ABRRQ",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "ABRRQ: Auto baud rate request\nWriting 1 to this bit resets the ABRF flag in the USART_ISR and request an automatic baud\nrate measurement on the next received data frame."
            },
            {
                "name": "SBKRQ",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "SBKRQ: Send break request\nWriting 1 to this bit sets the SBKF flag and request to send a BREAK on the line, as soon as\nthe transmit machine is available."
            },
            {
                "name": "MMRQ",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "MMRQ: Mute mode request\nWriting 1 to this bit puts the USART in mute mode and resets the RWU flag."
            },
            {
                "name": "RXFRQ",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "RXFRQ: Receive data flush request\nWriting 1 to this bit empties the entire receive FIFO i.e. clears the bit RXFNE.\nThis allows to discard the received data without reading them, and avoid an overrun\ncondition."
            },
            {
                "name": "TXFRQ",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "TXFRQ: Transmit data flush request\nWhen FIFO mode is disabled, Writing 1 to this bit sets the TXE flag.\nThis allows to discard the transmit data. This bit must be used only in Smartcard mode,\nwhen data has not been sent due to errors (NACK) and the FE flag is active in the\nUSART_ISR register. If the USART does not support Smartcard mode, this bit is reserved\nand forced by hardware to 0\nWhen FIFO is enabled, TXFRQ bit is set to flush the whole FIFO . This will set the flag TXFE\n(Transmit FIFO empty, bit 23 in the USART_ISR register). Flushing the Transmit FIFO is\nsupported in both UART and Smartcard modes."
            }
        ]
    },
    "1090535452": {
        "name": "ISR",
        "address": 1090535452,
        "size": 32,
        "access": "read-only",
        "desc": "ISR register",
        "fields": [
            {
                "name": "PE",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PE: Parity error\nThis bit is set by hardware when a parity error occurs in receiver mode. It is cleared by\nsoftware, writing 1 to the PECF in the USART_ICR register.\nAn interrupt is generated if PEIE = 1 in the USART_CR1 register.\n-0: No parity error\n-1: Parity error"
            },
            {
                "name": "FE",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FE: Framing error\nThis bit is set by hardware when a de-synchronization, excessive noise or a break character\nis detected. It is cleared by software, writing 1 to the FECF bit in the USART_ICR register.\nIn Smartcard mode, in transmission, this bit is set when the maximum number of transmit\nattempts is reached without success (the card NACKs the data frame).\nAn interrupt is generated if EIE = 1 in the USART_CR1 register.\n-0: No Framing error is detected\n-1: Framing error or break character is detected"
            },
            {
                "name": "NF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NF: START bit Noise detection flag\nThis bit is set by hardware when noise is detected on a received frame. It is cleared by\nsoftware, writing 1 to the NFCF bit in the USART_ICR register.\n-0: No noise is detected\n-1: Noise is detected"
            },
            {
                "name": "ORE",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORE: Overrun error\nThis bit is set by hardware when the data currently being received in the shift register is\nready to be transferred into the USARTx_RDR register while RXNE=1 (RXFF = 1 in case\nFIFO mode is enabled) . It is cleared by a software, writing 1 to the ORECF, in the\nUSARTx_ICR register.\nAn interrupt is generated if RXNEIE/ RXFNEIE=1 or EIE = 1 in the USARTx_CR1 register.\n-0: No overrun error\n-1: Overrun error is detected"
            },
            {
                "name": "IDLE",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLE: Idle line detected\nThis bit is set by hardware when an Idle Line is detected. An interrupt is generated if\nIDLEIE=1 in the USART_CR1 register. It is cleared by software, writing 1 to the IDLECF in\nthe USART_ICR register.\n-0: No Idle line is detected\n-1: Idle line is detected"
            },
            {
                "name": "RXNE_RXFNE",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "RXNE/RXFNE:Read data register not empty/RXFIFO not empty\nRXNE bit is set by hardware when the content of the USARTx_RDR shift register has been\ntransferred\nto the USARTx_RDR register. It is cleared by a read to the USARTx_RDR register. The\nRXNE flag can also be cleared by writing 1 to the RXFRQ in the USARTx_RQR register.\nRXFNE bit is set by hardware when the RXFIFO is not empty, and so data can be read from\nthe USART_RDR register. Every read of the USART_RDR frees a location in the RXFIFO. It\nis cleared when the RXFIFO is empty.\nThe RXNE/RXFNE flag can also be cleared by writing 1 to the RXFRQ in the USART_RQR\nregister.\nAn interrupt is generated if RXNEIE/RXFNEIE=1 in the USART_CR1 register.\n-0: Data is not received\n-1: Received data is ready to be read."
            },
            {
                "name": "TC",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TC: Transmission complete\nThis bit indicates when the last data written in the USART_TDR has been transmitted out of\nthe shift register.\nIt is set by hardware if the transmission of a frame containing data is complete and if\nTXE/TXFE is set. An interrupt is generated if TCIE=1 in the USART_CR1 register. It is\ncleared by software, writing 1 to the TCCF in the USART_ICR register or by a write to the\nUSART_TDR register.\nAn interrupt is generated if TCIE=1 in the USART_CR1 register.\n-0: Transmission is not complete\n-1: Transmission is complete"
            },
            {
                "name": "TXE_TXFNF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TXE/TXFNF: Transmit data register empty/TXFIFO not full\nWhen FIFO mode is disabled, TXE is set by hardware when the content of the\nUSARTx_TDR register has been transferred into the shift register. It is cleared by a write to\nthe USARTx_TDR register. The TXE flag can also be set by writing 1 to the TXFRQ in the\nUSART_RQR register, in order to discard the data (only in Smartcard T=0 mode, in case of\ntransmission failure).\nWhen FIFO mode is enabled, TXFNF is set by hardware when TXFIFO is not full, and so\ndata can be written in the USART_TDR. Every write in the USART_TDR places the data in\nthe TXFIFO. This flag remains set until the TXFIFO is full. When the TXFIFO is full, this flag\nis cleared indicating that data can not be written into the USART_TDR.\nNote: The TXFNF is kept reset during the flush request until TXFIFO is empty . After\nsending the flush request (by setting TXFRQ bit), the flag TXFNF should be checked prior to\nwriting in TXFIFO. (TXFNF and TXFE will be set at the same time).\nAn interrupt is generated if the TXEIE/TXFNFIE bit =1 in the USART_CR1 register.\n-0: Data register is full/Transmit FIFO is full.\n-1: Data register/Transmit FIFO is not full"
            },
            {
                "name": "LBDF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDF: LIN break detection flag\nThis bit is set by hardware when the LIN break is detected. It is cleared by software, by\nwriting 1 to the LBDCF in the USART_ICR.\nAn interrupt is generated if LBDIE = 1 in the USART_CR2 register.\n-0: LIN Break not detected\n-1: LIN break detected"
            },
            {
                "name": "CTSIF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSIF: CTS interrupt flag\nThis bit is set by hardware when the nCTS input toggles, if the CTSE bit is set. It is cleared\nby software, by writing 1 to the CTSCF bit in the USART_ICR register.\nAn interrupt is generated if CTSIE=1 in the USART_CR3 register.\n-0: No change occurred on the nCTS status line\n-1: A change occurred on the nCTS status line"
            },
            {
                "name": "CTS",
                "bitOffset": 10,
                "bitWidth": 1,
                "desc": "CTS: CTS flag\nThis bit is set/reset by hardware. It is an inverted copy of the status of the nCTS input pin.\n-0: nCTS line set\n-1: nCTS line reset"
            },
            {
                "name": "RTOF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOF: Receiver timeout\nThis bit is set by hardware when the timeout value, programmed in the RTOR register has\nlapsed, without any communication. It is cleared by software, writing 1 to the RTOCF bit in\nthe USART_ICR register.\nAn interrupt is generated if RTOIE=1 in the USART_CR2 register.\nIn Smartcard mode, the timeout corresponds to the CWT or BWT timings.\n-0: Timeout value not reached\n-1: Timeout value reached without any data reception"
            },
            {
                "name": "EOBF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBF: End of block flag\nThis bit is set by hardware when a complete block has been received (for example T=1\nSmartcard mode). The detection is done when the number of received bytes (from the start\nof the block, including the prologue) is equal or greater than BLEN + 4.\nAn interrupt is generated if the EOBIE=1 in the USART_CR2 register.\nIt is cleared by software, writing 1 to the EOBCF in the USART_ICR register.\n-0: End of Block not reached\n-1: End of Block (number of characters) reached"
            },
            {
                "name": "UDR",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDR: SPI slave underrun error flag\nIn slave transmission mode, this flag is set when the first clock for data transmission appears\nwhile the software has not yet loaded any value into USARTx_DR.\n-0: No underrun error\n-1: underrun error"
            },
            {
                "name": "ABRE",
                "bitOffset": 14,
                "bitWidth": 1,
                "desc": "ABRE: Auto baud rate error\nThis bit is set by hardware if the baud rate measurement failed (baud rate out of range or\ncharacter comparison failed)\nIt is cleared by software, by writing 1 to the ABRRQ bit in the USART_CR3 register"
            },
            {
                "name": "ABRF",
                "bitOffset": 15,
                "bitWidth": 1,
                "desc": "ABRF: Auto baud rate flag\nThis bit is set by hardware when the automatic baud rate has been set (RXNE will also be\nset, generating an interrupt if RXNEIE = 1) or when the auto baud rate operation was\ncompleted without success (ABRE=1) (ABRE, RXNE and FE are also set in this case)\nIt is cleared by software, in order to request a new auto baud rate detection, by writing 1 to\nthe ABRRQ in the USART_RQR register."
            },
            {
                "name": "BUSY",
                "bitOffset": 16,
                "bitWidth": 1,
                "desc": "BUSY: Busy flag\nThis bit is set and reset by hardware. It is active when a communication is ongoing on the\nRX line (successful start bit detected). It is reset at the end of the reception (successful or\nnot).\n-0: USART is idle (no reception)\n-1: Reception on going"
            },
            {
                "name": "CMF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMF: Character match flag\nThis bit is set by hardware, when a the character defined by ADD[7:0] is received. It is\ncleared by software, writing 1 to the CMCF in the USART_ICR register.\nAn interrupt is generated if CMIE=1in the USART_CR1 register.\n-0: No Character match detected\n-1: Character Match detected"
            },
            {
                "name": "SBKF",
                "bitOffset": 18,
                "bitWidth": 1,
                "desc": "SBKF: Send break flag\nThis bit indicates that a send break character was requested. It is set by software, by writing\n1 to the SBKRQ bit in the USART_CR3 register. It is automatically reset by hardware during\nthe stop bit of break transmission.\n-0: No break character is transmitted\n-1: Break character will be transmitted"
            },
            {
                "name": "RWU",
                "bitOffset": 19,
                "bitWidth": 1,
                "desc": "RWU: Receiver wakeup from Mute mode\nThis bit indicates if the USART is in mute mode. It is cleared/set by hardware when a\nwakeup/mute sequence is recognized. The mute mode control sequence (address or IDLE)\nis selected by the WAKE bit in the USART_CR1 register.\nWhen wakeup on IDLE mode is selected, this bit can only be set by software, writing 1 to the\nMMRQ bit in the USART_RQR register.\n-0: Receiver in active mode\n-1: Receiver in mute mode"
            },
            {
                "name": "TEACK",
                "bitOffset": 21,
                "bitWidth": 1,
                "desc": "TEACK: Transmit enable acknowledge flag\nThis bit is set/reset by hardware, when the Transmit Enable value is taken into account by\nthe USART.\nIt can be used when an idle frame request is generated by writing TE=0, followed by TE=1\nin the USART_CR1 register, in order to respect the TE=0 minimum period."
            },
            {
                "name": "REACK",
                "bitOffset": 22,
                "bitWidth": 1,
                "desc": "REACK: Receive enable acknowledge flag\nThis bit is set/reset by hardware, when the Receive Enable value is taken into account by\nthe USART.\nIt can be used to verify that the USART is ready for reception before entering Stop mode."
            },
            {
                "name": "TXFE",
                "bitOffset": 23,
                "bitWidth": 1,
                "desc": "TXFE: TXFIFO Empty\nThis bit is set by hardware when TXFIFO is Empty. When the TXFIFO contains at least one\ndata, this flag is cleared. The TXFE flag can also be set by writing 1 to the bit TXFRQ (bit 4) in\nthe USART_RQR register.\nAn interrupt is generated if the TXFEIE bit =1 (bit 30) in the USART_CR1 register.\n-0: TXFIFO is not empty.\n-1: TXFIFO is empty."
            },
            {
                "name": "RXFF",
                "bitOffset": 24,
                "bitWidth": 1,
                "desc": "RXFF: RXFIFO Full\nThis bit is set by hardware when RXFIFO is Full.\nAn interrupt is generated if the RXFFIE bit =1 in the USART_CR1 register.\n-0: RXFIFO is not Full.\n-1: RXFIFO is Full."
            },
            {
                "name": "TCBGT",
                "bitOffset": 25,
                "bitWidth": 1,
                "desc": "TCBGT: Transmission complete before guard time flagl\nThis bit indicates when the last data written in the USART_TDR has been transmitted\ncorrectly out of the shift register .\nIt is set by hardware in Smartcard mode, if the transmission of a frame containing data is\ncomplete and if there is no NACK from the smartcard. An interrupt is generated if\nTCBGTIE=1 in the USART_CR3 register. It is cleared by software, writing 1 to the\nTCBGTCF in the USART_ICR register or by a write to the USART_TDR register.\n-0: Transmission is not complete or transmission is complete unsuccessfuly (i.e. a NACK is\nreceived from the card)\n-1: Transmission is complete successfully (before Guard time completion and there is no\nNACK from the smart card)."
            },
            {
                "name": "RXFT",
                "bitOffset": 26,
                "bitWidth": 1,
                "desc": "RXFT: RXFIFO threshold flag\nThis bit is set by hardware when the programmed threshold in RXFTCFG in USARTx_CR3\nregister is reached. This means that there are (RXFTCFG - 1) data in the Receive FIFO and\none data in the USART_RDR register. An interrupt is generated if the RXFTIE bit =1 (bit 27) in\nthe USART_CR3 register.\n-0: Receive FIFO doesnt reach the programmed threshold.\n-1: Receive FIFO reached the programmed threshold"
            },
            {
                "name": "TXFT",
                "bitOffset": 27,
                "bitWidth": 1,
                "desc": "TXFT: TXFIFO threshold flag\nThis bit is set by hardware when the TXFIFO reaches the programmed threshold in TXFTCFG\nin USARTx_CR3 register i.e. the TXFIFO contains TXFTCFG empty locations. An interrupt is\ngenerated if the TXFTIE bit =1 (bit 31) in the USART_CR3 register.\n-0: TXFIFO doesnt reach the programmed threshold.\n-1: TXFIFO reached the programmed threshold"
            }
        ]
    },
    "1090535456": {
        "name": "ICR",
        "address": 1090535456,
        "size": 32,
        "access": "read-write",
        "desc": "ICR register",
        "fields": [
            {
                "name": "PECF",
                "bitOffset": 0,
                "bitWidth": 1,
                "desc": "PECF: Parity error clear flag\nWriting 1 to this bit clears the PE flag in the USART_ISR register."
            },
            {
                "name": "FECF",
                "bitOffset": 1,
                "bitWidth": 1,
                "desc": "FECF: Framing error clear flag\nWriting 1 to this bit clears the FE flag in the USART_ISR register"
            },
            {
                "name": "NECF",
                "bitOffset": 2,
                "bitWidth": 1,
                "desc": "NECF: Noise detected clear flag\nWriting 1 to this bit clears the NF flag in the USART_ISR register."
            },
            {
                "name": "ORECF",
                "bitOffset": 3,
                "bitWidth": 1,
                "desc": "ORECF: Overrun error clear flag\nWriting 1 to this bit clears the ORE flag in the USART_ISR register."
            },
            {
                "name": "IDLECF",
                "bitOffset": 4,
                "bitWidth": 1,
                "desc": "IDLECF: Idle line detected clear flag\nWriting 1 to this bit clears the IDLE flag in the USART_ISR register."
            },
            {
                "name": "TXFECF",
                "bitOffset": 5,
                "bitWidth": 1,
                "desc": "TXFECF: TXFIFO empty clear flag\nWriting 1 to this bit clears the TXFE flag in the USART_ISR register"
            },
            {
                "name": "TCCF",
                "bitOffset": 6,
                "bitWidth": 1,
                "desc": "TCCF: Transmission complete clear flag\nWriting 1 to this bit clears the TC flag in the USART_ISR register"
            },
            {
                "name": "TCBGTCF",
                "bitOffset": 7,
                "bitWidth": 1,
                "desc": "TCBGTCF: Transmission complete before Guard time clear flag\nWriting 1 to this bit clears the TCBGT flag in the USART_ISR register."
            },
            {
                "name": "LBDCF",
                "bitOffset": 8,
                "bitWidth": 1,
                "desc": "LBDCF: LIN break detection clear flag\nWriting 1 to this bit clears the LBDF flag in the USART_ISR register."
            },
            {
                "name": "CTSCF",
                "bitOffset": 9,
                "bitWidth": 1,
                "desc": "CTSCF: CTS clear flag\nWriting 1 to this bit clears the CTSIF flag in the USART_ISR register"
            },
            {
                "name": "RTOCF",
                "bitOffset": 11,
                "bitWidth": 1,
                "desc": "RTOCF: Receiver timeout clear flag\nWriting 1 to this bit clears the RTOF flag in the USART_ISR register."
            },
            {
                "name": "EOBCF",
                "bitOffset": 12,
                "bitWidth": 1,
                "desc": "EOBCF: End of block clear flag\nWriting 1 to this bit clears the EOBF flag in the USART_ISR register"
            },
            {
                "name": "UDRCF",
                "bitOffset": 13,
                "bitWidth": 1,
                "desc": "UDRCF:SPI slave underrun clear flag\nWriting 1 to this bit clears the UDRF flag in the USART_ISR register"
            },
            {
                "name": "CMCF",
                "bitOffset": 17,
                "bitWidth": 1,
                "desc": "CMCF: Character match clear flag\nWriting 1 to this bit clears the CMF flag in the USART_ISR register"
            }
        ]
    },
    "1090535460": {
        "name": "RDR",
        "address": 1090535460,
        "size": 32,
        "access": "read-only",
        "desc": "RDR register",
        "fields": [
            {
                "name": "RDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "RDR[8:0]: Receive data value\nContains the received data character.\nThe RDR register provides the parallel interface between the input shift register and the\ninternal bus (see Figure 124).\nWhen receiving with the parity enabled, the value read in the MSB bit is the received parity\nbit."
            }
        ]
    },
    "1090535464": {
        "name": "TDR",
        "address": 1090535464,
        "size": 32,
        "access": "read-write",
        "desc": "TDR register",
        "fields": [
            {
                "name": "TDR",
                "bitOffset": 0,
                "bitWidth": 9,
                "desc": "TDR[8:0]: Transmit data value\nContains the data character to be transmitted.\nThe USARTx_TDR register provides the parallel interface between the internal bus and the\noutput shift register (see Figure 124).\nWhen transmitting with the parity enabled (PCE bit set to 1 in the USART_CR1 register),\nthe value written in the MSB (bit 7 or bit 8 depending on the data length) has no effect\nbecause it is replaced by the parity.\nNote: This register must be written only when TXE/TXFNF=1."
            }
        ]
    },
    "1090535468": {
        "name": "PRESC",
        "address": 1090535468,
        "size": 32,
        "access": "read-write",
        "desc": "PRESC register",
        "fields": [
            {
                "name": "PRESCALER",
                "bitOffset": 0,
                "bitWidth": 4,
                "desc": "PRESCALER[3:0]: Clock prescaler\nThe USART input clock can be divided by a prescaler:\n-0000: input clock not divided\n-0001: input clock divided by 2\n-0010: input clock divided by 4\n-0011: input clock divided by 6\n-0100: input clock divided by 8\n-0101: input clock divided by 10\n-0110: input clock divided by 12\n-0111: input clock divided by 16\n-1000: input clock divided by 32\n-1001: input clock divided by 64\n-1010: input clock divided by 128\n-1011: input clock divided by 256\nRemaing combinations: Reserved.\nNote: When PRESCALER is programmed with a value different of the allowed ones,\nprogrammed prescaler value will be '1011' i.e. input clock divided by 256"
            }
        ]
    }
}