#-----------------------------------------------------------
# Vivado v2025.2 (64-bit)
# SW Build 6299465 on Fri Nov 14 12:34:56 MST 2025
# IP Build 6300035 on Fri Nov 14 10:48:45 MST 2025
# SharedData Build 6298862 on Thu Nov 13 04:50:51 MST 2025
# Start of session at: Sat Dec 27 11:42:01 2025
# Process ID         : 30739
# Current directory  : /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1
# Command line       : vivado -log ila_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source ila_0.tcl
# Log file           : /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/ila_0.vds
# Journal file       : /home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/vivado.jou
# Running On         : dan-alencar
# Platform           : Linuxmint
# Operating System   : Linux Mint 22.2
# Processor Detail   : Intel(R) Core(TM) 5 210H
# CPU Frequency      : 1902.685 MHz
# CPU Physical cores : 8
# CPU Logical cores  : 12
# Host memory        : 24783 MB
# Swap memory        : 2147 MB
# Total Virtual      : 26931 MB
# Available Virtual  : 20826 MB
#-----------------------------------------------------------
source ila_0.tcl -notrace
Command: synth_design -top ila_0 -part xcau15p-ffvb676-1-i -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcau15p'
INFO: [Device 21-403] Loading part xcau15p-ffvb676-1-i
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 30814
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2452.797 ; gain = 450.688 ; free physical = 12131 ; free virtual = 18468
---------------------------------------------------------------------------------
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_ext.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:69]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:71]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:109]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:111]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:150]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:152]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:192]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:194]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:235]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:237]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:279]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:281]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:324]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:326]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:370]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:372]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:419]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:465]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:467]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:514]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:516]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:564]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:566]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:615]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core.vh:617]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:277]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:310]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:312]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:345]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:347]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:380]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:382]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:415]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:417]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:450]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:452]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:485]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:487]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:30]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:32]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:65]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:67]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:100]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:102]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:135]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:137]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:170]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:172]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:205]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:207]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:240]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:242]
INFO: [Synth 8-11241] undeclared symbol 'tms_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:275]
INFO: [Synth 8-11241] undeclared symbol 'runtest_int', assumed default net type 'wire' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/hdl/verilog/xsdbm_v3_0_5_bs_core_vec.vh:277]
INFO: [Common 17-14] Message 'Synth 8-11241' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6157] synthesizing module 'ila_0' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-6157] synthesizing module 'CFGLUT5' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6155] done synthesizing module 'CFGLUT5' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3131]
INFO: [Synth 8-6157] synthesizing module 'CARRY4' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6155] done synthesizing module 'CARRY4' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:3094]
INFO: [Synth 8-6157] synthesizing module 'SRLC32E' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6155] done synthesizing module 'SRLC32E' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165484]
INFO: [Synth 8-6157] synthesizing module 'SRL16E' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-6155] done synthesizing module 'SRL16E' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165334]
INFO: [Synth 8-6157] synthesizing module 'SRLC16E' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165423]
INFO: [Synth 8-6155] done synthesizing module 'SRLC16E' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:165423]
INFO: [Synth 8-6157] synthesizing module 'FDRE' [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-6155] done synthesizing module 'FDRE' (0#1) [/home/dan-alencar/2025.2/Vivado/scripts/rt/data/unisim_comp.v:49396]
INFO: [Synth 8-7071] port 'clk_nobuf' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7071] port 'clkdiv_out' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7071] port 'trig_in' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7071] port 'trig_in_ack' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7071] port 'trig_out' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7071] port 'trig_out_ack' of module 'ila_v6_2_19_ila' is unconnected for instance 'inst' [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-7023] instance 'inst' of module 'ila_v6_2_19_ila' has 1033 connections declared, but only 1027 given [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:3223]
INFO: [Synth 8-6155] done synthesizing module 'ila_0' (0#1) [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:48]
INFO: [Synth 8-3848] Net sl_iport0 in module/entity ila_0 does not have driver. [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/synth/ila_0.v:112]
INFO: [Synth 8-7129] Port CLKB in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[102] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[101] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[100] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[99] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[98] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[97] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[96] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[95] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[94] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[93] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[92] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[91] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[90] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[89] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[88] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[87] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[86] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[85] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[84] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[83] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[82] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[81] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[80] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[79] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[78] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[77] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[76] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[75] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[74] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[73] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[72] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[71] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[70] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[69] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[68] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[67] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[66] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[65] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[64] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[63] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[62] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[61] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[60] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[59] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[58] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[57] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[56] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[55] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[54] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[53] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[52] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[51] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[50] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[49] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[48] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[47] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[46] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[45] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[44] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[43] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[42] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[41] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[40] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[39] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[38] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[37] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[36] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[35] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[34] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[33] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[32] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[31] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[30] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[29] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[28] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[27] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[26] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[25] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[24] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[23] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[22] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[21] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[20] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[19] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[18] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[17] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[16] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[15] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[14] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[13] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[12] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[11] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[10] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[9] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[8] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[7] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[6] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[5] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Synth 8-7129] Port DOUTA_I[4] in module blk_mem_gen_v8_4_12_blk_mem_output_block is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2919.242 ; gain = 917.133 ; free physical = 11655 ; free virtual = 17992
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2919.242 ; gain = 917.133 ; free physical = 11632 ; free virtual = 17969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 2919.242 ; gain = 917.133 ; free physical = 11632 ; free virtual = 17969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2919.242 ; gain = 0.000 ; free physical = 11625 ; free virtual = 17962
INFO: [Netlist 29-17] Analyzing 232 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2959.262 ; gain = 0.000 ; free physical = 10984 ; free virtual = 17318
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_0_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.gen/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/ila_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/ila_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2959.262 ; gain = 0.000 ; free physical = 10977 ; free virtual = 17310
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 173 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 152 instances
  CFGLUT5 => SRLC32E: 21 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2959.297 ; gain = 0.000 ; free physical = 10952 ; free virtual = 17285
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2959.297 ; gain = 957.188 ; free physical = 10052 ; free virtual = 16367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcau15p-ffvb676-1-i
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2967.266 ; gain = 965.156 ; free physical = 10051 ; free virtual = 16366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:51 . Memory (MB): peak = 2967.266 ; gain = 965.156 ; free physical = 10135 ; free virtual = 16450
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized3'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized4'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized5'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized6'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized7'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized8'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized9'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized10'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized11'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized12'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized13'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized14'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized15'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized16'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'xsdbs_v1_0_5_reg_p2s__parameterized17'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'ltlib_v1_0_3_generic_memrd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized2'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized4'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized6'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized8'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized10'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized12'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized14'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized16'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                             0001
                     REG |                             0010 |                             0010
                     P2S |                             0100 |                             0100
                     S2P |                             1000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'xsdbs_v1_0_5_reg_p2s__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
              RESET_ADDR |                          0000001 |                          0000001
            REQUEST_READ |                          0000010 |                          0000010
           WAIT_READ_ACK |                          0000100 |                          0000100
             OUTPUT_DATA |                          0001000 |                          0001000
                    IDLE |                          0010000 |                          0010000
         INCREMENT_BLOCK |                          0100000 |                          0100000
       INCREMENT_ADDRESS |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'ltlib_v1_0_3_generic_memrd'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:51 ; elapsed = 00:00:53 . Memory (MB): peak = 2967.266 ; gain = 965.156 ; free physical = 10063 ; free virtual = 16380
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 576 (col length:72)
BRAMs: 288 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:06 ; elapsed = 00:01:09 . Memory (MB): peak = 2967.266 ; gain = 965.156 ; free physical = 9930 ; free virtual = 16257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:13 . Memory (MB): peak = 3058.816 ; gain = 1056.707 ; free physical = 9963 ; free virtual = 16291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:11 ; elapsed = 00:01:14 . Memory (MB): peak = 3058.816 ; gain = 1056.707 ; free physical = 9962 ; free virtual = 16289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:16 . Memory (MB): peak = 3058.816 ; gain = 1056.707 ; free physical = 9941 ; free virtual = 16269
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9724 ; free virtual = 16061
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9716 ; free virtual = 16053
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9701 ; free virtual = 16037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9701 ; free virtual = 16037
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9693 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9693 ; free virtual = 16030
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    59|
|2     |CARRY8   |     4|
|3     |CFGLUT5  |   173|
|4     |LUT1     |    43|
|5     |LUT2     |   201|
|6     |LUT3     |   238|
|7     |LUT4     |   415|
|8     |LUT5     |   177|
|9     |LUT6     |   412|
|10    |MUXF7    |    70|
|11    |MUXF8    |    17|
|12    |RAMB18E2 |    23|
|14    |SRL16E   |   106|
|15    |SRLC16E  |     2|
|16    |SRLC32E  |    17|
|17    |FDRE     |  2472|
|18    |FDSE     |    10|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9693 ; free virtual = 16030
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:02 ; elapsed = 00:01:05 . Memory (MB): peak = 3188.629 ; gain = 1146.465 ; free physical = 9676 ; free virtual = 16013
Synthesis Optimization Complete : Time (s): cpu = 00:01:18 ; elapsed = 00:01:21 . Memory (MB): peak = 3188.629 ; gain = 1186.520 ; free physical = 9676 ; free virtual = 16013
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3188.629 ; gain = 0.000 ; free physical = 9786 ; free virtual = 16123
INFO: [Netlist 29-17] Analyzing 323 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.629 ; gain = 0.000 ; free physical = 9619 ; free virtual = 15957
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 207 instances were transformed.
  (CARRY4) => CARRY8: 34 instances
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 152 instances
  CFGLUT5 => SRLC32E: 21 instances

Synth Design complete | Checksum: de7a1686
INFO: [Common 17-83] Releasing license: Synthesis
283 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:28 ; elapsed = 00:01:27 . Memory (MB): peak = 3188.629 ; gain = 1564.941 ; free physical = 9608 ; free virtual = 15946
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2332.330; main = 2104.825; forked = 283.267
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 4183.875; main = 3188.633; forked = 995.242
Write ShapeDB Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.629 ; gain = 0.000 ; free physical = 9608 ; free virtual = 15946
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP ila_0, cache-ID = 7696d4cc9608a7ea
INFO: [Coretcl 2-1174] Renamed 244 cell refs.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3188.629 ; gain = 0.000 ; free physical = 9454 ; free virtual = 15799
INFO: [Common 17-1381] The checkpoint '/home/dan-alencar/Documents/GitHub/IC-Aging-Environment/aging_study_ultrascale/aging_study_ultrascale.runs/ila_0_synth_1/ila_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file ila_0_utilization_synth.rpt -pb ila_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Dec 27 11:43:39 2025...
