% !TeX root = resume
\cvsection{Education}
\begin{cventries}
	\cventry
    {Politecnico di Torino}
    {Master's degree in Electronic Engineering}
    {Oct 2017 - present}
    {}
    {
      \begin{cvitems}
      	\item {Specializing in electronic systems design.}
      	\item {Member of \emph{Mu Nu Chapter of IEEE- Eta Kappa Nu}.} 
      \end{cvitems}
    }

	\cvsubentry{Relevant projects:}{}{}
	{
    \begin{cvitems}
      \item {\textbf{RISC-V core}: RV32I in-order core, described in SystemVerilog.}
      \item {\textbf{Workshop on Innovative Systems}: Logic-in-Memory hardware implementation of the \emph{k}-modes algorithm.}
			\item {\textbf{FFT unit}: Design of a hardware accelerator implementing the FFT, exploiting a microprogrammed control unit.}
			\item {\textbf{Logic analyzer}: Design of an 8-channel logic analyzer in VHDL, focusing on the UART interface.}
		\end{cvitems}
	}    
    
  \cventry
    {Politecnico di Torino}
    {Bachelor's degree in Electronic Engineering - 110/110 cum laude}
    {Sept 2014 - July 2017}
    {}
    {
      \begin{cvitems}
      	\item {Acquired knowledge in: analog and digital electronics, electronic measurements, semiconductor devices, signal processing, telecommunications, automatic controls, computer architectures.}
        \item {Took part for all the three years in the Young Talent Project}.
        \item {Member of \emph{Mu Nu Chapter of IEEE- Eta Kappa Nu}.}
      \end{cvitems}  
    }
    
	\cvsubentry{Relevant projects:}{}{}
		{
			\begin{cvitems}
			    \item {\textbf{FIR digital filter}: Design of a FIR filter in VHDL, simulated in ModelSim}
				\item {\textbf{Logic simulator}: Design of a C++ program simulating the behavior of a logic circuit.}
			\end{cvitems}
		}    
    
    \cventry
    {IIS 8 Marzo, Settimo Torinese (TO), Italy}
    {High school diploma, Liceo Scientifico - 100/100 cum laude}
    {Sept 2009 - July 2014}
    {}
    {}
\end{cventries}


 