{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 12 10:11:48 2020 " "Info: Processing started: Thu Nov 12 10:11:48 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab8 -c lab8" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab8.v(165) " "Warning (10268): Verilog HDL information at lab8.v(165): always construct contains both blocking and non-blocking assignments" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 165 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab8.v 12 12 " "Info: Found 12 design units, including 12 entities, in source file lab8.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab8 " "Info: Found entity 1: lab8" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 count6 " "Info: Found entity 2: count6" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 32 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 key_decode " "Info: Found entity 3: key_decode" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 51 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 vaild " "Info: Found entity 4: vaild" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 100 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 key_buff " "Info: Found entity 5: key_buff" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 115 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 freq_div " "Info: Found entity 6: freq_div" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 128 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 move " "Info: Found entity 7: move" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 145 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 shift " "Info: Found entity 8: shift" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 collision " "Info: Found entity 9: collision" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 183 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 idx " "Info: Found entity 10: idx" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 198 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 mix " "Info: Found entity 11: mix" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 215 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 map " "Info: Found entity 12: map" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 223 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab8 " "Info: Elaborating entity \"lab8\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "freq_div freq_div:M6 " "Info: Elaborating entity \"freq_div\" for hierarchy \"freq_div:M6\"" {  } { { "lab8.v" "M6" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 16 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i lab8.v(135) " "Warning (10240): Verilog HDL Always Construct warning at lab8.v(135): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_decode key_decode:M1 " "Info: Elaborating entity \"key_decode\" for hierarchy \"key_decode:M1\"" {  } { { "lab8.v" "M1" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 18 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_buff key_buff:M2 " "Info: Elaborating entity \"key_buff\" for hierarchy \"key_buff:M2\"" {  } { { "lab8.v" "M2" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vaild vaild:M3 " "Info: Elaborating entity \"vaild\" for hierarchy \"vaild:M3\"" {  } { { "lab8.v" "M3" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 20 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count6 count6:M4 " "Info: Elaborating entity \"count6\" for hierarchy \"count6:M4\"" {  } { { "lab8.v" "M4" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 21 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:M5 " "Info: Elaborating entity \"move\" for hierarchy \"move:M5\"" {  } { { "lab8.v" "M5" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 23 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift move:M5\|shift:S1 " "Info: Elaborating entity \"shift\" for hierarchy \"move:M5\|shift:S1\"" {  } { { "lab8.v" "S1" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 156 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "map map:M7 " "Info: Elaborating entity \"map\" for hierarchy \"map:M7\"" {  } { { "lab8.v" "M7" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 25 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "idx idx:M8 " "Info: Elaborating entity \"idx\" for hierarchy \"idx:M8\"" {  } { { "lab8.v" "M8" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 26 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mix mix:M9 " "Info: Elaborating entity \"mix\" for hierarchy \"mix:M9\"" {  } { { "lab8.v" "M9" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 27 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "collision collision:M10 " "Info: Elaborating entity \"collision\" for hierarchy \"collision:M10\"" {  } { { "lab8.v" "M10" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 28 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_LPM_COUNTER_INFERRED" "freq_div:M6\|divider\[0\]~0 14 " "Info: Inferred lpm_counter megafunction (LPM_WIDTH=14) from the following logic: \"freq_div:M6\|divider\[0\]~0\"" {  } { { "lab8.v" "divider\[0\]~0" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 141 -1 0 } }  } 0 0 "Inferred lpm_counter megafunction (LPM_WIDTH=%2!d!) from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "freq_div:M6\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:M6\|lpm_counter:divider_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "freq_div:M6\|lpm_counter:divider_rtl_0 " "Info: Instantiated megafunction \"freq_div:M6\|lpm_counter:divider_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Info: Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Info: Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Info: Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter freq_div:M6\|lpm_counter:divider_rtl_0 " "Info: Elaborated megafunction instantiation \"freq_div:M6\|lpm_counter:divider_rtl_0\|alt_counter_f10ke:wysi_counter\", which is child of megafunction instantiation \"freq_div:M6\|lpm_counter:divider_rtl_0\"" {  } { { "lpm_counter.tdf" "" { Text "d:/quartus9.0/fpga lab/quartus/libraries/megafunctions/lpm_counter.tdf" 425 4 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Info: Registers with preset signals will power-up high" {  } { { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 209 -1 0 } } { "lab8.v" "" { Text "D:/quartus9.0/fpga lab/quartus/lab8/lab8.v" 169 -1 0 } }  } 0 0 "Registers with preset signals will power-up high" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "134 " "Info: Implemented 134 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "27 " "Info: Implemented 27 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "102 " "Info: Implemented 102 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/quartus9.0/fpga lab/quartus/lab8/lab8.map.smsg " "Info: Generated suppressed messages file D:/quartus9.0/fpga lab/quartus/lab8/lab8.map.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 12 10:11:51 2020 " "Info: Processing ended: Thu Nov 12 10:11:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
