// Seed: 1080178886
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output id_4;
  input id_3;
  output id_2;
  inout id_1;
  logic id_4;
  generate
    for (id_5 = (id_3); id_5; id_1 = 1) begin : id_6
      always @(1 + id_6 or 1 or 1 or id_1) begin
        id_4 = 1'b0;
      end
    end
  endgenerate
endmodule
`default_nettype wire
