## Summary

| Name                                                          | Offset   |   Length | Description                  |
|:--------------------------------------------------------------|:---------|---------:|:-----------------------------|
| control_registers.[`eoc`](#eoc)                               | 0x0      |        4 | End-of-Computation Register  |
| control_registers.[`wake_up`](#wake_up)                       | 0x4      |        4 | Wake Up Register             |
| control_registers.[`wake_up_tile_0`](#wake_up_tile)           | 0x8      |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_1`](#wake_up_tile)           | 0xc      |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_2`](#wake_up_tile)           | 0x10     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_3`](#wake_up_tile)           | 0x14     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_4`](#wake_up_tile)           | 0x18     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_5`](#wake_up_tile)           | 0x1c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_6`](#wake_up_tile)           | 0x20     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_7`](#wake_up_tile)           | 0x24     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_8`](#wake_up_tile)           | 0x28     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_9`](#wake_up_tile)           | 0x2c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_10`](#wake_up_tile)          | 0x30     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_11`](#wake_up_tile)          | 0x34     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_12`](#wake_up_tile)          | 0x38     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_13`](#wake_up_tile)          | 0x3c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_14`](#wake_up_tile)          | 0x40     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_15`](#wake_up_tile)          | 0x44     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_16`](#wake_up_tile)          | 0x48     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_17`](#wake_up_tile)          | 0x4c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_18`](#wake_up_tile)          | 0x50     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_19`](#wake_up_tile)          | 0x54     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_20`](#wake_up_tile)          | 0x58     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_21`](#wake_up_tile)          | 0x5c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_22`](#wake_up_tile)          | 0x60     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_23`](#wake_up_tile)          | 0x64     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_24`](#wake_up_tile)          | 0x68     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_25`](#wake_up_tile)          | 0x6c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_26`](#wake_up_tile)          | 0x70     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_27`](#wake_up_tile)          | 0x74     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_28`](#wake_up_tile)          | 0x78     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_29`](#wake_up_tile)          | 0x7c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_30`](#wake_up_tile)          | 0x80     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_31`](#wake_up_tile)          | 0x84     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_32`](#wake_up_tile)          | 0x88     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_33`](#wake_up_tile)          | 0x8c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_34`](#wake_up_tile)          | 0x90     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_35`](#wake_up_tile)          | 0x94     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_36`](#wake_up_tile)          | 0x98     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_37`](#wake_up_tile)          | 0x9c     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_38`](#wake_up_tile)          | 0xa0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_39`](#wake_up_tile)          | 0xa4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_40`](#wake_up_tile)          | 0xa8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_41`](#wake_up_tile)          | 0xac     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_42`](#wake_up_tile)          | 0xb0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_43`](#wake_up_tile)          | 0xb4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_44`](#wake_up_tile)          | 0xb8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_45`](#wake_up_tile)          | 0xbc     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_46`](#wake_up_tile)          | 0xc0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_47`](#wake_up_tile)          | 0xc4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_48`](#wake_up_tile)          | 0xc8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_49`](#wake_up_tile)          | 0xcc     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_50`](#wake_up_tile)          | 0xd0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_51`](#wake_up_tile)          | 0xd4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_52`](#wake_up_tile)          | 0xd8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_53`](#wake_up_tile)          | 0xdc     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_54`](#wake_up_tile)          | 0xe0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_55`](#wake_up_tile)          | 0xe4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_56`](#wake_up_tile)          | 0xe8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_57`](#wake_up_tile)          | 0xec     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_58`](#wake_up_tile)          | 0xf0     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_59`](#wake_up_tile)          | 0xf4     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_60`](#wake_up_tile)          | 0xf8     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_61`](#wake_up_tile)          | 0xfc     |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_62`](#wake_up_tile)          | 0x100    |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_tile_63`](#wake_up_tile)          | 0x104    |        4 | Wake Up Tile Register        |
| control_registers.[`wake_up_group`](#wake_up_group)           | 0x108    |        4 | Wake Up Group Register       |
| control_registers.[`wake_up_cluster`](#wake_up_cluster)       | 0x10c    |        4 | Wake Up Cluster Register     |
| control_registers.[`tcdm_start_address`](#tcdm_start_address) | 0x110    |        4 | TCDM Start Address Register  |
| control_registers.[`tcdm_end_address`](#tcdm_end_address)     | 0x114    |        4 | TCDM End Address Register    |
| control_registers.[`nr_cores_reg`](#nr_cores_reg)             | 0x118    |        4 | Number of Cores Register     |
| control_registers.[`ro_cache_enable`](#ro_cache_enable)       | 0x11c    |        4 | Read-only cache Enable       |
| control_registers.[`ro_cache_flush`](#ro_cache_flush)         | 0x120    |        4 | Read-only cache Flush        |
| control_registers.[`ro_cache_start_0`](#ro_cache_start)       | 0x124    |        4 | Read-only cache Region Start |
| control_registers.[`ro_cache_start_1`](#ro_cache_start)       | 0x128    |        4 | Read-only cache Region Start |
| control_registers.[`ro_cache_start_2`](#ro_cache_start)       | 0x12c    |        4 | Read-only cache Region Start |
| control_registers.[`ro_cache_start_3`](#ro_cache_start)       | 0x130    |        4 | Read-only cache Region Start |
| control_registers.[`ro_cache_end_0`](#ro_cache_end)           | 0x134    |        4 | Read-only cache Region End   |
| control_registers.[`ro_cache_end_1`](#ro_cache_end)           | 0x138    |        4 | Read-only cache Region End   |
| control_registers.[`ro_cache_end_2`](#ro_cache_end)           | 0x13c    |        4 | Read-only cache Region End   |
| control_registers.[`ro_cache_end_3`](#ro_cache_end)           | 0x140    |        4 | Read-only cache Region End   |

## eoc
End-of-Computation Register
- Offset: `0x0`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "eoc", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name   | Description   |
|:------:|:------:|:-------:|:-------|:--------------|
|  31:0  |   rw   |    x    | eoc    |               |

## wake_up
Wake Up Register
- Offset: `0x4`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "wake_up", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name    | Description   |
|:------:|:------:|:-------:|:--------|:--------------|
|  31:0  |   wo   |    x    | wake_up |               |

## wake_up_tile
Wake Up Tile Register
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Instances

| Name            | Offset   |
|:----------------|:---------|
| wake_up_tile_0  | 0x8      |
| wake_up_tile_1  | 0xc      |
| wake_up_tile_2  | 0x10     |
| wake_up_tile_3  | 0x14     |
| wake_up_tile_4  | 0x18     |
| wake_up_tile_5  | 0x1c     |
| wake_up_tile_6  | 0x20     |
| wake_up_tile_7  | 0x24     |
| wake_up_tile_8  | 0x28     |
| wake_up_tile_9  | 0x2c     |
| wake_up_tile_10 | 0x30     |
| wake_up_tile_11 | 0x34     |
| wake_up_tile_12 | 0x38     |
| wake_up_tile_13 | 0x3c     |
| wake_up_tile_14 | 0x40     |
| wake_up_tile_15 | 0x44     |
| wake_up_tile_16 | 0x48     |
| wake_up_tile_17 | 0x4c     |
| wake_up_tile_18 | 0x50     |
| wake_up_tile_19 | 0x54     |
| wake_up_tile_20 | 0x58     |
| wake_up_tile_21 | 0x5c     |
| wake_up_tile_22 | 0x60     |
| wake_up_tile_23 | 0x64     |
| wake_up_tile_24 | 0x68     |
| wake_up_tile_25 | 0x6c     |
| wake_up_tile_26 | 0x70     |
| wake_up_tile_27 | 0x74     |
| wake_up_tile_28 | 0x78     |
| wake_up_tile_29 | 0x7c     |
| wake_up_tile_30 | 0x80     |
| wake_up_tile_31 | 0x84     |
| wake_up_tile_32 | 0x88     |
| wake_up_tile_33 | 0x8c     |
| wake_up_tile_34 | 0x90     |
| wake_up_tile_35 | 0x94     |
| wake_up_tile_36 | 0x98     |
| wake_up_tile_37 | 0x9c     |
| wake_up_tile_38 | 0xa0     |
| wake_up_tile_39 | 0xa4     |
| wake_up_tile_40 | 0xa8     |
| wake_up_tile_41 | 0xac     |
| wake_up_tile_42 | 0xb0     |
| wake_up_tile_43 | 0xb4     |
| wake_up_tile_44 | 0xb8     |
| wake_up_tile_45 | 0xbc     |
| wake_up_tile_46 | 0xc0     |
| wake_up_tile_47 | 0xc4     |
| wake_up_tile_48 | 0xc8     |
| wake_up_tile_49 | 0xcc     |
| wake_up_tile_50 | 0xd0     |
| wake_up_tile_51 | 0xd4     |
| wake_up_tile_52 | 0xd8     |
| wake_up_tile_53 | 0xdc     |
| wake_up_tile_54 | 0xe0     |
| wake_up_tile_55 | 0xe4     |
| wake_up_tile_56 | 0xe8     |
| wake_up_tile_57 | 0xec     |
| wake_up_tile_58 | 0xf0     |
| wake_up_tile_59 | 0xf4     |
| wake_up_tile_60 | 0xf8     |
| wake_up_tile_61 | 0xfc     |
| wake_up_tile_62 | 0x100    |
| wake_up_tile_63 | 0x104    |


### Fields

```wavejson
{"reg": [{"name": "wake_up_tile", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name         | Description   |
|:------:|:------:|:-------:|:-------------|:--------------|
|  31:0  |   wo   |    x    | wake_up_tile |               |

## wake_up_group
Wake Up Group Register
- Offset: `0x108`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "wake_up_group", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name          | Description   |
|:------:|:------:|:-------:|:--------------|:--------------|
|  31:0  |   wo   |    x    | wake_up_group |               |

## wake_up_cluster
Wake Up Cluster Register
- Offset: `0x10c`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "wake_up_cluster", "bits": 32, "attr": ["wo"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name            | Description   |
|:------:|:------:|:-------:|:----------------|:--------------|
|  31:0  |   wo   |    x    | wake_up_cluster |               |

## tcdm_start_address
TCDM Start Address Register
- Offset: `0x110`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "tcdm_start_address", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name               | Description   |
|:------:|:------:|:-------:|:-------------------|:--------------|
|  31:0  |   ro   |    x    | tcdm_start_address |               |

## tcdm_end_address
TCDM End Address Register
- Offset: `0x114`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "tcdm_end_address", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name             | Description   |
|:------:|:------:|:-------:|:-----------------|:--------------|
|  31:0  |   ro   |    x    | tcdm_end_address |               |

## nr_cores_reg
Number of Cores Register
- Offset: `0x118`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "nr_cores_reg", "bits": 32, "attr": ["ro"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name         | Description   |
|:------:|:------:|:-------:|:-------------|:--------------|
|  31:0  |   ro   |    x    | nr_cores_reg |               |

## ro_cache_enable
Read-only cache Enable
- Offset: `0x11c`
- Reset default: `0x1`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "ro_cache_enable", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name            | Description   |
|:------:|:------:|:-------:|:----------------|:--------------|
|  31:0  |   rw   |   0x1   | ro_cache_enable |               |

## ro_cache_flush
Read-only cache Flush
- Offset: `0x120`
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Fields

```wavejson
{"reg": [{"name": "ro_cache_flush", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name           | Description   |
|:------:|:------:|:-------:|:---------------|:--------------|
|  31:0  |   rw   |    x    | ro_cache_flush |               |

## ro_cache_start
Read-only cache Region Start
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Instances

| Name             | Offset   |
|:-----------------|:---------|
| ro_cache_start_0 | 0x124    |
| ro_cache_start_1 | 0x128    |
| ro_cache_start_2 | 0x12c    |
| ro_cache_start_3 | 0x130    |


### Fields

```wavejson
{"reg": [{"name": "ro_cache_start", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name           | Description   |
|:------:|:------:|:-------:|:---------------|:--------------|
|  31:0  |   rw   |    x    | ro_cache_start |               |

## ro_cache_end
Read-only cache Region End
- Reset default: `0x0`
- Reset mask: `0xffffffff`

### Instances

| Name           | Offset   |
|:---------------|:---------|
| ro_cache_end_0 | 0x134    |
| ro_cache_end_1 | 0x138    |
| ro_cache_end_2 | 0x13c    |
| ro_cache_end_3 | 0x140    |


### Fields

```wavejson
{"reg": [{"name": "ro_cache_end", "bits": 32, "attr": ["rw"], "rotate": 0}], "config": {"lanes": 1, "fontsize": 10, "vspace": 80}}
```

|  Bits  |  Type  |  Reset  | Name         | Description   |
|:------:|:------:|:-------:|:-------------|:--------------|
|  31:0  |   rw   |    x    | ro_cache_end |               |

