{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471846792496 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471846792496 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 22 07:19:52 2016 " "Processing started: Mon Aug 22 07:19:52 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471846792496 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471846792496 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta nios -c nios " "Command: quartus_sta nios -c nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471846792497 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1471846792582 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471846793044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1471846793044 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1471846793089 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1471846793089 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altpll_65k3 " "Entity altpll_65k3" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *phasedone_state*  " "set_false_path -from ** -to *phasedone_state* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from ** -to *internal_phasestep*  " "set_false_path -from ** -to *internal_phasestep* " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1471846793796 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1471846793796 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'nios/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1471846793930 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1471846793966 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 1 pnf port " "Ignored filter at nios_ddr_sdram_example_top.sdc(1): pnf could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1471846793967 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 1 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(1): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf\"\] " "set_false_path -from * -to \[get_ports \"pnf\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 1 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 2 test_complete port " "Ignored filter at nios_ddr_sdram_example_top.sdc(2): test_complete could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"test_complete\"\] " "set_false_path -from * -to \[get_ports \"test_complete\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "nios_ddr_sdram_example_top.sdc 3 pnf_per_byte\[*\] port " "Ignored filter at nios_ddr_sdram_example_top.sdc(3): pnf_per_byte\[*\] could not be matched with a port" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1471846793968 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path nios_ddr_sdram_example_top.sdc 3 Argument <to> is an empty collection " "Ignored set_false_path at nios_ddr_sdram_example_top.sdc(3): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\] " "set_false_path -from * -to \[get_ports \"pnf_per_byte\\\[*\\\]\"\]" {  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1471846793969 ""}  } { { "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" "" { Text "C:/altera/13.1/NIOSII/nios/synthesis/submodules/nios_ddr_sdram_example_top.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1471846793969 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_ddr_sdram_phy_ddr_timing.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1471846793970 ""}
{ "Info" "0" "" "Adding SDC requirements for nios_ddr_sdram_phy instance ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst" {  } {  } 0 0 "Adding SDC requirements for nios_ddr_sdram_phy instance ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst" 0 0 "Quartus II" 0 0 1471846794079 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794136 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -phase -90.00 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794136 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794136 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} " "create_generated_clock -source \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\} \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794136 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794136 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1471846794136 ""}
{ "Info" "0" "" "Creating scan clock ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" {  } {  } 0 0 "Creating scan clock ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock driven by ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] divided by 2" 0 0 "Quartus II" 0 0 1471846794224 ""}
{ "Info" "ISTA_SDC_FOUND" "nios/synthesis/submodules/nios_cpu.sdc " "Reading SDC File: 'nios/synthesis/submodules/nios_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1471846794379 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794735 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1471846794738 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1471846794766 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.050 " "Worst-case setup slack is 1.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.050               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    1.050               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.072               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.072               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.414               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.414               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.475               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.475               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.639               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.639               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.700               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.700               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.103               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.103               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.256               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.256               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.603               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    5.603               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.664               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    5.664               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    7.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.542               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    7.542               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.248               0.000 clk_clk  " "   19.248               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.720               0.000 altera_reserved_tck  " "   46.720               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846794915 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.298               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.357               0.000 altera_reserved_tck  " "    0.357               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.358               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.360               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.360               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.373               0.000 clk_clk  " "    0.373               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.374               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    1.128               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.321               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    2.321               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.373               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    2.373               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.421               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.421               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.473               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.473               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.590               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.590               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.642               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.642               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846794944 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.611 " "Worst-case recovery slack is 5.611" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.611               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.611               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.048               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.048               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.094               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    7.094               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.533               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.533               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.331               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.331               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.229               0.000 altera_reserved_tck  " "   48.229               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846794959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.883 " "Worst-case removal slack is 0.883" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.883               0.000 altera_reserved_tck  " "    0.883               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.897               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.897               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.899               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.899               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.008               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    1.008               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.902               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.902               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.100               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    2.100               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846794975 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.738 " "Worst-case minimum pulse width slack is 4.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.738               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.738               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.744               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.745               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.745               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.746               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.746               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture  " "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9  " "    4.796               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11  " "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13  " "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25  " "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26  " "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30  " "    4.797               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.986               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    8.986               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.685               0.000 clk_clk  " "    9.685               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.619               0.000 altera_reserved_tck  " "   49.619               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846794983 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.449 ns " "Worst Case Available Settling Time: 18.449 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846795984 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796387 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 5.603 " "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 5.603" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796392 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796451 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.321 " "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.321" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796456 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.414 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.414" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796523 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.421 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.421" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796559 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.050 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796615 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.298 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.298" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796812 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.048 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.048" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846796972 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.897 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.897" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797149 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797332 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797333 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.050 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.050" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846797336 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1471846797458 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 85C Model)               \|  5.603  2.321" {  } {  } 0 0 "Address Command (Slow 1200mV 85C Model)               \|  5.603  2.321" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 85C Model)                     \|  2.414  2.421" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 85C Model)                     \|  2.414  2.421" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 85C Model)                         \|  1.050       " {  } {  } 0 0 "Mimic (Slow 1200mV 85C Model)                         \|  1.050       " 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 85C Model)                           \|  1.050  0.298" {  } {  } 0 0 "Phy (Slow 1200mV 85C Model)                           \|  1.050  0.298" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 85C Model)                     \|  6.048  0.897" {  } {  } 0 0 "Phy Reset (Slow 1200mV 85C Model)                     \|  6.048  0.897" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Read Capture (All Conditions)                         \|  1.080  1.130" {  } {  } 0 0 "Read Capture (All Conditions)                         \|  1.080  1.130" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Write (All Conditions)                                \|  1.330  1.510" {  } {  } 0 0 "Write (All Conditions)                                \|  1.330  1.510" 0 0 "Quartus II" 0 0 1471846797459 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1471846797635 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1471846797686 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1471846798717 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799079 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.128 " "Worst-case setup slack is 1.128" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.128               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    1.128               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.440               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.440               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.501               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.501               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.662               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.662               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.723               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.723               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.879               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    2.879               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.202               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.202               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.616               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.616               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    5.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.842               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    5.842               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.549               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    7.549               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    7.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.332               0.000 clk_clk  " "   19.332               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.112               0.000 altera_reserved_tck  " "   47.112               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846799319 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.288 " "Worst-case hold slack is 0.288" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.288               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.292               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.311               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 altera_reserved_tck  " "    0.312               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.320               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.320               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.337               0.000 clk_clk  " "    0.337               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.341               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.341               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.097               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    1.097               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.256               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    2.256               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.311               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    2.311               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.444               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.444               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.499               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.499               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.616               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.616               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.671               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.671               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846799429 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.085 " "Worst-case recovery slack is 6.085" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.085               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    6.085               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.207               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.207               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.303               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    7.303               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.805               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    7.805               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.513               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.513               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.489               0.000 altera_reserved_tck  " "   48.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846799526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.790 " "Worst-case removal slack is 0.790" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.790               0.000 altera_reserved_tck  " "    0.790               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.810               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.810               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.810               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.915               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.915               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.751               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.751               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.903               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.903               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846799622 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.737 " "Worst-case minimum pulse width slack is 4.737" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.737               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.737               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.742               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.742               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.743               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.743               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.744               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.744               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21  " "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23  " "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24  " "    4.748               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22  " "    4.750               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture  " "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    4.760               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29  " "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31  " "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32  " "    4.789               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9  " "    4.790               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25  " "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26  " "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30  " "    4.791               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.969               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    8.969               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.681               0.000 clk_clk  " "    9.681               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.573               0.000 altera_reserved_tck  " "   49.573               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846799711 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.626 ns " "Worst Case Available Settling Time: 18.626 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808101 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808692 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 5.781 " "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 5.781" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808831 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.256 " "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.256" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808836 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.440 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.440" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846808980 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.444 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.444" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809094 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.128 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809226 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.292 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.292" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809486 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.207 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.207" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809727 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.810 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.810" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846809992 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810262 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.128 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.128" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846810265 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1471846810460 ""}
{ "Info" "0" "" "Address Command (Slow 1200mV 0C Model)                \|  5.781  2.256" {  } {  } 0 0 "Address Command (Slow 1200mV 0C Model)                \|  5.781  2.256" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "DQS vs CK (Slow 1200mV 0C Model)                      \|  2.440  2.444" {  } {  } 0 0 "DQS vs CK (Slow 1200mV 0C Model)                      \|  2.440  2.444" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Mimic (Slow 1200mV 0C Model)                          \|  1.128       " {  } {  } 0 0 "Mimic (Slow 1200mV 0C Model)                          \|  1.128       " 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Phy (Slow 1200mV 0C Model)                            \|  1.128  0.292" {  } {  } 0 0 "Phy (Slow 1200mV 0C Model)                            \|  1.128  0.292" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Phy Reset (Slow 1200mV 0C Model)                      \|  6.207  0.810" {  } {  } 0 0 "Phy Reset (Slow 1200mV 0C Model)                      \|  6.207  0.810" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Read Capture (All Conditions)                         \|  1.080  1.130" {  } {  } 0 0 "Read Capture (All Conditions)                         \|  1.080  1.130" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Write (All Conditions)                                \|  1.330  1.510" {  } {  } 0 0 "Write (All Conditions)                                \|  1.330  1.510" 0 0 "Quartus II" 0 0 1471846810461 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1471846810823 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811176 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.528 " "Worst-case setup slack is 1.528" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.528               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    1.528               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.555               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.555               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.562               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.562               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.751               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.751               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.758               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.758               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.492               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.492               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.572               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.572               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.589               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    5.589               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.094               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    6.094               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.101               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    6.101               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.465               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    8.465               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.629               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    8.629               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.580               0.000 clk_clk  " "   19.580               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.319               0.000 altera_reserved_tck  " "   48.319               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846811373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    0.138               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.139               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.139               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.185               0.000 altera_reserved_tck  " "    0.185               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.188               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 clk_clk  " "    0.193               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.193               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.195               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.195               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.775               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    0.775               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.111               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    2.111               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.112               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    2.112               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.533               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    2.533               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.534               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    2.534               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.732               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    2.732               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.733               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    2.733               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846811569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.666 " "Worst-case recovery slack is 6.666" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.666               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.666               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.388               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    7.388               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.271               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    8.271               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.508               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    8.508               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.039               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    9.039               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.159               0.000 altera_reserved_tck  " "   49.159               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846811749 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.490 " "Worst-case removal slack is 0.490" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.490               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    0.490               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.491               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.491               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.493               0.000 altera_reserved_tck  " "    0.493               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    0.546               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.068               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    1.068               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.171               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.171               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846811928 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.749 " "Worst-case minimum pulse width slack is 4.749" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    4.749               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.753               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\]  " "    4.753               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[3\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.772               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30  " "    4.772               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_30 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_11 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_12 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_13 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_14 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_15 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_16 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_25 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_26 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_27 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_28 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_29 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_31 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_32 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9  " "    4.773               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_9 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.778               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture  " "    4.778               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_capture " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.778               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic  " "    4.778               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_mimic " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\]  " "    4.781               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|pll\|altpll_component\|auto_generated\|pll1\|clk\[4\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_17 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_18 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_19 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_2 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_20 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_21 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_23 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_24 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_3 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_4 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_5 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_6 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_7 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8  " "    4.783               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_8 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.784               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22  " "    4.784               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_dq_22 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_n_ddr_sdram_memory_mem_clk_n\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_fall " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_ac_rise " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDQSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ck_p_ddr_sdram_memory_mem_clk\[0\]_tDSS " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock  " "    6.000               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_ddr_sdram_memory_mem_clk\[0\]_mimic_launch_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.954               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock  " "    8.954               0.000 ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy_alt_mem_phy_inst\|clk\|scan_clk\|q_clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.441               0.000 clk_clk  " "    9.441               0.000 clk_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.487               0.000 altera_reserved_tck  " "   49.487               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1471846812102 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 5 synchronizer chains. " "Report Metastability: Found 5 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 5 " "Number of Synchronizer Chains Found: 5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.136 ns " "Worst Case Available Settling Time: 19.136 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 6.5" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 9.9" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1471846828221 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829162 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 6.094 " "Report Timing: Found 40 setup paths (0 violated).  Worst case slack is 6.094" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829166 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829386 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.111 " "Report Timing: Found 40 hold paths (0 violated).  Worst case slack is 2.111" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\] " "-to \[get_keepers \{\{ddr_sdram_memory_mem_addr\[0\]\} \{ddr_sdram_memory_mem_addr\[10\]\} \{ddr_sdram_memory_mem_addr\[11\]\} \{ddr_sdram_memory_mem_addr\[12\]\} \{ddr_sdram_memory_mem_addr\[1\]\} \{ddr_sdram_memory_mem_addr\[2\]\} \{ddr_sdram_memory_mem_addr\[3\]\} \{ddr_sdram_memory_mem_addr\[4\]\} \{ddr_sdram_memory_mem_addr\[5\]\} \{ddr_sdram_memory_mem_addr\[6\]\} \{ddr_sdram_memory_mem_addr\[7\]\} \{ddr_sdram_memory_mem_addr\[8\]\} \{ddr_sdram_memory_mem_addr\[9\]\} \{ddr_sdram_memory_mem_ba\[0\]\} \{ddr_sdram_memory_mem_ba\[1\]\} ddr_sdram_memory_mem_cas_n ddr_sdram_memory_mem_ras_n ddr_sdram_memory_mem_we_n \{ddr_sdram_memory_mem_cke\[0\]\} \{ddr_sdram_memory_mem_cs_n\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Address Command (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829390 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.555 " "Report Timing: Found 8 setup paths (0 violated).  Worst case slack is 2.555" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829619 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.533 " "Report Timing: Found 8 hold paths (0 violated).  Worst case slack is 2.533" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\] " "-to \[get_ports \{\{ddr_sdram_memory_mem_dqs\[0\]\} \{ddr_sdram_memory_mem_dqs\[1\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy DQS vs CK (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846829817 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.528 " "Report Timing: Found 100 setup paths (0 violated).  Worst case slack is 1.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830035 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.138 " "Report Timing: Found 100 hold paths (0 violated).  Worst case slack is 0.138" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy (hold)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830351 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.666 " "Report Timing: Found 100 recovery paths (0 violated).  Worst case slack is 6.666" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (recovery)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846830672 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.490 " "Report Timing: Found 100 removal paths (0 violated).  Worst case slack is 0.490" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\] " "-to \[get_registers \{nios_ddr_sdram:ddr_sdram\|nios_ddr_sdram_controller_phy:nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy:nios_ddr_sdram_phy_inst\|*\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Phy Reset (removal)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831015 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]. " "\{ddr_sdram_memory_mem_clk\[0\]\} is interpreted as \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "* is interpreted as *. " "* is interpreted as *." {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831363 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.528 " "Report Timing: Found 2 setup paths (0 violated).  Worst case slack is 1.528" { { "Info" "ISTA_REPORT_TIMING_INFO" "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\] " "-from \[get_keepers \{\{ddr_sdram_memory_mem_clk\[0\]\}\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-to * " "-to *" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-npaths 100 " "-npaths 100" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-detail full_path " "-detail full_path" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\} " "-panel_name \{ddr_sdram\|nios_ddr_sdram_controller_phy_inst\|nios_ddr_sdram_phy_inst\|nios_ddr_sdram_phy Mimic (setup)\}" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1471846831367 ""}
{ "Info" "0" "" "                                                         setup  hold" {  } {  } 0 0 "                                                         setup  hold" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Address Command (Fast 1200mV 0C Model)                \|  6.094  2.111" {  } {  } 0 0 "Address Command (Fast 1200mV 0C Model)                \|  6.094  2.111" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "DQS vs CK (Fast 1200mV 0C Model)                      \|  2.555  2.533" {  } {  } 0 0 "DQS vs CK (Fast 1200mV 0C Model)                      \|  2.555  2.533" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Mimic (Fast 1200mV 0C Model)                          \|  1.528       " {  } {  } 0 0 "Mimic (Fast 1200mV 0C Model)                          \|  1.528       " 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Phy (Fast 1200mV 0C Model)                            \|  1.528  0.138" {  } {  } 0 0 "Phy (Fast 1200mV 0C Model)                            \|  1.528  0.138" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Phy Reset (Fast 1200mV 0C Model)                      \|  6.666  0.490" {  } {  } 0 0 "Phy Reset (Fast 1200mV 0C Model)                      \|  6.666  0.490" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Read Capture (All Conditions)                         \|  1.080  1.130" {  } {  } 0 0 "Read Capture (All Conditions)                         \|  1.080  1.130" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "0" "" "Write (All Conditions)                                \|  1.330  1.510" {  } {  } 0 0 "Write (All Conditions)                                \|  1.330  1.510" 0 0 "Quartus II" 0 0 1471846831657 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1471846833522 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1471846833522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "576 " "Peak virtual memory: 576 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471846836123 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 22 07:20:36 2016 " "Processing ended: Mon Aug 22 07:20:36 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471846836123 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471846836123 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:45 " "Total CPU time (on all processors): 00:00:45" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471846836123 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471846836123 ""}
