// Seed: 178866734
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    input id_1,
    output id_2,
    output tri0 id_3,
    output id_4
);
  always @(posedge id_0[1'b0 : 1'b0]) begin
    if (id_1)
      if (1) begin
        id_3 = id_0;
        id_2 = 1 << (1);
      end
    id_2 <= 1;
  end
endmodule
