// Jagadeesh Vasudevamurthy xillydemo_X99.v
// Please do not remove the header
// Char array passed is as follows
//--------------------------------------
//0:0000 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001011
//1:0001 0000000000000000000000000000000000000000000000000000000000000000000000000010100010111110011000001101
//2:0010 0000000000000000000000000000000000000000000000000000000000101000101111100110000011011011100100111001
//3:0011 0000000000000000000000000000000000000000001010001011111001100000110110111001001110010001000001010100
//4:0100 0000000000000000000000000010100010111110011000001101101110010011100100010000010101001010011111110000
//5:0101 0000000000101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111
//6:0110 1011111001100000110110111001001110010001000001010100101001111111000010011101010111110100011111010100
//7:0111 1101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111
//8:1000 1001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101
//9:1001 0100101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110
//10:1010 0000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001
//11:1011 1111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001
//12:1100 0100110100110111011100000011011011011000101001010110011001001111000100001110010000010111111110010100
// default xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
// Parallel mux
//--------------------------------------
// PLA starts now
module xillydemo_X99(a,o);
	input[3:0]  a;
	output reg[99:0]  o;
	always @(a)
	begin
		case(a)
			4'b0000: o = 100'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001010001011;
			4'b0001: o = 100'b0000000000000000000000000000000000000000000000000000000000000000000000000010100010111110011000001101;
			4'b0010: o = 100'b0000000000000000000000000000000000000000000000000000000000101000101111100110000011011011100100111001;
			4'b0011: o = 100'b0000000000000000000000000000000000000000001010001011111001100000110110111001001110010001000001010100;
			4'b0100: o = 100'b0000000000000000000000000010100010111110011000001101101110010011100100010000010101001010011111110000;
			4'b0101: o = 100'b0000000000101000101111100110000011011011100100111001000100000101010010100111111100001001110101011111;
			4'b0110: o = 100'b1011111001100000110110111001001110010001000001010100101001111111000010011101010111110100011111010100;
			4'b0111: o = 100'b1101101110010011100100010000010101001010011111110000100111010101111101000111110101001101001101110111;
			4'b1000: o = 100'b1001000100000101010010100111111100001001110101011111010001111101010011010011011101110000001101101101;
			4'b1001: o = 100'b0100101001111111000010011101010111110100011111010100110100110111011100000011011011011000101001010110;
			4'b1010: o = 100'b0000100111010101111101000111110101001101001101110111000000110110110110001010010101100110010011110001;
			4'b1011: o = 100'b1111010001111101010011010011011101110000001101101101100010100101011001100100111100010000111001000001;
			4'b1100: o = 100'b0100110100110111011100000011011011011000101001010110011001001111000100001110010000010111111110010100;
//			 default xxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx
//			 Parallel mux
			default:  o = 100'bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx;
		endcase
	end
endmodule
