// Seed: 4129466969
module module_0 (
    output uwire id_0
    , id_14,
    output supply0 id_1,
    output tri id_2,
    output wand id_3,
    input supply0 id_4,
    output supply0 id_5,
    input supply1 id_6,
    input supply0 id_7,
    output tri id_8,
    input wor id_9,
    input uwire id_10,
    output wor id_11,
    output uwire id_12
);
endmodule
module module_1 (
    output logic id_0,
    input wor id_1,
    output supply1 id_2
);
  logic [-1 : -1 'b0] id_4;
  ;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_1,
      id_1,
      id_2,
      id_2
  );
  always @(posedge id_4)
    case (id_4)
      1: id_4 = id_1;
      id_4: if (-1) id_0 = -1;
    endcase
  assign id_4 = id_4;
endmodule
