
====================================================================
Clock Cycle #: 1
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| IF   (P1): 0000 set R0 #50                 	| IF   (P2): 0004 set R1 #50                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 0, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 2
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0000: set ROB0   imm(#50)       	| ID   (P2): 0004: set ROB1   imm(#50)       
| IF   (P1): 0008 set R2 #1000               	| IF   (P2): 0012 set R3 #4000               
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0000: set ROB0   imm(#50)
|0004: set ROB1   imm(#50)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 0, 0] | R3 [(0) 0, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 3
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0000: set ROB0   imm(#50) => EXa|	0004: set ROB1   imm(#50) => EXa|	
| ID   (P1): 0008: set ROB2   imm(#1000)     	| ID   (P2): 0012: set ROB3   imm(#4000)     
| IF   (P1): 0016 set R4 #7000               	| IF   (P2): 0020 set R5, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0008: set ROB2   imm(#1000)
|0012: set ROB3   imm(#4000)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 2, 0] | R3 [(0) 3, 0] |
| R4 [(0) 0, 0] | R5 [(0) 0, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 4
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0000: set ROB0   imm(#50)       	| EXa  (P2): 0004: set ROB1   imm(#50)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0008: set ROB2   imm(#1000) => EXa|	0012: set ROB3   imm(#4000) => EXa|	
| ID   (P1): 0016: set ROB4   imm(#7000)     	| ID   (P2): 0020: set ROB5   imm(#0)        
| IF   (P1): 0024 set R6, #0                 	| IF   (P2): 0028 sub R7, R5, R0             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0016: set ROB4   imm(#7000)
|0020: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 2, 0] | R3 [(0) 3, 0] |
| R4 [(0) 4, 0] | R5 [(0) 5, 0] | R6 [(0) 0, 0] | R7 [(0) 0, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 5
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0008: set ROB2   imm(#1000)     	| EXa  (P2): 0012: set ROB3   imm(#4000)     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0016: set ROB4   imm(#7000) => EXa|	0020: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0024: set ROB6   imm(#0)        	| ID   (P2): 0028: sub ROB7 ROB5 50 imm()    
| IF   (P1): 0032 bgez R7, #0104             	| IF   (P2): 0036 sub R7, R6, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0024: set ROB6   imm(#0)
|0028: sub ROB7 ROB5 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 0, result: 50, (e: 0, completed: 1)] <- head
| ROB1 [dest: 1, result: 50, (e: 0, completed: 1)]
| ROB2 [dest: 2, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 3, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(0) 0, 0] | R1 [(0) 1, 0] | R2 [(0) 2, 0] | R3 [(0) 3, 0] |
| R4 [(0) 4, 0] | R5 [(0) 5, 0] | R6 [(0) 6, 0] | R7 [(0) 7, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 6
| WB   (P1): 0000: update rd R0(50)          	| WB   (P2): 0004: update rd R1(50)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0016: set ROB4   imm(#7000)     	| EXa  (P2): 0020: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0024: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0032: bgez ROB7   imm(#104)     	| ID   (P2): 0036: sub R7 R6 R1 imm()        
| IF   (P1): 0040 bgez R7, #0028             	| IF   (P2): 0044 mul R7, R6, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: sub ROB7 ROB5 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 2, result: 1000, (e: 0, completed: 1)] <- head
| ROB3 [dest: 3, result: 4000, (e: 0, completed: 1)]
| ROB4 [dest: 4, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(0) 2, 0] | R3 [(0) 3, 0] |
| R4 [(0) 4, 0] | R5 [(0) 5, 0] | R6 [(0) 6, 0] | R7 [(0) 7, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 7
| WB   (P1): 0008: update rd R2(1000)        	| WB   (P2): 0012: update rd R3(4000)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0024: set ROB6   imm(#0)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: sub ROB7 0 50 imm() => EXa|	
| ID   (P1): 0032: bgez ROB7   imm(#104)     	| ID   (P2): 0036: sub R7 R6 R1 imm()        
| IF   (P1): 0040 bgez R7, #0028             	| IF   (P2): 0044 mul R7, R6, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 4, result: 7000, (e: 0, completed: 1)] <- head
| ROB5 [dest: 5, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(0) 4, 0] | R5 [(0) 5, 0] | R6 [(0) 6, 0] | R7 [(0) 7, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 8
| WB   (P1): 0016: update rd R4(7000)        	| WB   (P2): 0020: update rd R5(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: sub ROB7 0 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0032: bgez ROB7   imm(#104)     	| ID   (P2): 0036: sub R7 R6 R1 imm()        
| IF   (P1): 0040 bgez R7, #0028             	| IF   (P2): 0044 mul R7, R6, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 0, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(0) 6, 0] | R7 [(0) 7, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 9
| WB   (P1): 0024: update rd R6(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0032: bgez -50   imm(#104)      	| ID   (P2): 0036: sub ROB9 0 50 imm()       
| IF   (P1): 0040 bgez R7, #0028             	| IF   (P2): 0044 mul R7, R6, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: bgez -50   imm(#104)
|0036: sub ROB9 0 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -50, (e: 0, completed: 1)] <- head
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 9, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 10
| WB   (P1): 0028: update rd R7(-50)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: bgez -50   imm(#104) => EXa|	0036: sub ROB9 0 50 imm() => EXa|	
| ID   (P1): 0040: bgez ROB9   imm(#28)      	| ID   (P2): 0044: mul R7 R6  imm(#4)        
| IF   (P1): 0048 mul R8, R5, R1             	| IF   (P2): 0052 mul R9, R8, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 9, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 11
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0032: bgez -50   imm(#104)      	| EXa  (P2): 0036: sub ROB9 0 50 imm()       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0040: bgez ROB9   imm(#28)      	| ID   (P2): 0044: mul R7 R6  imm(#4)        
| IF   (P1): 0048 mul R8, R5, R1             	| IF   (P2): 0052 mul R9, R8, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 9, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 12
| WB   (P1): 0032: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0040: bgez -50   imm(#28)       	| ID   (P2): 0044: mul ROB1 0  imm(#4)       
| IF   (P1): 0048 mul R8, R5, R1             	| IF   (P2): 0052 mul R9, R8, #4             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -50   imm(#28)
|0044: mul ROB1 0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -50, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 1, 0] |
| R8 [(0) 0, 0] | R9 [(0) 0, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 13
| WB   (P1): 0036: update rd R7(-50)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -50   imm(#28) => EXa|	0044: mul ROB1 0  imm(#4) => EXb 1|	
| ID   (P1): 0048: mul ROB2 0 50 imm()       	| ID   (P2): 0052: mul ROB3 ROB2  imm(#4)    
| IF   (P1): 0056 add R10, R7, R9            	| IF   (P2): 0060 add R7, R2, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB2 0 50 imm()
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 1, 0] |
| R8 [(0) 2, 0] | R9 [(0) 3, 0] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 14
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -50   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0044: mul ROB1 0  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB2 0 50 imm() => EXb 1|	
| ID   (P1): 0056: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0060: add ROB5 1000 ROB4 imm()  
| IF   (P1): 0064 ld R12, R7                 	| IF   (P2): 0068 add R7, R3, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 5, 0] |
| R8 [(0) 2, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 15
| WB   (P1): 0040: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB1 0  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB2 0 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0064: ld ROB6 ROB5  imm()       	| ID   (P2): 0068: add ROB7 4000 ROB4 imm()  
| IF   (P1): 0072 ld R13, R7                 	| IF   (P2): 0076 add R14, R12, R13          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 7, 0] |
| R8 [(0) 2, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 0, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 16
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB2 0 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0072: ld ROB8 ROB7  imm()       	| ID   (P2): 0076: add R14 R12 R13 imm()     
| IF   (P1): 0080 add R7, R4, R10            	| IF   (P2): 0084 st R14, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 0 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)] <- head
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 7, 0] |
| R8 [(0) 2, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 17
| WB   (P1): 0044: update rd R7(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB3 0  imm(#4) => EXb 1|	
| ID   (P2): 0076: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0080 add R7, R4, R10            	| IF   (P2): 0084 st R14, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 0 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: 0, (e: 0, completed: 1)] <- head
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 7, 0] |
| R8 [(0) 2, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 18
| WB   (P1): 0048: update rd R8(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB3 0  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0080: add R7 R4 R10 imm()       	| ID   (P2): 0084: st R14 R7  imm()          
| IF   (P1): 0088 add R6, R6, #1             	| IF   (P2): 0092 add R5, R5, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 0 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 7, 0] |
| R8 [(1) -1, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 19
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB3 0  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0080: add R7 R4 R10 imm()       	| ID   (P2): 0084: st R14 R7  imm()          
| IF   (P1): 0088 add R6, R6, #1             	| IF   (P2): 0092 add R5, R5, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 0 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 7, 0] |
| R8 [(1) -1, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 20
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB4 0 0 imm() => EXa|	
| ID   (P1): 0080: add ROB0 7000 ROB4 imm()  	| ID   (P2): 0084: st R14 R7  imm()          
| IF   (P1): 0088 add R6, R6, #1             	| IF   (P2): 0092 add R5, R5, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: 0, (e: 0, completed: 1)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(1) -1, 0] | R9 [(0) 3, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 21
| WB   (P1): 0052: update rd R9(0)           	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB4 0 0 imm()        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0084: st R14 R7  imm()          
| IF   (P1): 0088 add R6, R6, #1             	| IF   (P2): 0092 add R5, R5, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 22
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB5 1000 0 imm() => EXa|	0068: add ROB7 4000 0 imm() => EXa|	
| ID   (P2): 0084: st ROB9 ROB0  imm()       
| IF   (P1): 0088 add R6, R6, #1             	| IF   (P2): 0092 add R5, R5, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 0 imm()
|0084: st ROB9 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: 0, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 0] | R6 [(1) -1, 0] | R7 [(0) 0, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 23
| WB   (P1): 0056: update rd R10(0)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB5 1000 0 imm()     	| EXa  (P2): 0068: add ROB7 4000 0 imm()     	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB0 7000 0 imm() => EXa|	
| ID   (P1): 0088: add ROB2 0  imm(#1)       	| ID   (P2): 0092: add ROB3 0  imm(#1)       
| IF   (P1): 0096 set R7, #0                 	| IF   (P2): 0100 bez R7, #0036              
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0088: add ROB2 0  imm(#1)
|0092: add ROB3 0  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 0, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 24
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB0 7000 0 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB6 1000  imm() => MEM 1|	0088: add ROB2 0  imm(#1) => EXa|	0092: add ROB3 0  imm(#1) => EXa|	
| ID   (P1): 0096: set ROB4   imm(#0)        	| ID   (P2): 0100: bez R7   imm(#36)         
| IF   (P1): 0104 ret                        	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB8 4000  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0096: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 1000, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 25
| WB   (P1): 0060: update rd R7(1000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0088: add ROB2 0  imm(#1)       	| EXa  (P2): 0092: add ROB3 0  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB6 1000  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB8 4000  imm() => MEM 1|	0096: set ROB4   imm(#0) => EXa|	
| ID   (P2): 0100: bez ROB4   imm(#36)       
| IF   (P1): 0104 ret                        	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 7000  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 26
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0096: set ROB4   imm(#0)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB6 1000  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB8 4000  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0100: bez ROB4   imm(#36)       
| IF   (P1): 0104 ret                        	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 7000  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 27
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB6 1000  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB8 4000  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0100: bez 0   imm(#36)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 7000  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 28
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB6 1000  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB8 4000  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 7000  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 29
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB8 4000  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 109 ROB8 imm()
|0084: st ROB9 7000  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: 109, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 7, result: 4000, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 4, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 30
| WB   (P1): 0064: update rd R12(109)        	| WB   (P2): 0068: update rd R7(4000)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB9 109 41 imm() => EXa|	
| ID   (P1): 0036: sub ROB6 1 50 imm()       	| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 7000  imm()
|0036: sub ROB6 1 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 13, result: 41, (e: 0, completed: 1)] <- head
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 6, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 31
| WB   (P1): 0072: update rd R13(41)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB9 109 41 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB6 1 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 7000  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 6, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 32
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB6 1 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 150 7000  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7000, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: 150, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 6, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 33
| WB   (P1): 0076: update rd R14(150)        	| WB   (P2): 0080: update rd R7(7000)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 150 7000  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -49   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -49   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 6, 0] |
| R8 [(1) -1, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 34
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 150 7000  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -49   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB8 1  imm(#4)       	| ID   (P2): 0048: mul ROB9 1 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB8 1  imm(#4)
|0048: mul ROB9 1 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 8, 0] |
| R8 [(0) 9, 0] | R9 [(1) -1, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 35
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -49   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 150 7000  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB8 1  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB0 ROB9  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB9 1 50 imm()
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 8, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 36
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 150 7000  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB8 1  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB9 1 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 6, result: 1, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(0) 2, 0] | R7 [(0) 8, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 37
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(1)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB8 1  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB9 1 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB1 ROB8 ROB0 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 5, result: 1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 0] | R6 [(1) -1, 1] | R7 [(0) 8, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 38
| WB   (P1): 0092: update rd R5(1)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB9 1 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB2 1000 ROB1 imm()  	| ID   (P2): 0064: ld ROB3 ROB2  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 4 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -49, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 4, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 2, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 39
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-49)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB0 50  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB4 4000 ROB1 imm()  	| ID   (P2): 0072: ld ROB5 ROB4  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 4 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 4, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: 50, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 4, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 40
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(4)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB0 50  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB6 ROB3 ROB5 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 4 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: 50, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 4, 0] |
| R8 [(0) 9, 0] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 41
| WB   (P1): 0048: update rd R8(50)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB0 50  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 4 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 4, 0] |
| R8 [(1) -1, 50] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 42
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB1 4 200 imm() => EXa|	
| ID   (P2): 0080: add ROB7 7000 ROB1 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: 200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 7, 0] |
| R8 [(1) -1, 50] | R9 [(0) 0, 0] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 43
| WB   (P1): 0052: update rd R9(200)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB1 4 200 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(1) -1, 1] | R7 [(0) 7, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 44
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB2 1000 204 imm() => EXa|	0068: add ROB4 4000 204 imm() => EXa|	
| ID   (P1): 0084: st ROB6 ROB7  imm()       	| ID   (P2): 0088: add ROB9 1  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 204 imm()
|0084: st ROB6 ROB7  imm()
|0088: add ROB9 1  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 10, result: 204, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 1] | R6 [(0) 9, 1] | R7 [(0) 7, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 45
| WB   (P1): 0056: update rd R10(204)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB2 1000 204 imm()   	| EXa  (P2): 0068: add ROB4 4000 204 imm()   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB7 7000 204 imm() => EXa|	0088: add ROB9 1  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB0 1  imm(#1)       	| ID   (P2): 0096: set ROB1   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()
|0092: add ROB0 1  imm(#1)
|0096: set ROB1   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 46
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB7 7000 204 imm()   	| EXa  (P2): 0088: add ROB9 1  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB3 1204  imm() => MEM 1|	0092: add ROB0 1  imm(#1) => EXa|	0096: set ROB1   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB5 4204  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 1204, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 47
| WB   (P1): 0060: update rd R7(1204)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB0 1  imm(#1)       	| EXa  (P2): 0096: set ROB1   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB3 1204  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB5 4204  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB1   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 7204  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 48
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB3 1204  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB5 4204  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 7204  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 49
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB3 1204  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB5 4204  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 7204  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 50
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB3 1204  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB5 4204  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 7204  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 51
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB5 4204  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 127 ROB5 imm()
|0084: st ROB6 7204  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: 127, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 7, result: 4204, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 1, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 52
| WB   (P1): 0064: update rd R12(127)        	| WB   (P2): 0068: update rd R7(4204)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB6 127 122 imm() => EXa|	
| ID   (P1): 0036: sub ROB3 2 50 imm()       	| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 7204  imm()
|0036: sub ROB3 2 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 13, result: 122, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 3, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 53
| WB   (P1): 0072: update rd R13(122)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB6 127 122 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB3 2 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 7204  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 3, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 54
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB3 2 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 249 7204  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 249, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 7204, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 3, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 55
| WB   (P1): 0076: update rd R14(249)        	| WB   (P2): 0080: update rd R7(7204)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 249 7204  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -48   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -48   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 3, 0] |
| R8 [(1) -1, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 56
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 249 7204  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -48   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB5 2  imm(#4)       	| ID   (P2): 0048: mul ROB6 2 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB5 2  imm(#4)
|0048: mul ROB6 2 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 5, 0] |
| R8 [(0) 6, 50] | R9 [(1) -1, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 57
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -48   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 249 7204  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB5 2  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB7 ROB6  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB6 2 50 imm()
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 5, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 58
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 249 7204  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB5 2  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB6 2 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 6, result: 2, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(0) 9, 1] | R7 [(0) 5, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 59
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(2)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB5 2  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB6 2 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB8 ROB5 ROB7 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 2, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 1] | R6 [(1) -1, 2] | R7 [(0) 5, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 60
| WB   (P1): 0092: update rd R5(2)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB6 2 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB9 1000 ROB8 imm()  	| ID   (P2): 0064: ld ROB0 ROB9  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 8 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -48, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 8, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 9, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 61
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-48)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB7 100  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB1 4000 ROB8 imm()  	| ID   (P2): 0072: ld ROB2 ROB1  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 8 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 8, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: 100, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 1, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 62
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(8)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB7 100  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB3 ROB0 ROB2 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 8 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: 100, (e: 0, completed: 1)] <- head
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 1, 0] |
| R8 [(0) 6, 50] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 63
| WB   (P1): 0048: update rd R8(100)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB7 100  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 8 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 1, 0] |
| R8 [(1) -1, 100] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 64
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB8 8 400 imm() => EXa|	
| ID   (P2): 0080: add ROB4 7000 ROB8 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 400, (e: 0, completed: 1)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 4, 0] |
| R8 [(1) -1, 100] | R9 [(0) 7, 200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 65
| WB   (P1): 0052: update rd R9(400)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB8 8 400 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(1) -1, 2] | R7 [(0) 4, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 66
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB9 1000 408 imm() => EXa|	0068: add ROB1 4000 408 imm() => EXa|	
| ID   (P1): 0084: st ROB3 ROB4  imm()       	| ID   (P2): 0088: add ROB6 2  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 408 imm()
|0084: st ROB3 ROB4  imm()
|0088: add ROB6 2  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 10, result: 408, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 2] | R6 [(0) 6, 2] | R7 [(0) 4, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 67
| WB   (P1): 0056: update rd R10(408)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB9 1000 408 imm()   	| EXa  (P2): 0068: add ROB1 4000 408 imm()   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 7000 408 imm() => EXa|	0088: add ROB6 2  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB7 2  imm(#1)       	| ID   (P2): 0096: set ROB8   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()
|0092: add ROB7 2  imm(#1)
|0096: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 68
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB4 7000 408 imm()   	| EXa  (P2): 0088: add ROB6 2  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB0 1408  imm() => MEM 1|	0092: add ROB7 2  imm(#1) => EXa|	0096: set ROB8   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB2 4408  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 1408, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 69
| WB   (P1): 0060: update rd R7(1408)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB7 2  imm(#1)       	| EXa  (P2): 0096: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB0 1408  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB2 4408  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB8   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 7408  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 70
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB0 1408  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB2 4408  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 7408  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 71
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB0 1408  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB2 4408  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 7408  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 72
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB0 1408  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB2 4408  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 7408  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 73
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB2 4408  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 16 ROB2 imm()
|0084: st ROB3 7408  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: 16, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 7, result: 4408, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 8, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 74
| WB   (P1): 0064: update rd R12(16)         	| WB   (P2): 0068: update rd R7(4408)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB3 16 93 imm() => EXa|	
| ID   (P1): 0036: sub ROB0 3 50 imm()       	| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 7408  imm()
|0036: sub ROB0 3 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 93, (e: 0, completed: 1)] <- head
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 0, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 75
| WB   (P1): 0072: update rd R13(93)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB3 16 93 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB0 3 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 7408  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 0, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 76
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB0 3 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 109 7408  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: 109, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 7408, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 0, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 77
| WB   (P1): 0076: update rd R14(109)        	| WB   (P2): 0080: update rd R7(7408)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 109 7408  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -47   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -47   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 0, 0] |
| R8 [(1) -1, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 78
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 109 7408  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -47   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB2 3  imm(#4)       	| ID   (P2): 0048: mul ROB3 3 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB2 3  imm(#4)
|0048: mul ROB3 3 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 2, 0] |
| R8 [(0) 3, 100] | R9 [(1) -1, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 79
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -47   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 109 7408  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB2 3  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB4 ROB3  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB3 3 50 imm()
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 2, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 80
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 109 7408  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB2 3  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB3 3 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 6, result: 3, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(0) 6, 2] | R7 [(0) 2, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 81
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(3)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB2 3  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB3 3 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB5 ROB2 ROB4 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 5, result: 3, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 2] | R6 [(1) -1, 3] | R7 [(0) 2, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 82
| WB   (P1): 0092: update rd R5(3)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB3 3 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB6 1000 ROB5 imm()  	| ID   (P2): 0064: ld ROB7 ROB6  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 12 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -47, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 12, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 6, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 83
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-47)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB4 150  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB8 4000 ROB5 imm()  	| ID   (P2): 0072: ld ROB9 ROB8  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 12 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 12, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: 150, (e: 0, completed: 1)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 8, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 84
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(12)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB4 150  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB0 ROB7 ROB9 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 12 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: 150, (e: 0, completed: 1)] <- head
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 8, 0] |
| R8 [(0) 3, 100] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 85
| WB   (P1): 0048: update rd R8(150)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB4 150  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 12 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 8, 0] |
| R8 [(1) -1, 150] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 86
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB5 12 600 imm() => EXa|	
| ID   (P2): 0080: add ROB1 7000 ROB5 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: 600, (e: 0, completed: 1)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 1, 0] |
| R8 [(1) -1, 150] | R9 [(0) 4, 400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 87
| WB   (P1): 0052: update rd R9(600)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB5 12 600 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(1) -1, 3] | R7 [(0) 1, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 88
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB6 1000 612 imm() => EXa|	0068: add ROB8 4000 612 imm() => EXa|	
| ID   (P1): 0084: st ROB0 ROB1  imm()       	| ID   (P2): 0088: add ROB3 3  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 612 imm()
|0084: st ROB0 ROB1  imm()
|0088: add ROB3 3  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 10, result: 612, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 3] | R6 [(0) 3, 3] | R7 [(0) 1, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 89
| WB   (P1): 0056: update rd R10(612)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB6 1000 612 imm()   	| EXa  (P2): 0068: add ROB8 4000 612 imm()   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB1 7000 612 imm() => EXa|	0088: add ROB3 3  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB4 3  imm(#1)       	| ID   (P2): 0096: set ROB5   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()
|0092: add ROB4 3  imm(#1)
|0096: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 90
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB1 7000 612 imm()   	| EXa  (P2): 0088: add ROB3 3  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB7 1612  imm() => MEM 1|	0092: add ROB4 3  imm(#1) => EXa|	0096: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB9 4612  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 1612, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 91
| WB   (P1): 0060: update rd R7(1612)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB4 3  imm(#1)       	| EXa  (P2): 0096: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB7 1612  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB9 4612  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB5   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 7612  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 92
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB7 1612  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB9 4612  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 7612  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 93
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB7 1612  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB9 4612  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 7612  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 94
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB7 1612  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB9 4612  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 7612  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 95
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB9 4612  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 27 ROB9 imm()
|0084: st ROB0 7612  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: 27, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 7, result: 4612, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 5, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 96
| WB   (P1): 0064: update rd R12(27)         	| WB   (P2): 0068: update rd R7(4612)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB0 27 93 imm() => EXa|	
| ID   (P1): 0036: sub ROB7 4 50 imm()       	| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 7612  imm()
|0036: sub ROB7 4 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 13, result: 93, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 7, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 97
| WB   (P1): 0072: update rd R13(93)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB0 27 93 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB7 4 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 7612  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 7, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 98
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB7 4 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 120 7612  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: 120, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 7612, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 7, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 99
| WB   (P1): 0076: update rd R14(120)        	| WB   (P2): 0080: update rd R7(7612)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 120 7612  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -46   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -46   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 7, 0] |
| R8 [(1) -1, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 100
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 120 7612  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -46   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB9 4  imm(#4)       	| ID   (P2): 0048: mul ROB0 4 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB9 4  imm(#4)
|0048: mul ROB0 4 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 9, 0] |
| R8 [(0) 0, 150] | R9 [(1) -1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 101
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -46   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 120 7612  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB9 4  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB1 ROB0  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB0 4 50 imm()
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 9, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 102
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 120 7612  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB9 4  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB0 4 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 6, result: 4, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(0) 3, 3] | R7 [(0) 9, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 103
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(4)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB9 4  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB0 4 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB2 ROB9 ROB1 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: 4, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 3] | R6 [(1) -1, 4] | R7 [(0) 9, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 104
| WB   (P1): 0092: update rd R5(4)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB0 4 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB3 1000 ROB2 imm()  	| ID   (P2): 0064: ld ROB4 ROB3  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 16 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -46, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 16, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 3, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 105
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-46)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB1 200  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB5 4000 ROB2 imm()  	| ID   (P2): 0072: ld ROB6 ROB5  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 16 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 200, (e: 0, completed: 1)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 16, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 5, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 106
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(16)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB1 200  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB7 ROB4 ROB6 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 16 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 5, 0] |
| R8 [(0) 0, 150] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 107
| WB   (P1): 0048: update rd R8(200)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB1 200  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 16 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 5, 0] |
| R8 [(1) -1, 200] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 108
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB2 16 800 imm() => EXa|	
| ID   (P2): 0080: add ROB8 7000 ROB2 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: 800, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 8, 0] |
| R8 [(1) -1, 200] | R9 [(0) 1, 600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 109
| WB   (P1): 0052: update rd R9(800)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB2 16 800 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(1) -1, 4] | R7 [(0) 8, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 110
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB3 1000 816 imm() => EXa|	0068: add ROB5 4000 816 imm() => EXa|	
| ID   (P1): 0084: st ROB7 ROB8  imm()       	| ID   (P2): 0088: add ROB0 4  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 816 imm()
|0084: st ROB7 ROB8  imm()
|0088: add ROB0 4  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 10, result: 816, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 4] | R6 [(0) 0, 4] | R7 [(0) 8, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 111
| WB   (P1): 0056: update rd R10(816)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB3 1000 816 imm()   	| EXa  (P2): 0068: add ROB5 4000 816 imm()   	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB8 7000 816 imm() => EXa|	0088: add ROB0 4  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB1 4  imm(#1)       	| ID   (P2): 0096: set ROB2   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()
|0092: add ROB1 4  imm(#1)
|0096: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 112
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB8 7000 816 imm()   	| EXa  (P2): 0088: add ROB0 4  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB4 1816  imm() => MEM 1|	0092: add ROB1 4  imm(#1) => EXa|	0096: set ROB2   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB6 4816  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 1816, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 113
| WB   (P1): 0060: update rd R7(1816)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB1 4  imm(#1)       	| EXa  (P2): 0096: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB4 1816  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB6 4816  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB2   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 7816  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 114
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB4 1816  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB6 4816  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 7816  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 115
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB4 1816  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB6 4816  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 7816  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 116
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB4 1816  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB6 4816  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 7816  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 117
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB6 4816  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 41 ROB6 imm()
|0084: st ROB7 7816  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: 41, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 7, result: 4816, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 2, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 118
| WB   (P1): 0064: update rd R12(41)         	| WB   (P2): 0068: update rd R7(4816)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB7 41 63 imm() => EXa|	
| ID   (P1): 0036: sub ROB4 5 50 imm()       	| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 7816  imm()
|0036: sub ROB4 5 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 13, result: 63, (e: 0, completed: 1)] <- head
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 4, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 119
| WB   (P1): 0072: update rd R13(63)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB7 41 63 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB4 5 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 7816  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 4, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 120
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB4 5 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 104 7816  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: 104, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 7816, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 4, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 121
| WB   (P1): 0076: update rd R14(104)        	| WB   (P2): 0080: update rd R7(7816)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 104 7816  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -45   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -45   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 4, 0] |
| R8 [(1) -1, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 122
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 104 7816  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -45   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB6 5  imm(#4)       	| ID   (P2): 0048: mul ROB7 5 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB6 5  imm(#4)
|0048: mul ROB7 5 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 6, 0] |
| R8 [(0) 7, 200] | R9 [(1) -1, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 123
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -45   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 104 7816  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB6 5  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB8 ROB7  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB7 5 50 imm()
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 6, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 124
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 104 7816  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB6 5  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB7 5 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 5, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(0) 0, 4] | R7 [(0) 6, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 125
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(5)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB6 5  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB7 5 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 5, result: 5, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 4] | R6 [(1) -1, 5] | R7 [(0) 6, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 126
| WB   (P1): 0092: update rd R5(5)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB7 5 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB0 1000 ROB9 imm()  	| ID   (P2): 0064: ld ROB1 ROB0  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 20 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -45, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 0, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 127
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-45)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB8 250  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB2 4000 ROB9 imm()  	| ID   (P2): 0072: ld ROB3 ROB2  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 20 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: 250, (e: 0, completed: 1)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 2, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 128
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(20)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB8 250  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 20 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: 250, (e: 0, completed: 1)] <- head
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 2, 0] |
| R8 [(0) 7, 200] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 129
| WB   (P1): 0048: update rd R8(250)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB8 250  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 20 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 2, 0] |
| R8 [(1) -1, 250] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 130
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB9 20 1000 imm() => EXa|	
| ID   (P2): 0080: add ROB5 7000 ROB9 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: 1000, (e: 0, completed: 1)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 5, 0] |
| R8 [(1) -1, 250] | R9 [(0) 8, 800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 131
| WB   (P1): 0052: update rd R9(1000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB9 20 1000 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(1) -1, 5] | R7 [(0) 5, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 132
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB0 1000 1020 imm() => EXa|	0068: add ROB2 4000 1020 imm() => EXa|	
| ID   (P1): 0084: st ROB4 ROB5  imm()       	| ID   (P2): 0088: add ROB7 5  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 1020 imm()
|0084: st ROB4 ROB5  imm()
|0088: add ROB7 5  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 10, result: 1020, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 5] | R6 [(0) 7, 5] | R7 [(0) 5, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 133
| WB   (P1): 0056: update rd R10(1020)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB0 1000 1020 imm()  	| EXa  (P2): 0068: add ROB2 4000 1020 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB5 7000 1020 imm() => EXa|	0088: add ROB7 5  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB8 5  imm(#1)       	| ID   (P2): 0096: set ROB9   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()
|0092: add ROB8 5  imm(#1)
|0096: set ROB9   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 134
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB5 7000 1020 imm()  	| EXa  (P2): 0088: add ROB7 5  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB1 2020  imm() => MEM 1|	0092: add ROB8 5  imm(#1) => EXa|	0096: set ROB9   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB3 5020  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 2020, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 135
| WB   (P1): 0060: update rd R7(2020)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB8 5  imm(#1)       	| EXa  (P2): 0096: set ROB9   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB1 2020  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB3 5020  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB9   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 8020  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 136
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB1 2020  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB3 5020  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 8020  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 137
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB1 2020  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB3 5020  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 8020  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 138
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB1 2020  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB3 5020  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 8020  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 139
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB3 5020  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 19 ROB3 imm()
|0084: st ROB4 8020  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 19, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 7, result: 5020, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 9, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 140
| WB   (P1): 0064: update rd R12(19)         	| WB   (P2): 0068: update rd R7(5020)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB4 19 45 imm() => EXa|	
| ID   (P1): 0036: sub ROB1 6 50 imm()       	| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 8020  imm()
|0036: sub ROB1 6 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 13, result: 45, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 1, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 141
| WB   (P1): 0072: update rd R13(45)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB4 19 45 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB1 6 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 8020  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 1, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 142
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB1 6 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 64 8020  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 64, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 8020, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 1, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 143
| WB   (P1): 0076: update rd R14(64)         	| WB   (P2): 0080: update rd R7(8020)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 64 8020  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -44   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -44   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 1, 0] |
| R8 [(1) -1, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 144
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 64 8020  imm()         |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -44   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB3 6  imm(#4)       	| ID   (P2): 0048: mul ROB4 6 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB3 6  imm(#4)
|0048: mul ROB4 6 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 3, 0] |
| R8 [(0) 4, 250] | R9 [(1) -1, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 145
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -44   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 64 8020  imm()         |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB3 6  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB5 ROB4  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB4 6 50 imm()
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 3, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 146
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 64 8020  imm()         |
|                                               |                                               | EXb1 (P1): 0044: mul ROB3 6  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB4 6 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 6, result: 6, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(0) 7, 5] | R7 [(0) 3, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 147
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(6)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB3 6  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB4 6 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB6 ROB3 ROB5 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 5, result: 6, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 5] | R6 [(1) -1, 6] | R7 [(0) 3, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 148
| WB   (P1): 0092: update rd R5(6)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB4 6 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB7 1000 ROB6 imm()  	| ID   (P2): 0064: ld ROB8 ROB7  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 24 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -44, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 7, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 149
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-44)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB5 300  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB9 4000 ROB6 imm()  	| ID   (P2): 0072: ld ROB0 ROB9  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 24 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: 300, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 9, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 150
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(24)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB5 300  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB1 ROB8 ROB0 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 24 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: 300, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 9, 0] |
| R8 [(0) 4, 250] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 151
| WB   (P1): 0048: update rd R8(300)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB5 300  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 24 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 9, 0] |
| R8 [(1) -1, 300] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 152
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB6 24 1200 imm() => EXa|	
| ID   (P2): 0080: add ROB2 7000 ROB6 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 1200, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 2, 0] |
| R8 [(1) -1, 300] | R9 [(0) 5, 1000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 153
| WB   (P1): 0052: update rd R9(1200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB6 24 1200 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(1) -1, 6] | R7 [(0) 2, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 154
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB7 1000 1224 imm() => EXa|	0068: add ROB9 4000 1224 imm() => EXa|	
| ID   (P1): 0084: st ROB1 ROB2  imm()       	| ID   (P2): 0088: add ROB4 6  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 1224 imm()
|0084: st ROB1 ROB2  imm()
|0088: add ROB4 6  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 1224, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 6] | R6 [(0) 4, 6] | R7 [(0) 2, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 155
| WB   (P1): 0056: update rd R10(1224)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB7 1000 1224 imm()  	| EXa  (P2): 0068: add ROB9 4000 1224 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB2 7000 1224 imm() => EXa|	0088: add ROB4 6  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB5 6  imm(#1)       	| ID   (P2): 0096: set ROB6   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()
|0092: add ROB5 6  imm(#1)
|0096: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 156
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB2 7000 1224 imm()  	| EXa  (P2): 0088: add ROB4 6  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB8 2224  imm() => MEM 1|	0092: add ROB5 6  imm(#1) => EXa|	0096: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB0 5224  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 2224, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 157
| WB   (P1): 0060: update rd R7(2224)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB5 6  imm(#1)       	| EXa  (P2): 0096: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB8 2224  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB0 5224  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB6   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 8224  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 158
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB8 2224  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB0 5224  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 8224  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 159
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB8 2224  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB0 5224  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 8224  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 160
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB8 2224  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB0 5224  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 8224  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 161
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB0 5224  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 23 ROB0 imm()
|0084: st ROB1 8224  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: 23, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 7, result: 5224, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 6, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 162
| WB   (P1): 0064: update rd R12(23)         	| WB   (P2): 0068: update rd R7(5224)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB1 23 0 imm() => EXa|	
| ID   (P1): 0036: sub ROB8 7 50 imm()       	| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 8224  imm()
|0036: sub ROB8 7 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 0, (e: 0, completed: 1)] <- head
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 8, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 163
| WB   (P1): 0072: update rd R13(0)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB1 23 0 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB8 7 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 8224  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 8, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 164
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB8 7 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 23 8224  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: 23, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 8224, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 8, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 165
| WB   (P1): 0076: update rd R14(23)         	| WB   (P2): 0080: update rd R7(8224)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 23 8224  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -43   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -43   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 8, 0] |
| R8 [(1) -1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 166
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 23 8224  imm()         |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -43   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB0 7  imm(#4)       	| ID   (P2): 0048: mul ROB1 7 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB0 7  imm(#4)
|0048: mul ROB1 7 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 0, 0] |
| R8 [(0) 1, 300] | R9 [(1) -1, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 167
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -43   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 23 8224  imm()         |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB0 7  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB2 ROB1  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB1 7 50 imm()
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 0, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 168
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 23 8224  imm()         |
|                                               |                                               | EXb1 (P1): 0044: mul ROB0 7  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB1 7 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 6, result: 7, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(0) 4, 6] | R7 [(0) 0, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 169
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(7)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB0 7  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB1 7 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB3 ROB0 ROB2 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 5, result: 7, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 6] | R6 [(1) -1, 7] | R7 [(0) 0, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 170
| WB   (P1): 0092: update rd R5(7)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB1 7 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB4 1000 ROB3 imm()  	| ID   (P2): 0064: ld ROB5 ROB4  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 28 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 28, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -43, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 4, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 171
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-43)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB2 350  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB6 4000 ROB3 imm()  	| ID   (P2): 0072: ld ROB7 ROB6  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 28 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 28, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: 350, (e: 0, completed: 1)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 6, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 172
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(28)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB2 350  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB8 ROB5 ROB7 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 28 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 350, (e: 0, completed: 1)] <- head
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 6, 0] |
| R8 [(0) 1, 300] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 173
| WB   (P1): 0048: update rd R8(350)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB2 350  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 28 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 6, 0] |
| R8 [(1) -1, 350] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 174
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB3 28 1400 imm() => EXa|	
| ID   (P2): 0080: add ROB9 7000 ROB3 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: 1400, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 9, 0] |
| R8 [(1) -1, 350] | R9 [(0) 2, 1200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 175
| WB   (P1): 0052: update rd R9(1400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB3 28 1400 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(1) -1, 7] | R7 [(0) 9, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 176
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB4 1000 1428 imm() => EXa|	0068: add ROB6 4000 1428 imm() => EXa|	
| ID   (P1): 0084: st ROB8 ROB9  imm()       	| ID   (P2): 0088: add ROB1 7  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 1428 imm()
|0084: st ROB8 ROB9  imm()
|0088: add ROB1 7  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 10, result: 1428, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 7] | R6 [(0) 1, 7] | R7 [(0) 9, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 177
| WB   (P1): 0056: update rd R10(1428)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB4 1000 1428 imm()  	| EXa  (P2): 0068: add ROB6 4000 1428 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB9 7000 1428 imm() => EXa|	0088: add ROB1 7  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB2 7  imm(#1)       	| ID   (P2): 0096: set ROB3   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()
|0092: add ROB2 7  imm(#1)
|0096: set ROB3   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 178
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB9 7000 1428 imm()  	| EXa  (P2): 0088: add ROB1 7  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB5 2428  imm() => MEM 1|	0092: add ROB2 7  imm(#1) => EXa|	0096: set ROB3   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB7 5428  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 2428, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 179
| WB   (P1): 0060: update rd R7(2428)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB2 7  imm(#1)       	| EXa  (P2): 0096: set ROB3   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB5 2428  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB7 5428  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB3   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 8428  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 180
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB5 2428  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB7 5428  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 8428  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 181
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB5 2428  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB7 5428  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 8428  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 182
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB5 2428  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB7 5428  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 8428  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 183
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB7 5428  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 123 ROB7 imm()
|0084: st ROB8 8428  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: 123, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 7, result: 5428, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 3, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 184
| WB   (P1): 0064: update rd R12(123)        	| WB   (P2): 0068: update rd R7(5428)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB8 123 6 imm() => EXa|	
| ID   (P1): 0036: sub ROB5 8 50 imm()       	| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 8428  imm()
|0036: sub ROB5 8 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 13, result: 6, (e: 0, completed: 1)] <- head
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 5, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 185
| WB   (P1): 0072: update rd R13(6)          	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB8 123 6 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB5 8 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 8428  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 5, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 186
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB5 8 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 129 8428  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: 129, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 8428, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 5, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 187
| WB   (P1): 0076: update rd R14(129)        	| WB   (P2): 0080: update rd R7(8428)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 129 8428  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -42   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -42   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 5, 0] |
| R8 [(1) -1, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 188
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 129 8428  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -42   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB7 8  imm(#4)       	| ID   (P2): 0048: mul ROB8 8 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB7 8  imm(#4)
|0048: mul ROB8 8 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 7, 0] |
| R8 [(0) 8, 350] | R9 [(1) -1, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 189
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -42   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 129 8428  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB7 8  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB9 ROB8  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB8 8 50 imm()
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 7, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 190
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 129 8428  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB7 8  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB8 8 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 6, result: 8, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(0) 1, 7] | R7 [(0) 7, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 191
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(8)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB7 8  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB8 8 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB0 ROB7 ROB9 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 5, result: 8, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 7] | R6 [(1) -1, 8] | R7 [(0) 7, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 192
| WB   (P1): 0092: update rd R5(8)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB8 8 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB1 1000 ROB0 imm()  	| ID   (P2): 0064: ld ROB2 ROB1  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 32 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -42, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 32, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 1, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 193
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-42)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB9 400  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB3 4000 ROB0 imm()  	| ID   (P2): 0072: ld ROB4 ROB3  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 32 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 32, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: 400, (e: 0, completed: 1)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 3, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 194
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(32)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB9 400  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB5 ROB2 ROB4 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 32 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: 400, (e: 0, completed: 1)] <- head
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 3, 0] |
| R8 [(0) 8, 350] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 195
| WB   (P1): 0048: update rd R8(400)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB9 400  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 32 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 3, 0] |
| R8 [(1) -1, 400] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 196
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB0 32 1600 imm() => EXa|	
| ID   (P2): 0080: add ROB6 7000 ROB0 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: 1600, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 6, 0] |
| R8 [(1) -1, 400] | R9 [(0) 9, 1400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 197
| WB   (P1): 0052: update rd R9(1600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB0 32 1600 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(1) -1, 8] | R7 [(0) 6, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 198
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB1 1000 1632 imm() => EXa|	0068: add ROB3 4000 1632 imm() => EXa|	
| ID   (P1): 0084: st ROB5 ROB6  imm()       	| ID   (P2): 0088: add ROB8 8  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 1632 imm()
|0084: st ROB5 ROB6  imm()
|0088: add ROB8 8  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: 1632, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 8] | R6 [(0) 8, 8] | R7 [(0) 6, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 199
| WB   (P1): 0056: update rd R10(1632)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB1 1000 1632 imm()  	| EXa  (P2): 0068: add ROB3 4000 1632 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB6 7000 1632 imm() => EXa|	0088: add ROB8 8  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB9 8  imm(#1)       	| ID   (P2): 0096: set ROB0   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()
|0092: add ROB9 8  imm(#1)
|0096: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 200
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB6 7000 1632 imm()  	| EXa  (P2): 0088: add ROB8 8  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB2 2632  imm() => MEM 1|	0092: add ROB9 8  imm(#1) => EXa|	0096: set ROB0   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB4 5632  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 2632, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 201
| WB   (P1): 0060: update rd R7(2632)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB9 8  imm(#1)       	| EXa  (P2): 0096: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB2 2632  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB4 5632  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB0   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 8632  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 202
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB2 2632  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB4 5632  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 8632  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 203
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB2 2632  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB4 5632  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 8632  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 204
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB2 2632  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB4 5632  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 8632  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 205
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB4 5632  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 68 ROB4 imm()
|0084: st ROB5 8632  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: 68, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 7, result: 5632, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 0, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 206
| WB   (P1): 0064: update rd R12(68)         	| WB   (P2): 0068: update rd R7(5632)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB5 68 121 imm() => EXa|	
| ID   (P1): 0036: sub ROB2 9 50 imm()       	| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 8632  imm()
|0036: sub ROB2 9 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 13, result: 121, (e: 0, completed: 1)] <- head
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 2, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 207
| WB   (P1): 0072: update rd R13(121)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB5 68 121 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB2 9 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 8632  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 2, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 208
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB2 9 50 imm()       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 189 8632  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: 189, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 8632, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 2, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 209
| WB   (P1): 0076: update rd R14(189)        	| WB   (P2): 0080: update rd R7(8632)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 189 8632  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -41   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -41   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 2, 0] |
| R8 [(1) -1, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 210
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 189 8632  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -41   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB4 9  imm(#4)       	| ID   (P2): 0048: mul ROB5 9 50 imm()       
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB4 9  imm(#4)
|0048: mul ROB5 9 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 4, 0] |
| R8 [(0) 5, 400] | R9 [(1) -1, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 211
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -41   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 189 8632  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB4 9  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB6 ROB5  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB5 9 50 imm()
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 4, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 212
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 189 8632  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB4 9  imm(#4)       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB5 9 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 6, result: 9, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(0) 8, 8] | R7 [(0) 4, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 213
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(9)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB4 9  imm(#4)       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB5 9 50 imm()       	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB7 ROB4 ROB6 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 5, result: 9, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 8] | R6 [(1) -1, 9] | R7 [(0) 4, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 214
| WB   (P1): 0092: update rd R5(9)           	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB5 9 50 imm()       	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB8 1000 ROB7 imm()  	| ID   (P2): 0064: ld ROB9 ROB8  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 36 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -41, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 36, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 8, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 215
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-41)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB6 450  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB0 4000 ROB7 imm()  	| ID   (P2): 0072: ld ROB1 ROB0  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 36 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 36, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: 450, (e: 0, completed: 1)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 0, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 216
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(36)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB6 450  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB2 ROB9 ROB1 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 36 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: 450, (e: 0, completed: 1)] <- head
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 0, 0] |
| R8 [(0) 5, 400] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 217
| WB   (P1): 0048: update rd R8(450)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB6 450  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 36 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 0, 0] |
| R8 [(1) -1, 450] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 218
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB7 36 1800 imm() => EXa|	
| ID   (P2): 0080: add ROB3 7000 ROB7 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: 1800, (e: 0, completed: 1)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 3, 0] |
| R8 [(1) -1, 450] | R9 [(0) 6, 1600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 219
| WB   (P1): 0052: update rd R9(1800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB7 36 1800 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(1) -1, 9] | R7 [(0) 3, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 220
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB8 1000 1836 imm() => EXa|	0068: add ROB0 4000 1836 imm() => EXa|	
| ID   (P1): 0084: st ROB2 ROB3  imm()       	| ID   (P2): 0088: add ROB5 9  imm(#1)       
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 1836 imm()
|0084: st ROB2 ROB3  imm()
|0088: add ROB5 9  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 10, result: 1836, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 9] | R6 [(0) 5, 9] | R7 [(0) 3, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 221
| WB   (P1): 0056: update rd R10(1836)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB8 1000 1836 imm()  	| EXa  (P2): 0068: add ROB0 4000 1836 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB3 7000 1836 imm() => EXa|	0088: add ROB5 9  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB6 9  imm(#1)       	| ID   (P2): 0096: set ROB7   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()
|0092: add ROB6 9  imm(#1)
|0096: set ROB7   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 222
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB3 7000 1836 imm()  	| EXa  (P2): 0088: add ROB5 9  imm(#1)       	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB9 2836  imm() => MEM 1|	0092: add ROB6 9  imm(#1) => EXa|	0096: set ROB7   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB1 5836  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 2836, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 223
| WB   (P1): 0060: update rd R7(2836)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB6 9  imm(#1)       	| EXa  (P2): 0096: set ROB7   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB9 2836  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB1 5836  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB7   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 8836  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 224
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB9 2836  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB1 5836  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 8836  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 225
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB9 2836  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB1 5836  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 8836  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 226
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB9 2836  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB1 5836  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 8836  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 227
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB1 5836  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 63 ROB1 imm()
|0084: st ROB2 8836  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 5836, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: 63, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 7, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 228
| WB   (P1): 0064: update rd R12(63)         	| WB   (P2): 0068: update rd R7(5836)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB2 63 99 imm() => EXa|	
| ID   (P1): 0036: sub ROB9 10 50 imm()      	| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 8836  imm()
|0036: sub ROB9 10 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 13, result: 99, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 9, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 229
| WB   (P1): 0072: update rd R13(99)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB2 63 99 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB9 10 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 8836  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 9, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 230
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB9 10 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 162 8836  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: 162, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 8836, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 9, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 231
| WB   (P1): 0076: update rd R14(162)        	| WB   (P2): 0080: update rd R7(8836)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 162 8836  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -40   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -40   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 9, 0] |
| R8 [(1) -1, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 232
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 162 8836  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -40   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB1 10  imm(#4)      	| ID   (P2): 0048: mul ROB2 10 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB1 10  imm(#4)
|0048: mul ROB2 10 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 1, 0] |
| R8 [(0) 2, 450] | R9 [(1) -1, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 233
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -40   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 162 8836  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB1 10  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB3 ROB2  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB2 10 50 imm()
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 1, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 234
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 162 8836  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB1 10  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB2 10 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 6, result: 10, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(0) 5, 9] | R7 [(0) 1, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 235
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(10)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB1 10  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB2 10 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB4 ROB1 ROB3 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 5, result: 10, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 9] | R6 [(1) -1, 10] | R7 [(0) 1, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 236
| WB   (P1): 0092: update rd R5(10)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB2 10 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB5 1000 ROB4 imm()  	| ID   (P2): 0064: ld ROB6 ROB5  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 40 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 40, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -40, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 5, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 237
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-40)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB3 500  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB7 4000 ROB4 imm()  	| ID   (P2): 0072: ld ROB8 ROB7  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 40 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 40, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: 500, (e: 0, completed: 1)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 7, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 238
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(40)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB3 500  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB9 ROB6 ROB8 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 40 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: 500, (e: 0, completed: 1)] <- head
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 7, 0] |
| R8 [(0) 2, 450] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 239
| WB   (P1): 0048: update rd R8(500)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB3 500  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 40 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 7, 0] |
| R8 [(1) -1, 500] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 240
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB4 40 2000 imm() => EXa|	
| ID   (P2): 0080: add ROB0 7000 ROB4 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: 2000, (e: 0, completed: 1)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 0, 0] |
| R8 [(1) -1, 500] | R9 [(0) 3, 1800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 241
| WB   (P1): 0052: update rd R9(2000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB4 40 2000 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(1) -1, 10] | R7 [(0) 0, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 242
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB5 1000 2040 imm() => EXa|	0068: add ROB7 4000 2040 imm() => EXa|	
| ID   (P1): 0084: st ROB9 ROB0  imm()       	| ID   (P2): 0088: add ROB2 10  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 2040 imm()
|0084: st ROB9 ROB0  imm()
|0088: add ROB2 10  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 10, result: 2040, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 10] | R6 [(0) 2, 10] | R7 [(0) 0, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 243
| WB   (P1): 0056: update rd R10(2040)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB5 1000 2040 imm()  	| EXa  (P2): 0068: add ROB7 4000 2040 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB0 7000 2040 imm() => EXa|	0088: add ROB2 10  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB3 10  imm(#1)      	| ID   (P2): 0096: set ROB4   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0092: add ROB3 10  imm(#1)
|0096: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 244
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB0 7000 2040 imm()  	| EXa  (P2): 0088: add ROB2 10  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB6 3040  imm() => MEM 1|	0092: add ROB3 10  imm(#1) => EXa|	0096: set ROB4   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB8 6040  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 3040, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 245
| WB   (P1): 0060: update rd R7(3040)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB3 10  imm(#1)      	| EXa  (P2): 0096: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB6 3040  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB8 6040  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB4   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 9040  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 246
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB6 3040  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB8 6040  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 9040  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 247
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB6 3040  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB8 6040  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 9040  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 248
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB6 3040  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB8 6040  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 9040  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 249
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB8 6040  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 120 ROB8 imm()
|0084: st ROB9 9040  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: 120, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 7, result: 6040, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 4, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 250
| WB   (P1): 0064: update rd R12(120)        	| WB   (P2): 0068: update rd R7(6040)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB9 120 67 imm() => EXa|	
| ID   (P1): 0036: sub ROB6 11 50 imm()      	| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 9040  imm()
|0036: sub ROB6 11 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 13, result: 67, (e: 0, completed: 1)] <- head
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 6, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 251
| WB   (P1): 0072: update rd R13(67)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB9 120 67 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB6 11 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 9040  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 6, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 252
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB6 11 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 187 9040  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9040, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: 187, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 6, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 253
| WB   (P1): 0076: update rd R14(187)        	| WB   (P2): 0080: update rd R7(9040)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 187 9040  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -39   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -39   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 6, 0] |
| R8 [(1) -1, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 254
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 187 9040  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -39   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB8 11  imm(#4)      	| ID   (P2): 0048: mul ROB9 11 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB8 11  imm(#4)
|0048: mul ROB9 11 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 8, 0] |
| R8 [(0) 9, 500] | R9 [(1) -1, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 255
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -39   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 187 9040  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB8 11  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB0 ROB9  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB9 11 50 imm()
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 8, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 256
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 187 9040  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB8 11  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB9 11 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 6, result: 11, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(0) 2, 10] | R7 [(0) 8, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 257
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(11)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB8 11  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB9 11 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB1 ROB8 ROB0 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 5, result: 11, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 10] | R6 [(1) -1, 11] | R7 [(0) 8, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 258
| WB   (P1): 0092: update rd R5(11)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB9 11 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB2 1000 ROB1 imm()  	| ID   (P2): 0064: ld ROB3 ROB2  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 44 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -39, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 44, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 2, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 259
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-39)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB0 550  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB4 4000 ROB1 imm()  	| ID   (P2): 0072: ld ROB5 ROB4  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 44 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 44, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: 550, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 4, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 260
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(44)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB0 550  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB6 ROB3 ROB5 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 44 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: 550, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 4, 0] |
| R8 [(0) 9, 500] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 261
| WB   (P1): 0048: update rd R8(550)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB0 550  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 44 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 4, 0] |
| R8 [(1) -1, 550] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 262
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB1 44 2200 imm() => EXa|	
| ID   (P2): 0080: add ROB7 7000 ROB1 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: 2200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 7, 0] |
| R8 [(1) -1, 550] | R9 [(0) 0, 2000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 263
| WB   (P1): 0052: update rd R9(2200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB1 44 2200 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(1) -1, 11] | R7 [(0) 7, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 264
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB2 1000 2244 imm() => EXa|	0068: add ROB4 4000 2244 imm() => EXa|	
| ID   (P1): 0084: st ROB6 ROB7  imm()       	| ID   (P2): 0088: add ROB9 11  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 2244 imm()
|0084: st ROB6 ROB7  imm()
|0088: add ROB9 11  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 10, result: 2244, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 11] | R6 [(0) 9, 11] | R7 [(0) 7, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 265
| WB   (P1): 0056: update rd R10(2244)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB2 1000 2244 imm()  	| EXa  (P2): 0068: add ROB4 4000 2244 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB7 7000 2244 imm() => EXa|	0088: add ROB9 11  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB0 11  imm(#1)      	| ID   (P2): 0096: set ROB1   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()
|0092: add ROB0 11  imm(#1)
|0096: set ROB1   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 266
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB7 7000 2244 imm()  	| EXa  (P2): 0088: add ROB9 11  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB3 3244  imm() => MEM 1|	0092: add ROB0 11  imm(#1) => EXa|	0096: set ROB1   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB5 6244  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 3244, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 267
| WB   (P1): 0060: update rd R7(3244)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB0 11  imm(#1)      	| EXa  (P2): 0096: set ROB1   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB3 3244  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB5 6244  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB1   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 9244  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 268
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB3 3244  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB5 6244  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 9244  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 269
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB3 3244  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB5 6244  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 9244  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 270
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB3 3244  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB5 6244  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 9244  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 271
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB5 6244  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 58 ROB5 imm()
|0084: st ROB6 9244  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: 58, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 7, result: 6244, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 1, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 272
| WB   (P1): 0064: update rd R12(58)         	| WB   (P2): 0068: update rd R7(6244)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB6 58 88 imm() => EXa|	
| ID   (P1): 0036: sub ROB3 12 50 imm()      	| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 9244  imm()
|0036: sub ROB3 12 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 13, result: 88, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 3, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 273
| WB   (P1): 0072: update rd R13(88)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB6 58 88 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB3 12 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 9244  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 3, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 274
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB3 12 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 146 9244  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 146, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 9244, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 3, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 275
| WB   (P1): 0076: update rd R14(146)        	| WB   (P2): 0080: update rd R7(9244)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 146 9244  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -38   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -38   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 3, 0] |
| R8 [(1) -1, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 276
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 146 9244  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -38   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB5 12  imm(#4)      	| ID   (P2): 0048: mul ROB6 12 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB5 12  imm(#4)
|0048: mul ROB6 12 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 5, 0] |
| R8 [(0) 6, 550] | R9 [(1) -1, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 277
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -38   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 146 9244  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB5 12  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB7 ROB6  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB6 12 50 imm()
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 5, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 278
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 146 9244  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB5 12  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB6 12 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 6, result: 12, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(0) 9, 11] | R7 [(0) 5, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 279
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(12)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB5 12  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB6 12 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB8 ROB5 ROB7 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 12, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 11] | R6 [(1) -1, 12] | R7 [(0) 5, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 280
| WB   (P1): 0092: update rd R5(12)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB6 12 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB9 1000 ROB8 imm()  	| ID   (P2): 0064: ld ROB0 ROB9  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 48 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -38, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 48, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 9, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 281
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-38)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB7 600  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB1 4000 ROB8 imm()  	| ID   (P2): 0072: ld ROB2 ROB1  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 48 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 48, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: 600, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 1, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 282
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(48)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB7 600  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB3 ROB0 ROB2 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 48 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: 600, (e: 0, completed: 1)] <- head
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 1, 0] |
| R8 [(0) 6, 550] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 283
| WB   (P1): 0048: update rd R8(600)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB7 600  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 48 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 1, 0] |
| R8 [(1) -1, 600] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 284
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB8 48 2400 imm() => EXa|	
| ID   (P2): 0080: add ROB4 7000 ROB8 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 2400, (e: 0, completed: 1)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 4, 0] |
| R8 [(1) -1, 600] | R9 [(0) 7, 2200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 285
| WB   (P1): 0052: update rd R9(2400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB8 48 2400 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(1) -1, 12] | R7 [(0) 4, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 286
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB9 1000 2448 imm() => EXa|	0068: add ROB1 4000 2448 imm() => EXa|	
| ID   (P1): 0084: st ROB3 ROB4  imm()       	| ID   (P2): 0088: add ROB6 12  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 2448 imm()
|0084: st ROB3 ROB4  imm()
|0088: add ROB6 12  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 10, result: 2448, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 12] | R6 [(0) 6, 12] | R7 [(0) 4, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 287
| WB   (P1): 0056: update rd R10(2448)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB9 1000 2448 imm()  	| EXa  (P2): 0068: add ROB1 4000 2448 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 7000 2448 imm() => EXa|	0088: add ROB6 12  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB7 12  imm(#1)      	| ID   (P2): 0096: set ROB8   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()
|0092: add ROB7 12  imm(#1)
|0096: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 288
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB4 7000 2448 imm()  	| EXa  (P2): 0088: add ROB6 12  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB0 3448  imm() => MEM 1|	0092: add ROB7 12  imm(#1) => EXa|	0096: set ROB8   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB2 6448  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 3448, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 289
| WB   (P1): 0060: update rd R7(3448)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB7 12  imm(#1)      	| EXa  (P2): 0096: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB0 3448  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB2 6448  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB8   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 9448  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 290
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB0 3448  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB2 6448  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 9448  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 291
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB0 3448  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB2 6448  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 9448  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 292
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB0 3448  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB2 6448  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 9448  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 293
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB2 6448  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 61 ROB2 imm()
|0084: st ROB3 9448  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: 61, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 7, result: 6448, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 8, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 294
| WB   (P1): 0064: update rd R12(61)         	| WB   (P2): 0068: update rd R7(6448)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB3 61 102 imm() => EXa|	
| ID   (P1): 0036: sub ROB0 13 50 imm()      	| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 9448  imm()
|0036: sub ROB0 13 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 102, (e: 0, completed: 1)] <- head
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 0, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 295
| WB   (P1): 0072: update rd R13(102)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB3 61 102 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB0 13 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 9448  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 0, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 296
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB0 13 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 163 9448  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: 163, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 9448, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 0, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 297
| WB   (P1): 0076: update rd R14(163)        	| WB   (P2): 0080: update rd R7(9448)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 163 9448  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -37   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -37   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 0, 0] |
| R8 [(1) -1, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 298
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 163 9448  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -37   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB2 13  imm(#4)      	| ID   (P2): 0048: mul ROB3 13 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB2 13  imm(#4)
|0048: mul ROB3 13 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 2, 0] |
| R8 [(0) 3, 600] | R9 [(1) -1, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 299
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -37   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 163 9448  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB2 13  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB4 ROB3  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB3 13 50 imm()
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 2, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 300
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 163 9448  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB2 13  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB3 13 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 6, result: 13, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(0) 6, 12] | R7 [(0) 2, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 301
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(13)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB2 13  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB3 13 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB5 ROB2 ROB4 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 5, result: 13, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 12] | R6 [(1) -1, 13] | R7 [(0) 2, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 302
| WB   (P1): 0092: update rd R5(13)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB3 13 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB6 1000 ROB5 imm()  	| ID   (P2): 0064: ld ROB7 ROB6  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 52 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -37, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 52, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 6, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 303
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-37)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB4 650  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB8 4000 ROB5 imm()  	| ID   (P2): 0072: ld ROB9 ROB8  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 52 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 52, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: 650, (e: 0, completed: 1)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 8, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 304
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(52)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB4 650  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB0 ROB7 ROB9 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 52 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: 650, (e: 0, completed: 1)] <- head
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 8, 0] |
| R8 [(0) 3, 600] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 305
| WB   (P1): 0048: update rd R8(650)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB4 650  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 52 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 8, 0] |
| R8 [(1) -1, 650] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 306
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB5 52 2600 imm() => EXa|	
| ID   (P2): 0080: add ROB1 7000 ROB5 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: 2600, (e: 0, completed: 1)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 1, 0] |
| R8 [(1) -1, 650] | R9 [(0) 4, 2400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 307
| WB   (P1): 0052: update rd R9(2600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB5 52 2600 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(1) -1, 13] | R7 [(0) 1, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 308
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB6 1000 2652 imm() => EXa|	0068: add ROB8 4000 2652 imm() => EXa|	
| ID   (P1): 0084: st ROB0 ROB1  imm()       	| ID   (P2): 0088: add ROB3 13  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 2652 imm()
|0084: st ROB0 ROB1  imm()
|0088: add ROB3 13  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 10, result: 2652, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 13] | R6 [(0) 3, 13] | R7 [(0) 1, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 309
| WB   (P1): 0056: update rd R10(2652)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB6 1000 2652 imm()  	| EXa  (P2): 0068: add ROB8 4000 2652 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB1 7000 2652 imm() => EXa|	0088: add ROB3 13  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB4 13  imm(#1)      	| ID   (P2): 0096: set ROB5   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()
|0092: add ROB4 13  imm(#1)
|0096: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 310
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB1 7000 2652 imm()  	| EXa  (P2): 0088: add ROB3 13  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB7 3652  imm() => MEM 1|	0092: add ROB4 13  imm(#1) => EXa|	0096: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB9 6652  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 3652, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 311
| WB   (P1): 0060: update rd R7(3652)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB4 13  imm(#1)      	| EXa  (P2): 0096: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB7 3652  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB9 6652  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB5   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 9652  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 312
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB7 3652  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB9 6652  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 9652  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 313
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB7 3652  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB9 6652  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 9652  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 314
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB7 3652  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB9 6652  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 9652  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 315
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB9 6652  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 68 ROB9 imm()
|0084: st ROB0 9652  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: 68, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 7, result: 6652, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 5, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 316
| WB   (P1): 0064: update rd R12(68)         	| WB   (P2): 0068: update rd R7(6652)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB0 68 25 imm() => EXa|	
| ID   (P1): 0036: sub ROB7 14 50 imm()      	| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 9652  imm()
|0036: sub ROB7 14 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 13, result: 25, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 7, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 317
| WB   (P1): 0072: update rd R13(25)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB0 68 25 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB7 14 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 9652  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 7, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 318
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB7 14 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 93 9652  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: 93, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 9652, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 7, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 319
| WB   (P1): 0076: update rd R14(93)         	| WB   (P2): 0080: update rd R7(9652)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 93 9652  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -36   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -36   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 7, 0] |
| R8 [(1) -1, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 320
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 93 9652  imm()         |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -36   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB9 14  imm(#4)      	| ID   (P2): 0048: mul ROB0 14 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB9 14  imm(#4)
|0048: mul ROB0 14 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 9, 0] |
| R8 [(0) 0, 650] | R9 [(1) -1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 321
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -36   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 93 9652  imm()         |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB9 14  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB1 ROB0  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB0 14 50 imm()
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 9, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 322
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 93 9652  imm()         |
|                                               |                                               | EXb1 (P1): 0044: mul ROB9 14  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB0 14 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 6, result: 14, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(0) 3, 13] | R7 [(0) 9, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 323
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(14)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB9 14  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB0 14 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB2 ROB9 ROB1 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: 14, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 13] | R6 [(1) -1, 14] | R7 [(0) 9, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 324
| WB   (P1): 0092: update rd R5(14)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB0 14 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB3 1000 ROB2 imm()  	| ID   (P2): 0064: ld ROB4 ROB3  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 56 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -36, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 56, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 3, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 325
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-36)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB1 700  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB5 4000 ROB2 imm()  	| ID   (P2): 0072: ld ROB6 ROB5  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 56 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 700, (e: 0, completed: 1)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 56, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 5, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 326
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(56)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB1 700  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB7 ROB4 ROB6 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 56 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 700, (e: 0, completed: 1)] <- head
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 5, 0] |
| R8 [(0) 0, 650] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 327
| WB   (P1): 0048: update rd R8(700)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB1 700  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 56 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 5, 0] |
| R8 [(1) -1, 700] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 328
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB2 56 2800 imm() => EXa|	
| ID   (P2): 0080: add ROB8 7000 ROB2 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: 2800, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 8, 0] |
| R8 [(1) -1, 700] | R9 [(0) 1, 2600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 329
| WB   (P1): 0052: update rd R9(2800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB2 56 2800 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(1) -1, 14] | R7 [(0) 8, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 330
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB3 1000 2856 imm() => EXa|	0068: add ROB5 4000 2856 imm() => EXa|	
| ID   (P1): 0084: st ROB7 ROB8  imm()       	| ID   (P2): 0088: add ROB0 14  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 2856 imm()
|0084: st ROB7 ROB8  imm()
|0088: add ROB0 14  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 10, result: 2856, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 14] | R6 [(0) 0, 14] | R7 [(0) 8, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 331
| WB   (P1): 0056: update rd R10(2856)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB3 1000 2856 imm()  	| EXa  (P2): 0068: add ROB5 4000 2856 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB8 7000 2856 imm() => EXa|	0088: add ROB0 14  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB1 14  imm(#1)      	| ID   (P2): 0096: set ROB2   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()
|0092: add ROB1 14  imm(#1)
|0096: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 332
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB8 7000 2856 imm()  	| EXa  (P2): 0088: add ROB0 14  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB4 3856  imm() => MEM 1|	0092: add ROB1 14  imm(#1) => EXa|	0096: set ROB2   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB6 6856  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 3856, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 333
| WB   (P1): 0060: update rd R7(3856)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB1 14  imm(#1)      	| EXa  (P2): 0096: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB4 3856  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB6 6856  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB2   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 9856  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 334
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB4 3856  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB6 6856  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 9856  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 335
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB4 3856  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB6 6856  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 9856  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 336
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB4 3856  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB6 6856  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 9856  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 337
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB6 6856  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 41 ROB6 imm()
|0084: st ROB7 9856  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: 41, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 7, result: 6856, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 2, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 338
| WB   (P1): 0064: update rd R12(41)         	| WB   (P2): 0068: update rd R7(6856)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB7 41 29 imm() => EXa|	
| ID   (P1): 0036: sub ROB4 15 50 imm()      	| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 9856  imm()
|0036: sub ROB4 15 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 13, result: 29, (e: 0, completed: 1)] <- head
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 4, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 339
| WB   (P1): 0072: update rd R13(29)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB7 41 29 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB4 15 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 9856  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 4, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 340
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB4 15 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 70 9856  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: 70, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 9856, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 4, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 341
| WB   (P1): 0076: update rd R14(70)         	| WB   (P2): 0080: update rd R7(9856)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 70 9856  imm()         |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -35   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -35   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 4, 0] |
| R8 [(1) -1, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 342
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 70 9856  imm()         |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -35   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB6 15  imm(#4)      	| ID   (P2): 0048: mul ROB7 15 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB6 15  imm(#4)
|0048: mul ROB7 15 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 6, 0] |
| R8 [(0) 7, 700] | R9 [(1) -1, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 343
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -35   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 70 9856  imm()         |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB6 15  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB8 ROB7  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB7 15 50 imm()
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 6, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 344
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 70 9856  imm()         |
|                                               |                                               | EXb1 (P1): 0044: mul ROB6 15  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB7 15 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 15, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(0) 0, 14] | R7 [(0) 6, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 345
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(15)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB6 15  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB7 15 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 5, result: 15, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 14] | R6 [(1) -1, 15] | R7 [(0) 6, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 346
| WB   (P1): 0092: update rd R5(15)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB7 15 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB0 1000 ROB9 imm()  	| ID   (P2): 0064: ld ROB1 ROB0  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 60 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -35, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 60, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 0, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 347
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-35)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB8 750  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB2 4000 ROB9 imm()  	| ID   (P2): 0072: ld ROB3 ROB2  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 60 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 60, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: 750, (e: 0, completed: 1)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 2, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 348
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(60)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB8 750  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 60 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: 750, (e: 0, completed: 1)] <- head
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 2, 0] |
| R8 [(0) 7, 700] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 349
| WB   (P1): 0048: update rd R8(750)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB8 750  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 60 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 2, 0] |
| R8 [(1) -1, 750] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 350
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB9 60 3000 imm() => EXa|	
| ID   (P2): 0080: add ROB5 7000 ROB9 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: 3000, (e: 0, completed: 1)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 5, 0] |
| R8 [(1) -1, 750] | R9 [(0) 8, 2800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 351
| WB   (P1): 0052: update rd R9(3000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB9 60 3000 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(1) -1, 15] | R7 [(0) 5, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 352
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB0 1000 3060 imm() => EXa|	0068: add ROB2 4000 3060 imm() => EXa|	
| ID   (P1): 0084: st ROB4 ROB5  imm()       	| ID   (P2): 0088: add ROB7 15  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 3060 imm()
|0084: st ROB4 ROB5  imm()
|0088: add ROB7 15  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 10, result: 3060, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 15] | R6 [(0) 7, 15] | R7 [(0) 5, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 353
| WB   (P1): 0056: update rd R10(3060)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB0 1000 3060 imm()  	| EXa  (P2): 0068: add ROB2 4000 3060 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB5 7000 3060 imm() => EXa|	0088: add ROB7 15  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB8 15  imm(#1)      	| ID   (P2): 0096: set ROB9   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()
|0092: add ROB8 15  imm(#1)
|0096: set ROB9   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 354
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB5 7000 3060 imm()  	| EXa  (P2): 0088: add ROB7 15  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB1 4060  imm() => MEM 1|	0092: add ROB8 15  imm(#1) => EXa|	0096: set ROB9   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB3 7060  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 4060, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 355
| WB   (P1): 0060: update rd R7(4060)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB8 15  imm(#1)      	| EXa  (P2): 0096: set ROB9   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB1 4060  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB3 7060  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB9   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 10060  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 356
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB1 4060  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB3 7060  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 10060  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 357
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB1 4060  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB3 7060  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 10060  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 358
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB1 4060  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB3 7060  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 10060  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 359
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB3 7060  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 105 ROB3 imm()
|0084: st ROB4 10060  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 105, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 7, result: 7060, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 9, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 360
| WB   (P1): 0064: update rd R12(105)        	| WB   (P2): 0068: update rd R7(7060)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB4 105 66 imm() => EXa|	
| ID   (P1): 0036: sub ROB1 16 50 imm()      	| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 10060  imm()
|0036: sub ROB1 16 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 13, result: 66, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 1, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 361
| WB   (P1): 0072: update rd R13(66)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB4 105 66 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB1 16 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 10060  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 1, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 362
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB1 16 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 171 10060  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 171, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 10060, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 1, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 363
| WB   (P1): 0076: update rd R14(171)        	| WB   (P2): 0080: update rd R7(10060)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 171 10060  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -34   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -34   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 1, 0] |
| R8 [(1) -1, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 364
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 171 10060  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -34   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB3 16  imm(#4)      	| ID   (P2): 0048: mul ROB4 16 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB3 16  imm(#4)
|0048: mul ROB4 16 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 3, 0] |
| R8 [(0) 4, 750] | R9 [(1) -1, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 365
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -34   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 171 10060  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB3 16  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB5 ROB4  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB4 16 50 imm()
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 3, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 366
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 171 10060  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB3 16  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB4 16 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 6, result: 16, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(0) 7, 15] | R7 [(0) 3, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 367
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(16)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB3 16  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB4 16 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB6 ROB3 ROB5 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 5, result: 16, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 15] | R6 [(1) -1, 16] | R7 [(0) 3, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 368
| WB   (P1): 0092: update rd R5(16)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB4 16 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB7 1000 ROB6 imm()  	| ID   (P2): 0064: ld ROB8 ROB7  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 64 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -34, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 64, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 7, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 369
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-34)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB5 800  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB9 4000 ROB6 imm()  	| ID   (P2): 0072: ld ROB0 ROB9  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 64 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 64, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: 800, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 9, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 370
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(64)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB5 800  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB1 ROB8 ROB0 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 64 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: 800, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 9, 0] |
| R8 [(0) 4, 750] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 371
| WB   (P1): 0048: update rd R8(800)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB5 800  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 64 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 9, 0] |
| R8 [(1) -1, 800] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 372
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB6 64 3200 imm() => EXa|	
| ID   (P2): 0080: add ROB2 7000 ROB6 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 3200, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 2, 0] |
| R8 [(1) -1, 800] | R9 [(0) 5, 3000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 373
| WB   (P1): 0052: update rd R9(3200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB6 64 3200 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(1) -1, 16] | R7 [(0) 2, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 374
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB7 1000 3264 imm() => EXa|	0068: add ROB9 4000 3264 imm() => EXa|	
| ID   (P1): 0084: st ROB1 ROB2  imm()       	| ID   (P2): 0088: add ROB4 16  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 3264 imm()
|0084: st ROB1 ROB2  imm()
|0088: add ROB4 16  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 3264, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 16] | R6 [(0) 4, 16] | R7 [(0) 2, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 375
| WB   (P1): 0056: update rd R10(3264)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB7 1000 3264 imm()  	| EXa  (P2): 0068: add ROB9 4000 3264 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB2 7000 3264 imm() => EXa|	0088: add ROB4 16  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB5 16  imm(#1)      	| ID   (P2): 0096: set ROB6   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()
|0092: add ROB5 16  imm(#1)
|0096: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 376
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB2 7000 3264 imm()  	| EXa  (P2): 0088: add ROB4 16  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB8 4264  imm() => MEM 1|	0092: add ROB5 16  imm(#1) => EXa|	0096: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB0 7264  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 4264, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 377
| WB   (P1): 0060: update rd R7(4264)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB5 16  imm(#1)      	| EXa  (P2): 0096: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB8 4264  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB0 7264  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB6   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 10264  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 378
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB8 4264  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB0 7264  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 10264  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 379
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB8 4264  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB0 7264  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 10264  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 380
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB8 4264  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB0 7264  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 10264  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 381
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB0 7264  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 46 ROB0 imm()
|0084: st ROB1 10264  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: 46, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 7, result: 7264, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 6, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 382
| WB   (P1): 0064: update rd R12(46)         	| WB   (P2): 0068: update rd R7(7264)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB1 46 29 imm() => EXa|	
| ID   (P1): 0036: sub ROB8 17 50 imm()      	| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 10264  imm()
|0036: sub ROB8 17 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 29, (e: 0, completed: 1)] <- head
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 8, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 383
| WB   (P1): 0072: update rd R13(29)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB1 46 29 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB8 17 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 10264  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 8, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 384
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB8 17 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 75 10264  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: 75, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 10264, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 8, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 385
| WB   (P1): 0076: update rd R14(75)         	| WB   (P2): 0080: update rd R7(10264)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 75 10264  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -33   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -33   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 8, 0] |
| R8 [(1) -1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 386
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 75 10264  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -33   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB0 17  imm(#4)      	| ID   (P2): 0048: mul ROB1 17 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB0 17  imm(#4)
|0048: mul ROB1 17 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 0, 0] |
| R8 [(0) 1, 800] | R9 [(1) -1, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 387
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -33   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 75 10264  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB0 17  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB2 ROB1  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB1 17 50 imm()
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 0, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 388
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 75 10264  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB0 17  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB1 17 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 6, result: 17, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(0) 4, 16] | R7 [(0) 0, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 389
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(17)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB0 17  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB1 17 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB3 ROB0 ROB2 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 5, result: 17, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 16] | R6 [(1) -1, 17] | R7 [(0) 0, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 390
| WB   (P1): 0092: update rd R5(17)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB1 17 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB4 1000 ROB3 imm()  	| ID   (P2): 0064: ld ROB5 ROB4  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 68 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 68, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -33, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 4, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 391
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-33)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB2 850  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB6 4000 ROB3 imm()  	| ID   (P2): 0072: ld ROB7 ROB6  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 68 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 68, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: 850, (e: 0, completed: 1)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 6, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 392
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(68)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB2 850  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB8 ROB5 ROB7 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 68 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 850, (e: 0, completed: 1)] <- head
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 6, 0] |
| R8 [(0) 1, 800] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 393
| WB   (P1): 0048: update rd R8(850)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB2 850  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 68 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 6, 0] |
| R8 [(1) -1, 850] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 394
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB3 68 3400 imm() => EXa|	
| ID   (P2): 0080: add ROB9 7000 ROB3 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: 3400, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 9, 0] |
| R8 [(1) -1, 850] | R9 [(0) 2, 3200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 395
| WB   (P1): 0052: update rd R9(3400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB3 68 3400 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(1) -1, 17] | R7 [(0) 9, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 396
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB4 1000 3468 imm() => EXa|	0068: add ROB6 4000 3468 imm() => EXa|	
| ID   (P1): 0084: st ROB8 ROB9  imm()       	| ID   (P2): 0088: add ROB1 17  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 3468 imm()
|0084: st ROB8 ROB9  imm()
|0088: add ROB1 17  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 10, result: 3468, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 17] | R6 [(0) 1, 17] | R7 [(0) 9, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 397
| WB   (P1): 0056: update rd R10(3468)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB4 1000 3468 imm()  	| EXa  (P2): 0068: add ROB6 4000 3468 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB9 7000 3468 imm() => EXa|	0088: add ROB1 17  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB2 17  imm(#1)      	| ID   (P2): 0096: set ROB3   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()
|0092: add ROB2 17  imm(#1)
|0096: set ROB3   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 398
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB9 7000 3468 imm()  	| EXa  (P2): 0088: add ROB1 17  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB5 4468  imm() => MEM 1|	0092: add ROB2 17  imm(#1) => EXa|	0096: set ROB3   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB7 7468  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 4468, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 399
| WB   (P1): 0060: update rd R7(4468)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB2 17  imm(#1)      	| EXa  (P2): 0096: set ROB3   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB5 4468  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB7 7468  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB3   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 10468  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 400
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB5 4468  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB7 7468  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 10468  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 401
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB5 4468  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB7 7468  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 10468  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 402
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB5 4468  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB7 7468  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 10468  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 403
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB7 7468  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 76 ROB7 imm()
|0084: st ROB8 10468  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: 76, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 7, result: 7468, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 3, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 404
| WB   (P1): 0064: update rd R12(76)         	| WB   (P2): 0068: update rd R7(7468)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB8 76 33 imm() => EXa|	
| ID   (P1): 0036: sub ROB5 18 50 imm()      	| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 10468  imm()
|0036: sub ROB5 18 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 13, result: 33, (e: 0, completed: 1)] <- head
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 5, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 405
| WB   (P1): 0072: update rd R13(33)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB8 76 33 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB5 18 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 10468  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 5, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 406
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB5 18 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 109 10468  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: 109, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 10468, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 5, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 407
| WB   (P1): 0076: update rd R14(109)        	| WB   (P2): 0080: update rd R7(10468)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 109 10468  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -32   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -32   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 5, 0] |
| R8 [(1) -1, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 408
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 109 10468  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -32   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB7 18  imm(#4)      	| ID   (P2): 0048: mul ROB8 18 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB7 18  imm(#4)
|0048: mul ROB8 18 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 7, 0] |
| R8 [(0) 8, 850] | R9 [(1) -1, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 409
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -32   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 109 10468  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB7 18  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB9 ROB8  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB8 18 50 imm()
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 7, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 410
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 109 10468  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB7 18  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB8 18 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 6, result: 18, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(0) 1, 17] | R7 [(0) 7, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 411
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(18)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB7 18  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB8 18 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB0 ROB7 ROB9 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 5, result: 18, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 17] | R6 [(1) -1, 18] | R7 [(0) 7, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 412
| WB   (P1): 0092: update rd R5(18)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB8 18 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB1 1000 ROB0 imm()  	| ID   (P2): 0064: ld ROB2 ROB1  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 72 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -32, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 72, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 1, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 413
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-32)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB9 900  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB3 4000 ROB0 imm()  	| ID   (P2): 0072: ld ROB4 ROB3  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 72 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 72, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: 900, (e: 0, completed: 1)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 3, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 414
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(72)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB9 900  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB5 ROB2 ROB4 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 72 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: 900, (e: 0, completed: 1)] <- head
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 3, 0] |
| R8 [(0) 8, 850] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 415
| WB   (P1): 0048: update rd R8(900)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB9 900  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 72 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 3, 0] |
| R8 [(1) -1, 900] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 416
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB0 72 3600 imm() => EXa|	
| ID   (P2): 0080: add ROB6 7000 ROB0 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: 3600, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 6, 0] |
| R8 [(1) -1, 900] | R9 [(0) 9, 3400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 417
| WB   (P1): 0052: update rd R9(3600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB0 72 3600 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(1) -1, 18] | R7 [(0) 6, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 418
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB1 1000 3672 imm() => EXa|	0068: add ROB3 4000 3672 imm() => EXa|	
| ID   (P1): 0084: st ROB5 ROB6  imm()       	| ID   (P2): 0088: add ROB8 18  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 3672 imm()
|0084: st ROB5 ROB6  imm()
|0088: add ROB8 18  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: 3672, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 18] | R6 [(0) 8, 18] | R7 [(0) 6, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 419
| WB   (P1): 0056: update rd R10(3672)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB1 1000 3672 imm()  	| EXa  (P2): 0068: add ROB3 4000 3672 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB6 7000 3672 imm() => EXa|	0088: add ROB8 18  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB9 18  imm(#1)      	| ID   (P2): 0096: set ROB0   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()
|0092: add ROB9 18  imm(#1)
|0096: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 420
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB6 7000 3672 imm()  	| EXa  (P2): 0088: add ROB8 18  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB2 4672  imm() => MEM 1|	0092: add ROB9 18  imm(#1) => EXa|	0096: set ROB0   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB4 7672  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 4672, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 421
| WB   (P1): 0060: update rd R7(4672)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB9 18  imm(#1)      	| EXa  (P2): 0096: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB2 4672  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB4 7672  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB0   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 10672  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 422
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB2 4672  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB4 7672  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 10672  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 423
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB2 4672  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB4 7672  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 10672  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 424
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB2 4672  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB4 7672  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 10672  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 425
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB4 7672  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 63 ROB4 imm()
|0084: st ROB5 10672  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: 63, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 7, result: 7672, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 0, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 426
| WB   (P1): 0064: update rd R12(63)         	| WB   (P2): 0068: update rd R7(7672)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB5 63 100 imm() => EXa|	
| ID   (P1): 0036: sub ROB2 19 50 imm()      	| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 10672  imm()
|0036: sub ROB2 19 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 13, result: 100, (e: 0, completed: 1)] <- head
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 2, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 427
| WB   (P1): 0072: update rd R13(100)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB5 63 100 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB2 19 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 10672  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 2, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 428
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB2 19 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 163 10672  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: 163, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 10672, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 2, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 429
| WB   (P1): 0076: update rd R14(163)        	| WB   (P2): 0080: update rd R7(10672)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 163 10672  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -31   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -31   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 2, 0] |
| R8 [(1) -1, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 430
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 163 10672  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -31   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB4 19  imm(#4)      	| ID   (P2): 0048: mul ROB5 19 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB4 19  imm(#4)
|0048: mul ROB5 19 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 4, 0] |
| R8 [(0) 5, 900] | R9 [(1) -1, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 431
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -31   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 163 10672  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB4 19  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB6 ROB5  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB5 19 50 imm()
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 4, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 432
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 163 10672  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB4 19  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB5 19 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 6, result: 19, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(0) 8, 18] | R7 [(0) 4, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 433
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(19)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB4 19  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB5 19 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB7 ROB4 ROB6 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 5, result: 19, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 18] | R6 [(1) -1, 19] | R7 [(0) 4, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 434
| WB   (P1): 0092: update rd R5(19)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB5 19 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB8 1000 ROB7 imm()  	| ID   (P2): 0064: ld ROB9 ROB8  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 76 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -31, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 76, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 8, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 435
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-31)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB6 950  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB0 4000 ROB7 imm()  	| ID   (P2): 0072: ld ROB1 ROB0  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 76 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 76, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: 950, (e: 0, completed: 1)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 0, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 436
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(76)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB6 950  imm(#4)     	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB2 ROB9 ROB1 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 76 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: 950, (e: 0, completed: 1)] <- head
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 0, 0] |
| R8 [(0) 5, 900] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 437
| WB   (P1): 0048: update rd R8(950)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB6 950  imm(#4)     	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 76 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 0, 0] |
| R8 [(1) -1, 950] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 438
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB7 76 3800 imm() => EXa|	
| ID   (P2): 0080: add ROB3 7000 ROB7 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: 3800, (e: 0, completed: 1)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 3, 0] |
| R8 [(1) -1, 950] | R9 [(0) 6, 3600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 439
| WB   (P1): 0052: update rd R9(3800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB7 76 3800 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(1) -1, 19] | R7 [(0) 3, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 440
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB8 1000 3876 imm() => EXa|	0068: add ROB0 4000 3876 imm() => EXa|	
| ID   (P1): 0084: st ROB2 ROB3  imm()       	| ID   (P2): 0088: add ROB5 19  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 3876 imm()
|0084: st ROB2 ROB3  imm()
|0088: add ROB5 19  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 10, result: 3876, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 19] | R6 [(0) 5, 19] | R7 [(0) 3, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 441
| WB   (P1): 0056: update rd R10(3876)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB8 1000 3876 imm()  	| EXa  (P2): 0068: add ROB0 4000 3876 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB3 7000 3876 imm() => EXa|	0088: add ROB5 19  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB6 19  imm(#1)      	| ID   (P2): 0096: set ROB7   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()
|0092: add ROB6 19  imm(#1)
|0096: set ROB7   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 442
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB3 7000 3876 imm()  	| EXa  (P2): 0088: add ROB5 19  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB9 4876  imm() => MEM 1|	0092: add ROB6 19  imm(#1) => EXa|	0096: set ROB7   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB1 7876  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 4876, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 443
| WB   (P1): 0060: update rd R7(4876)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB6 19  imm(#1)      	| EXa  (P2): 0096: set ROB7   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB9 4876  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB1 7876  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB7   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 10876  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 444
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB9 4876  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB1 7876  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 10876  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 445
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB9 4876  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB1 7876  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 10876  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 446
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB9 4876  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB1 7876  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 10876  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 447
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB1 7876  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 96 ROB1 imm()
|0084: st ROB2 10876  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 7876, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: 96, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 7, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 448
| WB   (P1): 0064: update rd R12(96)         	| WB   (P2): 0068: update rd R7(7876)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB2 96 114 imm() => EXa|	
| ID   (P1): 0036: sub ROB9 20 50 imm()      	| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 10876  imm()
|0036: sub ROB9 20 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 13, result: 114, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 9, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 449
| WB   (P1): 0072: update rd R13(114)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB2 96 114 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB9 20 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 10876  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 9, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 450
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB9 20 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 210 10876  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: 210, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 10876, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 9, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 451
| WB   (P1): 0076: update rd R14(210)        	| WB   (P2): 0080: update rd R7(10876)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 210 10876  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -30   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -30   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 9, 0] |
| R8 [(1) -1, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 452
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 210 10876  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -30   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB1 20  imm(#4)      	| ID   (P2): 0048: mul ROB2 20 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB1 20  imm(#4)
|0048: mul ROB2 20 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 1, 0] |
| R8 [(0) 2, 950] | R9 [(1) -1, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 453
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -30   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 210 10876  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB1 20  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB3 ROB2  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB2 20 50 imm()
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 1, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 454
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 210 10876  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB1 20  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB2 20 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 6, result: 20, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(0) 5, 19] | R7 [(0) 1, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 455
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(20)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB1 20  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB2 20 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB4 ROB1 ROB3 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 5, result: 20, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 19] | R6 [(1) -1, 20] | R7 [(0) 1, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 456
| WB   (P1): 0092: update rd R5(20)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB2 20 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB5 1000 ROB4 imm()  	| ID   (P2): 0064: ld ROB6 ROB5  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 80 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 80, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -30, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 5, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 457
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-30)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB3 1000  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB7 4000 ROB4 imm()  	| ID   (P2): 0072: ld ROB8 ROB7  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 80 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 80, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: 1000, (e: 0, completed: 1)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 7, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 458
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(80)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB3 1000  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB9 ROB6 ROB8 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 80 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: 1000, (e: 0, completed: 1)] <- head
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 7, 0] |
| R8 [(0) 2, 950] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 459
| WB   (P1): 0048: update rd R8(1000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB3 1000  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 80 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1000] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 460
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB4 80 4000 imm() => EXa|	
| ID   (P2): 0080: add ROB0 7000 ROB4 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: 4000, (e: 0, completed: 1)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1000] | R9 [(0) 3, 3800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 461
| WB   (P1): 0052: update rd R9(4000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB4 80 4000 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(1) -1, 20] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 462
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB5 1000 4080 imm() => EXa|	0068: add ROB7 4000 4080 imm() => EXa|	
| ID   (P1): 0084: st ROB9 ROB0  imm()       	| ID   (P2): 0088: add ROB2 20  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 4080 imm()
|0084: st ROB9 ROB0  imm()
|0088: add ROB2 20  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 10, result: 4080, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 20] | R6 [(0) 2, 20] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 463
| WB   (P1): 0056: update rd R10(4080)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB5 1000 4080 imm()  	| EXa  (P2): 0068: add ROB7 4000 4080 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB0 7000 4080 imm() => EXa|	0088: add ROB2 20  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB3 20  imm(#1)      	| ID   (P2): 0096: set ROB4   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0092: add ROB3 20  imm(#1)
|0096: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 464
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB0 7000 4080 imm()  	| EXa  (P2): 0088: add ROB2 20  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB6 5080  imm() => MEM 1|	0092: add ROB3 20  imm(#1) => EXa|	0096: set ROB4   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB8 8080  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 5080, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 465
| WB   (P1): 0060: update rd R7(5080)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB3 20  imm(#1)      	| EXa  (P2): 0096: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB6 5080  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB8 8080  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB4   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 11080  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 466
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB6 5080  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB8 8080  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 11080  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 467
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB6 5080  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB8 8080  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 11080  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 468
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB6 5080  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB8 8080  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 11080  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 469
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB8 8080  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 104 ROB8 imm()
|0084: st ROB9 11080  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: 104, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 7, result: 8080, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 470
| WB   (P1): 0064: update rd R12(104)        	| WB   (P2): 0068: update rd R7(8080)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB9 104 121 imm() => EXa|	
| ID   (P1): 0036: sub ROB6 21 50 imm()      	| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 11080  imm()
|0036: sub ROB6 21 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 13, result: 121, (e: 0, completed: 1)] <- head
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 471
| WB   (P1): 0072: update rd R13(121)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB9 104 121 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB6 21 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 11080  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 472
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB6 21 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 225 11080  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11080, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: 225, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 473
| WB   (P1): 0076: update rd R14(225)        	| WB   (P2): 0080: update rd R7(11080)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 225 11080  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -29   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -29   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 474
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 225 11080  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -29   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB8 21  imm(#4)      	| ID   (P2): 0048: mul ROB9 21 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB8 21  imm(#4)
|0048: mul ROB9 21 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1000] | R9 [(1) -1, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 475
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -29   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 225 11080  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB8 21  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB0 ROB9  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB9 21 50 imm()
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 476
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 225 11080  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB8 21  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB9 21 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 6, result: 21, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(0) 2, 20] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 477
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(21)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB8 21  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB9 21 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB1 ROB8 ROB0 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 5, result: 21, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 20] | R6 [(1) -1, 21] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 478
| WB   (P1): 0092: update rd R5(21)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB9 21 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB2 1000 ROB1 imm()  	| ID   (P2): 0064: ld ROB3 ROB2  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 84 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -29, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 84, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 2, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 479
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-29)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB0 1050  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB4 4000 ROB1 imm()  	| ID   (P2): 0072: ld ROB5 ROB4  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 84 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 84, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: 1050, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 4, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 480
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(84)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB0 1050  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB6 ROB3 ROB5 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 84 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: 1050, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 4, 0] |
| R8 [(0) 9, 1000] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 481
| WB   (P1): 0048: update rd R8(1050)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB0 1050  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 84 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1050] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 482
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB1 84 4200 imm() => EXa|	
| ID   (P2): 0080: add ROB7 7000 ROB1 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: 4200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1050] | R9 [(0) 0, 4000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 483
| WB   (P1): 0052: update rd R9(4200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB1 84 4200 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(1) -1, 21] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 484
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB2 1000 4284 imm() => EXa|	0068: add ROB4 4000 4284 imm() => EXa|	
| ID   (P1): 0084: st ROB6 ROB7  imm()       	| ID   (P2): 0088: add ROB9 21  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 4284 imm()
|0084: st ROB6 ROB7  imm()
|0088: add ROB9 21  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 10, result: 4284, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 21] | R6 [(0) 9, 21] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 485
| WB   (P1): 0056: update rd R10(4284)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB2 1000 4284 imm()  	| EXa  (P2): 0068: add ROB4 4000 4284 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB7 7000 4284 imm() => EXa|	0088: add ROB9 21  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB0 21  imm(#1)      	| ID   (P2): 0096: set ROB1   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()
|0092: add ROB0 21  imm(#1)
|0096: set ROB1   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 486
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB7 7000 4284 imm()  	| EXa  (P2): 0088: add ROB9 21  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB3 5284  imm() => MEM 1|	0092: add ROB0 21  imm(#1) => EXa|	0096: set ROB1   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB5 8284  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 5284, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 487
| WB   (P1): 0060: update rd R7(5284)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB0 21  imm(#1)      	| EXa  (P2): 0096: set ROB1   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB3 5284  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB5 8284  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB1   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 11284  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 488
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB3 5284  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB5 8284  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 11284  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 489
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB3 5284  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB5 8284  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 11284  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 490
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB3 5284  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB5 8284  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 11284  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 491
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB5 8284  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 121 ROB5 imm()
|0084: st ROB6 11284  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: 121, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 7, result: 8284, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 492
| WB   (P1): 0064: update rd R12(121)        	| WB   (P2): 0068: update rd R7(8284)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB6 121 73 imm() => EXa|	
| ID   (P1): 0036: sub ROB3 22 50 imm()      	| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 11284  imm()
|0036: sub ROB3 22 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 13, result: 73, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 493
| WB   (P1): 0072: update rd R13(73)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB6 121 73 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB3 22 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 11284  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 494
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB3 22 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 194 11284  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 194, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 11284, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 495
| WB   (P1): 0076: update rd R14(194)        	| WB   (P2): 0080: update rd R7(11284)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 194 11284  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -28   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -28   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 496
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 194 11284  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -28   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB5 22  imm(#4)      	| ID   (P2): 0048: mul ROB6 22 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB5 22  imm(#4)
|0048: mul ROB6 22 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1050] | R9 [(1) -1, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 497
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -28   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 194 11284  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB5 22  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB7 ROB6  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB6 22 50 imm()
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 498
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 194 11284  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB5 22  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB6 22 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 6, result: 22, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(0) 9, 21] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 499
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(22)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB5 22  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB6 22 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB8 ROB5 ROB7 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 22, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 21] | R6 [(1) -1, 22] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 500
| WB   (P1): 0092: update rd R5(22)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB6 22 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB9 1000 ROB8 imm()  	| ID   (P2): 0064: ld ROB0 ROB9  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 88 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -28, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 88, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 9, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 501
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB7 1100  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB1 4000 ROB8 imm()  	| ID   (P2): 0072: ld ROB2 ROB1  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 88 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 88, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: 1100, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 1, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 502
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(88)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB7 1100  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB3 ROB0 ROB2 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 88 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: 1100, (e: 0, completed: 1)] <- head
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 1, 0] |
| R8 [(0) 6, 1050] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 503
| WB   (P1): 0048: update rd R8(1100)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB7 1100  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 88 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1100] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 504
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB8 88 4400 imm() => EXa|	
| ID   (P2): 0080: add ROB4 7000 ROB8 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 4400, (e: 0, completed: 1)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1100] | R9 [(0) 7, 4200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 505
| WB   (P1): 0052: update rd R9(4400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB8 88 4400 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(1) -1, 22] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 506
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB9 1000 4488 imm() => EXa|	0068: add ROB1 4000 4488 imm() => EXa|	
| ID   (P1): 0084: st ROB3 ROB4  imm()       	| ID   (P2): 0088: add ROB6 22  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 4488 imm()
|0084: st ROB3 ROB4  imm()
|0088: add ROB6 22  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 10, result: 4488, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 22] | R6 [(0) 6, 22] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 507
| WB   (P1): 0056: update rd R10(4488)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB9 1000 4488 imm()  	| EXa  (P2): 0068: add ROB1 4000 4488 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 7000 4488 imm() => EXa|	0088: add ROB6 22  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB7 22  imm(#1)      	| ID   (P2): 0096: set ROB8   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()
|0092: add ROB7 22  imm(#1)
|0096: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 508
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB4 7000 4488 imm()  	| EXa  (P2): 0088: add ROB6 22  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB0 5488  imm() => MEM 1|	0092: add ROB7 22  imm(#1) => EXa|	0096: set ROB8   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB2 8488  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 5488, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 509
| WB   (P1): 0060: update rd R7(5488)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB7 22  imm(#1)      	| EXa  (P2): 0096: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB0 5488  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB2 8488  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB8   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 11488  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 510
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB0 5488  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB2 8488  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 11488  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 511
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB0 5488  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB2 8488  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 11488  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 512
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB0 5488  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB2 8488  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 11488  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 513
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB2 8488  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 44 ROB2 imm()
|0084: st ROB3 11488  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: 44, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 7, result: 8488, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 514
| WB   (P1): 0064: update rd R12(44)         	| WB   (P2): 0068: update rd R7(8488)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB3 44 40 imm() => EXa|	
| ID   (P1): 0036: sub ROB0 23 50 imm()      	| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 11488  imm()
|0036: sub ROB0 23 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 40, (e: 0, completed: 1)] <- head
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 515
| WB   (P1): 0072: update rd R13(40)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB3 44 40 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB0 23 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 11488  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 516
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB0 23 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 84 11488  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: 84, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 11488, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 517
| WB   (P1): 0076: update rd R14(84)         	| WB   (P2): 0080: update rd R7(11488)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 84 11488  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -27   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -27   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 518
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 84 11488  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -27   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB2 23  imm(#4)      	| ID   (P2): 0048: mul ROB3 23 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB2 23  imm(#4)
|0048: mul ROB3 23 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1100] | R9 [(1) -1, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 519
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -27   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 84 11488  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB2 23  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB4 ROB3  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB3 23 50 imm()
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 520
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 84 11488  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB2 23  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB3 23 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 6, result: 23, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(0) 6, 22] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 521
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(23)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB2 23  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB3 23 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB5 ROB2 ROB4 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 5, result: 23, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 22] | R6 [(1) -1, 23] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 522
| WB   (P1): 0092: update rd R5(23)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB3 23 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB6 1000 ROB5 imm()  	| ID   (P2): 0064: ld ROB7 ROB6  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 92 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -27, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 92, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 6, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 523
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-27)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB4 1150  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB8 4000 ROB5 imm()  	| ID   (P2): 0072: ld ROB9 ROB8  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 92 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 92, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: 1150, (e: 0, completed: 1)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 8, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 524
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(92)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB4 1150  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB0 ROB7 ROB9 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 92 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: 1150, (e: 0, completed: 1)] <- head
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 8, 0] |
| R8 [(0) 3, 1100] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 525
| WB   (P1): 0048: update rd R8(1150)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB4 1150  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 92 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1150] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 526
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB5 92 4600 imm() => EXa|	
| ID   (P2): 0080: add ROB1 7000 ROB5 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: 4600, (e: 0, completed: 1)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1150] | R9 [(0) 4, 4400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 527
| WB   (P1): 0052: update rd R9(4600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB5 92 4600 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(1) -1, 23] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 528
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB6 1000 4692 imm() => EXa|	0068: add ROB8 4000 4692 imm() => EXa|	
| ID   (P1): 0084: st ROB0 ROB1  imm()       	| ID   (P2): 0088: add ROB3 23  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 4692 imm()
|0084: st ROB0 ROB1  imm()
|0088: add ROB3 23  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 10, result: 4692, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 23] | R6 [(0) 3, 23] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 529
| WB   (P1): 0056: update rd R10(4692)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB6 1000 4692 imm()  	| EXa  (P2): 0068: add ROB8 4000 4692 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB1 7000 4692 imm() => EXa|	0088: add ROB3 23  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB4 23  imm(#1)      	| ID   (P2): 0096: set ROB5   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()
|0092: add ROB4 23  imm(#1)
|0096: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 530
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB1 7000 4692 imm()  	| EXa  (P2): 0088: add ROB3 23  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB7 5692  imm() => MEM 1|	0092: add ROB4 23  imm(#1) => EXa|	0096: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB9 8692  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 5692, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 531
| WB   (P1): 0060: update rd R7(5692)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB4 23  imm(#1)      	| EXa  (P2): 0096: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB7 5692  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB9 8692  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB5   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 11692  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 532
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB7 5692  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB9 8692  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 11692  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 533
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB7 5692  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB9 8692  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 11692  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 534
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB7 5692  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB9 8692  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 11692  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 535
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB9 8692  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 109 ROB9 imm()
|0084: st ROB0 11692  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: 109, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 7, result: 8692, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 536
| WB   (P1): 0064: update rd R12(109)        	| WB   (P2): 0068: update rd R7(8692)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB0 109 32 imm() => EXa|	
| ID   (P1): 0036: sub ROB7 24 50 imm()      	| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 11692  imm()
|0036: sub ROB7 24 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 13, result: 32, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 537
| WB   (P1): 0072: update rd R13(32)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB0 109 32 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB7 24 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 11692  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 538
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB7 24 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 141 11692  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: 141, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 11692, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 539
| WB   (P1): 0076: update rd R14(141)        	| WB   (P2): 0080: update rd R7(11692)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 141 11692  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -26   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -26   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 540
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 141 11692  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -26   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB9 24  imm(#4)      	| ID   (P2): 0048: mul ROB0 24 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB9 24  imm(#4)
|0048: mul ROB0 24 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1150] | R9 [(1) -1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 541
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -26   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 141 11692  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB9 24  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB1 ROB0  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB0 24 50 imm()
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 542
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 141 11692  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB9 24  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB0 24 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 6, result: 24, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(0) 3, 23] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 543
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(24)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB9 24  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB0 24 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB2 ROB9 ROB1 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: 24, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 23] | R6 [(1) -1, 24] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 544
| WB   (P1): 0092: update rd R5(24)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB0 24 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB3 1000 ROB2 imm()  	| ID   (P2): 0064: ld ROB4 ROB3  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 96 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -26, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 96, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 3, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 545
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-26)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB1 1200  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB5 4000 ROB2 imm()  	| ID   (P2): 0072: ld ROB6 ROB5  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 96 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 1200, (e: 0, completed: 1)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 96, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 5, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 546
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(96)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB1 1200  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB7 ROB4 ROB6 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 96 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 1200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 5, 0] |
| R8 [(0) 0, 1150] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 547
| WB   (P1): 0048: update rd R8(1200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB1 1200  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 96 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1200] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 548
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB2 96 4800 imm() => EXa|	
| ID   (P2): 0080: add ROB8 7000 ROB2 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: 4800, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1200] | R9 [(0) 1, 4600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 549
| WB   (P1): 0052: update rd R9(4800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB2 96 4800 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(1) -1, 24] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 550
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB3 1000 4896 imm() => EXa|	0068: add ROB5 4000 4896 imm() => EXa|	
| ID   (P1): 0084: st ROB7 ROB8  imm()       	| ID   (P2): 0088: add ROB0 24  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 4896 imm()
|0084: st ROB7 ROB8  imm()
|0088: add ROB0 24  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 10, result: 4896, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 24] | R6 [(0) 0, 24] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 551
| WB   (P1): 0056: update rd R10(4896)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB3 1000 4896 imm()  	| EXa  (P2): 0068: add ROB5 4000 4896 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB8 7000 4896 imm() => EXa|	0088: add ROB0 24  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB1 24  imm(#1)      	| ID   (P2): 0096: set ROB2   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()
|0092: add ROB1 24  imm(#1)
|0096: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 552
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB8 7000 4896 imm()  	| EXa  (P2): 0088: add ROB0 24  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB4 5896  imm() => MEM 1|	0092: add ROB1 24  imm(#1) => EXa|	0096: set ROB2   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB6 8896  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 5896, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 553
| WB   (P1): 0060: update rd R7(5896)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB1 24  imm(#1)      	| EXa  (P2): 0096: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB4 5896  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB6 8896  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB2   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 11896  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 554
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB4 5896  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB6 8896  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 11896  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 555
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB4 5896  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB6 8896  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 11896  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 556
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB4 5896  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB6 8896  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 11896  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 557
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB6 8896  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 76 ROB6 imm()
|0084: st ROB7 11896  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: 76, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 7, result: 8896, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 558
| WB   (P1): 0064: update rd R12(76)         	| WB   (P2): 0068: update rd R7(8896)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB7 76 22 imm() => EXa|	
| ID   (P1): 0036: sub ROB4 25 50 imm()      	| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 11896  imm()
|0036: sub ROB4 25 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 13, result: 22, (e: 0, completed: 1)] <- head
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 559
| WB   (P1): 0072: update rd R13(22)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB7 76 22 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB4 25 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 11896  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 560
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB4 25 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 98 11896  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: 98, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 11896, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 561
| WB   (P1): 0076: update rd R14(98)         	| WB   (P2): 0080: update rd R7(11896)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 98 11896  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -25   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -25   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 562
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 98 11896  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -25   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB6 25  imm(#4)      	| ID   (P2): 0048: mul ROB7 25 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB6 25  imm(#4)
|0048: mul ROB7 25 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1200] | R9 [(1) -1, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 563
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -25   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 98 11896  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB6 25  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB8 ROB7  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB7 25 50 imm()
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 564
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 98 11896  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB6 25  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB7 25 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 25, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(0) 0, 24] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 565
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(25)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB6 25  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB7 25 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 5, result: 25, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 24] | R6 [(1) -1, 25] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 566
| WB   (P1): 0092: update rd R5(25)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB7 25 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB0 1000 ROB9 imm()  	| ID   (P2): 0064: ld ROB1 ROB0  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 100 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -25, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 100, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 0, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 567
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-25)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB8 1250  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB2 4000 ROB9 imm()  	| ID   (P2): 0072: ld ROB3 ROB2  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 100 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 100, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: 1250, (e: 0, completed: 1)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 2, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 568
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(100)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB8 1250  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 100 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: 1250, (e: 0, completed: 1)] <- head
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 2, 0] |
| R8 [(0) 7, 1200] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 569
| WB   (P1): 0048: update rd R8(1250)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB8 1250  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 100 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1250] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 570
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB9 100 5000 imm() => EXa|	
| ID   (P2): 0080: add ROB5 7000 ROB9 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: 5000, (e: 0, completed: 1)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1250] | R9 [(0) 8, 4800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 571
| WB   (P1): 0052: update rd R9(5000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB9 100 5000 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(1) -1, 25] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 572
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB0 1000 5100 imm() => EXa|	0068: add ROB2 4000 5100 imm() => EXa|	
| ID   (P1): 0084: st ROB4 ROB5  imm()       	| ID   (P2): 0088: add ROB7 25  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 5100 imm()
|0084: st ROB4 ROB5  imm()
|0088: add ROB7 25  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 10, result: 5100, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 25] | R6 [(0) 7, 25] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 573
| WB   (P1): 0056: update rd R10(5100)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB0 1000 5100 imm()  	| EXa  (P2): 0068: add ROB2 4000 5100 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB5 7000 5100 imm() => EXa|	0088: add ROB7 25  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB8 25  imm(#1)      	| ID   (P2): 0096: set ROB9   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()
|0092: add ROB8 25  imm(#1)
|0096: set ROB9   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 574
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB5 7000 5100 imm()  	| EXa  (P2): 0088: add ROB7 25  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB1 6100  imm() => MEM 1|	0092: add ROB8 25  imm(#1) => EXa|	0096: set ROB9   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB3 9100  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 6100, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 575
| WB   (P1): 0060: update rd R7(6100)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB8 25  imm(#1)      	| EXa  (P2): 0096: set ROB9   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB1 6100  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB3 9100  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB9   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 12100  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 576
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB1 6100  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB3 9100  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 12100  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 577
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB1 6100  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB3 9100  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 12100  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 578
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB1 6100  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB3 9100  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 12100  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 579
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB3 9100  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 49 ROB3 imm()
|0084: st ROB4 12100  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 49, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 7, result: 9100, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 580
| WB   (P1): 0064: update rd R12(49)         	| WB   (P2): 0068: update rd R7(9100)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB4 49 70 imm() => EXa|	
| ID   (P1): 0036: sub ROB1 26 50 imm()      	| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 12100  imm()
|0036: sub ROB1 26 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 13, result: 70, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 581
| WB   (P1): 0072: update rd R13(70)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB4 49 70 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB1 26 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 12100  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 582
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB1 26 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 119 12100  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 119, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 12100, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 583
| WB   (P1): 0076: update rd R14(119)        	| WB   (P2): 0080: update rd R7(12100)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 119 12100  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -24   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -24   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 584
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 119 12100  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -24   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB3 26  imm(#4)      	| ID   (P2): 0048: mul ROB4 26 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB3 26  imm(#4)
|0048: mul ROB4 26 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1250] | R9 [(1) -1, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 585
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -24   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 119 12100  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB3 26  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB5 ROB4  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB4 26 50 imm()
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 586
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 119 12100  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB3 26  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB4 26 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 6, result: 26, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(0) 7, 25] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 587
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(26)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB3 26  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB4 26 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB6 ROB3 ROB5 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 5, result: 26, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 25] | R6 [(1) -1, 26] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 588
| WB   (P1): 0092: update rd R5(26)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB4 26 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB7 1000 ROB6 imm()  	| ID   (P2): 0064: ld ROB8 ROB7  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 104 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -24, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 104, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 7, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 589
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-24)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB5 1300  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB9 4000 ROB6 imm()  	| ID   (P2): 0072: ld ROB0 ROB9  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 104 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 104, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: 1300, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 9, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 590
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(104)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB5 1300  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB1 ROB8 ROB0 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 104 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: 1300, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 9, 0] |
| R8 [(0) 4, 1250] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 591
| WB   (P1): 0048: update rd R8(1300)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB5 1300  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 104 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1300] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 592
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB6 104 5200 imm() => EXa|	
| ID   (P2): 0080: add ROB2 7000 ROB6 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 5200, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1300] | R9 [(0) 5, 5000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 593
| WB   (P1): 0052: update rd R9(5200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB6 104 5200 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(1) -1, 26] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 594
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB7 1000 5304 imm() => EXa|	0068: add ROB9 4000 5304 imm() => EXa|	
| ID   (P1): 0084: st ROB1 ROB2  imm()       	| ID   (P2): 0088: add ROB4 26  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 5304 imm()
|0084: st ROB1 ROB2  imm()
|0088: add ROB4 26  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 5304, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 26] | R6 [(0) 4, 26] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 595
| WB   (P1): 0056: update rd R10(5304)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB7 1000 5304 imm()  	| EXa  (P2): 0068: add ROB9 4000 5304 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB2 7000 5304 imm() => EXa|	0088: add ROB4 26  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB5 26  imm(#1)      	| ID   (P2): 0096: set ROB6   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()
|0092: add ROB5 26  imm(#1)
|0096: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 596
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB2 7000 5304 imm()  	| EXa  (P2): 0088: add ROB4 26  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB8 6304  imm() => MEM 1|	0092: add ROB5 26  imm(#1) => EXa|	0096: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB0 9304  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 6304, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 597
| WB   (P1): 0060: update rd R7(6304)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB5 26  imm(#1)      	| EXa  (P2): 0096: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB8 6304  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB0 9304  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB6   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 12304  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 598
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB8 6304  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB0 9304  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 12304  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 599
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB8 6304  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB0 9304  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 12304  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 600
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB8 6304  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB0 9304  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 12304  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 601
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB0 9304  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 58 ROB0 imm()
|0084: st ROB1 12304  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: 58, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 7, result: 9304, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 602
| WB   (P1): 0064: update rd R12(58)         	| WB   (P2): 0068: update rd R7(9304)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB1 58 78 imm() => EXa|	
| ID   (P1): 0036: sub ROB8 27 50 imm()      	| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 12304  imm()
|0036: sub ROB8 27 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 78, (e: 0, completed: 1)] <- head
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 603
| WB   (P1): 0072: update rd R13(78)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB1 58 78 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB8 27 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 12304  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 604
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB8 27 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 136 12304  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: 136, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 12304, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 605
| WB   (P1): 0076: update rd R14(136)        	| WB   (P2): 0080: update rd R7(12304)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 136 12304  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -23   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -23   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 606
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 136 12304  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -23   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB0 27  imm(#4)      	| ID   (P2): 0048: mul ROB1 27 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB0 27  imm(#4)
|0048: mul ROB1 27 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1300] | R9 [(1) -1, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 607
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -23   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 136 12304  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB0 27  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB2 ROB1  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB1 27 50 imm()
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 608
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 136 12304  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB0 27  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB1 27 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 6, result: 27, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(0) 4, 26] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 609
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(27)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB0 27  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB1 27 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB3 ROB0 ROB2 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 5, result: 27, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 26] | R6 [(1) -1, 27] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 610
| WB   (P1): 0092: update rd R5(27)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB1 27 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB4 1000 ROB3 imm()  	| ID   (P2): 0064: ld ROB5 ROB4  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 108 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 108, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -23, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 4, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 611
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-23)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB2 1350  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB6 4000 ROB3 imm()  	| ID   (P2): 0072: ld ROB7 ROB6  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 108 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 108, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: 1350, (e: 0, completed: 1)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 6, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 612
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(108)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB2 1350  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB8 ROB5 ROB7 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 108 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 1350, (e: 0, completed: 1)] <- head
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 6, 0] |
| R8 [(0) 1, 1300] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 613
| WB   (P1): 0048: update rd R8(1350)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB2 1350  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 108 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1350] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 614
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB3 108 5400 imm() => EXa|	
| ID   (P2): 0080: add ROB9 7000 ROB3 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: 5400, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1350] | R9 [(0) 2, 5200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 615
| WB   (P1): 0052: update rd R9(5400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB3 108 5400 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(1) -1, 27] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 616
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB4 1000 5508 imm() => EXa|	0068: add ROB6 4000 5508 imm() => EXa|	
| ID   (P1): 0084: st ROB8 ROB9  imm()       	| ID   (P2): 0088: add ROB1 27  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 5508 imm()
|0084: st ROB8 ROB9  imm()
|0088: add ROB1 27  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 10, result: 5508, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 27] | R6 [(0) 1, 27] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 617
| WB   (P1): 0056: update rd R10(5508)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB4 1000 5508 imm()  	| EXa  (P2): 0068: add ROB6 4000 5508 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB9 7000 5508 imm() => EXa|	0088: add ROB1 27  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB2 27  imm(#1)      	| ID   (P2): 0096: set ROB3   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()
|0092: add ROB2 27  imm(#1)
|0096: set ROB3   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 618
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB9 7000 5508 imm()  	| EXa  (P2): 0088: add ROB1 27  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB5 6508  imm() => MEM 1|	0092: add ROB2 27  imm(#1) => EXa|	0096: set ROB3   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB7 9508  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 6508, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 619
| WB   (P1): 0060: update rd R7(6508)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB2 27  imm(#1)      	| EXa  (P2): 0096: set ROB3   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB5 6508  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB7 9508  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB3   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 12508  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 620
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB5 6508  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB7 9508  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 12508  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 621
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB5 6508  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB7 9508  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 12508  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 622
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB5 6508  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB7 9508  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 12508  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 623
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB7 9508  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 64 ROB7 imm()
|0084: st ROB8 12508  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: 64, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 7, result: 9508, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 624
| WB   (P1): 0064: update rd R12(64)         	| WB   (P2): 0068: update rd R7(9508)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB8 64 29 imm() => EXa|	
| ID   (P1): 0036: sub ROB5 28 50 imm()      	| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 12508  imm()
|0036: sub ROB5 28 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 13, result: 29, (e: 0, completed: 1)] <- head
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 625
| WB   (P1): 0072: update rd R13(29)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB8 64 29 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB5 28 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 12508  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 626
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB5 28 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 93 12508  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: 93, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 12508, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 627
| WB   (P1): 0076: update rd R14(93)         	| WB   (P2): 0080: update rd R7(12508)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 93 12508  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -22   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -22   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 628
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 93 12508  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -22   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB7 28  imm(#4)      	| ID   (P2): 0048: mul ROB8 28 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB7 28  imm(#4)
|0048: mul ROB8 28 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1350] | R9 [(1) -1, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 629
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -22   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 93 12508  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB7 28  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB9 ROB8  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB8 28 50 imm()
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 630
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 93 12508  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB7 28  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB8 28 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 6, result: 28, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(0) 1, 27] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 631
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(28)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB7 28  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB8 28 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB0 ROB7 ROB9 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 5, result: 28, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 27] | R6 [(1) -1, 28] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 632
| WB   (P1): 0092: update rd R5(28)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB8 28 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB1 1000 ROB0 imm()  	| ID   (P2): 0064: ld ROB2 ROB1  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 112 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -22, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 112, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 1, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 633
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-22)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB9 1400  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB3 4000 ROB0 imm()  	| ID   (P2): 0072: ld ROB4 ROB3  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 112 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 112, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: 1400, (e: 0, completed: 1)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 3, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 634
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(112)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB9 1400  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB5 ROB2 ROB4 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 112 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: 1400, (e: 0, completed: 1)] <- head
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 3, 0] |
| R8 [(0) 8, 1350] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 635
| WB   (P1): 0048: update rd R8(1400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB9 1400  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 112 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1400] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 636
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB0 112 5600 imm() => EXa|	
| ID   (P2): 0080: add ROB6 7000 ROB0 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: 5600, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1400] | R9 [(0) 9, 5400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 637
| WB   (P1): 0052: update rd R9(5600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB0 112 5600 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(1) -1, 28] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 638
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB1 1000 5712 imm() => EXa|	0068: add ROB3 4000 5712 imm() => EXa|	
| ID   (P1): 0084: st ROB5 ROB6  imm()       	| ID   (P2): 0088: add ROB8 28  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 5712 imm()
|0084: st ROB5 ROB6  imm()
|0088: add ROB8 28  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: 5712, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 28] | R6 [(0) 8, 28] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 639
| WB   (P1): 0056: update rd R10(5712)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB1 1000 5712 imm()  	| EXa  (P2): 0068: add ROB3 4000 5712 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB6 7000 5712 imm() => EXa|	0088: add ROB8 28  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB9 28  imm(#1)      	| ID   (P2): 0096: set ROB0   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()
|0092: add ROB9 28  imm(#1)
|0096: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 640
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB6 7000 5712 imm()  	| EXa  (P2): 0088: add ROB8 28  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB2 6712  imm() => MEM 1|	0092: add ROB9 28  imm(#1) => EXa|	0096: set ROB0   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB4 9712  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 6712, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 641
| WB   (P1): 0060: update rd R7(6712)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB9 28  imm(#1)      	| EXa  (P2): 0096: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB2 6712  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB4 9712  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB0   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 12712  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 642
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB2 6712  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB4 9712  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 12712  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 643
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB2 6712  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB4 9712  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 12712  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 644
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB2 6712  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB4 9712  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 12712  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 645
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB4 9712  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 107 ROB4 imm()
|0084: st ROB5 12712  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: 107, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 7, result: 9712, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 646
| WB   (P1): 0064: update rd R12(107)        	| WB   (P2): 0068: update rd R7(9712)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB5 107 12 imm() => EXa|	
| ID   (P1): 0036: sub ROB2 29 50 imm()      	| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 12712  imm()
|0036: sub ROB2 29 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 13, result: 12, (e: 0, completed: 1)] <- head
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 647
| WB   (P1): 0072: update rd R13(12)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB5 107 12 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB2 29 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 12712  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 648
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB2 29 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 119 12712  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: 119, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 12712, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 649
| WB   (P1): 0076: update rd R14(119)        	| WB   (P2): 0080: update rd R7(12712)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 119 12712  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -21   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -21   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 650
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 119 12712  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -21   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB4 29  imm(#4)      	| ID   (P2): 0048: mul ROB5 29 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB4 29  imm(#4)
|0048: mul ROB5 29 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1400] | R9 [(1) -1, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 651
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -21   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 119 12712  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB4 29  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB6 ROB5  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB5 29 50 imm()
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 652
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 119 12712  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB4 29  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB5 29 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 6, result: 29, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(0) 8, 28] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 653
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(29)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB4 29  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB5 29 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB7 ROB4 ROB6 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 5, result: 29, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 28] | R6 [(1) -1, 29] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 654
| WB   (P1): 0092: update rd R5(29)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB5 29 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB8 1000 ROB7 imm()  	| ID   (P2): 0064: ld ROB9 ROB8  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 116 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -21, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 116, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 8, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 655
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-21)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB6 1450  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB0 4000 ROB7 imm()  	| ID   (P2): 0072: ld ROB1 ROB0  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 116 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 116, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: 1450, (e: 0, completed: 1)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 0, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 656
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(116)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB6 1450  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB2 ROB9 ROB1 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 116 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: 1450, (e: 0, completed: 1)] <- head
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 0, 0] |
| R8 [(0) 5, 1400] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 657
| WB   (P1): 0048: update rd R8(1450)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB6 1450  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 116 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1450] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 658
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB7 116 5800 imm() => EXa|	
| ID   (P2): 0080: add ROB3 7000 ROB7 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: 5800, (e: 0, completed: 1)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1450] | R9 [(0) 6, 5600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 659
| WB   (P1): 0052: update rd R9(5800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB7 116 5800 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(1) -1, 29] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 660
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB8 1000 5916 imm() => EXa|	0068: add ROB0 4000 5916 imm() => EXa|	
| ID   (P1): 0084: st ROB2 ROB3  imm()       	| ID   (P2): 0088: add ROB5 29  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 5916 imm()
|0084: st ROB2 ROB3  imm()
|0088: add ROB5 29  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 10, result: 5916, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 29] | R6 [(0) 5, 29] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 661
| WB   (P1): 0056: update rd R10(5916)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB8 1000 5916 imm()  	| EXa  (P2): 0068: add ROB0 4000 5916 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB3 7000 5916 imm() => EXa|	0088: add ROB5 29  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB6 29  imm(#1)      	| ID   (P2): 0096: set ROB7   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()
|0092: add ROB6 29  imm(#1)
|0096: set ROB7   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 662
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB3 7000 5916 imm()  	| EXa  (P2): 0088: add ROB5 29  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB9 6916  imm() => MEM 1|	0092: add ROB6 29  imm(#1) => EXa|	0096: set ROB7   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB1 9916  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 6916, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 663
| WB   (P1): 0060: update rd R7(6916)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB6 29  imm(#1)      	| EXa  (P2): 0096: set ROB7   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB9 6916  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB1 9916  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB7   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 12916  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 664
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB9 6916  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB1 9916  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 12916  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 665
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB9 6916  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB1 9916  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 12916  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 666
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB9 6916  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB1 9916  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 12916  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 667
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB1 9916  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 40 ROB1 imm()
|0084: st ROB2 12916  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 9916, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: 40, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 668
| WB   (P1): 0064: update rd R12(40)         	| WB   (P2): 0068: update rd R7(9916)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB2 40 103 imm() => EXa|	
| ID   (P1): 0036: sub ROB9 30 50 imm()      	| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 12916  imm()
|0036: sub ROB9 30 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 13, result: 103, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 669
| WB   (P1): 0072: update rd R13(103)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB2 40 103 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB9 30 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 12916  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 670
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB9 30 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 143 12916  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: 143, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 12916, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 671
| WB   (P1): 0076: update rd R14(143)        	| WB   (P2): 0080: update rd R7(12916)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 143 12916  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -20   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -20   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 672
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 143 12916  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -20   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB1 30  imm(#4)      	| ID   (P2): 0048: mul ROB2 30 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB1 30  imm(#4)
|0048: mul ROB2 30 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1450] | R9 [(1) -1, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 673
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -20   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 143 12916  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB1 30  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB3 ROB2  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB2 30 50 imm()
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 674
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 143 12916  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB1 30  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB2 30 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 6, result: 30, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(0) 5, 29] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 675
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(30)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB1 30  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB2 30 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB4 ROB1 ROB3 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 5, result: 30, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 29] | R6 [(1) -1, 30] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 676
| WB   (P1): 0092: update rd R5(30)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB2 30 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB5 1000 ROB4 imm()  	| ID   (P2): 0064: ld ROB6 ROB5  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 120 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 120, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -20, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 5, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 677
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-20)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB3 1500  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB7 4000 ROB4 imm()  	| ID   (P2): 0072: ld ROB8 ROB7  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 120 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 120, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: 1500, (e: 0, completed: 1)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 7, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 678
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(120)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB3 1500  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB9 ROB6 ROB8 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 120 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: 1500, (e: 0, completed: 1)] <- head
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 7, 0] |
| R8 [(0) 2, 1450] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 679
| WB   (P1): 0048: update rd R8(1500)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB3 1500  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 120 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1500] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 680
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB4 120 6000 imm() => EXa|	
| ID   (P2): 0080: add ROB0 7000 ROB4 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: 6000, (e: 0, completed: 1)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1500] | R9 [(0) 3, 5800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 681
| WB   (P1): 0052: update rd R9(6000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB4 120 6000 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(1) -1, 30] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 682
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB5 1000 6120 imm() => EXa|	0068: add ROB7 4000 6120 imm() => EXa|	
| ID   (P1): 0084: st ROB9 ROB0  imm()       	| ID   (P2): 0088: add ROB2 30  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 6120 imm()
|0084: st ROB9 ROB0  imm()
|0088: add ROB2 30  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 10, result: 6120, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 30] | R6 [(0) 2, 30] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 683
| WB   (P1): 0056: update rd R10(6120)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB5 1000 6120 imm()  	| EXa  (P2): 0068: add ROB7 4000 6120 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB0 7000 6120 imm() => EXa|	0088: add ROB2 30  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB3 30  imm(#1)      	| ID   (P2): 0096: set ROB4   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0092: add ROB3 30  imm(#1)
|0096: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 684
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB0 7000 6120 imm()  	| EXa  (P2): 0088: add ROB2 30  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB6 7120  imm() => MEM 1|	0092: add ROB3 30  imm(#1) => EXa|	0096: set ROB4   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB8 10120  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 7120, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 685
| WB   (P1): 0060: update rd R7(7120)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB3 30  imm(#1)      	| EXa  (P2): 0096: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB6 7120  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB8 10120  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB4   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 13120  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 686
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB6 7120  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB8 10120  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 13120  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 687
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB6 7120  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB8 10120  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 13120  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 688
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB6 7120  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB8 10120  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 13120  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 689
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB8 10120  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 72 ROB8 imm()
|0084: st ROB9 13120  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: 72, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 7, result: 10120, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 690
| WB   (P1): 0064: update rd R12(72)         	| WB   (P2): 0068: update rd R7(10120)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB9 72 112 imm() => EXa|	
| ID   (P1): 0036: sub ROB6 31 50 imm()      	| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 13120  imm()
|0036: sub ROB6 31 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 13, result: 112, (e: 0, completed: 1)] <- head
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 691
| WB   (P1): 0072: update rd R13(112)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB9 72 112 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB6 31 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 13120  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 692
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB6 31 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 184 13120  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13120, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: 184, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 693
| WB   (P1): 0076: update rd R14(184)        	| WB   (P2): 0080: update rd R7(13120)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 184 13120  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -19   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -19   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 694
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 184 13120  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -19   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB8 31  imm(#4)      	| ID   (P2): 0048: mul ROB9 31 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB8 31  imm(#4)
|0048: mul ROB9 31 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1500] | R9 [(1) -1, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 695
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -19   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 184 13120  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB8 31  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB0 ROB9  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB9 31 50 imm()
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 696
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 184 13120  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB8 31  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB9 31 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 6, result: 31, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(0) 2, 30] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 697
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(31)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB8 31  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB9 31 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB1 ROB8 ROB0 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 5, result: 31, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 30] | R6 [(1) -1, 31] | R7 [(0) 8, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 698
| WB   (P1): 0092: update rd R5(31)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB9 31 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB2 1000 ROB1 imm()  	| ID   (P2): 0064: ld ROB3 ROB2  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 124 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -19, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 124, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 2, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 699
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-19)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB0 1550  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB4 4000 ROB1 imm()  	| ID   (P2): 0072: ld ROB5 ROB4  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 124 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 124, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: 1550, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 4, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 700
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(124)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB0 1550  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB6 ROB3 ROB5 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 124 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: 1550, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 4, 0] |
| R8 [(0) 9, 1500] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 701
| WB   (P1): 0048: update rd R8(1550)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB0 1550  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 124 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1550] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 702
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB1 124 6200 imm() => EXa|	
| ID   (P2): 0080: add ROB7 7000 ROB1 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: 6200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1550] | R9 [(0) 0, 6000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 703
| WB   (P1): 0052: update rd R9(6200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB1 124 6200 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(1) -1, 31] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 704
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB2 1000 6324 imm() => EXa|	0068: add ROB4 4000 6324 imm() => EXa|	
| ID   (P1): 0084: st ROB6 ROB7  imm()       	| ID   (P2): 0088: add ROB9 31  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 6324 imm()
|0084: st ROB6 ROB7  imm()
|0088: add ROB9 31  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 10, result: 6324, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 31] | R6 [(0) 9, 31] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 705
| WB   (P1): 0056: update rd R10(6324)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB2 1000 6324 imm()  	| EXa  (P2): 0068: add ROB4 4000 6324 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB7 7000 6324 imm() => EXa|	0088: add ROB9 31  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB0 31  imm(#1)      	| ID   (P2): 0096: set ROB1   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()
|0092: add ROB0 31  imm(#1)
|0096: set ROB1   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 706
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB7 7000 6324 imm()  	| EXa  (P2): 0088: add ROB9 31  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB3 7324  imm() => MEM 1|	0092: add ROB0 31  imm(#1) => EXa|	0096: set ROB1   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB5 10324  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 7324, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 707
| WB   (P1): 0060: update rd R7(7324)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB0 31  imm(#1)      	| EXa  (P2): 0096: set ROB1   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB3 7324  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB5 10324  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB1   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 13324  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 708
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB3 7324  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB5 10324  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 13324  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 709
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB3 7324  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB5 10324  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 13324  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 710
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB3 7324  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB5 10324  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 13324  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 711
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB5 10324  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 21 ROB5 imm()
|0084: st ROB6 13324  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: 21, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 7, result: 10324, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 712
| WB   (P1): 0064: update rd R12(21)         	| WB   (P2): 0068: update rd R7(10324)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB6 21 27 imm() => EXa|	
| ID   (P1): 0036: sub ROB3 32 50 imm()      	| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 13324  imm()
|0036: sub ROB3 32 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 13, result: 27, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 713
| WB   (P1): 0072: update rd R13(27)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB6 21 27 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB3 32 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 13324  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 714
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB3 32 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 48 13324  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 48, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 13324, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 715
| WB   (P1): 0076: update rd R14(48)         	| WB   (P2): 0080: update rd R7(13324)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 48 13324  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -18   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -18   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 716
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 48 13324  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -18   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB5 32  imm(#4)      	| ID   (P2): 0048: mul ROB6 32 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB5 32  imm(#4)
|0048: mul ROB6 32 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1550] | R9 [(1) -1, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 717
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -18   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 48 13324  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB5 32  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB7 ROB6  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB6 32 50 imm()
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 718
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 48 13324  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB5 32  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB6 32 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 6, result: 32, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(0) 9, 31] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 719
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(32)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB5 32  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB6 32 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB8 ROB5 ROB7 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 32, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 31] | R6 [(1) -1, 32] | R7 [(0) 5, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 720
| WB   (P1): 0092: update rd R5(32)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB6 32 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB9 1000 ROB8 imm()  	| ID   (P2): 0064: ld ROB0 ROB9  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 128 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -18, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 128, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 9, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 721
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-18)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB7 1600  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB1 4000 ROB8 imm()  	| ID   (P2): 0072: ld ROB2 ROB1  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 128 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 128, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: 1600, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 1, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 722
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(128)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB7 1600  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB3 ROB0 ROB2 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 128 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: 1600, (e: 0, completed: 1)] <- head
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 1, 0] |
| R8 [(0) 6, 1550] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 723
| WB   (P1): 0048: update rd R8(1600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB7 1600  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 128 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1600] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 724
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB8 128 6400 imm() => EXa|	
| ID   (P2): 0080: add ROB4 7000 ROB8 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 6400, (e: 0, completed: 1)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1600] | R9 [(0) 7, 6200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 725
| WB   (P1): 0052: update rd R9(6400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB8 128 6400 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(1) -1, 32] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 726
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB9 1000 6528 imm() => EXa|	0068: add ROB1 4000 6528 imm() => EXa|	
| ID   (P1): 0084: st ROB3 ROB4  imm()       	| ID   (P2): 0088: add ROB6 32  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 6528 imm()
|0084: st ROB3 ROB4  imm()
|0088: add ROB6 32  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 10, result: 6528, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 32] | R6 [(0) 6, 32] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 727
| WB   (P1): 0056: update rd R10(6528)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB9 1000 6528 imm()  	| EXa  (P2): 0068: add ROB1 4000 6528 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 7000 6528 imm() => EXa|	0088: add ROB6 32  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB7 32  imm(#1)      	| ID   (P2): 0096: set ROB8   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()
|0092: add ROB7 32  imm(#1)
|0096: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 728
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB4 7000 6528 imm()  	| EXa  (P2): 0088: add ROB6 32  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB0 7528  imm() => MEM 1|	0092: add ROB7 32  imm(#1) => EXa|	0096: set ROB8   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB2 10528  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 7528, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 729
| WB   (P1): 0060: update rd R7(7528)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB7 32  imm(#1)      	| EXa  (P2): 0096: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB0 7528  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB2 10528  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB8   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 13528  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 730
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB0 7528  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB2 10528  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 13528  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 731
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB0 7528  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB2 10528  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 13528  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 732
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB0 7528  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB2 10528  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 13528  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 733
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB2 10528  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 97 ROB2 imm()
|0084: st ROB3 13528  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: 97, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 7, result: 10528, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 734
| WB   (P1): 0064: update rd R12(97)         	| WB   (P2): 0068: update rd R7(10528)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB3 97 107 imm() => EXa|	
| ID   (P1): 0036: sub ROB0 33 50 imm()      	| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 13528  imm()
|0036: sub ROB0 33 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 107, (e: 0, completed: 1)] <- head
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 735
| WB   (P1): 0072: update rd R13(107)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB3 97 107 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB0 33 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 13528  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 736
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB0 33 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 204 13528  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: 204, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 13528, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 737
| WB   (P1): 0076: update rd R14(204)        	| WB   (P2): 0080: update rd R7(13528)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 204 13528  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -17   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -17   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 738
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 204 13528  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -17   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB2 33  imm(#4)      	| ID   (P2): 0048: mul ROB3 33 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB2 33  imm(#4)
|0048: mul ROB3 33 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1600] | R9 [(1) -1, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 739
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -17   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 204 13528  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB2 33  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB4 ROB3  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB3 33 50 imm()
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 740
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 204 13528  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB2 33  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB3 33 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 6, result: 33, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(0) 6, 32] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 741
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(33)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB2 33  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB3 33 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB5 ROB2 ROB4 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 5, result: 33, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 32] | R6 [(1) -1, 33] | R7 [(0) 2, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 742
| WB   (P1): 0092: update rd R5(33)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB3 33 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB6 1000 ROB5 imm()  	| ID   (P2): 0064: ld ROB7 ROB6  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 132 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -17, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 132, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 6, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 743
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-17)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB4 1650  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB8 4000 ROB5 imm()  	| ID   (P2): 0072: ld ROB9 ROB8  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 132 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 132, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: 1650, (e: 0, completed: 1)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 8, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 744
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(132)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB4 1650  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB0 ROB7 ROB9 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 132 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: 1650, (e: 0, completed: 1)] <- head
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 8, 0] |
| R8 [(0) 3, 1600] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 745
| WB   (P1): 0048: update rd R8(1650)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB4 1650  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 132 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1650] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 746
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB5 132 6600 imm() => EXa|	
| ID   (P2): 0080: add ROB1 7000 ROB5 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: 6600, (e: 0, completed: 1)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1650] | R9 [(0) 4, 6400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 747
| WB   (P1): 0052: update rd R9(6600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB5 132 6600 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(1) -1, 33] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 748
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB6 1000 6732 imm() => EXa|	0068: add ROB8 4000 6732 imm() => EXa|	
| ID   (P1): 0084: st ROB0 ROB1  imm()       	| ID   (P2): 0088: add ROB3 33  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 6732 imm()
|0084: st ROB0 ROB1  imm()
|0088: add ROB3 33  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 10, result: 6732, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 33] | R6 [(0) 3, 33] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 749
| WB   (P1): 0056: update rd R10(6732)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB6 1000 6732 imm()  	| EXa  (P2): 0068: add ROB8 4000 6732 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB1 7000 6732 imm() => EXa|	0088: add ROB3 33  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB4 33  imm(#1)      	| ID   (P2): 0096: set ROB5   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()
|0092: add ROB4 33  imm(#1)
|0096: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 750
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB1 7000 6732 imm()  	| EXa  (P2): 0088: add ROB3 33  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB7 7732  imm() => MEM 1|	0092: add ROB4 33  imm(#1) => EXa|	0096: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB9 10732  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 7732, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 751
| WB   (P1): 0060: update rd R7(7732)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB4 33  imm(#1)      	| EXa  (P2): 0096: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB7 7732  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB9 10732  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB5   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 13732  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 752
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB7 7732  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB9 10732  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 13732  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 753
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB7 7732  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB9 10732  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 13732  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 754
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB7 7732  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB9 10732  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 13732  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 755
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB9 10732  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 46 ROB9 imm()
|0084: st ROB0 13732  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: 46, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 7, result: 10732, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 756
| WB   (P1): 0064: update rd R12(46)         	| WB   (P2): 0068: update rd R7(10732)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB0 46 118 imm() => EXa|	
| ID   (P1): 0036: sub ROB7 34 50 imm()      	| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 13732  imm()
|0036: sub ROB7 34 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 13, result: 118, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 757
| WB   (P1): 0072: update rd R13(118)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB0 46 118 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB7 34 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 13732  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 758
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB7 34 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 164 13732  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: 164, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 13732, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 759
| WB   (P1): 0076: update rd R14(164)        	| WB   (P2): 0080: update rd R7(13732)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 164 13732  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -16   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -16   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 760
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 164 13732  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -16   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB9 34  imm(#4)      	| ID   (P2): 0048: mul ROB0 34 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB9 34  imm(#4)
|0048: mul ROB0 34 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1650] | R9 [(1) -1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 761
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -16   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 164 13732  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB9 34  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB1 ROB0  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB0 34 50 imm()
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 762
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 164 13732  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB9 34  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB0 34 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 6, result: 34, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(0) 3, 33] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 763
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(34)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB9 34  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB0 34 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB2 ROB9 ROB1 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: 34, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 33] | R6 [(1) -1, 34] | R7 [(0) 9, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 764
| WB   (P1): 0092: update rd R5(34)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB0 34 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB3 1000 ROB2 imm()  	| ID   (P2): 0064: ld ROB4 ROB3  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 136 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -16, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 136, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 3, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 765
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-16)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB1 1700  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB5 4000 ROB2 imm()  	| ID   (P2): 0072: ld ROB6 ROB5  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 136 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 1700, (e: 0, completed: 1)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 136, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 5, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 766
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(136)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB1 1700  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB7 ROB4 ROB6 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 136 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 1700, (e: 0, completed: 1)] <- head
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 5, 0] |
| R8 [(0) 0, 1650] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 767
| WB   (P1): 0048: update rd R8(1700)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB1 1700  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 136 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1700] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 768
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB2 136 6800 imm() => EXa|	
| ID   (P2): 0080: add ROB8 7000 ROB2 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: 6800, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1700] | R9 [(0) 1, 6600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 769
| WB   (P1): 0052: update rd R9(6800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB2 136 6800 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(1) -1, 34] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 770
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB3 1000 6936 imm() => EXa|	0068: add ROB5 4000 6936 imm() => EXa|	
| ID   (P1): 0084: st ROB7 ROB8  imm()       	| ID   (P2): 0088: add ROB0 34  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 6936 imm()
|0084: st ROB7 ROB8  imm()
|0088: add ROB0 34  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 10, result: 6936, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 34] | R6 [(0) 0, 34] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 771
| WB   (P1): 0056: update rd R10(6936)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB3 1000 6936 imm()  	| EXa  (P2): 0068: add ROB5 4000 6936 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB8 7000 6936 imm() => EXa|	0088: add ROB0 34  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB1 34  imm(#1)      	| ID   (P2): 0096: set ROB2   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()
|0092: add ROB1 34  imm(#1)
|0096: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 772
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB8 7000 6936 imm()  	| EXa  (P2): 0088: add ROB0 34  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB4 7936  imm() => MEM 1|	0092: add ROB1 34  imm(#1) => EXa|	0096: set ROB2   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB6 10936  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 7936, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 773
| WB   (P1): 0060: update rd R7(7936)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB1 34  imm(#1)      	| EXa  (P2): 0096: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB4 7936  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB6 10936  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB2   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 13936  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 774
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB4 7936  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB6 10936  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 13936  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 775
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB4 7936  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB6 10936  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 13936  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 776
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB4 7936  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB6 10936  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 13936  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 777
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB6 10936  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 66 ROB6 imm()
|0084: st ROB7 13936  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: 66, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 7, result: 10936, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 778
| WB   (P1): 0064: update rd R12(66)         	| WB   (P2): 0068: update rd R7(10936)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB7 66 116 imm() => EXa|	
| ID   (P1): 0036: sub ROB4 35 50 imm()      	| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 13936  imm()
|0036: sub ROB4 35 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 13, result: 116, (e: 0, completed: 1)] <- head
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 779
| WB   (P1): 0072: update rd R13(116)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB7 66 116 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB4 35 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 13936  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 780
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB4 35 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 182 13936  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: 182, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 13936, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 781
| WB   (P1): 0076: update rd R14(182)        	| WB   (P2): 0080: update rd R7(13936)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 182 13936  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -15   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -15   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 4, 0] |
| R8 [(1) -1, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 782
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 182 13936  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -15   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB6 35  imm(#4)      	| ID   (P2): 0048: mul ROB7 35 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB6 35  imm(#4)
|0048: mul ROB7 35 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1700] | R9 [(1) -1, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 783
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -15   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 182 13936  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB6 35  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB8 ROB7  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB7 35 50 imm()
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 784
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 182 13936  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB6 35  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB7 35 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 35, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(0) 0, 34] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 785
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(35)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB6 35  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB7 35 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 5, result: 35, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 34] | R6 [(1) -1, 35] | R7 [(0) 6, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 786
| WB   (P1): 0092: update rd R5(35)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB7 35 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB0 1000 ROB9 imm()  	| ID   (P2): 0064: ld ROB1 ROB0  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 140 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -15, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 140, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 0, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 787
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-15)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB8 1750  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB2 4000 ROB9 imm()  	| ID   (P2): 0072: ld ROB3 ROB2  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 140 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 140, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: 1750, (e: 0, completed: 1)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 2, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 788
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(140)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB8 1750  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 140 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: 1750, (e: 0, completed: 1)] <- head
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 2, 0] |
| R8 [(0) 7, 1700] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 789
| WB   (P1): 0048: update rd R8(1750)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB8 1750  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 140 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1750] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 790
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB9 140 7000 imm() => EXa|	
| ID   (P2): 0080: add ROB5 7000 ROB9 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: 7000, (e: 0, completed: 1)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1750] | R9 [(0) 8, 6800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 791
| WB   (P1): 0052: update rd R9(7000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB9 140 7000 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(1) -1, 35] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 792
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB0 1000 7140 imm() => EXa|	0068: add ROB2 4000 7140 imm() => EXa|	
| ID   (P1): 0084: st ROB4 ROB5  imm()       	| ID   (P2): 0088: add ROB7 35  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 7140 imm()
|0084: st ROB4 ROB5  imm()
|0088: add ROB7 35  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 10, result: 7140, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 35] | R6 [(0) 7, 35] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 793
| WB   (P1): 0056: update rd R10(7140)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB0 1000 7140 imm()  	| EXa  (P2): 0068: add ROB2 4000 7140 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB5 7000 7140 imm() => EXa|	0088: add ROB7 35  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB8 35  imm(#1)      	| ID   (P2): 0096: set ROB9   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()
|0092: add ROB8 35  imm(#1)
|0096: set ROB9   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 794
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB5 7000 7140 imm()  	| EXa  (P2): 0088: add ROB7 35  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB1 8140  imm() => MEM 1|	0092: add ROB8 35  imm(#1) => EXa|	0096: set ROB9   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB3 11140  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 8140, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 795
| WB   (P1): 0060: update rd R7(8140)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB8 35  imm(#1)      	| EXa  (P2): 0096: set ROB9   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB1 8140  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB3 11140  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB9   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 14140  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 796
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB1 8140  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB3 11140  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 14140  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 797
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB1 8140  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB3 11140  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 14140  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 798
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB1 8140  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB3 11140  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 14140  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 799
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB3 11140  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 34 ROB3 imm()
|0084: st ROB4 14140  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 34, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 7, result: 11140, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 800
| WB   (P1): 0064: update rd R12(34)         	| WB   (P2): 0068: update rd R7(11140)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB4 34 62 imm() => EXa|	
| ID   (P1): 0036: sub ROB1 36 50 imm()      	| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 14140  imm()
|0036: sub ROB1 36 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 13, result: 62, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 801
| WB   (P1): 0072: update rd R13(62)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB4 34 62 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB1 36 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 14140  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 802
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB1 36 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 96 14140  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 96, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 14140, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 803
| WB   (P1): 0076: update rd R14(96)         	| WB   (P2): 0080: update rd R7(14140)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 96 14140  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -14   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -14   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 1, 0] |
| R8 [(1) -1, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 804
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 96 14140  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -14   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB3 36  imm(#4)      	| ID   (P2): 0048: mul ROB4 36 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB3 36  imm(#4)
|0048: mul ROB4 36 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1750] | R9 [(1) -1, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 805
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -14   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 96 14140  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB3 36  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB5 ROB4  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB4 36 50 imm()
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 806
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 96 14140  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB3 36  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB4 36 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 6, result: 36, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(0) 7, 35] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 807
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(36)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB3 36  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB4 36 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB6 ROB3 ROB5 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 5, result: 36, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 35] | R6 [(1) -1, 36] | R7 [(0) 3, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 808
| WB   (P1): 0092: update rd R5(36)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB4 36 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB7 1000 ROB6 imm()  	| ID   (P2): 0064: ld ROB8 ROB7  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 144 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -14, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 144, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 7, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 809
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-14)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB5 1800  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB9 4000 ROB6 imm()  	| ID   (P2): 0072: ld ROB0 ROB9  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 144 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 144, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: 1800, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 9, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 810
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(144)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB5 1800  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB1 ROB8 ROB0 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 144 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: 1800, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 9, 0] |
| R8 [(0) 4, 1750] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 811
| WB   (P1): 0048: update rd R8(1800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB5 1800  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 144 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1800] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 812
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB6 144 7200 imm() => EXa|	
| ID   (P2): 0080: add ROB2 7000 ROB6 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 7200, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1800] | R9 [(0) 5, 7000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 813
| WB   (P1): 0052: update rd R9(7200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB6 144 7200 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(1) -1, 36] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 814
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB7 1000 7344 imm() => EXa|	0068: add ROB9 4000 7344 imm() => EXa|	
| ID   (P1): 0084: st ROB1 ROB2  imm()       	| ID   (P2): 0088: add ROB4 36  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 7344 imm()
|0084: st ROB1 ROB2  imm()
|0088: add ROB4 36  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 7344, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 36] | R6 [(0) 4, 36] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 815
| WB   (P1): 0056: update rd R10(7344)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB7 1000 7344 imm()  	| EXa  (P2): 0068: add ROB9 4000 7344 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB2 7000 7344 imm() => EXa|	0088: add ROB4 36  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB5 36  imm(#1)      	| ID   (P2): 0096: set ROB6   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()
|0092: add ROB5 36  imm(#1)
|0096: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 816
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB2 7000 7344 imm()  	| EXa  (P2): 0088: add ROB4 36  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB8 8344  imm() => MEM 1|	0092: add ROB5 36  imm(#1) => EXa|	0096: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB0 11344  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 8344, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 817
| WB   (P1): 0060: update rd R7(8344)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB5 36  imm(#1)      	| EXa  (P2): 0096: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB8 8344  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB0 11344  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB6   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 14344  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 818
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB8 8344  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB0 11344  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 14344  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 819
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB8 8344  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB0 11344  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 14344  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 820
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB8 8344  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB0 11344  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 14344  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 821
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB0 11344  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 110 ROB0 imm()
|0084: st ROB1 14344  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: 110, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 7, result: 11344, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 822
| WB   (P1): 0064: update rd R12(110)        	| WB   (P2): 0068: update rd R7(11344)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB1 110 118 imm() => EXa|	
| ID   (P1): 0036: sub ROB8 37 50 imm()      	| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 14344  imm()
|0036: sub ROB8 37 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 118, (e: 0, completed: 1)] <- head
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 823
| WB   (P1): 0072: update rd R13(118)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB1 110 118 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB8 37 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 14344  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 824
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB8 37 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 228 14344  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: 228, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 14344, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 825
| WB   (P1): 0076: update rd R14(228)        	| WB   (P2): 0080: update rd R7(14344)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 228 14344  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -13   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -13   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 8, 0] |
| R8 [(1) -1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 826
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 228 14344  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -13   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB0 37  imm(#4)      	| ID   (P2): 0048: mul ROB1 37 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB0 37  imm(#4)
|0048: mul ROB1 37 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1800] | R9 [(1) -1, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 827
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -13   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 228 14344  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB0 37  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB2 ROB1  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB1 37 50 imm()
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 828
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 228 14344  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB0 37  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB1 37 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 6, result: 37, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(0) 4, 36] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 829
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(37)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB0 37  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB1 37 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB3 ROB0 ROB2 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 5, result: 37, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 36] | R6 [(1) -1, 37] | R7 [(0) 0, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 830
| WB   (P1): 0092: update rd R5(37)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB1 37 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB4 1000 ROB3 imm()  	| ID   (P2): 0064: ld ROB5 ROB4  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 148 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 148, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -13, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 4, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 831
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-13)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB2 1850  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB6 4000 ROB3 imm()  	| ID   (P2): 0072: ld ROB7 ROB6  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 148 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 148, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: 1850, (e: 0, completed: 1)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 6, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 832
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(148)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB2 1850  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB8 ROB5 ROB7 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 148 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 1850, (e: 0, completed: 1)] <- head
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 6, 0] |
| R8 [(0) 1, 1800] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 833
| WB   (P1): 0048: update rd R8(1850)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB2 1850  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 148 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1850] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 834
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB3 148 7400 imm() => EXa|	
| ID   (P2): 0080: add ROB9 7000 ROB3 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: 7400, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1850] | R9 [(0) 2, 7200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 835
| WB   (P1): 0052: update rd R9(7400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB3 148 7400 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(1) -1, 37] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 836
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB4 1000 7548 imm() => EXa|	0068: add ROB6 4000 7548 imm() => EXa|	
| ID   (P1): 0084: st ROB8 ROB9  imm()       	| ID   (P2): 0088: add ROB1 37  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 7548 imm()
|0084: st ROB8 ROB9  imm()
|0088: add ROB1 37  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 10, result: 7548, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 37] | R6 [(0) 1, 37] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 837
| WB   (P1): 0056: update rd R10(7548)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB4 1000 7548 imm()  	| EXa  (P2): 0068: add ROB6 4000 7548 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB9 7000 7548 imm() => EXa|	0088: add ROB1 37  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB2 37  imm(#1)      	| ID   (P2): 0096: set ROB3   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()
|0092: add ROB2 37  imm(#1)
|0096: set ROB3   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 838
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB9 7000 7548 imm()  	| EXa  (P2): 0088: add ROB1 37  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB5 8548  imm() => MEM 1|	0092: add ROB2 37  imm(#1) => EXa|	0096: set ROB3   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB7 11548  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 8548, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 839
| WB   (P1): 0060: update rd R7(8548)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB2 37  imm(#1)      	| EXa  (P2): 0096: set ROB3   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB5 8548  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB7 11548  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB3   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 14548  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 840
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB5 8548  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB7 11548  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 14548  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 841
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB5 8548  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB7 11548  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 14548  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 842
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB5 8548  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB7 11548  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 14548  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 843
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB7 11548  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 58 ROB7 imm()
|0084: st ROB8 14548  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: 58, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 7, result: 11548, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 844
| WB   (P1): 0064: update rd R12(58)         	| WB   (P2): 0068: update rd R7(11548)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB8 58 113 imm() => EXa|	
| ID   (P1): 0036: sub ROB5 38 50 imm()      	| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 14548  imm()
|0036: sub ROB5 38 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 13, result: 113, (e: 0, completed: 1)] <- head
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 845
| WB   (P1): 0072: update rd R13(113)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB8 58 113 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB5 38 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 14548  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 846
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB5 38 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 171 14548  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: 171, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 14548, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 847
| WB   (P1): 0076: update rd R14(171)        	| WB   (P2): 0080: update rd R7(14548)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 171 14548  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -12   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -12   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 5, 0] |
| R8 [(1) -1, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 848
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 171 14548  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -12   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB7 38  imm(#4)      	| ID   (P2): 0048: mul ROB8 38 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB7 38  imm(#4)
|0048: mul ROB8 38 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1850] | R9 [(1) -1, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 849
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -12   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 171 14548  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB7 38  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB9 ROB8  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB8 38 50 imm()
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 850
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 171 14548  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB7 38  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB8 38 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 6, result: 38, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(0) 1, 37] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 851
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(38)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB7 38  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB8 38 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB0 ROB7 ROB9 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 5, result: 38, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 37] | R6 [(1) -1, 38] | R7 [(0) 7, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 852
| WB   (P1): 0092: update rd R5(38)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB8 38 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB1 1000 ROB0 imm()  	| ID   (P2): 0064: ld ROB2 ROB1  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 152 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -12, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 152, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 1, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 853
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-12)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB9 1900  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB3 4000 ROB0 imm()  	| ID   (P2): 0072: ld ROB4 ROB3  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 152 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 152, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: 1900, (e: 0, completed: 1)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 3, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 854
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(152)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB9 1900  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB5 ROB2 ROB4 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 152 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: 1900, (e: 0, completed: 1)] <- head
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 3, 0] |
| R8 [(0) 8, 1850] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 855
| WB   (P1): 0048: update rd R8(1900)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB9 1900  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 152 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1900] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 856
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB0 152 7600 imm() => EXa|	
| ID   (P2): 0080: add ROB6 7000 ROB0 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: 7600, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1900] | R9 [(0) 9, 7400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 857
| WB   (P1): 0052: update rd R9(7600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB0 152 7600 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(1) -1, 38] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 858
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB1 1000 7752 imm() => EXa|	0068: add ROB3 4000 7752 imm() => EXa|	
| ID   (P1): 0084: st ROB5 ROB6  imm()       	| ID   (P2): 0088: add ROB8 38  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 7752 imm()
|0084: st ROB5 ROB6  imm()
|0088: add ROB8 38  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: 7752, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 38] | R6 [(0) 8, 38] | R7 [(0) 6, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 859
| WB   (P1): 0056: update rd R10(7752)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB1 1000 7752 imm()  	| EXa  (P2): 0068: add ROB3 4000 7752 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB6 7000 7752 imm() => EXa|	0088: add ROB8 38  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB9 38  imm(#1)      	| ID   (P2): 0096: set ROB0   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()
|0092: add ROB9 38  imm(#1)
|0096: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 860
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB6 7000 7752 imm()  	| EXa  (P2): 0088: add ROB8 38  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB2 8752  imm() => MEM 1|	0092: add ROB9 38  imm(#1) => EXa|	0096: set ROB0   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB4 11752  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 8752, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 861
| WB   (P1): 0060: update rd R7(8752)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB9 38  imm(#1)      	| EXa  (P2): 0096: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB2 8752  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB4 11752  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB0   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 14752  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 862
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB2 8752  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB4 11752  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 14752  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 863
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB2 8752  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB4 11752  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 14752  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 864
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB2 8752  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB4 11752  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 14752  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 865
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB4 11752  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 101 ROB4 imm()
|0084: st ROB5 14752  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: 101, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 7, result: 11752, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 866
| WB   (P1): 0064: update rd R12(101)        	| WB   (P2): 0068: update rd R7(11752)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB5 101 107 imm() => EXa|	
| ID   (P1): 0036: sub ROB2 39 50 imm()      	| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 14752  imm()
|0036: sub ROB2 39 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 13, result: 107, (e: 0, completed: 1)] <- head
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 867
| WB   (P1): 0072: update rd R13(107)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB5 101 107 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB2 39 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 14752  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 868
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB2 39 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 208 14752  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: 208, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 14752, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 869
| WB   (P1): 0076: update rd R14(208)        	| WB   (P2): 0080: update rd R7(14752)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 208 14752  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -11   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -11   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 2, 0] |
| R8 [(1) -1, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 870
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 208 14752  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -11   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB4 39  imm(#4)      	| ID   (P2): 0048: mul ROB5 39 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB4 39  imm(#4)
|0048: mul ROB5 39 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1900] | R9 [(1) -1, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 871
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -11   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 208 14752  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB4 39  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB6 ROB5  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB5 39 50 imm()
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 872
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 208 14752  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB4 39  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB5 39 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 6, result: 39, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(0) 8, 38] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 873
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(39)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB4 39  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB5 39 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB7 ROB4 ROB6 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 5, result: 39, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 38] | R6 [(1) -1, 39] | R7 [(0) 4, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 874
| WB   (P1): 0092: update rd R5(39)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB5 39 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB8 1000 ROB7 imm()  	| ID   (P2): 0064: ld ROB9 ROB8  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 156 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -11, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 156, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 8, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 875
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-11)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB6 1950  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB0 4000 ROB7 imm()  	| ID   (P2): 0072: ld ROB1 ROB0  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 156 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 156, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: 1950, (e: 0, completed: 1)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 0, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 876
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(156)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB6 1950  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB2 ROB9 ROB1 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 156 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: 1950, (e: 0, completed: 1)] <- head
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 0, 0] |
| R8 [(0) 5, 1900] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 877
| WB   (P1): 0048: update rd R8(1950)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB6 1950  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 156 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 0, 0] |
| R8 [(1) -1, 1950] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 878
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB7 156 7800 imm() => EXa|	
| ID   (P2): 0080: add ROB3 7000 ROB7 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: 7800, (e: 0, completed: 1)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1950] | R9 [(0) 6, 7600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 879
| WB   (P1): 0052: update rd R9(7800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB7 156 7800 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(1) -1, 39] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 880
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB8 1000 7956 imm() => EXa|	0068: add ROB0 4000 7956 imm() => EXa|	
| ID   (P1): 0084: st ROB2 ROB3  imm()       	| ID   (P2): 0088: add ROB5 39  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 7956 imm()
|0084: st ROB2 ROB3  imm()
|0088: add ROB5 39  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 10, result: 7956, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 39] | R6 [(0) 5, 39] | R7 [(0) 3, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 881
| WB   (P1): 0056: update rd R10(7956)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB8 1000 7956 imm()  	| EXa  (P2): 0068: add ROB0 4000 7956 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB3 7000 7956 imm() => EXa|	0088: add ROB5 39  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB6 39  imm(#1)      	| ID   (P2): 0096: set ROB7   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()
|0092: add ROB6 39  imm(#1)
|0096: set ROB7   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 882
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB3 7000 7956 imm()  	| EXa  (P2): 0088: add ROB5 39  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB9 8956  imm() => MEM 1|	0092: add ROB6 39  imm(#1) => EXa|	0096: set ROB7   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB1 11956  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 8956, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 883
| WB   (P1): 0060: update rd R7(8956)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB6 39  imm(#1)      	| EXa  (P2): 0096: set ROB7   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB9 8956  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB1 11956  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB7   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 14956  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 884
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB9 8956  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB1 11956  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 14956  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 885
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB9 8956  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB1 11956  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 14956  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 886
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB9 8956  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB1 11956  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 14956  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 887
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB1 11956  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 67 ROB1 imm()
|0084: st ROB2 14956  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 11956, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: 67, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 7, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 888
| WB   (P1): 0064: update rd R12(67)         	| WB   (P2): 0068: update rd R7(11956)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB2 67 98 imm() => EXa|	
| ID   (P1): 0036: sub ROB9 40 50 imm()      	| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 14956  imm()
|0036: sub ROB9 40 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 13, result: 98, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 889
| WB   (P1): 0072: update rd R13(98)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB2 67 98 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB9 40 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 14956  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 890
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB9 40 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 165 14956  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: 165, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 14956, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 891
| WB   (P1): 0076: update rd R14(165)        	| WB   (P2): 0080: update rd R7(14956)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 165 14956  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -10   imm(#28)       
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -10   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 9, 0] |
| R8 [(1) -1, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 892
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 165 14956  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -10   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB1 40  imm(#4)      	| ID   (P2): 0048: mul ROB2 40 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB1 40  imm(#4)
|0048: mul ROB2 40 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1950] | R9 [(1) -1, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 893
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -10   imm(#28)       	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 165 14956  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB1 40  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB3 ROB2  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB2 40 50 imm()
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 894
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 165 14956  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB1 40  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB2 40 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 6, result: 40, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(0) 5, 39] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 895
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(40)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB1 40  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB2 40 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB4 ROB1 ROB3 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 5, result: 40, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 39] | R6 [(1) -1, 40] | R7 [(0) 1, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 896
| WB   (P1): 0092: update rd R5(40)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB2 40 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB5 1000 ROB4 imm()  	| ID   (P2): 0064: ld ROB6 ROB5  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB3 ROB2  imm(#4)
|0056: add ROB4 160 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 160, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -10, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 5, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 897
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-10)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB3 2000  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB7 4000 ROB4 imm()  	| ID   (P2): 0072: ld ROB8 ROB7  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 160 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 160, (e: 0, completed: 1)]
| ROB2 [dest: 8, result: 2000, (e: 0, completed: 1)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 7, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 898
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(160)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB3 2000  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB9 ROB6 ROB8 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 160 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 8, result: 2000, (e: 0, completed: 1)] <- head
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 7, 0] |
| R8 [(0) 2, 1950] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 899
| WB   (P1): 0048: update rd R8(2000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB3 2000  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB4 160 ROB3 imm()
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2000] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 900
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB4 160 8000 imm() => EXa|	
| ID   (P2): 0080: add ROB0 7000 ROB4 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 9, result: 8000, (e: 0, completed: 1)] <- head
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2000] | R9 [(0) 3, 7800] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 901
| WB   (P1): 0052: update rd R9(8000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB4 160 8000 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB5 1000 ROB4 imm()
|0064: ld ROB6 ROB5  imm()
|0068: add ROB7 4000 ROB4 imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(1) -1, 40] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 902
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB5 1000 8160 imm() => EXa|	0068: add ROB7 4000 8160 imm() => EXa|	
| ID   (P1): 0084: st ROB9 ROB0  imm()       	| ID   (P2): 0088: add ROB2 40  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0080: add ROB0 7000 8160 imm()
|0084: st ROB9 ROB0  imm()
|0088: add ROB2 40  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 10, result: 8160, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 40] | R6 [(0) 2, 40] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 903
| WB   (P1): 0056: update rd R10(8160)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB5 1000 8160 imm()  	| EXa  (P2): 0068: add ROB7 4000 8160 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB0 7000 8160 imm() => EXa|	0088: add ROB2 40  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB3 40  imm(#1)      	| ID   (P2): 0096: set ROB4   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB6 ROB5  imm()
|0072: ld ROB8 ROB7  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()
|0092: add ROB3 40  imm(#1)
|0096: set ROB4   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 904
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB0 7000 8160 imm()  	| EXa  (P2): 0088: add ROB2 40  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB6 9160  imm() => MEM 1|	0092: add ROB3 40  imm(#1) => EXa|	0096: set ROB4   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB8 12160  imm()
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 9160, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 905
| WB   (P1): 0060: update rd R7(9160)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB3 40  imm(#1)      	| EXa  (P2): 0096: set ROB4   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB6 9160  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB8 12160  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB4   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 15160  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 906
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB6 9160  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB8 12160  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 15160  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 907
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB6 9160  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB8 12160  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 15160  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 908
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB6 9160  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB8 12160  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 ROB6 ROB8 imm()
|0084: st ROB9 15160  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 909
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB8 12160  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB9 85 ROB8 imm()
|0084: st ROB9 15160  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 12, result: 85, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 7, result: 12160, (e: 0, completed: 1)]
| ROB8 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 910
| WB   (P1): 0064: update rd R12(85)         	| WB   (P2): 0068: update rd R7(12160)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB9 85 34 imm() => EXa|	
| ID   (P1): 0036: sub ROB6 41 50 imm()      	| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 15160  imm()
|0036: sub ROB6 41 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 13, result: 34, (e: 0, completed: 1)] <- head
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 911
| WB   (P1): 0072: update rd R13(34)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB9 85 34 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB6 41 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB9 15160  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 912
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB6 41 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 119 15160  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB6   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 15160, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 14, result: 119, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 913
| WB   (P1): 0076: update rd R14(119)        	| WB   (P2): 0080: update rd R7(15160)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 119 15160  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -9   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -9   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 914
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 119 15160  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -9   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB8 41  imm(#4)      	| ID   (P2): 0048: mul ROB9 41 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB8 41  imm(#4)
|0048: mul ROB9 41 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 8, 0] |
| R8 [(0) 9, 2000] | R9 [(1) -1, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 915
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -9   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 119 15160  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB8 41  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB0 ROB9  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB9 41 50 imm()
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 8, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 916
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 119 15160  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB8 41  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB9 41 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 6, result: 41, (e: 0, completed: 1)]
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(0) 2, 40] | R7 [(0) 8, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 4, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 917
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(41)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB8 41  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB9 41 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB1 ROB8 ROB0 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 5, result: 41, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 3, 40] | R6 [(1) -1, 41] | R7 [(0) 8, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 6, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 918
| WB   (P1): 0092: update rd R5(41)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB9 41 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB2 1000 ROB1 imm()  	| ID   (P2): 0064: ld ROB3 ROB2  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB0 ROB9  imm(#4)
|0056: add ROB1 164 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -9, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 164, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 2, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 8, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 919
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-9)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB0 2050  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB4 4000 ROB1 imm()  	| ID   (P2): 0072: ld ROB5 ROB4  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 164 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 164, (e: 0, completed: 1)]
| ROB9 [dest: 8, result: 2050, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 4, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 9, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 920
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(164)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB0 2050  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB6 ROB3 ROB5 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 164 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 8, result: 2050, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 4, 0] |
| R8 [(0) 9, 2000] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 921
| WB   (P1): 0048: update rd R8(2050)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB0 2050  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB1 164 ROB0 imm()
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2050] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 922
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB1 164 8200 imm() => EXa|	
| ID   (P2): 0080: add ROB7 7000 ROB1 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 9, result: 8200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2050] | R9 [(0) 0, 8000] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 923
| WB   (P1): 0052: update rd R9(8200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB1 164 8200 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB2 1000 ROB1 imm()
|0064: ld ROB3 ROB2  imm()
|0068: add ROB4 4000 ROB1 imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(1) -1, 41] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 924
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB2 1000 8364 imm() => EXa|	0068: add ROB4 4000 8364 imm() => EXa|	
| ID   (P1): 0084: st ROB6 ROB7  imm()       	| ID   (P2): 0088: add ROB9 41  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0080: add ROB7 7000 8364 imm()
|0084: st ROB6 ROB7  imm()
|0088: add ROB9 41  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 10, result: 8364, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 41] | R6 [(0) 9, 41] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 925
| WB   (P1): 0056: update rd R10(8364)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB2 1000 8364 imm()  	| EXa  (P2): 0068: add ROB4 4000 8364 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB7 7000 8364 imm() => EXa|	0088: add ROB9 41  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB0 41  imm(#1)      	| ID   (P2): 0096: set ROB1   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB3 ROB2  imm()
|0072: ld ROB5 ROB4  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()
|0092: add ROB0 41  imm(#1)
|0096: set ROB1   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 926
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB7 7000 8364 imm()  	| EXa  (P2): 0088: add ROB9 41  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB3 9364  imm() => MEM 1|	0092: add ROB0 41  imm(#1) => EXa|	0096: set ROB1   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB5 12364  imm()
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 9364, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 927
| WB   (P1): 0060: update rd R7(9364)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB0 41  imm(#1)      	| EXa  (P2): 0096: set ROB1   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB3 9364  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB5 12364  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB1   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 15364  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 928
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB3 9364  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB5 12364  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 15364  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 929
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB3 9364  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB5 12364  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 15364  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 930
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB3 9364  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB5 12364  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 ROB3 ROB5 imm()
|0084: st ROB6 15364  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 931
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB5 12364  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB6 55 ROB5 imm()
|0084: st ROB6 15364  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 12, result: 55, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 7, result: 12364, (e: 0, completed: 1)]
| ROB5 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 932
| WB   (P1): 0064: update rd R12(55)         	| WB   (P2): 0068: update rd R7(12364)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB6 55 106 imm() => EXa|	
| ID   (P1): 0036: sub ROB3 42 50 imm()      	| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 15364  imm()
|0036: sub ROB3 42 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 13, result: 106, (e: 0, completed: 1)] <- head
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 933
| WB   (P1): 0072: update rd R13(106)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB6 55 106 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB3 42 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB6 15364  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 934
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB3 42 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 161 15364  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB3   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 14, result: 161, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 15364, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 935
| WB   (P1): 0076: update rd R14(161)        	| WB   (P2): 0080: update rd R7(15364)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 161 15364  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -8   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -8   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 936
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 161 15364  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -8   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB5 42  imm(#4)      	| ID   (P2): 0048: mul ROB6 42 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB5 42  imm(#4)
|0048: mul ROB6 42 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 5, 0] |
| R8 [(0) 6, 2050] | R9 [(1) -1, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 937
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -8   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 161 15364  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB5 42  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB7 ROB6  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB6 42 50 imm()
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 5, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 938
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 161 15364  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB5 42  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB6 42 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 6, result: 42, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(0) 9, 41] | R7 [(0) 5, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 1, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 939
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(42)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB5 42  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB6 42 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB8 ROB5 ROB7 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 5, result: 42, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 0, 41] | R6 [(1) -1, 42] | R7 [(0) 5, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 3, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 940
| WB   (P1): 0092: update rd R5(42)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB6 42 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB9 1000 ROB8 imm()  	| ID   (P2): 0064: ld ROB0 ROB9  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB7 ROB6  imm(#4)
|0056: add ROB8 168 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -8, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 168, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 9, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 5, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 941
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-8)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB7 2100  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB1 4000 ROB8 imm()  	| ID   (P2): 0072: ld ROB2 ROB1  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 168 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 168, (e: 0, completed: 1)]
| ROB6 [dest: 8, result: 2100, (e: 0, completed: 1)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 1, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 6, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 942
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(168)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB7 2100  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB3 ROB0 ROB2 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 168 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 8, result: 2100, (e: 0, completed: 1)] <- head
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 1, 0] |
| R8 [(0) 6, 2050] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 943
| WB   (P1): 0048: update rd R8(2100)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB7 2100  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB8 168 ROB7 imm()
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2100] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 944
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB8 168 8400 imm() => EXa|	
| ID   (P2): 0080: add ROB4 7000 ROB8 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 9, result: 8400, (e: 0, completed: 1)] <- head
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2100] | R9 [(0) 7, 8200] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 945
| WB   (P1): 0052: update rd R9(8400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB8 168 8400 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB9 1000 ROB8 imm()
|0064: ld ROB0 ROB9  imm()
|0068: add ROB1 4000 ROB8 imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(1) -1, 42] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 946
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB9 1000 8568 imm() => EXa|	0068: add ROB1 4000 8568 imm() => EXa|	
| ID   (P1): 0084: st ROB3 ROB4  imm()       	| ID   (P2): 0088: add ROB6 42  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0080: add ROB4 7000 8568 imm()
|0084: st ROB3 ROB4  imm()
|0088: add ROB6 42  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 10, result: 8568, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 42] | R6 [(0) 6, 42] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 947
| WB   (P1): 0056: update rd R10(8568)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB9 1000 8568 imm()  	| EXa  (P2): 0068: add ROB1 4000 8568 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB4 7000 8568 imm() => EXa|	0088: add ROB6 42  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB7 42  imm(#1)      	| ID   (P2): 0096: set ROB8   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB0 ROB9  imm()
|0072: ld ROB2 ROB1  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()
|0092: add ROB7 42  imm(#1)
|0096: set ROB8   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 948
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB4 7000 8568 imm()  	| EXa  (P2): 0088: add ROB6 42  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB0 9568  imm() => MEM 1|	0092: add ROB7 42  imm(#1) => EXa|	0096: set ROB8   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB2 12568  imm()
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 9568, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 949
| WB   (P1): 0060: update rd R7(9568)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB7 42  imm(#1)      	| EXa  (P2): 0096: set ROB8   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB0 9568  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB2 12568  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB8   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 15568  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 950
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB0 9568  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB2 12568  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 15568  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 951
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB0 9568  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB2 12568  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 15568  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 952
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB0 9568  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB2 12568  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 ROB0 ROB2 imm()
|0084: st ROB3 15568  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 953
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB2 12568  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB3 52 ROB2 imm()
|0084: st ROB3 15568  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 12, result: 52, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 7, result: 12568, (e: 0, completed: 1)]
| ROB2 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 954
| WB   (P1): 0064: update rd R12(52)         	| WB   (P2): 0068: update rd R7(12568)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB3 52 43 imm() => EXa|	
| ID   (P1): 0036: sub ROB0 43 50 imm()      	| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 15568  imm()
|0036: sub ROB0 43 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 13, result: 43, (e: 0, completed: 1)] <- head
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 955
| WB   (P1): 0072: update rd R13(43)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB3 52 43 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB0 43 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB3 15568  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 956
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB0 43 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 95 15568  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB0   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 14, result: 95, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 15568, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 957
| WB   (P1): 0076: update rd R14(95)         	| WB   (P2): 0080: update rd R7(15568)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 95 15568  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -7   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 958
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 95 15568  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -7   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB2 43  imm(#4)      	| ID   (P2): 0048: mul ROB3 43 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB2 43  imm(#4)
|0048: mul ROB3 43 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 2, 0] |
| R8 [(0) 3, 2100] | R9 [(1) -1, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 959
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -7   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 95 15568  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB2 43  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB4 ROB3  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB3 43 50 imm()
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 2, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 960
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 95 15568  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB2 43  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB3 43 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 6, result: 43, (e: 0, completed: 1)]
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(0) 6, 42] | R7 [(0) 2, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 8, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 961
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(43)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB2 43  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB3 43 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB5 ROB2 ROB4 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 5, result: 43, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 7, 42] | R6 [(1) -1, 43] | R7 [(0) 2, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 0, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 962
| WB   (P1): 0092: update rd R5(43)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB3 43 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB6 1000 ROB5 imm()  	| ID   (P2): 0064: ld ROB7 ROB6  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB4 ROB3  imm(#4)
|0056: add ROB5 172 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -7, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 172, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 6, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 2, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 963
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-7)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB4 2150  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB8 4000 ROB5 imm()  	| ID   (P2): 0072: ld ROB9 ROB8  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 172 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 172, (e: 0, completed: 1)]
| ROB3 [dest: 8, result: 2150, (e: 0, completed: 1)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 8, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 3, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 964
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(172)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB4 2150  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB0 ROB7 ROB9 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 172 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 8, result: 2150, (e: 0, completed: 1)] <- head
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 8, 0] |
| R8 [(0) 3, 2100] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 965
| WB   (P1): 0048: update rd R8(2150)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB4 2150  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB5 172 ROB4 imm()
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2150] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 966
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB5 172 8600 imm() => EXa|	
| ID   (P2): 0080: add ROB1 7000 ROB5 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 9, result: 8600, (e: 0, completed: 1)] <- head
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2150] | R9 [(0) 4, 8400] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 967
| WB   (P1): 0052: update rd R9(8600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB5 172 8600 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB6 1000 ROB5 imm()
|0064: ld ROB7 ROB6  imm()
|0068: add ROB8 4000 ROB5 imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(1) -1, 43] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 968
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB6 1000 8772 imm() => EXa|	0068: add ROB8 4000 8772 imm() => EXa|	
| ID   (P1): 0084: st ROB0 ROB1  imm()       	| ID   (P2): 0088: add ROB3 43  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0080: add ROB1 7000 8772 imm()
|0084: st ROB0 ROB1  imm()
|0088: add ROB3 43  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 10, result: 8772, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 43] | R6 [(0) 3, 43] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 969
| WB   (P1): 0056: update rd R10(8772)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB6 1000 8772 imm()  	| EXa  (P2): 0068: add ROB8 4000 8772 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB1 7000 8772 imm() => EXa|	0088: add ROB3 43  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB4 43  imm(#1)      	| ID   (P2): 0096: set ROB5   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB7 ROB6  imm()
|0072: ld ROB9 ROB8  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()
|0092: add ROB4 43  imm(#1)
|0096: set ROB5   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 970
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB1 7000 8772 imm()  	| EXa  (P2): 0088: add ROB3 43  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB7 9772  imm() => MEM 1|	0092: add ROB4 43  imm(#1) => EXa|	0096: set ROB5   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB9 12772  imm()
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 9772, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 971
| WB   (P1): 0060: update rd R7(9772)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB4 43  imm(#1)      	| EXa  (P2): 0096: set ROB5   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB7 9772  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB9 12772  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB5   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 15772  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 972
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB7 9772  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB9 12772  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 15772  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 973
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB7 9772  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB9 12772  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 15772  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 974
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB7 9772  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB9 12772  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 ROB7 ROB9 imm()
|0084: st ROB0 15772  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 975
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB9 12772  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB0 100 ROB9 imm()
|0084: st ROB0 15772  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 12, result: 100, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 7, result: 12772, (e: 0, completed: 1)]
| ROB9 [dest: 13, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 976
| WB   (P1): 0064: update rd R12(100)        	| WB   (P2): 0068: update rd R7(12772)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB0 100 46 imm() => EXa|	
| ID   (P1): 0036: sub ROB7 44 50 imm()      	| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 15772  imm()
|0036: sub ROB7 44 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 13, result: 46, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 977
| WB   (P1): 0072: update rd R13(46)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB0 100 46 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB7 44 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB0 15772  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 978
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB7 44 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 146 15772  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB7   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 14, result: 146, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 15772, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 979
| WB   (P1): 0076: update rd R14(146)        	| WB   (P2): 0080: update rd R7(15772)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 146 15772  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -6   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -6   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 980
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 146 15772  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -6   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB9 44  imm(#4)      	| ID   (P2): 0048: mul ROB0 44 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB9 44  imm(#4)
|0048: mul ROB0 44 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 9, 0] |
| R8 [(0) 0, 2150] | R9 [(1) -1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 981
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -6   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 146 15772  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB9 44  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB1 ROB0  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB0 44 50 imm()
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 9, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 982
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 146 15772  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB9 44  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB0 44 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 6, result: 44, (e: 0, completed: 1)]
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(0) 3, 43] | R7 [(0) 9, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 5, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 983
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(44)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB9 44  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB0 44 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB2 ROB9 ROB1 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 5, result: 44, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 4, 43] | R6 [(1) -1, 44] | R7 [(0) 9, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 7, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 984
| WB   (P1): 0092: update rd R5(44)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB0 44 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB3 1000 ROB2 imm()  	| ID   (P2): 0064: ld ROB4 ROB3  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB1 ROB0  imm(#4)
|0056: add ROB2 176 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -6, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 176, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 3, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 9, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 985
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-6)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB1 2200  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB5 4000 ROB2 imm()  	| ID   (P2): 0072: ld ROB6 ROB5  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 176 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 2200, (e: 0, completed: 1)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 176, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 5, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 0, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 986
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(176)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB1 2200  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB7 ROB4 ROB6 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 176 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 8, result: 2200, (e: 0, completed: 1)] <- head
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 5, 0] |
| R8 [(0) 0, 2150] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 987
| WB   (P1): 0048: update rd R8(2200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB1 2200  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB2 176 ROB1 imm()
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2200] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 988
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB2 176 8800 imm() => EXa|	
| ID   (P2): 0080: add ROB8 7000 ROB2 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 9, result: 8800, (e: 0, completed: 1)] <- head
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2200] | R9 [(0) 1, 8600] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 989
| WB   (P1): 0052: update rd R9(8800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB2 176 8800 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB3 1000 ROB2 imm()
|0064: ld ROB4 ROB3  imm()
|0068: add ROB5 4000 ROB2 imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(1) -1, 44] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 990
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB3 1000 8976 imm() => EXa|	0068: add ROB5 4000 8976 imm() => EXa|	
| ID   (P1): 0084: st ROB7 ROB8  imm()       	| ID   (P2): 0088: add ROB0 44  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0080: add ROB8 7000 8976 imm()
|0084: st ROB7 ROB8  imm()
|0088: add ROB0 44  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 10, result: 8976, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 44] | R6 [(0) 0, 44] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 991
| WB   (P1): 0056: update rd R10(8976)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB3 1000 8976 imm()  	| EXa  (P2): 0068: add ROB5 4000 8976 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB8 7000 8976 imm() => EXa|	0088: add ROB0 44  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB1 44  imm(#1)      	| ID   (P2): 0096: set ROB2   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB4 ROB3  imm()
|0072: ld ROB6 ROB5  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()
|0092: add ROB1 44  imm(#1)
|0096: set ROB2   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 992
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB8 7000 8976 imm()  	| EXa  (P2): 0088: add ROB0 44  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB4 9976  imm() => MEM 1|	0092: add ROB1 44  imm(#1) => EXa|	0096: set ROB2   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB6 12976  imm()
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 9976, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 993
| WB   (P1): 0060: update rd R7(9976)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB1 44  imm(#1)      	| EXa  (P2): 0096: set ROB2   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB4 9976  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB6 12976  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB2   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 15976  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 994
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB4 9976  imm()       |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB6 12976  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 15976  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 995
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB4 9976  imm()       |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB6 12976  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 15976  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 996
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB4 9976  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB6 12976  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 ROB4 ROB6 imm()
|0084: st ROB7 15976  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 997
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB6 12976  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB7 121 ROB6 imm()
|0084: st ROB7 15976  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 12, result: 121, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 7, result: 12976, (e: 0, completed: 1)]
| ROB6 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 998
| WB   (P1): 0064: update rd R12(121)        	| WB   (P2): 0068: update rd R7(12976)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB7 121 80 imm() => EXa|	
| ID   (P1): 0036: sub ROB4 45 50 imm()      	| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 15976  imm()
|0036: sub ROB4 45 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 13, result: 80, (e: 0, completed: 1)] <- head
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 999
| WB   (P1): 0072: update rd R13(80)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB7 121 80 imm()     	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB4 45 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB7 15976  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1000
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB4 45 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 201 15976  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB4   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 14, result: 201, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: 15976, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1001
| WB   (P1): 0076: update rd R14(201)        	| WB   (P2): 0080: update rd R7(15976)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 201 15976  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -5   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -5   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 4, 0] |
| R8 [(1) -1, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1002
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 201 15976  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -5   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB6 45  imm(#4)      	| ID   (P2): 0048: mul ROB7 45 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB6 45  imm(#4)
|0048: mul ROB7 45 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 6, 0] |
| R8 [(0) 7, 2200] | R9 [(1) -1, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1003
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -5   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 201 15976  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB6 45  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB8 ROB7  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB7 45 50 imm()
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 6, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1004
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 201 15976  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB6 45  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB7 45 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 6, result: 45, (e: 0, completed: 1)]
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(0) 0, 44] | R7 [(0) 6, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 2, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1005
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(45)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB6 45  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB7 45 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB9 ROB6 ROB8 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 ROB6 ROB8 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 5, result: 45, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 1, 44] | R6 [(1) -1, 45] | R7 [(0) 6, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 4, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1006
| WB   (P1): 0092: update rd R5(45)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB7 45 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB0 1000 ROB9 imm()  	| ID   (P2): 0064: ld ROB1 ROB0  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB8 ROB7  imm(#4)
|0056: add ROB9 180 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -5, (e: 0, completed: 1)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 180, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 0, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 6, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1007
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-5)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB8 2250  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB2 4000 ROB9 imm()  	| ID   (P2): 0072: ld ROB3 ROB2  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 180 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 180, (e: 0, completed: 1)]
| ROB7 [dest: 8, result: 2250, (e: 0, completed: 1)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 2, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 7, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1008
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(180)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB8 2250  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB4 ROB1 ROB3 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 180 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 8, result: 2250, (e: 0, completed: 1)] <- head
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 2, 0] |
| R8 [(0) 7, 2200] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1009
| WB   (P1): 0048: update rd R8(2250)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB8 2250  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB9 180 ROB8 imm()
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2250] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1010
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB9 180 9000 imm() => EXa|	
| ID   (P2): 0080: add ROB5 7000 ROB9 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 9, result: 9000, (e: 0, completed: 1)] <- head
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2250] | R9 [(0) 8, 8800] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1011
| WB   (P1): 0052: update rd R9(9000)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB9 180 9000 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB0 1000 ROB9 imm()
|0064: ld ROB1 ROB0  imm()
|0068: add ROB2 4000 ROB9 imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 10, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(1) -1, 45] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1012
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB0 1000 9180 imm() => EXa|	0068: add ROB2 4000 9180 imm() => EXa|	
| ID   (P1): 0084: st ROB4 ROB5  imm()       	| ID   (P2): 0088: add ROB7 45  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0080: add ROB5 7000 9180 imm()
|0084: st ROB4 ROB5  imm()
|0088: add ROB7 45  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 10, result: 9180, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 45] | R6 [(0) 7, 45] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1013
| WB   (P1): 0056: update rd R10(9180)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB0 1000 9180 imm()  	| EXa  (P2): 0068: add ROB2 4000 9180 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB5 7000 9180 imm() => EXa|	0088: add ROB7 45  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB8 45  imm(#1)      	| ID   (P2): 0096: set ROB9   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB1 ROB0  imm()
|0072: ld ROB3 ROB2  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()
|0092: add ROB8 45  imm(#1)
|0096: set ROB9   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1014
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB5 7000 9180 imm()  	| EXa  (P2): 0088: add ROB7 45  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB1 10180  imm() => MEM 1|	0092: add ROB8 45  imm(#1) => EXa|	0096: set ROB9   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB3 13180  imm()
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 ROB5  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 10180, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1015
| WB   (P1): 0060: update rd R7(10180)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB8 45  imm(#1)      	| EXa  (P2): 0096: set ROB9   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB1 10180  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB3 13180  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB9   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 16180  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1016
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB1 10180  imm()      |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB3 13180  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 16180  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1017
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB1 10180  imm()      |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB3 13180  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 16180  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1018
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB1 10180  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB3 13180  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 ROB1 ROB3 imm()
|0084: st ROB4 16180  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1019
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB3 13180  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB4 13 ROB3 imm()
|0084: st ROB4 16180  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 12, result: 13, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 7, result: 13180, (e: 0, completed: 1)]
| ROB3 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1020
| WB   (P1): 0064: update rd R12(13)         	| WB   (P2): 0068: update rd R7(13180)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB4 13 58 imm() => EXa|	
| ID   (P1): 0036: sub ROB1 46 50 imm()      	| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 16180  imm()
|0036: sub ROB1 46 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 13, result: 58, (e: 0, completed: 1)] <- head
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1021
| WB   (P1): 0072: update rd R13(58)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB4 13 58 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB1 46 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB4 16180  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1022
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB1 46 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 71 16180  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB1   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 14, result: 71, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: 16180, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1023
| WB   (P1): 0076: update rd R14(71)         	| WB   (P2): 0080: update rd R7(16180)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 71 16180  imm()        |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -4   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -4   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1024
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 71 16180  imm()        |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -4   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB3 46  imm(#4)      	| ID   (P2): 0048: mul ROB4 46 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB3 46  imm(#4)
|0048: mul ROB4 46 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 3, 0] |
| R8 [(0) 4, 2250] | R9 [(1) -1, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1025
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -4   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 71 16180  imm()        |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB3 46  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB5 ROB4  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB4 46 50 imm()
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 3, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1026
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 71 16180  imm()        |
|                                               |                                               | EXb1 (P1): 0044: mul ROB3 46  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB4 46 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB7 [dest: 6, result: 46, (e: 0, completed: 1)]
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(0) 7, 45] | R7 [(0) 3, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 9, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1027
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(46)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB3 46  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB4 46 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB6 ROB3 ROB5 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 ROB3 ROB5 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 5, result: 46, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 8, 45] | R6 [(1) -1, 46] | R7 [(0) 3, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 1, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1028
| WB   (P1): 0092: update rd R5(46)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB4 46 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB7 1000 ROB6 imm()  	| ID   (P2): 0064: ld ROB8 ROB7  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB5 ROB4  imm(#4)
|0056: add ROB6 184 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -4, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 184, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 7, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 3, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1029
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-4)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB5 2300  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB9 4000 ROB6 imm()  	| ID   (P2): 0072: ld ROB0 ROB9  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 184 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 184, (e: 0, completed: 1)]
| ROB4 [dest: 8, result: 2300, (e: 0, completed: 1)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 9, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 4, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1030
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(184)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB5 2300  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB1 ROB8 ROB0 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 184 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 8, result: 2300, (e: 0, completed: 1)] <- head
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 9, 0] |
| R8 [(0) 4, 2250] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1031
| WB   (P1): 0048: update rd R8(2300)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB5 2300  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB6 184 ROB5 imm()
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2300] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1032
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB6 184 9200 imm() => EXa|	
| ID   (P2): 0080: add ROB2 7000 ROB6 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 9, result: 9200, (e: 0, completed: 1)] <- head
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2300] | R9 [(0) 5, 9000] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1033
| WB   (P1): 0052: update rd R9(9200)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB6 184 9200 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB7 1000 ROB6 imm()
|0064: ld ROB8 ROB7  imm()
|0068: add ROB9 4000 ROB6 imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(1) -1, 46] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1034
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB7 1000 9384 imm() => EXa|	0068: add ROB9 4000 9384 imm() => EXa|	
| ID   (P1): 0084: st ROB1 ROB2  imm()       	| ID   (P2): 0088: add ROB4 46  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0080: add ROB2 7000 9384 imm()
|0084: st ROB1 ROB2  imm()
|0088: add ROB4 46  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: 10, result: 9384, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 46] | R6 [(0) 4, 46] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1035
| WB   (P1): 0056: update rd R10(9384)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB7 1000 9384 imm()  	| EXa  (P2): 0068: add ROB9 4000 9384 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB2 7000 9384 imm() => EXa|	0088: add ROB4 46  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB5 46  imm(#1)      	| ID   (P2): 0096: set ROB6   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB8 ROB7  imm()
|0072: ld ROB0 ROB9  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()
|0092: add ROB5 46  imm(#1)
|0096: set ROB6   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1036
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB2 7000 9384 imm()  	| EXa  (P2): 0088: add ROB4 46  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB8 10384  imm() => MEM 1|	0092: add ROB5 46  imm(#1) => EXa|	0096: set ROB6   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB0 13384  imm()
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 ROB2  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: 10384, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1037
| WB   (P1): 0060: update rd R7(10384)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB5 46  imm(#1)      	| EXa  (P2): 0096: set ROB6   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB8 10384  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB0 13384  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB6   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 16384  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1038
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB8 10384  imm()      |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB0 13384  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 16384  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1039
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB8 10384  imm()      |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB0 13384  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 16384  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1040
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB8 10384  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB0 13384  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 ROB8 ROB0 imm()
|0084: st ROB1 16384  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1041
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB0 13384  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB1 53 ROB0 imm()
|0084: st ROB1 16384  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 12, result: 53, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 7, result: 13384, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1042
| WB   (P1): 0064: update rd R12(53)         	| WB   (P2): 0068: update rd R7(13384)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB1 53 47 imm() => EXa|	
| ID   (P1): 0036: sub ROB8 47 50 imm()      	| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 16384  imm()
|0036: sub ROB8 47 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 13, result: 47, (e: 0, completed: 1)] <- head
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1043
| WB   (P1): 0072: update rd R13(47)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB1 53 47 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB8 47 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB1 16384  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1044
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB8 47 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 100 16384  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB8   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 14, result: 100, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: 16384, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1045
| WB   (P1): 0076: update rd R14(100)        	| WB   (P2): 0080: update rd R7(16384)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 100 16384  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -3   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -3   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 8, 0] |
| R8 [(1) -1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1046
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 100 16384  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -3   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB0 47  imm(#4)      	| ID   (P2): 0048: mul ROB1 47 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB0 47  imm(#4)
|0048: mul ROB1 47 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 0, 0] |
| R8 [(0) 1, 2300] | R9 [(1) -1, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1047
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -3   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 100 16384  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB0 47  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB2 ROB1  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB1 47 50 imm()
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 0, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1048
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 100 16384  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB0 47  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB1 47 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB4 [dest: 6, result: 47, (e: 0, completed: 1)]
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)]
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(0) 4, 46] | R7 [(0) 0, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 6, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1049
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(47)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB0 47  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB1 47 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB3 ROB0 ROB2 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 ROB0 ROB2 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 5, result: 47, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 5, 46] | R6 [(1) -1, 47] | R7 [(0) 0, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 8, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1050
| WB   (P1): 0092: update rd R5(47)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB1 47 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB4 1000 ROB3 imm()  	| ID   (P2): 0064: ld ROB5 ROB4  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB2 ROB1  imm(#4)
|0056: add ROB3 188 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 188, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -3, (e: 0, completed: 1)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 4, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 0, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1051
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-3)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB2 2350  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB6 4000 ROB3 imm()  	| ID   (P2): 0072: ld ROB7 ROB6  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 188 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 188, (e: 0, completed: 1)]
| ROB1 [dest: 8, result: 2350, (e: 0, completed: 1)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: -1, result: -1, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 6, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 1, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1052
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(188)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB2 2350  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB8 ROB5 ROB7 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 188 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 8, result: 2350, (e: 0, completed: 1)] <- head
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 6, 0] |
| R8 [(0) 1, 2300] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1053
| WB   (P1): 0048: update rd R8(2350)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB2 2350  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB3 188 ROB2 imm()
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2350] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1054
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB3 188 9400 imm() => EXa|	
| ID   (P2): 0080: add ROB9 7000 ROB3 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 9, result: 9400, (e: 0, completed: 1)] <- head
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2350] | R9 [(0) 2, 9200] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1055
| WB   (P1): 0052: update rd R9(9400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB3 188 9400 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB4 1000 ROB3 imm()
|0064: ld ROB5 ROB4  imm()
|0068: add ROB6 4000 ROB3 imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 ROB3 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(1) -1, 47] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1056
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB4 1000 9588 imm() => EXa|	0068: add ROB6 4000 9588 imm() => EXa|	
| ID   (P1): 0084: st ROB8 ROB9  imm()       	| ID   (P2): 0088: add ROB1 47  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0080: add ROB9 7000 9588 imm()
|0084: st ROB8 ROB9  imm()
|0088: add ROB1 47  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: 10, result: 9588, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 47] | R6 [(0) 1, 47] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1057
| WB   (P1): 0056: update rd R10(9588)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB4 1000 9588 imm()  	| EXa  (P2): 0068: add ROB6 4000 9588 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB9 7000 9588 imm() => EXa|	0088: add ROB1 47  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB2 47  imm(#1)      	| ID   (P2): 0096: set ROB3   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB5 ROB4  imm()
|0072: ld ROB7 ROB6  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()
|0092: add ROB2 47  imm(#1)
|0096: set ROB3   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1058
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB9 7000 9588 imm()  	| EXa  (P2): 0088: add ROB1 47  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB5 10588  imm() => MEM 1|	0092: add ROB2 47  imm(#1) => EXa|	0096: set ROB3   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB7 13588  imm()
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 ROB9  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: 10588, (e: 0, completed: 1)] <- head & tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1059
| WB   (P1): 0060: update rd R7(10588)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB2 47  imm(#1)      	| EXa  (P2): 0096: set ROB3   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB5 10588  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB7 13588  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB3   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 16588  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1060
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB5 10588  imm()      |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB7 13588  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 16588  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1061
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB5 10588  imm()      |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB7 13588  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 16588  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1062
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB5 10588  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB7 13588  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 ROB5 ROB7 imm()
|0084: st ROB8 16588  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1063
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB7 13588  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB8 46 ROB7 imm()
|0084: st ROB8 16588  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 12, result: 46, (e: 0, completed: 1)] <- head & tail
| ROB6 [dest: 7, result: 13588, (e: 0, completed: 1)]
| ROB7 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1064
| WB   (P1): 0064: update rd R12(46)         	| WB   (P2): 0068: update rd R7(13588)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB8 46 89 imm() => EXa|	
| ID   (P1): 0036: sub ROB5 48 50 imm()      	| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 16588  imm()
|0036: sub ROB5 48 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 13, result: 89, (e: 0, completed: 1)] <- head
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1065
| WB   (P1): 0072: update rd R13(89)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB8 46 89 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB5 48 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB8 16588  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1066
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB5 48 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 135 16588  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB5   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 14, result: 135, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 16588, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1067
| WB   (P1): 0076: update rd R14(135)        	| WB   (P2): 0080: update rd R7(16588)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 135 16588  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -2   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -2   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 5, 0] |
| R8 [(1) -1, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1068
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 135 16588  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -2   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB7 48  imm(#4)      	| ID   (P2): 0048: mul ROB8 48 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB7 48  imm(#4)
|0048: mul ROB8 48 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 7, 0] |
| R8 [(0) 8, 2350] | R9 [(1) -1, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1069
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -2   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 135 16588  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB7 48  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB9 ROB8  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB8 48 50 imm()
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 7, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1070
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 135 16588  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB7 48  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB8 48 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB1 [dest: 6, result: 48, (e: 0, completed: 1)]
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)]
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(0) 1, 47] | R7 [(0) 7, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 3, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1071
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(48)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB7 48  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB8 48 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB0 ROB7 ROB9 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 ROB7 ROB9 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 5, result: 48, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 2, 47] | R6 [(1) -1, 48] | R7 [(0) 7, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 5, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1072
| WB   (P1): 0092: update rd R5(48)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB8 48 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB1 1000 ROB0 imm()  	| ID   (P2): 0064: ld ROB2 ROB1  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB9 ROB8  imm(#4)
|0056: add ROB0 192 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 7, result: -2, (e: 0, completed: 1)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 192, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 1, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 7, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1073
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-2)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB9 2400  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB3 4000 ROB0 imm()  	| ID   (P2): 0072: ld ROB4 ROB3  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 192 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB6 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 192, (e: 0, completed: 1)]
| ROB8 [dest: 8, result: 2400, (e: 0, completed: 1)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 3, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 8, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1074
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(192)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB9 2400  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB5 ROB2 ROB4 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 192 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 8, result: 2400, (e: 0, completed: 1)] <- head
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 3, 0] |
| R8 [(0) 8, 2350] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1075
| WB   (P1): 0048: update rd R8(2400)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB9 2400  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB0 192 ROB9 imm()
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2400] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1076
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB0 192 9600 imm() => EXa|	
| ID   (P2): 0080: add ROB6 7000 ROB0 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 9, result: 9600, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2400] | R9 [(0) 9, 9400] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1077
| WB   (P1): 0052: update rd R9(9600)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB0 192 9600 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB1 1000 ROB0 imm()
|0064: ld ROB2 ROB1  imm()
|0068: add ROB3 4000 ROB0 imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 ROB0 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(1) -1, 48] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1078
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB1 1000 9792 imm() => EXa|	0068: add ROB3 4000 9792 imm() => EXa|	
| ID   (P1): 0084: st ROB5 ROB6  imm()       	| ID   (P2): 0088: add ROB8 48  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0080: add ROB6 7000 9792 imm()
|0084: st ROB5 ROB6  imm()
|0088: add ROB8 48  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 10, result: 9792, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 48] | R6 [(0) 8, 48] | R7 [(0) 6, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1079
| WB   (P1): 0056: update rd R10(9792)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB1 1000 9792 imm()  	| EXa  (P2): 0068: add ROB3 4000 9792 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB6 7000 9792 imm() => EXa|	0088: add ROB8 48  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB9 48  imm(#1)      	| ID   (P2): 0096: set ROB0   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB2 ROB1  imm()
|0072: ld ROB4 ROB3  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()
|0092: add ROB9 48  imm(#1)
|0096: set ROB0   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1080
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB6 7000 9792 imm()  	| EXa  (P2): 0088: add ROB8 48  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB2 10792  imm() => MEM 1|	0092: add ROB9 48  imm(#1) => EXa|	0096: set ROB0   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB4 13792  imm()
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 ROB6  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 7, result: 10792, (e: 0, completed: 1)] <- head & tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1081
| WB   (P1): 0060: update rd R7(10792)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB9 48  imm(#1)      	| EXa  (P2): 0096: set ROB0   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB2 10792  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB4 13792  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB0   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 16792  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1082
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB2 10792  imm()      |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB4 13792  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 16792  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1083
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB2 10792  imm()      |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB4 13792  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 16792  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1084
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB2 10792  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB4 13792  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 ROB2 ROB4 imm()
|0084: st ROB5 16792  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1085
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB4 13792  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB5 52 ROB4 imm()
|0084: st ROB5 16792  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 12, result: 52, (e: 0, completed: 1)] <- head & tail
| ROB3 [dest: 7, result: 13792, (e: 0, completed: 1)]
| ROB4 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1086
| WB   (P1): 0064: update rd R12(52)         	| WB   (P2): 0068: update rd R7(13792)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB5 52 74 imm() => EXa|	
| ID   (P1): 0036: sub ROB2 49 50 imm()      	| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 16792  imm()
|0036: sub ROB2 49 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: 13, result: 74, (e: 0, completed: 1)] <- head
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1087
| WB   (P1): 0072: update rd R13(74)         	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB5 52 74 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB2 49 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB5 16792  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1088
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB2 49 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 126 16792  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB2   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 14, result: 126, (e: 0, completed: 1)] <- head
| ROB6 [dest: 7, result: 16792, (e: 0, completed: 1)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1089
| WB   (P1): 0076: update rd R14(126)        	| WB   (P2): 0080: update rd R7(16792)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 126 16792  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez -1   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez -1   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 2, 0] |
| R8 [(1) -1, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1090
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 126 16792  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez -1   imm(#28) => EXa|	
| ID   (P1): 0044: mul ROB4 49  imm(#4)      	| ID   (P2): 0048: mul ROB5 49 50 imm()      
| IF   (P1): 0052 mul R9, R8, #4             	| IF   (P2): 0056 add R10, R7, R9            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0044: mul ROB4 49  imm(#4)
|0048: mul ROB5 49 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 4, 0] |
| R8 [(0) 5, 2400] | R9 [(1) -1, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1091
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez -1   imm(#28)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 126 16792  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0044: mul ROB4 49  imm(#4) => EXb 1|	
| ID   (P1): 0052: mul ROB6 ROB5  imm(#4)    	| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0048: mul ROB5 49 50 imm()
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 4, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1092
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 126 16792  imm()       |
|                                               |                                               | EXb1 (P1): 0044: mul ROB4 49  imm(#4)      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0048: mul ROB5 49 50 imm() => EXb 1|	
| ID   (P2): 0056: add R10 R7 R9 imm()       
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 1)] <- head & tail
| ROB8 [dest: 6, result: 49, (e: 0, completed: 1)]
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(0) 8, 48] | R7 [(0) 4, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 0, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1093
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(49)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0044: mul ROB4 49  imm(#4)      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0048: mul ROB5 49 50 imm()      	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0056: add ROB7 ROB4 ROB6 imm()  
| IF   (P1): 0060 add R7, R2, R10            	| IF   (P2): 0064 ld R12, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 ROB4 ROB6 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 5, result: 49, (e: 0, completed: 1)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 9, 48] | R6 [(1) -1, 49] | R7 [(0) 4, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 2, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1094
| WB   (P1): 0092: update rd R5(49)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0048: mul ROB5 49 50 imm()      	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0060: add ROB8 1000 ROB7 imm()  	| ID   (P2): 0064: ld ROB9 ROB8  imm()       
| IF   (P1): 0068 add R7, R3, R10            	| IF   (P2): 0072 ld R13, R7                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0052: mul ROB6 ROB5  imm(#4)
|0056: add ROB7 196 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB2 [dest: 7, result: -1, (e: 0, completed: 1)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB4 [dest: 7, result: 196, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 8, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 4, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1095
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(-1)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0052: mul ROB6 2450  imm(#4) => EXb 1|	
| ID   (P1): 0068: add ROB0 4000 ROB7 imm()  	| ID   (P2): 0072: ld ROB1 ROB0  imm()       
| IF   (P1): 0076 add R14, R12, R13          	| IF   (P2): 0080 add R7, R4, R10            
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 196 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: 7, result: 196, (e: 0, completed: 1)]
| ROB5 [dest: 8, result: 2450, (e: 0, completed: 1)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 0, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 5, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1096
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0044: update rd R7(196)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1): 0052: mul ROB6 2450  imm(#4)    	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0076: add ROB2 ROB9 ROB1 imm()  	| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 196 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 8, result: 2450, (e: 0, completed: 1)] <- head
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 0, 0] |
| R8 [(0) 5, 2400] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1097
| WB   (P1): 0048: update rd R8(2450)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1): 0052: mul ROB6 2450  imm(#4)    	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0080: add R7 R4 R10 imm()       
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0056: add ROB7 196 ROB6 imm()
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: -1, (e: 0, completed: 0)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 0, 0] |
| R8 [(1) -1, 2450] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1098
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0056: add ROB7 196 9800 imm() => EXa|	
| ID   (P2): 0080: add ROB3 7000 ROB7 imm()  
| IF   (P1): 0084 st R14, R7                 	| IF   (P2): 0088 add R6, R6, #1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 9, result: 9800, (e: 0, completed: 1)] <- head
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2450] | R9 [(0) 6, 9600] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1099
| WB   (P1): 0052: update rd R9(9800)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0056: add ROB7 196 9800 imm()   	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0084: st R14 R7  imm()          	| ID   (P2): 0088: add R6 R6  imm(#1)        
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0060: add ROB8 1000 ROB7 imm()
|0064: ld ROB9 ROB8  imm()
|0068: add ROB0 4000 ROB7 imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 ROB7 imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 10, result: -1, (e: 0, completed: 0)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(1) -1, 49] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1100
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0060: add ROB8 1000 9996 imm() => EXa|	0068: add ROB0 4000 9996 imm() => EXa|	
| ID   (P1): 0084: st ROB2 ROB3  imm()       	| ID   (P2): 0088: add ROB5 49  imm(#1)      
| IF   (P1): 0092 add R5, R5, #1             	| IF   (P2): 0096 set R7, #0                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0080: add ROB3 7000 9996 imm()
|0084: st ROB2 ROB3  imm()
|0088: add ROB5 49  imm(#1)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB7 [dest: 10, result: 9996, (e: 0, completed: 1)] <- head
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 49] | R6 [(0) 5, 49] | R7 [(0) 3, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1101
| WB   (P1): 0056: update rd R10(9996)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0060: add ROB8 1000 9996 imm()  	| EXa  (P2): 0068: add ROB0 4000 9996 imm()  	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0080: add ROB3 7000 9996 imm() => EXa|	0088: add ROB5 49  imm(#1) => EXa|	
| ID   (P1): 0092: add ROB6 49  imm(#1)      	| ID   (P2): 0096: set ROB7   imm(#0)        
| IF   (P1): 0100 bez R7, #0036              	| IF   (P2): 0104 ret                        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0064: ld ROB9 ROB8  imm()
|0072: ld ROB1 ROB0  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()
|0092: add ROB6 49  imm(#1)
|0096: set ROB7   imm(#0)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1102
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0080: add ROB3 7000 9996 imm()  	| EXa  (P2): 0088: add ROB5 49  imm(#1)      	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0064: ld ROB9 10996  imm() => MEM 1|	0092: add ROB6 49  imm(#1) => EXa|	0096: set ROB7   imm(#0) => EXa|	
| ID   (P1): 0100: bez R7   imm(#36)         	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0072: ld ROB1 13996  imm()
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 ROB3  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: 7, result: 10996, (e: 0, completed: 1)] <- head & tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1103
| WB   (P1): 0060: update rd R7(10996)       	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0092: add ROB6 49  imm(#1)      	| EXa  (P2): 0096: set ROB7   imm(#0)        	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0064: ld ROB9 10996  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0072: ld ROB1 13996  imm() => MEM 1|	
| ID   (P1): 0100: bez ROB7   imm(#36)       	| ID   (P2): 0104: ret    imm()              
| IF   (P1):                                 	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 16996  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1104
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0064: ld ROB9 10996  imm()      |
|                                               |                                               |                                               | MEM1 (P1): 0072: ld ROB1 13996  imm()      |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0100: bez 0   imm(#36)          	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 16996  imm()
|0100: bez 0   imm(#36)

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1105
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0064: ld ROB9 10996  imm()      |
|                                               |                                               |                                               | MEM2 (P1): 0072: ld ROB1 13996  imm()      |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0100: bez 0   imm(#36) => EXa|	
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 16996  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1106
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0100: bez 0   imm(#36)          	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0064: ld ROB9 10996  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0072: ld ROB1 13996  imm()      |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 ROB9 ROB1 imm()
|0084: st ROB2 16996  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: -1, (e: 0, completed: 0)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1107
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0072: ld ROB1 13996  imm()      |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0036: sub R7 R6 R1 imm()        	| ID   (P2): 0040: bgez R7   imm(#28)        
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0076: add ROB2 113 ROB1 imm()
|0084: st ROB2 16996  imm()

------------ Reorder Buffer----------
| ROB0 [dest: 7, result: 13996, (e: 0, completed: 1)]
| ROB1 [dest: 13, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 12, result: 113, (e: 0, completed: 1)] <- head & tail

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 7, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1108
| WB   (P1): 0064: update rd R12(113)        	| WB   (P2): 0068: update rd R7(13996)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0076: add ROB2 113 108 imm() => EXa|	
| ID   (P1): 0036: sub ROB9 50 50 imm()      	| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 16996  imm()
|0036: sub ROB9 50 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: 13, result: 108, (e: 0, completed: 1)] <- head
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1109
| WB   (P1): 0072: update rd R13(108)        	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0076: add ROB2 113 108 imm()    	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0036: sub ROB9 50 50 imm() => EXa|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0084: st ROB2 16996  imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: -1, (e: 0, completed: 0)] <- head
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1110
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0036: sub ROB9 50 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0084: st 221 16996  imm() => MEM 1|	
| ID   (P2): 0040: bgez ROB9   imm(#28)      
| IF   (P1): 0044 mul R7, R6, #4             	| IF   (P2): 0048 mul R8, R5, R1             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: 14, result: 221, (e: 0, completed: 1)] <- head
| ROB3 [dest: 7, result: 16996, (e: 0, completed: 1)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1111
| WB   (P1): 0076: update rd R14(221)        	| WB   (P2): 0080: update rd R7(16996)       
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1): 0084: st 221 16996  imm()       |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0040: bgez 0   imm(#28)         
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0040: bgez 0   imm(#28)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1112
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1): 0084: st 221 16996  imm()       |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0040: bgez 0   imm(#28) => EXa|	
| IF   (P1): 0028 sub R7, R5, R0             	| IF   (P2): 0032 bgez R7, #0104             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 9, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1113
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0040: bgez 0   imm(#28)         	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1): 0084: st 221 16996  imm()       |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0028: sub ROB1 50 50 imm()      	| ID   (P2): 0032: bgez ROB1   imm(#104)     
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0028: sub ROB1 50 50 imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1114
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1): 0084: st 221 16996  imm()       |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0028: sub ROB1 50 50 imm() => EXa|	
| ID   (P2): 0032: bgez ROB1   imm(#104)     
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB5 [dest: 6, result: 50, (e: 0, completed: 1)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)]
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(0) 5, 49] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1115
| WB   (P1): 0084: update rd No register update 	| WB   (P2): 0088: update rd R6(50)          
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0028: sub ROB1 50 50 imm()      	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0032: bgez ROB1   imm(#104)     
| IF   (P1): 0036 sub R7, R6, R1             	| IF   (P2): 0040 bgez R7, #0028             
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: 5, result: 50, (e: 0, completed: 1)] <- head
| ROB7 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(0) 6, 49] | R6 [(1) -1, 50] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1116
| WB   (P1): 0092: update rd R5(50)          	| WB   (P2): 0096: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P2): 0032: bgez 0   imm(#104)        
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0032: bgez 0   imm(#104)

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)]
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB9 [dest: 7, result: 0, (e: 0, completed: 1)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1117
| WB   (P1): 0100: update rd No register update 	| WB   (P2): 0036: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0032: bgez 0   imm(#104) => EXa|	
| IF   (P1): 0104 ret                        	| IF   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB1 [dest: 7, result: 0, (e: 0, completed: 1)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(0) 1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1118
| WB   (P1): 0040: update rd No register update 	| WB   (P2): 0028: update rd R7(0)           
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0032: bgez 0   imm(#104)        	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
| ID   (P1): 0104: ret    imm()              	 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------
|0104: ret    imm()

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(1) -1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1119
| WB   (P1): 0032: update rd No register update 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1):                                 	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  0104: ret    imm() => EXa|	
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(1) -1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1120
| WB   (P1):                                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| EXa  (P1): 0104: ret    imm()              	| EXa  (P2):                                 	| EXb2 (P1):                                 	| MEM4 (P1):                                 |
|                                               |                                               | EXb1 (P1):                                 	| MEM3 (P1):                                 |
|                                               |                                               |                                               | MEM2 (P1):                                 |
|                                               |                                               |                                               | MEM1 (P1):                                 |
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
| IS  
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 1)] <- head
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(1) -1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------


====================================================================
Clock Cycle #: 1121
| WB   (P1): 0104: update rd                 	| WB   (P2):                                 
 ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  ---  
------------ Reserve Station ----------

------------ Reorder Buffer----------
| ROB0 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB1 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB2 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB3 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB4 [dest: -1, result: -1, (e: 0, completed: 0)] <- head & tail
| ROB5 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB6 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB7 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB8 [dest: -1, result: -1, (e: 0, completed: 0)]
| ROB9 [dest: -1, result: -1, (e: 0, completed: 0)]

------------ STATE OF ARCHITECTURAL REGISTER FILE ----------
R# [(status 0=invalid, 1=valid), tag, value] 
| R0 [(1) -1, 50] | R1 [(1) -1, 50] | R2 [(1) -1, 1000] | R3 [(1) -1, 4000] |
| R4 [(1) -1, 7000] | R5 [(1) -1, 50] | R6 [(1) -1, 50] | R7 [(1) -1, 0] |
| R8 [(1) -1, 2450] | R9 [(1) -1, 9800] | R10 [(0) 7, 0] | R11 [(0) 0, 0] |
| R12 [(0) 9, 0] | R13 [(0) 1, 0] | R14 [(0) 2, 0] | R15 [(0) 0, 0] |
--------------------------------------------------------------------------------

(CPU) >> Simulation Complete
