#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xcc1eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xc90320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xc97a90 .functor NOT 1, L_0xcedc30, C4<0>, C4<0>, C4<0>;
L_0xceda10 .functor XOR 2, L_0xced8b0, L_0xced970, C4<00>, C4<00>;
L_0xcedb20 .functor XOR 2, L_0xceda10, L_0xceda80, C4<00>, C4<00>;
v0xcea310_0 .net *"_ivl_10", 1 0, L_0xceda80;  1 drivers
v0xcea410_0 .net *"_ivl_12", 1 0, L_0xcedb20;  1 drivers
v0xcea4f0_0 .net *"_ivl_2", 1 0, L_0xced7f0;  1 drivers
v0xcea5b0_0 .net *"_ivl_4", 1 0, L_0xced8b0;  1 drivers
v0xcea690_0 .net *"_ivl_6", 1 0, L_0xced970;  1 drivers
v0xcea7c0_0 .net *"_ivl_8", 1 0, L_0xceda10;  1 drivers
v0xcea8a0_0 .net "a", 0 0, v0xce8250_0;  1 drivers
v0xcea940_0 .net "b", 0 0, v0xce82f0_0;  1 drivers
v0xcea9e0_0 .net "c", 0 0, v0xce8390_0;  1 drivers
v0xceaa80_0 .var "clk", 0 0;
v0xceab20_0 .net "d", 0 0, v0xce84d0_0;  1 drivers
v0xceabc0_0 .net "out_pos_dut", 0 0, L_0xced660;  1 drivers
v0xceac60_0 .net "out_pos_ref", 0 0, L_0xcec2a0;  1 drivers
v0xcead00_0 .net "out_sop_dut", 0 0, L_0xcecb10;  1 drivers
v0xceada0_0 .net "out_sop_ref", 0 0, L_0xcc33c0;  1 drivers
v0xceae40_0 .var/2u "stats1", 223 0;
v0xceaee0_0 .var/2u "strobe", 0 0;
v0xceb090_0 .net "tb_match", 0 0, L_0xcedc30;  1 drivers
v0xceb160_0 .net "tb_mismatch", 0 0, L_0xc97a90;  1 drivers
v0xceb200_0 .net "wavedrom_enable", 0 0, v0xce87a0_0;  1 drivers
v0xceb2d0_0 .net "wavedrom_title", 511 0, v0xce8840_0;  1 drivers
L_0xced7f0 .concat [ 1 1 0 0], L_0xcec2a0, L_0xcc33c0;
L_0xced8b0 .concat [ 1 1 0 0], L_0xcec2a0, L_0xcc33c0;
L_0xced970 .concat [ 1 1 0 0], L_0xced660, L_0xcecb10;
L_0xceda80 .concat [ 1 1 0 0], L_0xcec2a0, L_0xcc33c0;
L_0xcedc30 .cmp/eeq 2, L_0xced7f0, L_0xcedb20;
S_0xc947c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xc90320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xc97e70 .functor AND 1, v0xce8390_0, v0xce84d0_0, C4<1>, C4<1>;
L_0xc98250 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xc98630 .functor NOT 1, v0xce82f0_0, C4<0>, C4<0>, C4<0>;
L_0xc988b0 .functor AND 1, L_0xc98250, L_0xc98630, C4<1>, C4<1>;
L_0xcaf9a0 .functor AND 1, L_0xc988b0, v0xce8390_0, C4<1>, C4<1>;
L_0xcc33c0 .functor OR 1, L_0xc97e70, L_0xcaf9a0, C4<0>, C4<0>;
L_0xceb720 .functor NOT 1, v0xce82f0_0, C4<0>, C4<0>, C4<0>;
L_0xceb790 .functor OR 1, L_0xceb720, v0xce84d0_0, C4<0>, C4<0>;
L_0xceb8a0 .functor AND 1, v0xce8390_0, L_0xceb790, C4<1>, C4<1>;
L_0xceb960 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xceba30 .functor OR 1, L_0xceb960, v0xce82f0_0, C4<0>, C4<0>;
L_0xcebaa0 .functor AND 1, L_0xceb8a0, L_0xceba30, C4<1>, C4<1>;
L_0xcebc20 .functor NOT 1, v0xce82f0_0, C4<0>, C4<0>, C4<0>;
L_0xcebc90 .functor OR 1, L_0xcebc20, v0xce84d0_0, C4<0>, C4<0>;
L_0xcebbb0 .functor AND 1, v0xce8390_0, L_0xcebc90, C4<1>, C4<1>;
L_0xcebe20 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xcebf20 .functor OR 1, L_0xcebe20, v0xce84d0_0, C4<0>, C4<0>;
L_0xcebfe0 .functor AND 1, L_0xcebbb0, L_0xcebf20, C4<1>, C4<1>;
L_0xcec190 .functor XNOR 1, L_0xcebaa0, L_0xcebfe0, C4<0>, C4<0>;
v0xc973c0_0 .net *"_ivl_0", 0 0, L_0xc97e70;  1 drivers
v0xc977c0_0 .net *"_ivl_12", 0 0, L_0xceb720;  1 drivers
v0xc97ba0_0 .net *"_ivl_14", 0 0, L_0xceb790;  1 drivers
v0xc97f80_0 .net *"_ivl_16", 0 0, L_0xceb8a0;  1 drivers
v0xc98360_0 .net *"_ivl_18", 0 0, L_0xceb960;  1 drivers
v0xc98740_0 .net *"_ivl_2", 0 0, L_0xc98250;  1 drivers
v0xc989c0_0 .net *"_ivl_20", 0 0, L_0xceba30;  1 drivers
v0xce67c0_0 .net *"_ivl_24", 0 0, L_0xcebc20;  1 drivers
v0xce68a0_0 .net *"_ivl_26", 0 0, L_0xcebc90;  1 drivers
v0xce6980_0 .net *"_ivl_28", 0 0, L_0xcebbb0;  1 drivers
v0xce6a60_0 .net *"_ivl_30", 0 0, L_0xcebe20;  1 drivers
v0xce6b40_0 .net *"_ivl_32", 0 0, L_0xcebf20;  1 drivers
v0xce6c20_0 .net *"_ivl_36", 0 0, L_0xcec190;  1 drivers
L_0x7f4737d24018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xce6ce0_0 .net *"_ivl_38", 0 0, L_0x7f4737d24018;  1 drivers
v0xce6dc0_0 .net *"_ivl_4", 0 0, L_0xc98630;  1 drivers
v0xce6ea0_0 .net *"_ivl_6", 0 0, L_0xc988b0;  1 drivers
v0xce6f80_0 .net *"_ivl_8", 0 0, L_0xcaf9a0;  1 drivers
v0xce7060_0 .net "a", 0 0, v0xce8250_0;  alias, 1 drivers
v0xce7120_0 .net "b", 0 0, v0xce82f0_0;  alias, 1 drivers
v0xce71e0_0 .net "c", 0 0, v0xce8390_0;  alias, 1 drivers
v0xce72a0_0 .net "d", 0 0, v0xce84d0_0;  alias, 1 drivers
v0xce7360_0 .net "out_pos", 0 0, L_0xcec2a0;  alias, 1 drivers
v0xce7420_0 .net "out_sop", 0 0, L_0xcc33c0;  alias, 1 drivers
v0xce74e0_0 .net "pos0", 0 0, L_0xcebaa0;  1 drivers
v0xce75a0_0 .net "pos1", 0 0, L_0xcebfe0;  1 drivers
L_0xcec2a0 .functor MUXZ 1, L_0x7f4737d24018, L_0xcebaa0, L_0xcec190, C4<>;
S_0xce7720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xc90320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xce8250_0 .var "a", 0 0;
v0xce82f0_0 .var "b", 0 0;
v0xce8390_0 .var "c", 0 0;
v0xce8430_0 .net "clk", 0 0, v0xceaa80_0;  1 drivers
v0xce84d0_0 .var "d", 0 0;
v0xce85c0_0 .var/2u "fail", 0 0;
v0xce8660_0 .var/2u "fail1", 0 0;
v0xce8700_0 .net "tb_match", 0 0, L_0xcedc30;  alias, 1 drivers
v0xce87a0_0 .var "wavedrom_enable", 0 0;
v0xce8840_0 .var "wavedrom_title", 511 0;
E_0xca33c0/0 .event negedge, v0xce8430_0;
E_0xca33c0/1 .event posedge, v0xce8430_0;
E_0xca33c0 .event/or E_0xca33c0/0, E_0xca33c0/1;
S_0xce7a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xce7720;
 .timescale -12 -12;
v0xce7c90_0 .var/2s "i", 31 0;
E_0xca3260 .event posedge, v0xce8430_0;
S_0xce7d90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xce7720;
 .timescale -12 -12;
v0xce7f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xce8070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xce7720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xce8a20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xc90320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xcec450 .functor AND 1, v0xce8390_0, v0xce84d0_0, C4<1>, C4<1>;
L_0xcec700 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xcec790 .functor NOT 1, v0xce82f0_0, C4<0>, C4<0>, C4<0>;
L_0xcec910 .functor AND 1, L_0xcec700, L_0xcec790, C4<1>, C4<1>;
L_0xceca50 .functor AND 1, L_0xcec910, v0xce8390_0, C4<1>, C4<1>;
L_0xcecb10 .functor OR 1, L_0xcec450, L_0xceca50, C4<0>, C4<0>;
L_0xceccb0 .functor NOT 1, v0xce82f0_0, C4<0>, C4<0>, C4<0>;
L_0xcecd20 .functor OR 1, L_0xceccb0, v0xce84d0_0, C4<0>, C4<0>;
L_0xcece30 .functor AND 1, v0xce8390_0, L_0xcecd20, C4<1>, C4<1>;
L_0xcecef0 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xced0d0 .functor OR 1, L_0xcecef0, v0xce82f0_0, C4<0>, C4<0>;
L_0xced140 .functor AND 1, L_0xcece30, L_0xced0d0, C4<1>, C4<1>;
L_0xced2c0 .functor NOT 1, v0xce8250_0, C4<0>, C4<0>, C4<0>;
L_0xced330 .functor OR 1, L_0xced2c0, v0xce84d0_0, C4<0>, C4<0>;
L_0xced250 .functor AND 1, v0xce8390_0, L_0xced330, C4<1>, C4<1>;
L_0xced4c0 .functor XNOR 1, L_0xced140, L_0xced250, C4<0>, C4<0>;
v0xce8be0_0 .net *"_ivl_12", 0 0, L_0xceccb0;  1 drivers
v0xce8cc0_0 .net *"_ivl_14", 0 0, L_0xcecd20;  1 drivers
v0xce8da0_0 .net *"_ivl_16", 0 0, L_0xcece30;  1 drivers
v0xce8e90_0 .net *"_ivl_18", 0 0, L_0xcecef0;  1 drivers
v0xce8f70_0 .net *"_ivl_2", 0 0, L_0xcec700;  1 drivers
v0xce90a0_0 .net *"_ivl_20", 0 0, L_0xced0d0;  1 drivers
v0xce9180_0 .net *"_ivl_24", 0 0, L_0xced2c0;  1 drivers
v0xce9260_0 .net *"_ivl_26", 0 0, L_0xced330;  1 drivers
v0xce9340_0 .net *"_ivl_30", 0 0, L_0xced4c0;  1 drivers
L_0x7f4737d24060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xce9490_0 .net *"_ivl_32", 0 0, L_0x7f4737d24060;  1 drivers
v0xce9570_0 .net *"_ivl_4", 0 0, L_0xcec790;  1 drivers
v0xce9650_0 .net *"_ivl_6", 0 0, L_0xcec910;  1 drivers
v0xce9730_0 .net "a", 0 0, v0xce8250_0;  alias, 1 drivers
v0xce97d0_0 .net "b", 0 0, v0xce82f0_0;  alias, 1 drivers
v0xce98c0_0 .net "c", 0 0, v0xce8390_0;  alias, 1 drivers
v0xce99b0_0 .net "d", 0 0, v0xce84d0_0;  alias, 1 drivers
v0xce9aa0_0 .net "out_pos", 0 0, L_0xced660;  alias, 1 drivers
v0xce9c70_0 .net "out_sop", 0 0, L_0xcecb10;  alias, 1 drivers
v0xce9d30_0 .net "pos0", 0 0, L_0xced140;  1 drivers
v0xce9df0_0 .net "pos1", 0 0, L_0xced250;  1 drivers
v0xce9eb0_0 .net "sop_term1", 0 0, L_0xcec450;  1 drivers
v0xce9f70_0 .net "sop_term2", 0 0, L_0xceca50;  1 drivers
L_0xced660 .functor MUXZ 1, L_0x7f4737d24060, L_0xced140, L_0xced4c0, C4<>;
S_0xcea0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xc90320;
 .timescale -12 -12;
E_0xc8c9f0 .event anyedge, v0xceaee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xceaee0_0;
    %nor/r;
    %assign/vec4 v0xceaee0_0, 0;
    %wait E_0xc8c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xce7720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce85c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xce8660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xce7720;
T_4 ;
    %wait E_0xca33c0;
    %load/vec4 v0xce8700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xce85c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xce7720;
T_5 ;
    %wait E_0xca3260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %wait E_0xca3260;
    %load/vec4 v0xce85c0_0;
    %store/vec4 v0xce8660_0, 0, 1;
    %fork t_1, S_0xce7a50;
    %jmp t_0;
    .scope S_0xce7a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xce7c90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xce7c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xca3260;
    %load/vec4 v0xce7c90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xce7c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xce7c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xce7720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xca33c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xce84d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce8390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xce82f0_0, 0;
    %assign/vec4 v0xce8250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xce85c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xce8660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xc90320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xceaa80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xceaee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xc90320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xceaa80_0;
    %inv;
    %store/vec4 v0xceaa80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xc90320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xce8430_0, v0xceb160_0, v0xcea8a0_0, v0xcea940_0, v0xcea9e0_0, v0xceab20_0, v0xceada0_0, v0xcead00_0, v0xceac60_0, v0xceabc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xc90320;
T_9 ;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xceae40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xc90320;
T_10 ;
    %wait E_0xca33c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xceae40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
    %load/vec4 v0xceb090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xceae40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xceada0_0;
    %load/vec4 v0xceada0_0;
    %load/vec4 v0xcead00_0;
    %xor;
    %load/vec4 v0xceada0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xceac60_0;
    %load/vec4 v0xceac60_0;
    %load/vec4 v0xceabc0_0;
    %xor;
    %load/vec4 v0xceac60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xceae40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xceae40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can25_depth0/machine/ece241_2013_q2/iter0/response6/top_module.sv";
