// Seed: 2870238228
module module_0 (
    output supply0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    input supply0 id_3,
    input supply0 id_4
);
  wire id_6;
endmodule
module module_1 (
    input  tri   id_0,
    input  wire  id_1,
    input  wire  id_2,
    input  tri   id_3,
    input  uwire id_4,
    output logic id_5,
    output tri1  id_6,
    output tri   id_7
);
  initial id_5 = id_4;
  module_0 modCall_1 (
      id_7,
      id_0,
      id_4,
      id_0,
      id_3
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    output wor id_0,
    input uwire id_1,
    output tri1 id_2,
    output supply0 id_3,
    output tri1 id_4,
    input tri id_5,
    input wand id_6,
    output supply0 id_7
);
  parameter id_9 = 1;
  wire id_10;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_1,
      id_1,
      id_5
  );
  assign modCall_1.id_4 = 0;
endmodule
