/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [19:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  reg [23:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  reg [15:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [14:0] celloutsig_0_16z;
  wire [19:0] celloutsig_0_17z;
  wire [7:0] celloutsig_0_18z;
  wire [19:0] celloutsig_0_19z;
  wire [10:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire [11:0] celloutsig_0_26z;
  wire [10:0] celloutsig_0_27z;
  wire [9:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  reg [4:0] celloutsig_0_50z;
  wire [24:0] celloutsig_0_51z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [25:0] celloutsig_0_7z;
  wire [7:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [35:0] celloutsig_1_13z;
  wire [23:0] celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [9:0] celloutsig_1_19z;
  wire [4:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [7:0] celloutsig_1_7z;
  wire [4:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_3z = celloutsig_1_2z ? celloutsig_1_2z : celloutsig_1_1z[2];
  assign celloutsig_1_11z = celloutsig_1_2z ? celloutsig_1_7z[6] : celloutsig_1_10z[2];
  assign celloutsig_0_9z = ~(celloutsig_0_7z[24] & celloutsig_0_4z);
  assign celloutsig_0_6z = ~(celloutsig_0_0z[10] | celloutsig_0_5z);
  assign celloutsig_0_13z = ~(celloutsig_0_2z[5] | celloutsig_0_1z[6]);
  assign celloutsig_0_15z = ~(celloutsig_0_6z | celloutsig_0_11z[4]);
  assign celloutsig_1_9z = ~((celloutsig_1_2z | celloutsig_1_8z[3]) & celloutsig_1_4z[0]);
  assign celloutsig_0_5z = ~((celloutsig_0_0z[19] | celloutsig_0_1z[4]) & (in_data[18] | celloutsig_0_2z[3]));
  assign celloutsig_0_51z = { celloutsig_0_0z[14:12], celloutsig_0_25z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_15z } + { celloutsig_0_17z[13:1], celloutsig_0_3z, celloutsig_0_27z };
  assign celloutsig_1_0z = in_data[134:117] + in_data[166:149];
  assign celloutsig_0_10z = { celloutsig_0_7z[23:7], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_4z } + in_data[93:74];
  assign celloutsig_0_27z = celloutsig_0_1z + celloutsig_0_1z;
  assign celloutsig_1_1z = in_data[181:177] & celloutsig_1_0z[10:6];
  assign celloutsig_0_7z = { in_data[31:18], celloutsig_0_1z, celloutsig_0_6z } & { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_1_4z = { celloutsig_1_1z[1:0], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, celloutsig_1_0z[8:5] };
  assign celloutsig_1_7z = celloutsig_1_0z[17:10] / { 1'h1, celloutsig_1_4z[3:2], celloutsig_1_4z };
  assign celloutsig_0_18z = celloutsig_0_16z[14:7] / { 1'h1, celloutsig_0_2z[7:2], celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_8z[5:1], celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_11z } >= { celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_0_8z = celloutsig_0_2z[9:2] % { 1'h1, celloutsig_0_2z[6:0] };
  assign celloutsig_1_8z = { celloutsig_1_0z[12:9], celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[3:0] };
  assign celloutsig_1_10z = celloutsig_1_4z * celloutsig_1_1z;
  assign celloutsig_0_1z = in_data[50:40] * celloutsig_0_0z[18:8];
  assign celloutsig_0_4z = & celloutsig_0_0z[11:3];
  assign celloutsig_1_18z = & { celloutsig_1_17z, celloutsig_1_9z };
  assign celloutsig_0_3z = | celloutsig_0_1z[3:1];
  assign celloutsig_1_17z = ^ celloutsig_1_15z[20:16];
  assign celloutsig_0_21z = ^ celloutsig_0_14z[4:2];
  assign celloutsig_0_23z = ^ { celloutsig_0_12z[5:3], celloutsig_0_21z };
  assign celloutsig_1_13z = { in_data[157:143], celloutsig_1_9z, celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_0z } <<< { celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_0z[5:0] <<< celloutsig_0_0z[16:11];
  assign celloutsig_0_2z = in_data[48:39] <<< celloutsig_0_1z[10:1];
  assign celloutsig_1_19z = { in_data[155:150], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_17z, celloutsig_1_3z } >>> { celloutsig_1_5z[7:3], celloutsig_1_4z };
  assign celloutsig_0_16z = { celloutsig_0_0z[2:0], celloutsig_0_1z, celloutsig_0_6z } >>> { celloutsig_0_10z[18:5], celloutsig_0_15z };
  assign celloutsig_0_26z = celloutsig_0_19z[16:5] >>> { celloutsig_0_19z[11:3], celloutsig_0_19z[12], celloutsig_0_19z[1], celloutsig_0_23z };
  assign celloutsig_0_17z = celloutsig_0_12z[19:0] ~^ { celloutsig_0_12z[11:8], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_1_5z = in_data[125:118] ^ in_data[162:155];
  assign celloutsig_1_15z = in_data[178:155] ^ { celloutsig_1_13z[33:26], celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_8z };
  assign celloutsig_1_2z = ~((in_data[151] & in_data[176]) | in_data[106]);
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_0z = 20'h00000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[28:9];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_50z = 5'h00;
    else if (clkin_data[0]) celloutsig_0_50z = celloutsig_0_26z[6:2];
  always_latch
    if (celloutsig_1_19z[0]) celloutsig_0_12z = 24'h000000;
    else if (!clkin_data[0]) celloutsig_0_12z = { celloutsig_0_7z[15:11], celloutsig_0_8z, celloutsig_0_1z };
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_14z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_0z[19:14], celloutsig_0_2z };
  assign { celloutsig_0_19z[19:13], celloutsig_0_19z[11], celloutsig_0_19z[8:3], celloutsig_0_19z[9], celloutsig_0_19z[1], celloutsig_0_19z[10], celloutsig_0_19z[12] } = ~ { celloutsig_0_18z[6:0], celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign { celloutsig_0_19z[2], celloutsig_0_19z[0] } = celloutsig_0_19z[12:11];
  assign { out_data[128], out_data[105:96], out_data[36:32], out_data[24:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_50z, celloutsig_0_51z };
endmodule
