<h3 id=x504><a href=PreExecution_IR.html#x504>x504</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>, <a href=PreExecution_IR.html#x545>x545</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x545>x545</a>, <a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x509><a href=PreExecution_IR.html#x509>x509</a> = SetReg(mem=<a href=PreExecution_IR.html#x504>x504</a>,data=<a href=PreExecution_IR.html#x508>x508</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:15:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x504}, writes={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x524><a href=PreExecution_IR.html#x524>x524</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x524>x524</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x530><a href=PreExecution_IR.html#x530>x530</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x532>x532</a>, <a href=PreExecution_IR.html#x811>x811</a>, <a href=PreExecution_IR.html#x840>x840</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x530>x530</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x545><a href=PreExecution_IR.html#x545>x545</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:39:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x448, 0031: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x546>x546</a>, <a href=PreExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x545>x545</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x545>x545</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x545>x545</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x549><a href=PreExecution_IR.html#x549>x549</a> = RegRead(mem=<a href=PreExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x449, 0031: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x550>x550</a>, <a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x549>x549</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=PreExecution_IR.html#x505>x505</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x512>x512</a>, <a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x612>x612</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x512><a href=PreExecution_IR.html#x512>x512</a> = SetReg(mem=<a href=PreExecution_IR.html#x505>x505</a>,data=<a href=PreExecution_IR.html#x511>x511</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:16:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x505}, writes={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x687><a href=PreExecution_IR.html#x687>x687</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x461, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x688>x688</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x687>x687</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x630><a href=PreExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x457, 0031: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x631>x631</a>, <a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x765><a href=PreExecution_IR.html#x765>x765</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x468, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x766>x766</a>, <a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x765>x765</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x616><a href=PreExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x455, 0031: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x617>x617</a>, <a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x531><a href=PreExecution_IR.html#x531>x531</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x532>x532</a>, <a href=PreExecution_IR.html#x811>x811</a>, <a href=PreExecution_IR.html#x832>x832</a>, <a href=PreExecution_IR.html#x838>x838</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x531>x531</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x612><a href=PreExecution_IR.html#x612>x612</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:43:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x454, 0031: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x613>x613</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x612>x612</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x612>x612</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x612>x612</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
</td>
<td>
<h3 id=x528><a href=PreExecution_IR.html#x528>x528</a> = RegRead(mem=<a href=PreExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x506><a href=PreExecution_IR.html#x506>x506</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:14:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x540>x540</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x515>x515</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x540>x540</a>, <a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x536>x536</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x515><a href=PreExecution_IR.html#x515>x515</a> = SetReg(mem=<a href=PreExecution_IR.html#x506>x506</a>,data=<a href=PreExecution_IR.html#x514>x514</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:17:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x506}, writes={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x515>x515</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x527><a href=PreExecution_IR.html#x527>x527</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x562><a href=PreExecution_IR.html#x562>x562</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x451, 0031: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x563>x563</a>, <a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x562>x562</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x540><a href=PreExecution_IR.html#x540>x540</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x447, 0031: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x541>x541</a>, <a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x540>x540</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x525><a href=PreExecution_IR.html#x525>x525</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x525>x525</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x536><a href=PreExecution_IR.html#x536>x536</a> = RegRead(mem=<a href=PreExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:37:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x446, 0031: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x537>x537</a>, <a href=PreExecution_IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x536>x536</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x536>x536</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x526><a href=PreExecution_IR.html#x526>x526</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x533>x533</a>, <a href=PreExecution_IR.html#x576>x576</a>, <a href=PreExecution_IR.html#x579>x579</a>, <a href=PreExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>]<br></text>
<h3 id=x529><a href=PreExecution_IR.html#x529>x529</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x534>x534</a>, <a href=PreExecution_IR.html#x644>x644</a>, <a href=PreExecution_IR.html#x647>x647</a>, <a href=PreExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>]<br></text>
<h3 id=x532><a href=PreExecution_IR.html#x532>x532</a> = DRAMHostNew(dims=[<a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x779>x779</a>, <a href=PreExecution_IR.html#x535>x535</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x704>x704</a>, <a href=PreExecution_IR.html#x701>x701</a>, <a href=PreExecution_IR.html#x782>x782</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x813>x813</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>]<br></text>
<h3 id=x539><a href=PreExecution_IR.html#x539>x539</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>, <a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x809>x809</a>, <a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x809>x809</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x569>x569</a>, <a href=PreExecution_IR.html#x623>x623</a>, <a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x543><a href=PreExecution_IR.html#x543>x543</a> = RegWrite(mem=<a href=PreExecution_IR.html#x539>x539</a>,data=<a href=PreExecution_IR.html#x542>x542</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x435<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539}, writes={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x543>x543</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x569><a href=PreExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x452, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x570>x570</a>, <a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x623><a href=PreExecution_IR.html#x623>x623</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x456, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x627>x627</a>, <a href=PreExecution_IR.html#x653>x653</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x542>x542</a>:[<a href=PreExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x623>x623</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x743><a href=PreExecution_IR.html#x743>x743</a> = RegRead(mem=<a href=PreExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x466, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x744>x744</a>, <a href=PreExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x542>x542</a>:[<a href=PreExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x548><a href=PreExecution_IR.html#x548>x548</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x755>x755</a>, <a href=PreExecution_IR.html#x552>x552</a>, <a href=PreExecution_IR.html#x808>x808</a>, <a href=PreExecution_IR.html#x737>x737</a>, <a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x555>x555</a>, <a href=PreExecution_IR.html#x680>x680</a>, <a href=PreExecution_IR.html#x737>x737</a>, <a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x552><a href=PreExecution_IR.html#x552>x552</a> = RegWrite(mem=<a href=PreExecution_IR.html#x548>x548</a>,data=<a href=PreExecution_IR.html#x551>x551</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x439<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x548}, writes={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x552>x552</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x555><a href=PreExecution_IR.html#x555>x555</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x450, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x559>x559</a>, <a href=PreExecution_IR.html#x585>x585</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x680><a href=PreExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x460, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x684>x684</a>, <a href=PreExecution_IR.html#x710>x710</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x737><a href=PreExecution_IR.html#x737>x737</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x464, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x738>x738</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x737>x737</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x755><a href=PreExecution_IR.html#x755>x755</a> = RegRead(mem=<a href=PreExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x467, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x759>x759</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x551>x551</a>:[<a href=PreExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x755>x755</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x805>x805</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=PreExecution_IR.html#x554>x554</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:41:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x747>x747</a>, <a href=PreExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x608><a href=PreExecution_IR.html#x608>x608</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x554>x554</a>,data=<a href=PreExecution_IR.html#x607>x607</a>,addr=[<a href=PreExecution_IR.html#b477>b477</a>, <a href=PreExecution_IR.html#x606>x606</a>],ens=[<a href=PreExecution_IR.html#x605>x605</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x239<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x591>x591</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x591>x591</a>:[],<a href=PreExecution_IR.html#b223>b223</a>:[<a href=PreExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x608>x608</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b223>b223</a>:1,<a href=PreExecution_IR.html#b870>b870</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b870>b870</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x747><a href=PreExecution_IR.html#x747>x747</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x554>x554</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b90>b90</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:75<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b90>b90</a>:[<a href=PreExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b90>b90</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x556><a href=PreExecution_IR.html#x556>x556</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x580>x580</a>, <a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x580><a href=PreExecution_IR.html#x580>x580</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x556>x556</a>,data=<a href=PreExecution_IR.html#x578>x578</a>,ens=[<a href=PreExecution_IR.html#x579>x579</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b473>b473</a>:[<a href=PreExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x580>x580</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x524>x524</a>, <a href=PreExecution_IR.html#x525>x525</a>, <a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PreExecution_IR.html#x557>x557</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>, <a href=PreExecution_IR.html#x590>x590</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x582><a href=PreExecution_IR.html#x582>x582</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x557>x557</a>,data=<a href=PreExecution_IR.html#x581>x581</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b473>b473</a>:[<a href=PreExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x582>x582</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x562>x562</a>, <a href=PreExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x590><a href=PreExecution_IR.html#x590>x590</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x557>x557</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x591>x591</a>, <a href=PreExecution_IR.html#x593>x593</a>, <a href=PreExecution_IR.html#x595>x595</a>, <a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=PreExecution_IR.html#x558>x558</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x584>x584</a>, <a href=PreExecution_IR.html#x607>x607</a>, <a href=PreExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x607><a href=PreExecution_IR.html#x607>x607</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x558>x558</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x608>x608</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b477>b477</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b477>b477</a>:[<a href=PreExecution_IR.html#b477>b477</a>],<a href=PreExecution_IR.html#b223>b223</a>:[<a href=PreExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b477>b477</a>:0,<a href=PreExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x607>x607</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b477>b477</a>:1,<a href=PreExecution_IR.html#b223>b223</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x587><a href=PreExecution_IR.html#x587>x587</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>, <a href=PreExecution_IR.html#x601>x601</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=PreExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PreExecution_IR.html#x587>x587</a>,data=<a href=PreExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x215<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x587}, writes={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x601><a href=PreExecution_IR.html#x601>x601</a> = RegRead(mem=<a href=PreExecution_IR.html#x587>x587</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x602>x602</a>, <a href=PreExecution_IR.html#x606>x606</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x588><a href=PreExecution_IR.html#x588>x588</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>, <a href=PreExecution_IR.html#x603>x603</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x594><a href=PreExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PreExecution_IR.html#x588>x588</a>,data=<a href=PreExecution_IR.html#x593>x593</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x217<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x588}, writes={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x603><a href=PreExecution_IR.html#x603>x603</a> = RegRead(mem=<a href=PreExecution_IR.html#x588>x588</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x604>x604</a>, <a href=PreExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x603>x603</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x589><a href=PreExecution_IR.html#x589>x589</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>, <a href=PreExecution_IR.html#x598>x598</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PreExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PreExecution_IR.html#x589>x589</a>,data=<a href=PreExecution_IR.html#x595>x595</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x589}, writes={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x598><a href=PreExecution_IR.html#x598>x598</a> = RegRead(mem=<a href=PreExecution_IR.html#x589>x589</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x453, 0031: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x599>x599</a>, <a href=PreExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x595>x595</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x595>x595</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x609>x609</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x615><a href=PreExecution_IR.html#x615>x615</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x772>x772</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x619>x619</a>, <a href=PreExecution_IR.html#x807>x807</a>, <a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x615>x615</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x637>x637</a>, <a href=PreExecution_IR.html#x694>x694</a>, <a href=PreExecution_IR.html#x740>x740</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x619><a href=PreExecution_IR.html#x619>x619</a> = RegWrite(mem=<a href=PreExecution_IR.html#x615>x615</a>,data=<a href=PreExecution_IR.html#x618>x618</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x443<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x615}, writes={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x619>x619</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x637><a href=PreExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x458, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x638>x638</a>, <a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x694><a href=PreExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x462, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x695>x695</a>, <a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x740><a href=PreExecution_IR.html#x740>x740</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x465, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x741>x741</a>, <a href=PreExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x618>x618</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x618>x618</a>:[<a href=PreExecution_IR.html#b69>b69</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x754>x754</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x753>x753</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x772><a href=PreExecution_IR.html#x772>x772</a> = RegRead(mem=<a href=PreExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x469, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x773>x773</a>, <a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x621><a href=PreExecution_IR.html#x621>x621</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:45:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x748>x748</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x676><a href=PreExecution_IR.html#x676>x676</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x621>x621</a>,data=<a href=PreExecution_IR.html#x675>x675</a>,addr=[<a href=PreExecution_IR.html#b486>b486</a>, <a href=PreExecution_IR.html#x674>x674</a>],ens=[<a href=PreExecution_IR.html#x673>x673</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621}, writes={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b486>b486</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x659>x659</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x659>x659</a>:[],<a href=PreExecution_IR.html#b289>b289</a>:[<a href=PreExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b289>b289</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x676>x676</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b289>b289</a>:1,<a href=PreExecution_IR.html#b871>b871</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b871>b871</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x748><a href=PreExecution_IR.html#x748>x748</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x621>x621</a>,addr=[<a href=PreExecution_IR.html#b90>b90</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:94<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x749>x749</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b90>b90</a>:[<a href=PreExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b90>b90</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x622><a href=PreExecution_IR.html#x622>x622</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:46:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x751>x751</a>, <a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x733><a href=PreExecution_IR.html#x733>x733</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x622>x622</a>,data=<a href=PreExecution_IR.html#x732>x732</a>,addr=[<a href=PreExecution_IR.html#b495>b495</a>, <a href=PreExecution_IR.html#x731>x731</a>],ens=[<a href=PreExecution_IR.html#x730>x730</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b495>b495</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x716>x716</a>],m=-1)],b=0),allIters={<a href=PreExecution_IR.html#x716>x716</a>:[],<a href=PreExecution_IR.html#b352>b352</a>:[<a href=PreExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b352>b352</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x733>x733</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b352>b352</a>:1,<a href=PreExecution_IR.html#b872>b872</a>:-1},c=0,allIters={<a href=PreExecution_IR.html#b872>b872</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x751><a href=PreExecution_IR.html#x751>x751</a> = SRAMWrite(mem=<a href=PreExecution_IR.html#x622>x622</a>,data=<a href=PreExecution_IR.html#x750>x750</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x746>x746</a>, <a href=PreExecution_IR.html#x747>x747</a>, <a href=PreExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x746><a href=PreExecution_IR.html#x746>x746</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x622>x622</a>,addr=[<a href=PreExecution_IR.html#b84>b84</a>, <a href=PreExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:56<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x750>x750</a>, <a href=PreExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b84>b84</a>:[<a href=PreExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b87>b87</a>:[<a href=PreExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x797><a href=PreExecution_IR.html#x797>x797</a> = SRAMRead(mem=<a href=PreExecution_IR.html#x622>x622</a>,addr=[<a href=PreExecution_IR.html#b500>b500</a>, <a href=PreExecution_IR.html#x796>x796</a>],ens=[<a href=PreExecution_IR.html#x795>x795</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x420<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x798>x798</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=-16)],b=0),i=<a href=PreExecution_IR.html#b57>b57</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=-16)],b=0),i=<a href=PreExecution_IR.html#b69>b69</a>), AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x765>x765</a>],m=-1)],b=0),i=<a href=PreExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PreExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x768>x768</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#b69>b69</a>:[<a href=PreExecution_IR.html#b69>b69</a>],<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b57>b57</a>:[<a href=PreExecution_IR.html#b57>b57</a>],<a href=PreExecution_IR.html#x765>x765</a>:[],0:[],<a href=PreExecution_IR.html#x768>x768</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b405>b405</a>:[<a href=PreExecution_IR.html#b405>b405</a>]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0,<a href=PreExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x797>x797</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PreExecution_IR.html#b874>b874</a>:-16,<a href=PreExecution_IR.html#b405>b405</a>:1,<a href=PreExecution_IR.html#b875>b875</a>:16,<a href=PreExecution_IR.html#b876>b876</a>:1},c=0,allIters={<a href=PreExecution_IR.html#b874>b874</a>:[<a href=PreExecution_IR.html#b69>b69</a>],<a href=PreExecution_IR.html#b875>b875</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b876>b876</a>:[<a href=PreExecution_IR.html#b57>b57</a>, <a href=PreExecution_IR.html#b500>b500</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x624><a href=PreExecution_IR.html#x624>x624</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>, <a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x648><a href=PreExecution_IR.html#x648>x648</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x624>x624</a>,data=<a href=PreExecution_IR.html#x646>x646</a>,ens=[<a href=PreExecution_IR.html#x647>x647</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x624}, writes={x624})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b482>b482</a>:[<a href=PreExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x648>x648</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x527>x527</a>, <a href=PreExecution_IR.html#x528>x528</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x625><a href=PreExecution_IR.html#x625>x625</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>, <a href=PreExecution_IR.html#x658>x658</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x650><a href=PreExecution_IR.html#x650>x650</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x625>x625</a>,data=<a href=PreExecution_IR.html#x649>x649</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x273<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b482>b482</a>:[<a href=PreExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x630>x630</a>, <a href=PreExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x658><a href=PreExecution_IR.html#x658>x658</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x625>x625</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x659>x659</a>, <a href=PreExecution_IR.html#x661>x661</a>, <a href=PreExecution_IR.html#x663>x663</a>, <a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x658>x658</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x626><a href=PreExecution_IR.html#x626>x626</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x652>x652</a>, <a href=PreExecution_IR.html#x675>x675</a>, <a href=PreExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x675><a href=PreExecution_IR.html#x675>x675</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x626>x626</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x304<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x676>x676</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x626}, writes={x626})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b486>b486</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b486>b486</a>:[<a href=PreExecution_IR.html#b486>b486</a>],<a href=PreExecution_IR.html#b289>b289</a>:[<a href=PreExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b289>b289</a>:0,<a href=PreExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x675>x675</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b486>b486</a>:1,<a href=PreExecution_IR.html#b289>b289</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x655><a href=PreExecution_IR.html#x655>x655</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>, <a href=PreExecution_IR.html#x669>x669</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x660><a href=PreExecution_IR.html#x660>x660</a> = RegWrite(mem=<a href=PreExecution_IR.html#x655>x655</a>,data=<a href=PreExecution_IR.html#x659>x659</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x655}, writes={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x660>x660</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x669><a href=PreExecution_IR.html#x669>x669</a> = RegRead(mem=<a href=PreExecution_IR.html#x655>x655</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x670>x670</a>, <a href=PreExecution_IR.html#x674>x674</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x656><a href=PreExecution_IR.html#x656>x656</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>, <a href=PreExecution_IR.html#x671>x671</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x662><a href=PreExecution_IR.html#x662>x662</a> = RegWrite(mem=<a href=PreExecution_IR.html#x656>x656</a>,data=<a href=PreExecution_IR.html#x661>x661</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x656}, writes={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x662>x662</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x671><a href=PreExecution_IR.html#x671>x671</a> = RegRead(mem=<a href=PreExecution_IR.html#x656>x656</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x299<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x672>x672</a>, <a href=PreExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x657><a href=PreExecution_IR.html#x657>x657</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>, <a href=PreExecution_IR.html#x666>x666</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x657>x657</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x664><a href=PreExecution_IR.html#x664>x664</a> = RegWrite(mem=<a href=PreExecution_IR.html#x657>x657</a>,data=<a href=PreExecution_IR.html#x663>x663</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x285<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x657}, writes={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x666><a href=PreExecution_IR.html#x666>x666</a> = RegRead(mem=<a href=PreExecution_IR.html#x657>x657</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x459, 0031: x287<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x667>x667</a>, <a href=PreExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x663>x663</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x663>x663</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x677>x677</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x681><a href=PreExecution_IR.html#x681>x681</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>, <a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x705><a href=PreExecution_IR.html#x705>x705</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x681>x681</a>,data=<a href=PreExecution_IR.html#x703>x703</a>,ens=[<a href=PreExecution_IR.html#x704>x704</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x334<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b491>b491</a>:[<a href=PreExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x682><a href=PreExecution_IR.html#x682>x682</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>, <a href=PreExecution_IR.html#x715>x715</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x707><a href=PreExecution_IR.html#x707>x707</a> = FIFOEnq(mem=<a href=PreExecution_IR.html#x682>x682</a>,data=<a href=PreExecution_IR.html#x706>x706</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x336<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b491>b491</a>:[<a href=PreExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x707>x707</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x687>x687</a>, <a href=PreExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x715><a href=PreExecution_IR.html#x715>x715</a> = FIFODeq(mem=<a href=PreExecution_IR.html#x682>x682</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x716>x716</a>, <a href=PreExecution_IR.html#x718>x718</a>, <a href=PreExecution_IR.html#x720>x720</a>, <a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x715>x715</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x683><a href=PreExecution_IR.html#x683>x683</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x709>x709</a>, <a href=PreExecution_IR.html#x732>x732</a>, <a href=PreExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x732><a href=PreExecution_IR.html#x732>x732</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x733>x733</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x683}, writes={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b495>b495</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b495>b495</a>:[<a href=PreExecution_IR.html#b495>b495</a>],<a href=PreExecution_IR.html#b352>b352</a>:[<a href=PreExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b352>b352</a>:0,<a href=PreExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x732>x732</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b495>b495</a>:1,<a href=PreExecution_IR.html#b352>b352</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x712><a href=PreExecution_IR.html#x712>x712</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x717>x717</a>, <a href=PreExecution_IR.html#x726>x726</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x717><a href=PreExecution_IR.html#x717>x717</a> = RegWrite(mem=<a href=PreExecution_IR.html#x712>x712</a>,data=<a href=PreExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x712}, writes={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x717>x717</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x726><a href=PreExecution_IR.html#x726>x726</a> = RegRead(mem=<a href=PreExecution_IR.html#x712>x712</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x727>x727</a>, <a href=PreExecution_IR.html#x731>x731</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x726>x726</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x713><a href=PreExecution_IR.html#x713>x713</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x719>x719</a>, <a href=PreExecution_IR.html#x728>x728</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x719><a href=PreExecution_IR.html#x719>x719</a> = RegWrite(mem=<a href=PreExecution_IR.html#x713>x713</a>,data=<a href=PreExecution_IR.html#x718>x718</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x713}, writes={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x728><a href=PreExecution_IR.html#x728>x728</a> = RegRead(mem=<a href=PreExecution_IR.html#x713>x713</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x729>x729</a>, <a href=PreExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x714><a href=PreExecution_IR.html#x714>x714</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x721>x721</a>, <a href=PreExecution_IR.html#x723>x723</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x721><a href=PreExecution_IR.html#x721>x721</a> = RegWrite(mem=<a href=PreExecution_IR.html#x714>x714</a>,data=<a href=PreExecution_IR.html#x720>x720</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x721>x721</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x723><a href=PreExecution_IR.html#x723>x723</a> = RegRead(mem=<a href=PreExecution_IR.html#x714>x714</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x463, 0031: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x724>x724</a>, <a href=PreExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x720>x720</a>],m=1)],b=0),allIters={<a href=PreExecution_IR.html#x720>x720</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x723>x723</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x734>x734</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x756><a href=PreExecution_IR.html#x756>x756</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x783><a href=PreExecution_IR.html#x783>x783</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x756>x756</a>,data=<a href=PreExecution_IR.html#x781>x781</a>,ens=[<a href=PreExecution_IR.html#x782>x782</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x756}, writes={x756})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x783>x783</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x530>x530</a>, <a href=PreExecution_IR.html#x531>x531</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x757><a href=PreExecution_IR.html#x757>x757</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>, <a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x799><a href=PreExecution_IR.html#x799>x799</a> = StreamOutWrite(mem=<a href=PreExecution_IR.html#x757>x757</a>,data=<a href=PreExecution_IR.html#x798>x798</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x422<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x757}, writes={x757})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],<a href=PreExecution_IR.html#b405>b405</a>:[<a href=PreExecution_IR.html#b405>b405</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0,<a href=PreExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x799>x799</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1,<a href=PreExecution_IR.html#b405>b405</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x797>x797</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x758><a href=PreExecution_IR.html#x758>x758</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x802>x802</a>, <a href=PreExecution_IR.html#x803>x803</a>, <a href=PreExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x803><a href=PreExecution_IR.html#x803>x803</a> = StreamInRead(mem=<a href=PreExecution_IR.html#x758>x758</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x426<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PreExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PreExecution_IR.html#b500>b500</a>:[<a href=PreExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PreExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x803>x803</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PreExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x804>x804</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x761><a href=PreExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>, <a href=PreExecution_IR.html#x791>x791</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x784><a href=PreExecution_IR.html#x784>x784</a> = RegWrite(mem=<a href=PreExecution_IR.html#x761>x761</a>,data=<a href=PreExecution_IR.html#x771>x771</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x791><a href=PreExecution_IR.html#x791>x791</a> = RegRead(mem=<a href=PreExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x413<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x792>x792</a>, <a href=PreExecution_IR.html#x796>x796</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x791>x791</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x762><a href=PreExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>, <a href=PreExecution_IR.html#x793>x793</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x785><a href=PreExecution_IR.html#x785>x785</a> = RegWrite(mem=<a href=PreExecution_IR.html#x762>x762</a>,data=<a href=PreExecution_IR.html#x773>x773</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x785>x785</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x793><a href=PreExecution_IR.html#x793>x793</a> = RegRead(mem=<a href=PreExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x415<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x794>x794</a>, <a href=PreExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x793>x793</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x763><a href=PreExecution_IR.html#x763>x763</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>, <a href=PreExecution_IR.html#x788>x788</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x786><a href=PreExecution_IR.html#x786>x786</a> = RegWrite(mem=<a href=PreExecution_IR.html#x763>x763</a>,data=<a href=PreExecution_IR.html#x776>x776</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x763}, writes={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x786>x786</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x765>x765</a>, <a href=PreExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x788><a href=PreExecution_IR.html#x788>x788</a> = RegRead(mem=<a href=PreExecution_IR.html#x763>x763</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x470, 0031: x403<br></text>
<text><strong>Consumers</strong>: [<a href=PreExecution_IR.html#x789>x789</a>, <a href=PreExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PreExecution_IR.html#x775>x775</a>],m=16)],b=0),allIters={<a href=PreExecution_IR.html#x775>x775</a>:[<a href=PreExecution_IR.html#b57>b57</a>, <a href=PreExecution_IR.html#b69>b69</a>, <a href=PreExecution_IR.html#b500>b500</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PreExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PreExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PreExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PreExecution_IR.html#x800>x800</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x504><a href=PostExecution_IR.html#x504>x504</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x549>x549</a>, <a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x545>x545</a>, <a href=PostExecution_IR.html#x509>x509</a>, <a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x504>x504</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x545>x545</a>, <a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x509>x509</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x509><a href=PostExecution_IR.html#x509>x509</a> = SetReg(mem=<a href=PostExecution_IR.html#x504>x504</a>,data=<a href=PostExecution_IR.html#x508>x508</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:15:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x6<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x504}, writes={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x509>x509</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x509>x509</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x524><a href=PostExecution_IR.html#x524>x524</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x36<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x524>x524</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x524>x524</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x530><a href=PostExecution_IR.html#x530>x530</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x42<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x532>x532</a>, <a href=PostExecution_IR.html#x811>x811</a>, <a href=PostExecution_IR.html#x840>x840</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x530>x530</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x530>x530</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x545><a href=PostExecution_IR.html#x545>x545</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:39:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x448, 0031: x55<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x546>x546</a>, <a href=PostExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x545>x545</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x545>x545</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x545>x545</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x545>x545</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x549><a href=PostExecution_IR.html#x549>x549</a> = RegRead(mem=<a href=PostExecution_IR.html#x504>x504</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x449, 0031: x59<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x550>x550</a>, <a href=PostExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x504})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x549>x549</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x505><a href=PostExecution_IR.html#x505>x505</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x616>x616</a>, <a href=PostExecution_IR.html#x612>x612</a>, <a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x512>x512</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x505>x505</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x616>x616</a>, <a href=PostExecution_IR.html#x612>x612</a>, <a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x512>x512</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x512><a href=PostExecution_IR.html#x512>x512</a> = SetReg(mem=<a href=PostExecution_IR.html#x505>x505</a>,data=<a href=PostExecution_IR.html#x511>x511</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:16:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x9<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x505}, writes={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x512>x512</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x512>x512</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x687><a href=PostExecution_IR.html#x687>x687</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x461, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x688>x688</a>, <a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x687>x687</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x630><a href=PostExecution_IR.html#x630>x630</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x457, 0031: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x631>x631</a>, <a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x630>x630</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x765><a href=PostExecution_IR.html#x765>x765</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x468, 0031: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x766>x766</a>, <a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x765>x765</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x616><a href=PostExecution_IR.html#x616>x616</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x455, 0031: x71<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x617>x617</a>, <a href=PostExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x616>x616</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x531><a href=PostExecution_IR.html#x531>x531</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x43<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x532>x532</a>, <a href=PostExecution_IR.html#x811>x811</a>, <a href=PostExecution_IR.html#x832>x832</a>, <a href=PostExecution_IR.html#x838>x838</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x531>x531</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x612><a href=PostExecution_IR.html#x612>x612</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:43:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x454, 0031: x67<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x613>x613</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x612>x612</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x612>x612</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x612>x612</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x612>x612</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
</td>
<td>
<h3 id=x528><a href=PostExecution_IR.html#x528>x528</a> = RegRead(mem=<a href=PostExecution_IR.html#x505>x505</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x40<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x505})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x528>x528</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x506><a href=PostExecution_IR.html#x506>x506</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:14:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x515>x515</a>, <a href=PostExecution_IR.html#x536>x536</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x540>x540</a>, <a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x506>x506</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x536>x536</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x540>x540</a>, <a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x515>x515</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x515><a href=PostExecution_IR.html#x515>x515</a> = SetReg(mem=<a href=PostExecution_IR.html#x506>x506</a>,data=<a href=PostExecution_IR.html#x514>x514</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:17:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x12<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x506}, writes={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x515>x515</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x515>x515</a>,matrix=SparseMatrix(rows=[],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x527><a href=PostExecution_IR.html#x527>x527</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x39<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x527>x527</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x527>x527</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
<td>
<h3 id=x562><a href=PostExecution_IR.html#x562>x562</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x451, 0031: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x563>x563</a>, <a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x562>x562</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x540><a href=PostExecution_IR.html#x540>x540</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x447, 0031: x52<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x541>x541</a>, <a href=PostExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x540>x540</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x525><a href=PostExecution_IR.html#x525>x525</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x37<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x525>x525</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x536><a href=PostExecution_IR.html#x536>x536</a> = RegRead(mem=<a href=PostExecution_IR.html#x506>x506</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:37:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x446, 0031: x48<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x537>x537</a>, <a href=PostExecution_IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x506})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x536>x536</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x536>x536</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x536>x536</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x536>x536</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x526><a href=PostExecution_IR.html#x526>x526</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x533>x533</a>, <a href=PostExecution_IR.html#x576>x576</a>, <a href=PostExecution_IR.html#x579>x579</a>, <a href=PostExecution_IR.html#x584>x584</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x526>x526</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>]<br></text>
<h3 id=x529><a href=PostExecution_IR.html#x529>x529</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x534>x534</a>, <a href=PostExecution_IR.html#x644>x644</a>, <a href=PostExecution_IR.html#x647>x647</a>, <a href=PostExecution_IR.html#x652>x652</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x529>x529</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>]<br></text>
<h3 id=x532><a href=PostExecution_IR.html#x532>x532</a> = DRAMHostNew(dims=[<a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x782>x782</a>, <a href=PostExecution_IR.html#x813>x813</a>, <a href=PostExecution_IR.html#x701>x701</a>, <a href=PostExecution_IR.html#x535>x535</a>, <a href=PostExecution_IR.html#x779>x779</a>, <a href=PostExecution_IR.html#x704>x704</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x532>x532</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>]<br></text>
<h3 id=x539><a href=PostExecution_IR.html#x539>x539</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x569>x569</a>, <a href=PostExecution_IR.html#x743>x743</a>, <a href=PostExecution_IR.html#x543>x543</a>, <a href=PostExecution_IR.html#x623>x623</a>, <a href=PostExecution_IR.html#x809>x809</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x539>x539</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x809>x809</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x569>x569</a>, <a href=PostExecution_IR.html#x623>x623</a>, <a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x543>x543</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x543><a href=PostExecution_IR.html#x543>x543</a> = RegWrite(mem=<a href=PostExecution_IR.html#x539>x539</a>,data=<a href=PostExecution_IR.html#x542>x542</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x435<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x544>x544</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x539}, writes={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x543>x543</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x543>x543</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x540>x540</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x544>x544</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(3)</th>
<td>
<h3 id=x569><a href=PostExecution_IR.html#x569>x569</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x452, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x570>x570</a>, <a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x569>x569</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x623><a href=PostExecution_IR.html#x623>x623</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x456, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x627>x627</a>, <a href=PostExecution_IR.html#x653>x653</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x542>x542</a>:[<a href=PostExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x623>x623</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x623>x623</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x743><a href=PostExecution_IR.html#x743>x743</a> = RegRead(mem=<a href=PostExecution_IR.html#x539>x539</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x466, 0031: x437<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x744>x744</a>, <a href=PostExecution_IR.html#x753>x753</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x539})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x542>x542</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x542>x542</a>:[<a href=PostExecution_IR.html#b50>b50</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x743>x743</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x743>x743</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x548><a href=PostExecution_IR.html#x548>x548</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x555>x555</a>, <a href=PostExecution_IR.html#x680>x680</a>, <a href=PostExecution_IR.html#x808>x808</a>, <a href=PostExecution_IR.html#x737>x737</a>, <a href=PostExecution_IR.html#x755>x755</a>, <a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x548>x548</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x555>x555</a>, <a href=PostExecution_IR.html#x680>x680</a>, <a href=PostExecution_IR.html#x737>x737</a>, <a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x552><a href=PostExecution_IR.html#x552>x552</a> = RegWrite(mem=<a href=PostExecution_IR.html#x548>x548</a>,data=<a href=PostExecution_IR.html#x551>x551</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x439<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x553>x553</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x548}, writes={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x552>x552</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x552>x552</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x549>x549</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x553>x553</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x555><a href=PostExecution_IR.html#x555>x555</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x450, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x559>x559</a>, <a href=PostExecution_IR.html#x585>x585</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x555>x555</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x555>x555</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x680><a href=PostExecution_IR.html#x680>x680</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x460, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x684>x684</a>, <a href=PostExecution_IR.html#x710>x710</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x680>x680</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x680>x680</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x737><a href=PostExecution_IR.html#x737>x737</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x464, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x738>x738</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x737>x737</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x737>x737</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x755><a href=PostExecution_IR.html#x755>x755</a> = RegRead(mem=<a href=PostExecution_IR.html#x548>x548</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x467, 0031: x441<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x759>x759</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x548})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x551>x551</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x551>x551</a>:[<a href=PostExecution_IR.html#b57>b57</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x755>x755</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x755>x755</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x805>x805</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x805>x805</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x554><a href=PostExecution_IR.html#x554>x554</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:41:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>, <a href=PostExecution_IR.html#x747>x747</a>, <a href=PostExecution_IR.html#x808>x808</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x554>x554</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x808>x808</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x608><a href=PostExecution_IR.html#x608>x608</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x554>x554</a>,data=<a href=PostExecution_IR.html#x607>x607</a>,addr=[<a href=PostExecution_IR.html#b477>b477</a>, <a href=PostExecution_IR.html#x606>x606</a>],ens=[<a href=PostExecution_IR.html#x605>x605</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x239<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554}, writes={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x608>x608</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x591>x591</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x591>x591</a>:[],<a href=PostExecution_IR.html#b223>b223</a>:[<a href=PostExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x608>x608</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b223>b223</a>:1,<a href=PostExecution_IR.html#b870>b870</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b870>b870</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x601>x601</a>, <a href=PostExecution_IR.html#x603>x603</a>, <a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x747><a href=PostExecution_IR.html#x747>x747</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x554>x554</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b90>b90</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:75<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x93<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x749>x749</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x554})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b90>b90</a>:[<a href=PostExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b90>b90</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x747>x747</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x747>x747</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x556><a href=PostExecution_IR.html#x556>x556</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x580>x580</a>, <a href=PostExecution_IR.html#x584>x584</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x556>x556</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x580>x580</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x580><a href=PostExecution_IR.html#x580>x580</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x556>x556</a>,data=<a href=PostExecution_IR.html#x578>x578</a>,ens=[<a href=PostExecution_IR.html#x579>x579</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x205<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x556}, writes={x556})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x580>x580</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b473>b473</a>:[<a href=PostExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x580>x580</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>, <a href=PostExecution_IR.html#x524>x524</a>, <a href=PostExecution_IR.html#x525>x525</a>, <a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x557><a href=PostExecution_IR.html#x557>x557</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x582>x582</a>, <a href=PostExecution_IR.html#x590>x590</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x557>x557</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x582>x582</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x582><a href=PostExecution_IR.html#x582>x582</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x557>x557</a>,data=<a href=PostExecution_IR.html#x581>x581</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x207<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x583>x583</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x582>x582</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b473>b473</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b473>b473</a>:[<a href=PostExecution_IR.html#b473>b473</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b473>b473</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x582>x582</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b473>b473</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x562>x562</a>, <a href=PostExecution_IR.html#x569>x569</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x583>x583</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x590><a href=PostExecution_IR.html#x590>x590</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x557>x557</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x213<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x591>x591</a>, <a href=PostExecution_IR.html#x593>x593</a>, <a href=PostExecution_IR.html#x595>x595</a>, <a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x557}, writes={x557})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b477>b477</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x590>x590</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x558><a href=PostExecution_IR.html#x558>x558</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x584>x584</a>, <a href=PostExecution_IR.html#x607>x607</a>, <a href=PostExecution_IR.html#x611>x611</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x558>x558</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x611>x611</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x607><a href=PostExecution_IR.html#x607>x607</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x558>x558</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x238<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x608>x608</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x558}, writes={x558})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b477>b477</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b223>b223</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b477>b477</a>:[<a href=PostExecution_IR.html#b477>b477</a>],<a href=PostExecution_IR.html#b223>b223</a>:[<a href=PostExecution_IR.html#b223>b223</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b477>b477</a>:0,<a href=PostExecution_IR.html#b223>b223</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x607>x607</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b477>b477</a>:1,<a href=PostExecution_IR.html#b223>b223</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x607>x607</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x587><a href=PostExecution_IR.html#x587>x587</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x592>x592</a>, <a href=PostExecution_IR.html#x601>x601</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x587>x587</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x592>x592</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x592><a href=PostExecution_IR.html#x592>x592</a> = RegWrite(mem=<a href=PostExecution_IR.html#x587>x587</a>,data=<a href=PostExecution_IR.html#x591>x591</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x215<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x587}, writes={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x592>x592</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x592>x592</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x601><a href=PostExecution_IR.html#x601>x601</a> = RegRead(mem=<a href=PostExecution_IR.html#x587>x587</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x231<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x602>x602</a>, <a href=PostExecution_IR.html#x606>x606</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x587})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x601>x601</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x601>x601</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x588><a href=PostExecution_IR.html#x588>x588</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x594>x594</a>, <a href=PostExecution_IR.html#x603>x603</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x588>x588</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x594>x594</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x594><a href=PostExecution_IR.html#x594>x594</a> = RegWrite(mem=<a href=PostExecution_IR.html#x588>x588</a>,data=<a href=PostExecution_IR.html#x593>x593</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x217<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x588}, writes={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x594>x594</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x594>x594</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x603><a href=PostExecution_IR.html#x603>x603</a> = RegRead(mem=<a href=PostExecution_IR.html#x588>x588</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x233<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x604>x604</a>, <a href=PostExecution_IR.html#x609>x609</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x588})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x603>x603</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x603>x603</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x589><a href=PostExecution_IR.html#x589>x589</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x596>x596</a>, <a href=PostExecution_IR.html#x598>x598</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x589>x589</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x596>x596</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x596><a href=PostExecution_IR.html#x596>x596</a> = RegWrite(mem=<a href=PostExecution_IR.html#x589>x589</a>,data=<a href=PostExecution_IR.html#x595>x595</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x219<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x597>x597</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x589}, writes={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x596>x596</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x596>x596</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x590>x590</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x597>x597</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x598><a href=PostExecution_IR.html#x598>x598</a> = RegRead(mem=<a href=PostExecution_IR.html#x589>x589</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x453, 0031: x221<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x599>x599</a>, <a href=PostExecution_IR.html#x610>x610</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x589})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x595>x595</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x595>x595</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x598>x598</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x598>x598</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x610>x610</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x609>x609</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x615><a href=PostExecution_IR.html#x615>x615</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x619>x619</a>, <a href=PostExecution_IR.html#x637>x637</a>, <a href=PostExecution_IR.html#x740>x740</a>, <a href=PostExecution_IR.html#x772>x772</a>, <a href=PostExecution_IR.html#x694>x694</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x615>x615</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 5<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x637>x637</a>, <a href=PostExecution_IR.html#x694>x694</a>, <a href=PostExecution_IR.html#x740>x740</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x619>x619</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x619><a href=PostExecution_IR.html#x619>x619</a> = RegWrite(mem=<a href=PostExecution_IR.html#x615>x615</a>,data=<a href=PostExecution_IR.html#x618>x618</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x443<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x620>x620</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x615}, writes={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x619>x619</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x619>x619</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x616>x616</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x620>x620</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x637><a href=PostExecution_IR.html#x637>x637</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x458, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x638>x638</a>, <a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x637>x637</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x694><a href=PostExecution_IR.html#x694>x694</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x462, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x695>x695</a>, <a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x694>x694</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x740><a href=PostExecution_IR.html#x740>x740</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x465, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x741>x741</a>, <a href=PostExecution_IR.html#x754>x754</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x618>x618</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x618>x618</a>:[<a href=PostExecution_IR.html#b69>b69</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x740>x740</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x740>x740</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x754>x754</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x753>x753</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
<td>
<h3 id=x772><a href=PostExecution_IR.html#x772>x772</a> = RegRead(mem=<a href=PostExecution_IR.html#x615>x615</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x469, 0031: x445<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x773>x773</a>, <a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x615})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x772>x772</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(4),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x621><a href=PostExecution_IR.html#x621>x621</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:45:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>, <a href=PostExecution_IR.html#x748>x748</a>, <a href=PostExecution_IR.html#x807>x807</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x621>x621</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x676><a href=PostExecution_IR.html#x676>x676</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x621>x621</a>,data=<a href=PostExecution_IR.html#x675>x675</a>,addr=[<a href=PostExecution_IR.html#b486>b486</a>, <a href=PostExecution_IR.html#x674>x674</a>],ens=[<a href=PostExecution_IR.html#x673>x673</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x305<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621}, writes={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x676>x676</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b486>b486</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x659>x659</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x659>x659</a>:[],<a href=PostExecution_IR.html#b289>b289</a>:[<a href=PostExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b289>b289</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x676>x676</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b289>b289</a>:1,<a href=PostExecution_IR.html#b871>b871</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b871>b871</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x669>x669</a>, <a href=PostExecution_IR.html#x675>x675</a>, <a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x748><a href=PostExecution_IR.html#x748>x748</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x621>x621</a>,addr=[<a href=PostExecution_IR.html#b90>b90</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:94<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x94<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x749>x749</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x621})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b90>b90</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b90>b90</a>:[<a href=PostExecution_IR.html#b90>b90</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b90>b90</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x748>x748</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b90>b90</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x622><a href=PostExecution_IR.html#x622>x622</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:46:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x751>x751</a>, <a href=PostExecution_IR.html#x807>x807</a>, <a href=PostExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x622>x622</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x807>x807</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x733>x733</a>, <a href=PostExecution_IR.html#x751>x751</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x733><a href=PostExecution_IR.html#x733>x733</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x622>x622</a>,data=<a href=PostExecution_IR.html#x732>x732</a>,addr=[<a href=PostExecution_IR.html#b495>b495</a>, <a href=PostExecution_IR.html#x731>x731</a>],ens=[<a href=PostExecution_IR.html#x730>x730</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x368<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x733>x733</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b495>b495</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x716>x716</a>],m=-1)],b=0),allIters={<a href=PostExecution_IR.html#x716>x716</a>:[],<a href=PostExecution_IR.html#b352>b352</a>:[<a href=PostExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b352>b352</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x733>x733</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b352>b352</a>:1,<a href=PostExecution_IR.html#b872>b872</a>:-1},c=0,allIters={<a href=PostExecution_IR.html#b872>b872</a>:[]})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x726>x726</a>, <a href=PostExecution_IR.html#x728>x728</a>, <a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
<td>
<h3 id=x751><a href=PostExecution_IR.html#x751>x751</a> = SRAMWrite(mem=<a href=PostExecution_IR.html#x622>x622</a>,data=<a href=PostExecution_IR.html#x750>x750</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x97<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622}, writes={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x751>x751</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x751>x751</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x746>x746</a>, <a href=PostExecution_IR.html#x747>x747</a>, <a href=PostExecution_IR.html#x748>x748</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0, 1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[1]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])},1:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(2)</th>
<td>
<h3 id=x746><a href=PostExecution_IR.html#x746>x746</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x622>x622</a>,addr=[<a href=PostExecution_IR.html#b84>b84</a>, <a href=PostExecution_IR.html#b87>b87</a>],ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:56<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x92<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x750>x750</a>, <a href=PostExecution_IR.html#x752>x752</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b84>b84</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b84>b84</a>:[<a href=PostExecution_IR.html#b84>b84</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b84>b84</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b87>b87</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b87>b87</a>:[<a href=PostExecution_IR.html#b87>b87</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b87>b87</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x746>x746</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b84>b84</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b87>b87</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x746>x746</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x752>x752</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>Dispatch</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0, 0]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 6.0<br></text>
</td>
<td>
<h3 id=x797><a href=PostExecution_IR.html#x797>x797</a> = SRAMRead(mem=<a href=PostExecution_IR.html#x622>x622</a>,addr=[<a href=PostExecution_IR.html#b500>b500</a>, <a href=PostExecution_IR.html#x796>x796</a>],ens=[<a href=PostExecution_IR.html#x795>x795</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x420<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x798>x798</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x622})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x797>x797</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0}), AddressPattern(comps=[AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x765>x765</a>],m=-16)],b=0),i=<a href=PostExecution_IR.html#b57>b57</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=-16)],b=0),i=<a href=PostExecution_IR.html#b69>b69</a>), AffineProduct(a=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x765>x765</a>],m=-1)],b=0),i=<a href=PostExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[Prod(xs=[],m=1)],b=0),i=<a href=PostExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x768>x768</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#b69>b69</a>:[<a href=PostExecution_IR.html#b69>b69</a>],<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b57>b57</a>:[<a href=PostExecution_IR.html#b57>b57</a>],<a href=PostExecution_IR.html#x765>x765</a>:[],0:[],<a href=PostExecution_IR.html#x768>x768</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b405>b405</a>:[<a href=PostExecution_IR.html#b405>b405</a>]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0,<a href=PostExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x797>x797</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={}), SparseVector(cols={<a href=PostExecution_IR.html#b874>b874</a>:-16,<a href=PostExecution_IR.html#b405>b405</a>:1,<a href=PostExecution_IR.html#b875>b875</a>:16,<a href=PostExecution_IR.html#b876>b876</a>:1},c=0,allIters={<a href=PostExecution_IR.html#b874>b874</a>:[<a href=PostExecution_IR.html#b69>b69</a>],<a href=PostExecution_IR.html#b875>b875</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b876>b876</a>:[<a href=PostExecution_IR.html#b57>b57</a>, <a href=PostExecution_IR.html#b500>b500</a>]})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[1]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {1:{[0, 0]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x624><a href=PostExecution_IR.html#x624>x624</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x648>x648</a>, <a href=PostExecution_IR.html#x652>x652</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x624>x624</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x648>x648</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x648><a href=PostExecution_IR.html#x648>x648</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x624>x624</a>,data=<a href=PostExecution_IR.html#x646>x646</a>,ens=[<a href=PostExecution_IR.html#x647>x647</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x271<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x624}, writes={x624})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x648>x648</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b482>b482</a>:[<a href=PostExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x648>x648</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x527>x527</a>, <a href=PostExecution_IR.html#x528>x528</a>, <a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x625><a href=PostExecution_IR.html#x625>x625</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x650>x650</a>, <a href=PostExecution_IR.html#x658>x658</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x625>x625</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x650>x650</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x650><a href=PostExecution_IR.html#x650>x650</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x625>x625</a>,data=<a href=PostExecution_IR.html#x649>x649</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x273<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x651>x651</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x650>x650</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b482>b482</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b482>b482</a>:[<a href=PostExecution_IR.html#b482>b482</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b482>b482</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x650>x650</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b482>b482</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x630>x630</a>, <a href=PostExecution_IR.html#x637>x637</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x651>x651</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x658><a href=PostExecution_IR.html#x658>x658</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x625>x625</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x279<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x659>x659</a>, <a href=PostExecution_IR.html#x661>x661</a>, <a href=PostExecution_IR.html#x663>x663</a>, <a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x625}, writes={x625})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b486>b486</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x658>x658</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x626><a href=PostExecution_IR.html#x626>x626</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x652>x652</a>, <a href=PostExecution_IR.html#x675>x675</a>, <a href=PostExecution_IR.html#x679>x679</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x626>x626</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x679>x679</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x675><a href=PostExecution_IR.html#x675>x675</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x626>x626</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x304<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x676>x676</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x626}, writes={x626})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b486>b486</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b289>b289</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b486>b486</a>:[<a href=PostExecution_IR.html#b486>b486</a>],<a href=PostExecution_IR.html#b289>b289</a>:[<a href=PostExecution_IR.html#b289>b289</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b289>b289</a>:0,<a href=PostExecution_IR.html#b486>b486</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x675>x675</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b486>b486</a>:1,<a href=PostExecution_IR.html#b289>b289</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x675>x675</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x655><a href=PostExecution_IR.html#x655>x655</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x660>x660</a>, <a href=PostExecution_IR.html#x669>x669</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x655>x655</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x660>x660</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x660><a href=PostExecution_IR.html#x660>x660</a> = RegWrite(mem=<a href=PostExecution_IR.html#x655>x655</a>,data=<a href=PostExecution_IR.html#x659>x659</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x281<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x655}, writes={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x660>x660</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x660>x660</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x669><a href=PostExecution_IR.html#x669>x669</a> = RegRead(mem=<a href=PostExecution_IR.html#x655>x655</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x297<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x670>x670</a>, <a href=PostExecution_IR.html#x674>x674</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x655})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x669>x669</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x669>x669</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x656><a href=PostExecution_IR.html#x656>x656</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x662>x662</a>, <a href=PostExecution_IR.html#x671>x671</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x656>x656</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x662>x662</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x662><a href=PostExecution_IR.html#x662>x662</a> = RegWrite(mem=<a href=PostExecution_IR.html#x656>x656</a>,data=<a href=PostExecution_IR.html#x661>x661</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x283<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x656}, writes={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x662>x662</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x662>x662</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x671><a href=PostExecution_IR.html#x671>x671</a> = RegRead(mem=<a href=PostExecution_IR.html#x656>x656</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x299<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x672>x672</a>, <a href=PostExecution_IR.html#x677>x677</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x656})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x671>x671</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x671>x671</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x657><a href=PostExecution_IR.html#x657>x657</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x664>x664</a>, <a href=PostExecution_IR.html#x666>x666</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x657>x657</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x664>x664</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x664><a href=PostExecution_IR.html#x664>x664</a> = RegWrite(mem=<a href=PostExecution_IR.html#x657>x657</a>,data=<a href=PostExecution_IR.html#x663>x663</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x285<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x665>x665</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x657}, writes={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x664>x664</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x664>x664</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x658>x658</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x665>x665</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x666><a href=PostExecution_IR.html#x666>x666</a> = RegRead(mem=<a href=PostExecution_IR.html#x657>x657</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x459, 0031: x287<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x667>x667</a>, <a href=PostExecution_IR.html#x678>x678</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x657})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x663>x663</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x663>x663</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x666>x666</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x666>x666</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x678>x678</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x677>x677</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x681><a href=PostExecution_IR.html#x681>x681</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x705>x705</a>, <a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x681>x681</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x705>x705</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x705><a href=PostExecution_IR.html#x705>x705</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x681>x681</a>,data=<a href=PostExecution_IR.html#x703>x703</a>,ens=[<a href=PostExecution_IR.html#x704>x704</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x334<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x681}, writes={x681})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x705>x705</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b491>b491</a>:[<a href=PostExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x705>x705</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x682><a href=PostExecution_IR.html#x682>x682</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x707>x707</a>, <a href=PostExecution_IR.html#x715>x715</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x682>x682</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x707>x707</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x707><a href=PostExecution_IR.html#x707>x707</a> = FIFOEnq(mem=<a href=PostExecution_IR.html#x682>x682</a>,data=<a href=PostExecution_IR.html#x706>x706</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x336<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x708>x708</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x707>x707</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b491>b491</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b491>b491</a>:[<a href=PostExecution_IR.html#b491>b491</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b491>b491</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x707>x707</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b491>b491</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x687>x687</a>, <a href=PostExecution_IR.html#x694>x694</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x708>x708</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x715><a href=PostExecution_IR.html#x715>x715</a> = FIFODeq(mem=<a href=PostExecution_IR.html#x682>x682</a>,ens=[true])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: IssuedCmd<br></text>
<text><strong>Aliases</strong>: 0035: x342<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x716>x716</a>, <a href=PostExecution_IR.html#x718>x718</a>, <a href=PostExecution_IR.html#x720>x720</a>, <a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x682}, writes={x682})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b495>b495</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x715>x715</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x683><a href=PostExecution_IR.html#x683>x683</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x709>x709</a>, <a href=PostExecution_IR.html#x732>x732</a>, <a href=PostExecution_IR.html#x736>x736</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x683>x683</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x736>x736</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x732><a href=PostExecution_IR.html#x732>x732</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x683>x683</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_24,_8]<br></text>
<text><strong>Aliases</strong>: 0035: x367<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x733>x733</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x683}, writes={x683})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b495>b495</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b352>b352</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b495>b495</a>:[<a href=PostExecution_IR.html#b495>b495</a>],<a href=PostExecution_IR.html#b352>b352</a>:[<a href=PostExecution_IR.html#b352>b352</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b352>b352</a>:0,<a href=PostExecution_IR.html#b495>b495</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x732>x732</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b495>b495</a>:1,<a href=PostExecution_IR.html#b352>b352</a>:1},c=0,allIters={})],isReader=true),unroll=[0, 0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x732>x732</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x712><a href=PostExecution_IR.html#x712>x712</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x717>x717</a>, <a href=PostExecution_IR.html#x726>x726</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x712>x712</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x717>x717</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x717><a href=PostExecution_IR.html#x717>x717</a> = RegWrite(mem=<a href=PostExecution_IR.html#x712>x712</a>,data=<a href=PostExecution_IR.html#x716>x716</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x344<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x712}, writes={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x717>x717</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x717>x717</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x726><a href=PostExecution_IR.html#x726>x726</a> = RegRead(mem=<a href=PostExecution_IR.html#x712>x712</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x360<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x727>x727</a>, <a href=PostExecution_IR.html#x731>x731</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x712})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x726>x726</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x726>x726</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x713><a href=PostExecution_IR.html#x713>x713</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x719>x719</a>, <a href=PostExecution_IR.html#x728>x728</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x713>x713</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x719>x719</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x719><a href=PostExecution_IR.html#x719>x719</a> = RegWrite(mem=<a href=PostExecution_IR.html#x713>x713</a>,data=<a href=PostExecution_IR.html#x718>x718</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x346<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x713}, writes={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x719>x719</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x719>x719</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x728><a href=PostExecution_IR.html#x728>x728</a> = RegRead(mem=<a href=PostExecution_IR.html#x713>x713</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x362<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x729>x729</a>, <a href=PostExecution_IR.html#x734>x734</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x713})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x728>x728</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x728>x728</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x714><a href=PostExecution_IR.html#x714>x714</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x721>x721</a>, <a href=PostExecution_IR.html#x723>x723</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x714>x714</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x721>x721</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x721><a href=PostExecution_IR.html#x721>x721</a> = RegWrite(mem=<a href=PostExecution_IR.html#x714>x714</a>,data=<a href=PostExecution_IR.html#x720>x720</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x348<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x722>x722</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x714}, writes={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x721>x721</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x721>x721</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x715>x715</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x722>x722</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x723><a href=PostExecution_IR.html#x723>x723</a> = RegRead(mem=<a href=PostExecution_IR.html#x714>x714</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x463, 0031: x350<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x724>x724</a>, <a href=PostExecution_IR.html#x735>x735</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x714})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x720>x720</a>],m=1)],b=0),allIters={<a href=PostExecution_IR.html#x720>x720</a>:[]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x723>x723</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x723>x723</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x735>x735</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x734>x734</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x756><a href=PostExecution_IR.html#x756>x756</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x783>x783</a>, <a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x756>x756</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x783>x783</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x783><a href=PostExecution_IR.html#x783>x783</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x756>x756</a>,data=<a href=PostExecution_IR.html#x781>x781</a>,ens=[<a href=PostExecution_IR.html#x782>x782</a>])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x398<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x756}, writes={x756})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x783>x783</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x783>x783</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=false),unroll=[0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x530>x530</a>, <a href=PostExecution_IR.html#x531>x531</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 12.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x757><a href=PostExecution_IR.html#x757>x757</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x799>x799</a>, <a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x757>x757</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x799>x799</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x799><a href=PostExecution_IR.html#x799>x799</a> = StreamOutWrite(mem=<a href=PostExecution_IR.html#x757>x757</a>,data=<a href=PostExecution_IR.html#x798>x798</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x422<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x757}, writes={x757})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x799>x799</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>), AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b405>b405</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],<a href=PostExecution_IR.html#b405>b405</a>:[<a href=PostExecution_IR.html#b405>b405</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0,<a href=PostExecution_IR.html#b405>b405</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x799>x799</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1,<a href=PostExecution_IR.html#b405>b405</a>:1},c=0,allIters={})],isReader=false),unroll=[0, 0],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x797>x797</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0, 0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0, 0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0, 0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 5.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x758><a href=PostExecution_IR.html#x758>x758</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x802>x802</a>, <a href=PostExecution_IR.html#x803>x803</a>, <a href=PostExecution_IR.html#x806>x806</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x758>x758</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x806>x806</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x803><a href=PostExecution_IR.html#x803>x803</a> = StreamInRead(mem=<a href=PostExecution_IR.html#x758>x758</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Bit<br></text>
<text><strong>Aliases</strong>: 0035: x426<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x804>x804</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x758}, writes={x758})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[AffineProduct(a=Sum(ps=[],b=1),i=<a href=PostExecution_IR.html#b500>b500</a>)],ofs=Sum(ps=[],b=0),allIters={<a href=PostExecution_IR.html#b500>b500</a>:[<a href=PostExecution_IR.html#b500>b500</a>],0:[]},iterStarts={<a href=PostExecution_IR.html#b500>b500</a>:0})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x803>x803</a>,matrix=SparseMatrix(rows=[SparseVector(cols={<a href=PostExecution_IR.html#b500>b500</a>:1},c=0,allIters={})],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x803>x803</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x804>x804</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x761><a href=PostExecution_IR.html#x761>x761</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x784>x784</a>, <a href=PostExecution_IR.html#x791>x791</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x761>x761</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x784>x784</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x784><a href=PostExecution_IR.html#x784>x784</a> = RegWrite(mem=<a href=PostExecution_IR.html#x761>x761</a>,data=<a href=PostExecution_IR.html#x771>x771</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x399<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x761}, writes={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x784>x784</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x784>x784</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x791><a href=PostExecution_IR.html#x791>x791</a> = RegRead(mem=<a href=PostExecution_IR.html#x761>x761</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x413<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x792>x792</a>, <a href=PostExecution_IR.html#x796>x796</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x761})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x791>x791</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x791>x791</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x762><a href=PostExecution_IR.html#x762>x762</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x785>x785</a>, <a href=PostExecution_IR.html#x793>x793</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x762>x762</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x785>x785</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x785><a href=PostExecution_IR.html#x785>x785</a> = RegWrite(mem=<a href=PostExecution_IR.html#x762>x762</a>,data=<a href=PostExecution_IR.html#x773>x773</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x400<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x762}, writes={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x785>x785</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x785>x785</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 10.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x793><a href=PostExecution_IR.html#x793>x793</a> = RegRead(mem=<a href=PostExecution_IR.html#x762>x762</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x415<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x794>x794</a>, <a href=PostExecution_IR.html#x800>x800</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x762})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>AccessPattern</strong>: []<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x793>x793</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[0],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x793>x793</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[0]:[0]}<br></text>
<text><strong>GroupId</strong>: {[0]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[0]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x763><a href=PostExecution_IR.html#x763>x763</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x786>x786</a>, <a href=PostExecution_IR.html#x788>x788</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x763>x763</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), stage=0, block=0)<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>Writers</strong>: [<a href=PostExecution_IR.html#x786>x786</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x786><a href=PostExecution_IR.html#x786>x786</a> = RegWrite(mem=<a href=PostExecution_IR.html#x763>x763</a>,data=<a href=PostExecution_IR.html#x776>x776</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Aliases</strong>: 0035: x401<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x787>x787</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x763}, writes={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x786>x786</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[],b=0),allIters={},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x786>x786</a>,matrix=SparseMatrix(rows=[SparseVector(cols={},c=0,allIters={})],isReader=false),unroll=[],isReader=false)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x765>x765</a>, <a href=PostExecution_IR.html#x772>x772</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x787>x787</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>FullDelay</strong>: 11.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x788><a href=PostExecution_IR.html#x788>x788</a> = RegRead(mem=<a href=PostExecution_IR.html#x763>x763</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0035: x470, 0031: x403<br></text>
<text><strong>Consumers</strong>: [<a href=PostExecution_IR.html#x789>x789</a>, <a href=PostExecution_IR.html#x801>x801</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x763})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>AccessPattern</strong>: [AddressPattern(comps=[],ofs=Sum(ps=[Prod(xs=[<a href=PostExecution_IR.html#x775>x775</a>],m=16)],b=0),allIters={<a href=PostExecution_IR.html#x775>x775</a>:[<a href=PostExecution_IR.html#b57>b57</a>, <a href=PostExecution_IR.html#b69>b69</a>, <a href=PostExecution_IR.html#b500>b500</a>]},iterStarts={})]<br></text>
<text><strong>AffineMatrices</strong>: [AccessMatrix(access=<a href=PostExecution_IR.html#x788>x788</a>,matrix=SparseMatrix(rows=[],isReader=true),unroll=[],isReader=true)]<br></text>
<text><strong>ReadUses</strong>: [<a href=PostExecution_IR.html#x788>x788</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=PostExecution_IR.html#x801>x801</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=PostExecution_IR.html#x800>x800</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x878><a href=IR.html#x878>x878</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: M<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:12:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x504, 0035: x1<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x898>x898</a>, <a href=IR.html#x928>x928</a>, <a href=IR.html#x883>x883</a>, <a href=IR.html#x1306>x1306</a>, <a href=IR.html#x904>x904</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x878>x878</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x898>x898</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x1306>x1306</a>, <a href=IR.html#x928>x928</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x883><a href=IR.html#x883>x883</a> = SetReg(mem=<a href=IR.html#x878>x878</a>,data=<a href=IR.html#x882>x882</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:15:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x878}, writes={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x883>x883</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x509>x509</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x898><a href=IR.html#x898>x898</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x898>x898</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x898>x898</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x524>x524</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x904><a href=IR.html#x904>x904</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x906>x906</a>, <a href=IR.html#x1252>x1252</a>, <a href=IR.html#x1281>x1281</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x904>x904</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x904>x904</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x530>x530</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1306><a href=IR.html#x1306>x1306</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:39:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x915<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x922>x922</a>, <a href=IR.html#x1251>x1251</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1306>x1306</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1306>x1306</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1251>x1251</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1250>x1250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 4<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1250>x1250</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x545>x545</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x928><a href=IR.html#x928>x928</a> = RegRead(mem=<a href=IR.html#x878>x878</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:50<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x929>x929</a>, <a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x878})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x878>x878</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 17<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x549>x549</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x879><a href=IR.html#x879>x879</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: N<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:13:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x505, 0035: x2<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x902>x902</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1011>x1011</a>, <a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1200>x1200</a>, <a href=IR.html#x886>x886</a>, <a href=IR.html#x1027>x1027</a>, <a href=IR.html#x1310>x1310</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x902>x902</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1011>x1011</a>, <a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1200>x1200</a>, <a href=IR.html#x1027>x1027</a>, <a href=IR.html#x1310>x1310</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x886>x886</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x886><a href=IR.html#x886>x886</a> = SetReg(mem=<a href=IR.html#x879>x879</a>,data=<a href=IR.html#x885>x885</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:16:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x879}, writes={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x886>x886</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x512>x512</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(7)</th>
<td>
<h3 id=x1200><a href=IR.html#x1200>x1200</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1402>x1402</a>, <a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1200>x1200</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1200>x1200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 236<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x765>x765</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1310><a href=IR.html#x1310>x1310</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:43:25<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x926<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1002>x1002</a>, <a href=IR.html#x1250>x1250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1310>x1310</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1310>x1310</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1250>x1250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 14<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x612>x612</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[4])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x902><a href=IR.html#x902>x902</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x902>x902</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x902>x902</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x528>x528</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x905><a href=IR.html#x905>x905</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x906>x906</a>, <a href=IR.html#x1252>x1252</a>, <a href=IR.html#x1273>x1273</a>, <a href=IR.html#x1279>x1279</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x905>x905</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x531>x531</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1027><a href=IR.html#x1027>x1027</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1352>x1352</a>, <a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1048>x1048</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 102<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1048>x1048</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x630>x630</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1011><a href=IR.html#x1011>x1011</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:54<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1012>x1012</a>, <a href=IR.html#x1015>x1015</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1015>x1015</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1015>x1015</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 88<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1015>x1015</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x616>x616</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[3])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1094><a href=IR.html#x1094>x1094</a> = RegRead(mem=<a href=IR.html#x879>x879</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1367>x1367</a>, <a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x879})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x879>x879</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1094>x1094</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1115>x1115</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 158<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1115>x1115</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x687>x687</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x880><a href=IR.html#x880>x880</a> = ArgInNew(init=0)</h3>
<text><strong>Name</strong>: K<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:14:18<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x506, 0035: x3<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x899>x899</a>, <a href=IR.html#x1305>x1305</a>, <a href=IR.html#x943>x943</a>, <a href=IR.html#x917>x917</a>, <a href=IR.html#x889>x889</a>, <a href=IR.html#x901>x901</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: Buff()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x899>x899</a>, <a href=IR.html#x1305>x1305</a>, <a href=IR.html#x943>x943</a>, <a href=IR.html#x917>x917</a>, <a href=IR.html#x901>x901</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x889>x889</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x889><a href=IR.html#x889>x889</a> = SetReg(mem=<a href=IR.html#x880>x880</a>,data=<a href=IR.html#x888>x888</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:17:11<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x880}, writes={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x889>x889</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x515>x515</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(5)</th>
<td>
<h3 id=x1305><a href=IR.html#x1305>x1305</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:37:17<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x910<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x911>x911</a>, <a href=IR.html#x810>x810</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1305>x1305</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1305>x1305</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x810>x810</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1251>x1251</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 0<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1251>x1251</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x536>x536</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x917><a href=IR.html#x917>x917</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:46<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x918>x918</a>, <a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x921>x921</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x921>x921</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 7<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x921>x921</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x540>x540</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x901><a href=IR.html#x901>x901</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:21<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x901>x901</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x527>x527</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[1])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x943><a href=IR.html#x943>x943</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1336>x1336</a>, <a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x880>x880</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 31<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x562>x562</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[2])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x899><a href=IR.html#x899>x899</a> = RegRead(mem=<a href=IR.html#x880>x880</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:24<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x880})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x899>x899</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x899>x899</a>]<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1, 2]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x525>x525</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x900><a href=IR.html#x900>x900</a> = DRAMHostNew(dims=[<a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>],zero=0)</h3>
<text><strong>Name</strong>: a<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:23:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x526, 0035: x38<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x907>x907</a>, <a href=IR.html#x957>x957</a>, <a href=IR.html#x960>x960</a>, <a href=IR.html#x965>x965</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x900>x900</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x903><a href=IR.html#x903>x903</a> = DRAMHostNew(dims=[<a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>],zero=0)</h3>
<text><strong>Name</strong>: b<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:24:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x529, 0035: x41<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x908>x908</a>, <a href=IR.html#x1041>x1041</a>, <a href=IR.html#x1044>x1044</a>, <a href=IR.html#x1049>x1049</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x903>x903</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x906><a href=IR.html#x906>x906</a> = DRAMHostNew(dims=[<a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>],zero=0)</h3>
<text><strong>Name</strong>: c<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:25:20<br></text>
<text><strong>Type</strong>: DRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x532, 0035: x44<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1254>x1254</a>, <a href=IR.html#x1214>x1214</a>, <a href=IR.html#x1217>x1217</a>, <a href=IR.html#x1111>x1111</a>, <a href=IR.html#x909>x909</a>, <a href=IR.html#x1108>x1108</a>, <a href=IR.html#x1116>x1116</a>, <a href=IR.html#x1243>x1243</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x906>x906</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>]<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<h3 id=x916><a href=IR.html#x916>x916</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x539, 0035: x434<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1319>x1319</a>, <a href=IR.html#x1311>x1311</a>, <a href=IR.html#x1251>x1251</a>, <a href=IR.html#x1312>x1312</a>, <a href=IR.html#x920>x920</a>, <a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x916>x916</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1251>x1251</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1251>x1251</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 5<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1251>x1251</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x539>x539</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x950>x950</a>, <a href=IR.html#x1311>x1311</a>, <a href=IR.html#x1312>x1312</a>, <a href=IR.html#x1319>x1319</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x920><a href=IR.html#x920>x920</a> = RegWrite(mem=<a href=IR.html#x916>x916</a>,data=<a href=IR.html#x919>x919</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x921>x921</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x916}, writes={x916})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x916>x916</a>, <a href=IR.html#x919>x919</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x920>x920</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x917>x917</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x921>x921</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x921>x921</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 10<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x921>x921</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x543>x543</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x950><a href=IR.html#x950>x950</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1338>x1338</a>, <a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x916>x916</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 38<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x569>x569</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1311><a href=IR.html#x1311>x1311</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1006<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1022>x1022</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1311>x1311</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1311>x1311</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x623>x623</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=1,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1312><a href=IR.html#x1312>x1312</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1006<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1050>x1050</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1312>x1312</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1312>x1312</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 82<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x623>x623</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1319><a href=IR.html#x1319>x1319</a> = RegRead(mem=<a href=IR.html#x916>x916</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:38:30<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1163<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1164>x1164</a>, <a href=IR.html#x1187>x1187</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x916})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1319>x1319</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1319>x1319</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1187>x1187</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 213<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x743>x743</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x927><a href=IR.html#x927>x927</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x548, 0035: x438<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1250>x1250</a>, <a href=IR.html#x1315>x1315</a>, <a href=IR.html#x1314>x1314</a>, <a href=IR.html#x1320>x1320</a>, <a href=IR.html#x1308>x1308</a>, <a href=IR.html#x1307>x1307</a>, <a href=IR.html#x931>x931</a>, <a href=IR.html#x1317>x1317</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x927>x927</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1250>x1250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1250>x1250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 15<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1250>x1250</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x548>x548</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1315>x1315</a>, <a href=IR.html#x1314>x1314</a>, <a href=IR.html#x1320>x1320</a>, <a href=IR.html#x1308>x1308</a>, <a href=IR.html#x1307>x1307</a>, <a href=IR.html#x1317>x1317</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x931><a href=IR.html#x931>x931</a> = RegWrite(mem=<a href=IR.html#x927>x927</a>,data=<a href=IR.html#x930>x930</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x932>x932</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x927}, writes={x927})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x927>x927</a>, <a href=IR.html#x930>x930</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x931>x931</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x928>x928</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x932>x932</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x932>x932</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 20<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x932>x932</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x552>x552</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(6)</th>
<td>
<h3 id=x1315><a href=IR.html#x1315>x1315</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1007<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1117>x1117</a>, <a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1315>x1315</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1315>x1315</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1153>x1153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1152>x1152</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1152>x1152</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x680>x680</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=1,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1307><a href=IR.html#x1307>x1307</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x933<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x938>x938</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1307>x1307</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1307>x1307</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=2,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1317><a href=IR.html#x1317>x1317</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1008<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1154>x1154</a>, <a href=IR.html#x1335>x1335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1317>x1317</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1317>x1317</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1335>x1335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1188>x1188</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 84<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1188>x1188</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x737>x737</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1308><a href=IR.html#x1308>x1308</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x933<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x966>x966</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1308>x1308</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1308>x1308</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 21<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x555>x555</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1314><a href=IR.html#x1314>x1314</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1007<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1089>x1089</a>, <a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1314>x1314</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1314>x1314</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1153>x1153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 83<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x680>x680</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=2,castgroup=[2],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1320><a href=IR.html#x1320>x1320</a> = RegRead(mem=<a href=IR.html#x927>x927</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:40:34<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1009<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1192>x1192</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x927})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1320>x1320</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1320>x1320</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1248>x1248</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1247>x1247</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 85<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1247>x1247</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x755>x755</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=1,castgroup=[1],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x934><a href=IR.html#x934>x934</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileA_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:41:41<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x554, 0035: x62<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x998>x998</a>, <a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1250>x1250</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x934>x934</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1250>x1250</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1250>x1250</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 22<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1250>x1250</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x554>x554</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x998>x998</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x998><a href=IR.html#x998>x998</a> = SRAMBankedWrite(mem=<a href=IR.html#x934>x934</a>,data=[<a href=IR.html#x1347>x1347</a>],bank=[[0]],ofs=[<a href=IR.html#x997>x997</a>],enss=[[<a href=IR.html#x1350>x1350</a>, <a href=IR.html#x1349>x1349</a>, <a href=IR.html#x1348>x1348</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x999>x999</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934}, writes={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x998>x998</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x993>x993</a>, <a href=IR.html#x987>x987</a>, <a href=IR.html#x989>x989</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x999>x999</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x999>x999</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 78<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x999>x999</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x608>x608</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1175><a href=IR.html#x1175>x1175</a> = SRAMBankedRead(mem=<a href=IR.html#x934>x934</a>,bank=[[0]],ofs=[<a href=IR.html#x1174>x1174</a>],enss=[[<a href=IR.html#x1390>x1390</a>, <a href=IR.html#x1389>x1389</a>, <a href=IR.html#x1393>x1393</a>, <a href=IR.html#x1388>x1388</a>, <a href=IR.html#x1391>x1391</a>, <a href=IR.html#x1392>x1392</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:75<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1176>x1176</a>, <a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x934})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1175>x1175</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1186>x1186</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 218<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x747>x747</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x935><a href=IR.html#x935>x935</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x556, 0035: x185<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x961>x961</a>, <a href=IR.html#x965>x965</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x935>x935</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 24<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x961><a href=IR.html#x961>x961</a> = StreamOutBankedWrite(mem=<a href=IR.html#x935>x935</a>,data=[<a href=IR.html#x959>x959</a>],enss=[[<a href=IR.html#x1341>x1341</a>, <a href=IR.html#x1342>x1342</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x935}, writes={x935})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x935>x935</a>, <a href=IR.html#x959>x959</a>, <a href=IR.html#x1341>x1341</a>, <a href=IR.html#x1342>x1342</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x961>x961</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>, <a href=IR.html#x898>x898</a>, <a href=IR.html#x899>x899</a>, <a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 49<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x580>x580</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x936><a href=IR.html#x936>x936</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x557, 0035: x186<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x963>x963</a>, <a href=IR.html#x973>x973</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x936>x936</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 25<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x557>x557</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x963><a href=IR.html#x963>x963</a> = FIFOBankedEnq(mem=<a href=IR.html#x936>x936</a>,data=[<a href=IR.html#x962>x962</a>],enss=[[true, <a href=IR.html#x1342>x1342</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x964>x964</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x936}, writes={x936})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x936>x936</a>, <a href=IR.html#x962>x962</a>, <a href=IR.html#x1342>x1342</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x963>x963</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x943>x943</a>, <a href=IR.html#x950>x950</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x964>x964</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x964>x964</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 51<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x964>x964</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x582>x582</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x973><a href=IR.html#x973>x973</a> = FIFOBankedDeq(mem=<a href=IR.html#x936>x936</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x974>x974</a>, <a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x936}, writes={x936})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x936>x936</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 60<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x590>x590</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x937><a href=IR.html#x937>x937</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x558, 0035: x187<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x965>x965</a>, <a href=IR.html#x993>x993</a>, <a href=IR.html#x1001>x1001</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x937>x937</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1001>x1001</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1001>x1001</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 26<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1001>x1001</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x993><a href=IR.html#x993>x993</a> = StreamInBankedRead(mem=<a href=IR.html#x937>x937</a>,enss=[[<a href=IR.html#b986>b986</a>, <a href=IR.html#b969>b969</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1345>x1345</a>, <a href=IR.html#x999>x999</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x937}, writes={x937})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x937>x937</a>, <a href=IR.html#b986>b986</a>, <a href=IR.html#b969>b969</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x993>x993</a>, <a href=IR.html#x1345>x1345</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x993>x993</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x999>x999</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x999>x999</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 77<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x999>x999</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x607>x607</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x970><a href=IR.html#x970>x970</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x587, 0035: x210<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x976>x976</a>, <a href=IR.html#x987>x987</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 56<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x587>x587</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x976>x976</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x976><a href=IR.html#x976>x976</a> = RegWrite(mem=<a href=IR.html#x970>x970</a>,data=<a href=IR.html#x975>x975</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x970}, writes={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>, <a href=IR.html#x975>x975</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x976>x976</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 62<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x592>x592</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x987><a href=IR.html#x987>x987</a> = RegRead(mem=<a href=IR.html#x970>x970</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x988>x988</a>, <a href=IR.html#x992>x992</a>, <a href=IR.html#x999>x999</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x970})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x970>x970</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x987>x987</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x999>x999</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x999>x999</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 71<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x999>x999</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x601>x601</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x971><a href=IR.html#x971>x971</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x588, 0035: x211<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x978>x978</a>, <a href=IR.html#x989>x989</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 57<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x588>x588</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x978>x978</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x978><a href=IR.html#x978>x978</a> = RegWrite(mem=<a href=IR.html#x971>x971</a>,data=<a href=IR.html#x977>x977</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x971}, writes={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>, <a href=IR.html#x977>x977</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x978>x978</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 64<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x594>x594</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x989><a href=IR.html#x989>x989</a> = RegRead(mem=<a href=IR.html#x971>x971</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x990>x990</a>, <a href=IR.html#x999>x999</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x971})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x971>x971</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x989>x989</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x999>x999</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x999>x999</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 73<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x999>x999</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x603>x603</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x972><a href=IR.html#x972>x972</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x589, 0035: x212<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x980>x980</a>, <a href=IR.html#x1309>x1309</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x972>x972</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1000>x1000</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 58<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1000>x1000</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x589>x589</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1309>x1309</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x980><a href=IR.html#x980>x980</a> = RegWrite(mem=<a href=IR.html#x972>x972</a>,data=<a href=IR.html#x979>x979</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x981>x981</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x972}, writes={x972})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x972>x972</a>, <a href=IR.html#x979>x979</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x980>x980</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x973>x973</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x981>x981</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x981>x981</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 66<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x981>x981</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x596>x596</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1309><a href=IR.html#x1309>x1309</a> = RegRead(mem=<a href=IR.html#x972>x972</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:42:28<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x982<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x983>x983</a>, <a href=IR.html#x1000>x1000</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x972})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1309>x1309</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1309>x1309</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1000>x1000</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x999>x999</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 67<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x999>x999</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x598>x598</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1010><a href=IR.html#x1010>x1010</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x615, 0035: x442<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1014>x1014</a>, <a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1335>x1335</a>, <a href=IR.html#x1034>x1034</a>, <a href=IR.html#x1207>x1207</a>, <a href=IR.html#x1318>x1318</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1335>x1335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 86<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1335>x1335</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 4<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x615>x615</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1034>x1034</a>, <a href=IR.html#x1101>x1101</a>, <a href=IR.html#x1318>x1318</a>, <a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1014>x1014</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1014><a href=IR.html#x1014>x1014</a> = RegWrite(mem=<a href=IR.html#x1010>x1010</a>,data=<a href=IR.html#x1013>x1013</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1015>x1015</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1010}, writes={x1010})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1010>x1010</a>, <a href=IR.html#x1013>x1013</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1014>x1014</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1011>x1011</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1015>x1015</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1015>x1015</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 91<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1015>x1015</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x619>x619</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(4)</th>
<td>
<h3 id=x1034><a href=IR.html#x1034>x1034</a> = RegRead(mem=<a href=IR.html#x1010>x1010</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1353>x1353</a>, <a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1010})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1034>x1034</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1034>x1034</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1048>x1048</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 109<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1048>x1048</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x637>x637</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=1,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1101><a href=IR.html#x1101>x1101</a> = RegRead(mem=<a href=IR.html#x1010>x1010</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1368>x1368</a>, <a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1010})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1115>x1115</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 165<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1115>x1115</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x694>x694</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
<td>
<h3 id=x1318><a href=IR.html#x1318>x1318</a> = RegRead(mem=<a href=IR.html#x1010>x1010</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1158<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1159>x1159</a>, <a href=IR.html#x1188>x1188</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1010})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1318>x1318</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1318>x1318</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1188>x1188</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 209<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1187>x1187</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x740>x740</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
<td>
<h3 id=x1207><a href=IR.html#x1207>x1207</a> = RegRead(mem=<a href=IR.html#x1010>x1010</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:44:38<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1403>x1403</a>, <a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1010})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1010>x1010</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 243<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x772>x772</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(3),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1016><a href=IR.html#x1016>x1016</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileB_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:45:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x621, 0035: x74<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1082>x1082</a>, <a href=IR.html#x1180>x1180</a>, <a href=IR.html#x1335>x1335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1016>x1016</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1335>x1335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 92<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1335>x1335</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x621>x621</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1082><a href=IR.html#x1082>x1082</a> = SRAMBankedWrite(mem=<a href=IR.html#x1016>x1016</a>,data=[<a href=IR.html#x1362>x1362</a>],bank=[[0]],ofs=[<a href=IR.html#x1081>x1081</a>],enss=[[<a href=IR.html#x1363>x1363</a>, <a href=IR.html#x1364>x1364</a>, <a href=IR.html#x1365>x1365</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1016}, writes={x1016})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1082>x1082</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1083>x1083</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 149<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1083>x1083</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x676>x676</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1180><a href=IR.html#x1180>x1180</a> = SRAMBankedRead(mem=<a href=IR.html#x1016>x1016</a>,bank=[[0]],ofs=[<a href=IR.html#x1179>x1179</a>],enss=[[<a href=IR.html#x1390>x1390</a>, <a href=IR.html#x1389>x1389</a>, <a href=IR.html#x1393>x1393</a>, <a href=IR.html#x1388>x1388</a>, <a href=IR.html#x1391>x1391</a>, <a href=IR.html#x1392>x1392</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:94<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1181>x1181</a>, <a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1016})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1186>x1186</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 219<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x748>x748</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 1.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1017><a href=IR.html#x1017>x1017</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram_0<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:46:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x622, 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1150>x1150</a>, <a href=IR.html#x1171>x1171</a>, <a href=IR.html#x1185>x1185</a>, <a href=IR.html#x1335>x1335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1017>x1017</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1335>x1335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1335>x1335</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 2<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1171>x1171</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1150>x1150</a>, <a href=IR.html#x1185>x1185</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1150><a href=IR.html#x1150>x1150</a> = SRAMBankedWrite(mem=<a href=IR.html#x1017>x1017</a>,data=[<a href=IR.html#x1379>x1379</a>],bank=[[0]],ofs=[<a href=IR.html#x1148>x1148</a>],enss=[[<a href=IR.html#x1377>x1377</a>, <a href=IR.html#x1378>x1378</a>, <a href=IR.html#x1380>x1380</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1151>x1151</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017}, writes={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1150>x1150</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1144>x1144</a>, <a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1151>x1151</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x733>x733</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
<td>
<h3 id=x1185><a href=IR.html#x1185>x1185</a> = SRAMBankedWrite(mem=<a href=IR.html#x1017>x1017</a>,data=[<a href=IR.html#x1183>x1183</a>],bank=[[0]],ofs=[<a href=IR.html#x1396>x1396</a>],enss=[[<a href=IR.html#x1397>x1397</a>, <a href=IR.html#x1395>x1395</a>, <a href=IR.html#x1400>x1400</a>, <a href=IR.html#x1394>x1394</a>, <a href=IR.html#x1399>x1399</a>, <a href=IR.html#x1398>x1398</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017}, writes={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1185>x1185</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1171>x1171</a>, <a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1186>x1186</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1171><a href=IR.html#x1171>x1171</a> = SRAMBankedRead(mem=<a href=IR.html#x1017>x1017</a>,bank=[[0]],ofs=[<a href=IR.html#x1383>x1383</a>],enss=[[<a href=IR.html#x1382>x1382</a>, <a href=IR.html#x1386>x1386</a>, <a href=IR.html#x1385>x1385</a>, <a href=IR.html#x1387>x1387</a>, <a href=IR.html#x1384>x1384</a>, <a href=IR.html#x1381>x1381</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:56<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1172>x1172</a>, <a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1017})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1171>x1171</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1171>x1171</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1186>x1186</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 217<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=0, block=0)<br></text>
<text><strong>InCycle</strong>: true<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x746>x746</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 7.2<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1018><a href=IR.html#x1018>x1018</a> = SRAMNew(dims=[16, 16],evidence$1=SRAM2[Fix[TRUE,_24,_8]])</h3>
<text><strong>Name</strong>: tileC_sram_1<br></text>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:46:45<br></text>
<text><strong>Type</strong>: SRAM2[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x622, 0035: x75<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1149>x1149</a>, <a href=IR.html#x1184>x1184</a>, <a href=IR.html#x1237>x1237</a>, <a href=IR.html#x1335>x1335</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1018>x1018</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1335>x1335</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1335>x1335</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 93<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1335>x1335</a>), stage=0, block=0)<br></text>
<text><strong>AccumulatorType</strong>: Fold()<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0,1}: Cyclic: N=1, B=1, alpha=<1,1>, P=<1,1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 3<br></text>
<text><strong>padding</strong>: [0, 0]<br></text>
<text><strong>accType</strong>: Fold()<br></text>
</li>
</ul>
<text><strong>EnableWriteBuffer</strong>: true<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x622>x622</a><br></text>
<text><strong>Padding</strong>: [0, 0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1237>x1237</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1149>x1149</a>, <a href=IR.html#x1184>x1184</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(2)</th>
<td>
<h3 id=x1149><a href=IR.html#x1149>x1149</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1379>x1379</a>],bank=[[0]],ofs=[<a href=IR.html#x1148>x1148</a>],enss=[[<a href=IR.html#x1377>x1377</a>, <a href=IR.html#x1378>x1378</a>, <a href=IR.html#x1380>x1380</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1151>x1151</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1149>x1149</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1144>x1144</a>, <a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1151>x1151</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 205<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x733>x733</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
<td>
<h3 id=x1184><a href=IR.html#x1184>x1184</a> = SRAMBankedWrite(mem=<a href=IR.html#x1018>x1018</a>,data=[<a href=IR.html#x1183>x1183</a>],bank=[[0]],ofs=[<a href=IR.html#x1396>x1396</a>],enss=[[<a href=IR.html#x1397>x1397</a>, <a href=IR.html#x1395>x1395</a>, <a href=IR.html#x1400>x1400</a>, <a href=IR.html#x1394>x1394</a>, <a href=IR.html#x1399>x1399</a>, <a href=IR.html#x1398>x1398</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:54:44<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1186>x1186</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018}, writes={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1184>x1184</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1171>x1171</a>, <a href=IR.html#x1175>x1175</a>, <a href=IR.html#x1180>x1180</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1186>x1186</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1186>x1186</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 222<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1186>x1186</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[1]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x751>x751</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(1),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.2<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1237><a href=IR.html#x1237>x1237</a> = SRAMBankedRead(mem=<a href=IR.html#x1018>x1018</a>,bank=[[0]],ofs=[<a href=IR.html#x1236>x1236</a>],enss=[[<a href=IR.html#x1408>x1408</a>, <a href=IR.html#x1409>x1409</a>]],evidence$4=Vec[Fix[TRUE,_24,_8]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1238>x1238</a>, <a href=IR.html#x1241>x1241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1018})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1237>x1237</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1237>x1237</a>, <a href=IR.html#x1228>x1228</a>, <a href=IR.html#x1230>x1230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1241>x1241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 268<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1241>x1241</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x797>x797</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(2),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 2.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1019><a href=IR.html#x1019>x1019</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x624, 0035: x251<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1045>x1045</a>, <a href=IR.html#x1049>x1049</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1019>x1019</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 95<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1045>x1045</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1045><a href=IR.html#x1045>x1045</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1019>x1019</a>,data=[<a href=IR.html#x1043>x1043</a>],enss=[[<a href=IR.html#x1357>x1357</a>, <a href=IR.html#x1356>x1356</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1019}, writes={x1019})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1019>x1019</a>, <a href=IR.html#x1043>x1043</a>, <a href=IR.html#x1357>x1357</a>, <a href=IR.html#x1356>x1356</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1045>x1045</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>, <a href=IR.html#x901>x901</a>, <a href=IR.html#x902>x902</a>, <a href=IR.html#x1034>x1034</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1048>x1048</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 120<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1048>x1048</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x648>x648</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1020><a href=IR.html#x1020>x1020</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x625, 0035: x252<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1047>x1047</a>, <a href=IR.html#x1057>x1057</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 96<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x625>x625</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1047>x1047</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1047><a href=IR.html#x1047>x1047</a> = FIFOBankedEnq(mem=<a href=IR.html#x1020>x1020</a>,data=[<a href=IR.html#x1046>x1046</a>],enss=[[true, <a href=IR.html#x1356>x1356</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1048>x1048</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1020}, writes={x1020})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1020>x1020</a>, <a href=IR.html#x1046>x1046</a>, <a href=IR.html#x1356>x1356</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1047>x1047</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1027>x1027</a>, <a href=IR.html#x1034>x1034</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1048>x1048</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1048>x1048</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 122<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1048>x1048</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x650>x650</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1057><a href=IR.html#x1057>x1057</a> = FIFOBankedDeq(mem=<a href=IR.html#x1020>x1020</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1058>x1058</a>, <a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1020}, writes={x1020})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1020>x1020</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 131<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x658>x658</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1021><a href=IR.html#x1021>x1021</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x626, 0035: x253<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1049>x1049</a>, <a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1085>x1085</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1021>x1021</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1085>x1085</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1085>x1085</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 97<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1085>x1085</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1077>x1077</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1077><a href=IR.html#x1077>x1077</a> = StreamInBankedRead(mem=<a href=IR.html#x1021>x1021</a>,enss=[[<a href=IR.html#b1070>b1070</a>, <a href=IR.html#b1053>b1053</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1360>x1360</a>, <a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1021}, writes={x1021})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1021>x1021</a>, <a href=IR.html#b1070>b1070</a>, <a href=IR.html#b1053>b1053</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1077>x1077</a>, <a href=IR.html#x1360>x1360</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1077>x1077</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1083>x1083</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 148<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1083>x1083</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x675>x675</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1054><a href=IR.html#x1054>x1054</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x655, 0035: x276<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1060>x1060</a>, <a href=IR.html#x1071>x1071</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 127<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x655>x655</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1060><a href=IR.html#x1060>x1060</a> = RegWrite(mem=<a href=IR.html#x1054>x1054</a>,data=<a href=IR.html#x1059>x1059</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1054}, writes={x1054})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1054>x1054</a>, <a href=IR.html#x1059>x1059</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1060>x1060</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 133<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x660>x660</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1071><a href=IR.html#x1071>x1071</a> = RegRead(mem=<a href=IR.html#x1054>x1054</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1072>x1072</a>, <a href=IR.html#x1076>x1076</a>, <a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1054})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1054>x1054</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1071>x1071</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1083>x1083</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 142<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1083>x1083</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x669>x669</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1055><a href=IR.html#x1055>x1055</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x656, 0035: x277<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1062>x1062</a>, <a href=IR.html#x1073>x1073</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 128<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x656>x656</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1062>x1062</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1062><a href=IR.html#x1062>x1062</a> = RegWrite(mem=<a href=IR.html#x1055>x1055</a>,data=<a href=IR.html#x1061>x1061</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1055}, writes={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>, <a href=IR.html#x1061>x1061</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1062>x1062</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 135<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x662>x662</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1073><a href=IR.html#x1073>x1073</a> = RegRead(mem=<a href=IR.html#x1055>x1055</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1074>x1074</a>, <a href=IR.html#x1083>x1083</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1055})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1055>x1055</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1073>x1073</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1083>x1083</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 144<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1083>x1083</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x671>x671</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1056><a href=IR.html#x1056>x1056</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x657, 0035: x278<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1064>x1064</a>, <a href=IR.html#x1313>x1313</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1056>x1056</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1084>x1084</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 129<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1084>x1084</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x657>x657</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1313>x1313</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1064>x1064</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1064><a href=IR.html#x1064>x1064</a> = RegWrite(mem=<a href=IR.html#x1056>x1056</a>,data=<a href=IR.html#x1063>x1063</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1065>x1065</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1056}, writes={x1056})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1056>x1056</a>, <a href=IR.html#x1063>x1063</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1064>x1064</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1057>x1057</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1065>x1065</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1065>x1065</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 137<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1065>x1065</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x664>x664</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1313><a href=IR.html#x1313>x1313</a> = RegRead(mem=<a href=IR.html#x1056>x1056</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:47:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1066<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1067>x1067</a>, <a href=IR.html#x1084>x1084</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1056})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1313>x1313</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1313>x1313</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1084>x1084</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 138<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1083>x1083</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x666>x666</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1086><a href=IR.html#x1086>x1086</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x681, 0035: x314<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1112>x1112</a>, <a href=IR.html#x1116>x1116</a>, <a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1086>x1086</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1153>x1153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1153>x1153</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 151<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1153>x1153</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1112>x1112</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1112><a href=IR.html#x1112>x1112</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1086>x1086</a>,data=[<a href=IR.html#x1110>x1110</a>],enss=[[<a href=IR.html#x1372>x1372</a>, <a href=IR.html#x1371>x1371</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1086}, writes={x1086})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1086>x1086</a>, <a href=IR.html#x1110>x1110</a>, <a href=IR.html#x1372>x1372</a>, <a href=IR.html#x1371>x1371</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1112>x1112</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1094>x1094</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1115>x1115</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 176<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1115>x1115</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x705>x705</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1087><a href=IR.html#x1087>x1087</a> = FIFONew(depth=16)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: FIFO[IssuedCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x682, 0035: x315<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1114>x1114</a>, <a href=IR.html#x1124>x1124</a>, <a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1153>x1153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1153>x1153</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 152<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1153>x1153</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x682>x682</a><br></text>
<text><strong>Padding</strong>: [0]<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1114><a href=IR.html#x1114>x1114</a> = FIFOBankedEnq(mem=<a href=IR.html#x1087>x1087</a>,data=[<a href=IR.html#x1113>x1113</a>],enss=[[true, <a href=IR.html#x1371>x1371</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1115>x1115</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1087}, writes={x1087})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1087>x1087</a>, <a href=IR.html#x1113>x1113</a>, <a href=IR.html#x1371>x1371</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1114>x1114</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1094>x1094</a>, <a href=IR.html#x1101>x1101</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1115>x1115</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1115>x1115</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 178<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1115>x1115</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x707>x707</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1124><a href=IR.html#x1124>x1124</a> = FIFOBankedDeq(mem=<a href=IR.html#x1087>x1087</a>,enss=[[true]],evidence$15=Vec[IssuedCmd])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Vec[IssuedCmd]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1125>x1125</a>, <a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1087}, writes={x1087})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1087>x1087</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1132>x1132</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1132>x1132</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 187<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1132>x1132</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x715>x715</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1088><a href=IR.html#x1088>x1088</a> = StreamInNew(bus=BurstDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: StreamIn[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Aliases</strong>: 0055: x683, 0035: x316<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1116>x1116</a>, <a href=IR.html#x1144>x1144</a>, <a href=IR.html#x1153>x1153</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1088>x1088</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1153>x1153</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1153>x1153</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 153<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1153>x1153</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1144>x1144</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1144><a href=IR.html#x1144>x1144</a> = StreamInBankedRead(mem=<a href=IR.html#x1088>x1088</a>,enss=[[<a href=IR.html#b1137>b1137</a>, <a href=IR.html#b1120>b1120</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Vec[Fix[TRUE,_24,_8]]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1375>x1375</a>, <a href=IR.html#x1151>x1151</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1088}, writes={x1088})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1088>x1088</a>, <a href=IR.html#b1137>b1137</a>, <a href=IR.html#b1120>b1120</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1144>x1144</a>, <a href=IR.html#x1375>x1375</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1144>x1144</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1151>x1151</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 204<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x732>x732</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1121><a href=IR.html#x1121>x1121</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x712, 0035: x339<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1127>x1127</a>, <a href=IR.html#x1138>x1138</a>, <a href=IR.html#x1152>x1152</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1121>x1121</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1152>x1152</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1152>x1152</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 183<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1152>x1152</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x712>x712</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1138>x1138</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1127><a href=IR.html#x1127>x1127</a> = RegWrite(mem=<a href=IR.html#x1121>x1121</a>,data=<a href=IR.html#x1126>x1126</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1121}, writes={x1121})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1121>x1121</a>, <a href=IR.html#x1126>x1126</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1127>x1127</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1132>x1132</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1132>x1132</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 189<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1132>x1132</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x717>x717</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1138><a href=IR.html#x1138>x1138</a> = RegRead(mem=<a href=IR.html#x1121>x1121</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1139>x1139</a>, <a href=IR.html#x1143>x1143</a>, <a href=IR.html#x1151>x1151</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1121})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1121>x1121</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1138>x1138</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1138>x1138</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1151>x1151</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 198<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x726>x726</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1122><a href=IR.html#x1122>x1122</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x713, 0035: x340<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1129>x1129</a>, <a href=IR.html#x1140>x1140</a>, <a href=IR.html#x1152>x1152</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1122>x1122</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1152>x1152</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1152>x1152</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 184<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1152>x1152</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x713>x713</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1129><a href=IR.html#x1129>x1129</a> = RegWrite(mem=<a href=IR.html#x1122>x1122</a>,data=<a href=IR.html#x1128>x1128</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1122}, writes={x1122})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1122>x1122</a>, <a href=IR.html#x1128>x1128</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1129>x1129</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1132>x1132</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1132>x1132</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 191<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1132>x1132</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x719>x719</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1140><a href=IR.html#x1140>x1140</a> = RegRead(mem=<a href=IR.html#x1122>x1122</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1141>x1141</a>, <a href=IR.html#x1151>x1151</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1122})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1122>x1122</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1140>x1140</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1151>x1151</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 200<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x728>x728</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1123><a href=IR.html#x1123>x1123</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x714, 0035: x341<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1131>x1131</a>, <a href=IR.html#x1316>x1316</a>, <a href=IR.html#x1152>x1152</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1123>x1123</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1152>x1152</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1152>x1152</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 185<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1152>x1152</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x714>x714</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1316>x1316</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1131>x1131</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1131><a href=IR.html#x1131>x1131</a> = RegWrite(mem=<a href=IR.html#x1123>x1123</a>,data=<a href=IR.html#x1130>x1130</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1132>x1132</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1123}, writes={x1123})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1123>x1123</a>, <a href=IR.html#x1130>x1130</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1131>x1131</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1124>x1124</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1132>x1132</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1132>x1132</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 193<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1132>x1132</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x721>x721</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1316><a href=IR.html#x1316>x1316</a> = RegRead(mem=<a href=IR.html#x1123>x1123</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:48:32<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1133<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1134>x1134</a>, <a href=IR.html#x1152>x1152</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1123})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1316>x1316</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1316>x1316</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1152>x1152</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 194<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1151>x1151</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x723>x723</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1189><a href=IR.html#x1189>x1189</a> = StreamOutNew(bus=BurstCmdBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[BurstCmd]<br></text>
<text><strong>Aliases</strong>: 0055: x756, 0035: x375<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1218>x1218</a>, <a href=IR.html#x1243>x1243</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1189>x1189</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>AlignedTransfer</strong>: false<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1248>x1248</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1248>x1248</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 224<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1248>x1248</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1218>x1218</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1218><a href=IR.html#x1218>x1218</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1189>x1189</a>,data=[<a href=IR.html#x1216>x1216</a>],enss=[[<a href=IR.html#x1406>x1406</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1189}, writes={x1189})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1189>x1189</a>, <a href=IR.html#x1216>x1216</a>, <a href=IR.html#x1406>x1406</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1218>x1218</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1200>x1200</a>, <a href=IR.html#x904>x904</a>, <a href=IR.html#x905>x905</a>, <a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 254<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x783>x783</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1190><a href=IR.html#x1190>x1190</a> = StreamOutNew(bus=BurstFullDataBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamOut[Tup2[Fix[TRUE,_24,_8],Bit]]<br></text>
<text><strong>Aliases</strong>: 0055: x757, 0035: x376<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1240>x1240</a>, <a href=IR.html#x1243>x1243</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1190>x1190</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1248>x1248</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1248>x1248</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 225<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1248>x1248</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Writers</strong>: [<a href=IR.html#x1240>x1240</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1240><a href=IR.html#x1240>x1240</a> = StreamOutBankedWrite(mem=<a href=IR.html#x1190>x1190</a>,data=[<a href=IR.html#x1239>x1239</a>],enss=[[<a href=IR.html#x1411>x1411</a>]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1241>x1241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1190}, writes={x1190})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1190>x1190</a>, <a href=IR.html#x1239>x1239</a>, <a href=IR.html#x1411>x1411</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1240>x1240</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1237>x1237</a>, <a href=IR.html#x1228>x1228</a>, <a href=IR.html#x1230>x1230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1241>x1241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 270<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1241>x1241</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x799>x799</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 4.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1191><a href=IR.html#x1191>x1191</a> = StreamInNew(bus=BurstAckBus())</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: StreamIn[Bit]<br></text>
<text><strong>Aliases</strong>: 0055: x758, 0035: x377<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1243>x1243</a>, <a href=IR.html#x1244>x1244</a>, <a href=IR.html#x1248>x1248</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1248>x1248</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1248>x1248</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 226<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1248>x1248</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {0}: Cyclic: N=1, B=1, alpha=<1>, P=<1> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: [0]<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>Readers</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1244><a href=IR.html#x1244>x1244</a> = StreamInBankedRead(mem=<a href=IR.html#x1191>x1191</a>,enss=[[]])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Vec[Bit]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1246>x1246</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1191}, writes={x1191})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1191>x1191</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1244>x1244</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1246>x1246</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1246>x1246</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 273<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1246>x1246</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x803>x803</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1196><a href=IR.html#x1196>x1196</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x761, 0035: x378<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1219>x1219</a>, <a href=IR.html#x1228>x1228</a>, <a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1196>x1196</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1242>x1242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1242>x1242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 231<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1242>x1242</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x761>x761</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1219>x1219</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1219><a href=IR.html#x1219>x1219</a> = RegWrite(mem=<a href=IR.html#x1196>x1196</a>,data=<a href=IR.html#x1206>x1206</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1196}, writes={x1196})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1196>x1196</a>, <a href=IR.html#x1206>x1206</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1219>x1219</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1200>x1200</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 255<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x784>x784</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 8.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1228><a href=IR.html#x1228>x1228</a> = RegRead(mem=<a href=IR.html#x1196>x1196</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1229>x1229</a>, <a href=IR.html#x1233>x1233</a>, <a href=IR.html#x1241>x1241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1196})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1196>x1196</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1228>x1228</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1241>x1241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 262<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1241>x1241</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x791>x791</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1197><a href=IR.html#x1197>x1197</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x762, 0035: x379<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1220>x1220</a>, <a href=IR.html#x1230>x1230</a>, <a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1197>x1197</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1242>x1242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1242>x1242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 232<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1242>x1242</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x762>x762</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1230>x1230</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1220>x1220</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1220><a href=IR.html#x1220>x1220</a> = RegWrite(mem=<a href=IR.html#x1197>x1197</a>,data=<a href=IR.html#x1208>x1208</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1197}, writes={x1197})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1197>x1197</a>, <a href=IR.html#x1208>x1208</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1220>x1220</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1200>x1200</a>, <a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 256<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x785>x785</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 9.4<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1230><a href=IR.html#x1230>x1230</a> = RegRead(mem=<a href=IR.html#x1197>x1197</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1231>x1231</a>, <a href=IR.html#x1241>x1241</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1197})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1197>x1197</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1230>x1230</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1230>x1230</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1241>x1241</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 264<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1241>x1241</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x793>x793</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 0.0<br></text>
</td>
</tr>
</tbody>
</table>
<h3 id=x1198><a href=IR.html#x1198>x1198</a> = RegNew(init=0)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Reg[Fix[TRUE,_32,_0]]<br></text>
<text><strong>Aliases</strong>: 0055: x763, 0035: x380<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1221>x1221</a>, <a href=IR.html#x1321>x1321</a>, <a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: Mutable<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1198>x1198</a>]<br></text>
<text><strong>ReadUses</strong>: []<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1242>x1242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1242>x1242</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 233<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1242>x1242</a>), stage=0, block=0)<br></text>
<text><strong>BroadcastAddress</strong>: false<br></text>
<text><strong>Duplicates</strong><br></text>
<ul style=list-style-type:disc>
<li>
<text><strong>banking</strong><br></text>
<ul style=list-style-type:none>
<li>Dims {}: Cyclic: N=1, B=1, alpha=<>, P=<> (1 solutions, 0 checks)</li>
</ul>
<text><strong>depth</strong>: 1<br></text>
<text><strong>padding</strong>: []<br></text>
<text><strong>accType</strong>: None()<br></text>
</li>
</ul>
<text><strong>OriginalSym</strong>: <a href=IR.html#x763>x763</a><br></text>
<text><strong>Padding</strong>: []<br></text>
<text><strong>Readers</strong>: [<a href=IR.html#x1321>x1321</a>]<br></text>
<text><strong>Writers</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>writers(1)</th>
<td>
<h3 id=x1221><a href=IR.html#x1221>x1221</a> = RegWrite(mem=<a href=IR.html#x1198>x1198</a>,data=<a href=IR.html#x1211>x1211</a>,ens=[])</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Void<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1222>x1222</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (reads={x1198}, writes={x1198})<br></text>
<text><strong>NestedInputs</strong>: [<a href=IR.html#x1198>x1198</a>, <a href=IR.html#x1211>x1211</a>]<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1221>x1221</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1200>x1200</a>, <a href=IR.html#x1207>x1207</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1222>x1222</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1222>x1222</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 257<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1222>x1222</a>), stage=0, block=0)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x786>x786</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
<text><strong>FullDelay</strong>: 10.8<br></text>
</td>
</tr>
</tbody>
</table>
<table border=3 cellpadding=10 cellspacing=10>
<tbody>
<tr>
<th>readers(1)</th>
<td>
<h3 id=x1321><a href=IR.html#x1321>x1321</a> = RegRead(mem=<a href=IR.html#x1198>x1198</a>)</h3>
<text><strong>SrcCtx</strong>: Lab2GEMM.scala:58:55<br></text>
<text><strong>Type</strong>: Fix[TRUE,_32,_0]<br></text>
<text><strong>Aliases</strong>: 0059: x1223<br></text>
<text><strong>Consumers</strong>: [<a href=IR.html#x1224>x1224</a>, <a href=IR.html#x1242>x1242</a>]<br></text>
<text><strong>DeepAliases</strong>: []<br></text>
<text><strong>Effects</strong>: (unique=true, reads={x1198})<br></text>
<text><strong>ShallowAliases</strong>: [<a href=IR.html#x1321>x1321</a>]<br></text>
<text><strong>ReadUses</strong>: [<a href=IR.html#x1321>x1321</a>]<br></text>
<text><strong>DefiningBlk</strong>: Blk(s=Some(<a href=IR.html#x1242>x1242</a>), block=0)<br></text>
<text><strong>ParentCtrl</strong>: Ctrl(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1)<br></text>
<text><strong>ProgramOrder</strong>: 258<br></text>
<text><strong>ScopeCtrl</strong>: Scope(s=Some(<a href=IR.html#x1241>x1241</a>), stage=-1, block=-1)<br></text>
<text><strong>Dispatch</strong>: {[]:[0]}<br></text>
<text><strong>GroupId</strong>: {[]:[0]}<br></text>
<text><strong>OriginalSym</strong>: <a href=IR.html#x788>x788</a><br></text>
<text><strong>Ports</strong>: {0:{[]:Port(bufferPort=Some(0),muxPort=0,muxOfs=0,castgroup=[0],broadcast=[0])}}<br></text>
<text><strong>SegmentMapping</strong>: {0:0}<br></text>
</td>
</tr>
</tbody>
</table>
