Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /home/k1minseok/tools/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto cfb402af409d4c38b4656657036e2d18 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot topModule_behav xil_defaultlib.topModule xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-2861] module 'UpCounter_10k' does not have a parameter named MAX_COUN [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:18]
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 1 for port 'sel' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:36]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'x0' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:37]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'x1' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:38]
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 4 for port 'y' [/home/k1minseok/study/vivado/0513HW_CounterClockSwitch/0513HW_CounterClockSwitch.srcs/sources_1/new/topModule.v:40]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=10000000)
Compiling module xil_defaultlib.counter(MAX_COUNT=10000)
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=100000)
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.Adder_Decoder
Compiling module xil_defaultlib.digitSplitter
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.BCDtoSEG
Compiling module xil_defaultlib.fndContorller
Compiling module xil_defaultlib.UpCounter_10k
Compiling module xil_defaultlib.clkDiv(MAX_COUNT=60)
Compiling module xil_defaultlib.counter(MAX_COUNT=60)
Compiling module xil_defaultlib.clock
Compiling module xil_defaultlib.mux21
Compiling module xil_defaultlib.topModule
Compiling module xil_defaultlib.glbl
Built simulation snapshot topModule_behav
