Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Wed Apr 16 23:46:34 2025
| Host         : penacony running 64-bit unknown
| Command      : report_control_sets -verbose -file cpu_control_sets_placed.rpt
| Design       : cpu
| Device       : xc7a35t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    67 |
|    Minimum number of control sets                        |    67 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     1 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    67 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    64 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           12 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             512 |          211 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+-------------------------------+------------------+------------------+----------------+--------------+
|     Clock Signal    |         Enable Signal         | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+-------------------------------+------------------+------------------+----------------+--------------+
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4[0]     |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_16[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_15[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_14[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_13[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_12[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_11[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_10[0]  |                  |                8 |              8 |         1.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_1[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_17[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_0[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_31[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_30[0] |                  |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_3[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_28[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_27[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_14[0] |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_24[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_18[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_19[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_2[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_20[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_21[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_22[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_23[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_24[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_3[0]   |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_4[0]   |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_5[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_6[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_7[0]   |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_8[0]   |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | rf/data_mem[63][7]_i_4_9[0]   |                  |                5 |              8 |         1.60 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_12[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_25[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_23[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/E[0]                      |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_22[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_5[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_17[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_18[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_16[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_21[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_2[0]  |                  |                6 |              8 |         1.33 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_4[0]  |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_35[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4[0]    |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_7[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_20[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_8[0]  |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_13[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_11[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_10[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_0[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_32[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_33[0] |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_26[0] |                  |                3 |              8 |         2.67 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_1[0]  |                  |                4 |              8 |         2.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_15[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_19[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_34[0] |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_29[0] |                  |                2 |              8 |         4.00 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_9[0]  |                  |                7 |              8 |         1.14 |
|  clock_IBUF_BUFG    | alu/data_mem[63][7]_i_4_6[0]  |                  |                1 |              8 |         8.00 |
|  clock_IBUF_BUFG    |                               |                  |                7 |             15 |         2.14 |
|  dm/pc_reg_reg[1]_0 |                               |                  |                5 |             16 |         3.20 |
|  clock_IBUF_BUFG    | rf/p_0_in                     |                  |                4 |             32 |         8.00 |
+---------------------+-------------------------------+------------------+------------------+----------------+--------------+


