--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

WARNING:Timing:3223 - Timing constraint PATH 
   "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG; ignored during timing analysis.
INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Reset_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X19Y33.B1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.612ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      3.577ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.AQ      Tcko                  0.447   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X19Y33.B1      net (fanout=1)        2.903   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X19Y33.CLK     Tas                   0.227   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      3.577ns (0.674ns logic, 2.903ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_Reset_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (SLICE_X19Y33.B1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      2.196ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp (FF)
  Data Path Delay:      2.196ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/microblaze_0_debug_Dbg_Update rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y57.AQ      Tcko                  0.234   microblaze_proc/microblaze_0_debug_Debug_Rst
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Debug_Rst_i
    SLICE_X19Y33.B1      net (fanout=1)        1.807   microblaze_proc/microblaze_0_debug_Debug_Rst
    SLICE_X19Y33.CLK     Tah         (-Th)    -0.155   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/FPU_I/Use_FPU.Using_FPU_Extended.fpu_conv_I1/int_op_1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_Debug_Rst_OR_2_o1
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Reset_DFF.reset_temp
    -------------------------------------------------  ---------------------------
    Total                                      2.196ns (0.389ns logic, 1.807ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_Interrupt_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi_ddr_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X25Y63.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.464ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.464ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X25Y63.CLK     net (fanout=2405)     1.092   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (-2.312ns logic, 5.776ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X25Y63.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.464ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.464ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X25Y63.CLK     net (fanout=2405)     1.092   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (-2.312ns logic, 5.776ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X25Y63.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.464ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.464ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi_ddr/axi_ddr/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X25Y63.CLK     net (fanout=2405)     1.092   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.464ns (-2.312ns logic, 5.776ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_axi4lite_0_reset_resync_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (SLICE_X41Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.469ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0 (FF)
  Data Path Delay:      3.469ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X41Y50.CLK     net (fanout=2405)     1.097   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (-2.312ns logic, 5.781ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X41Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.469ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (FF)
  Data Path Delay:      3.469ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X41Y50.CLK     net (fanout=2405)     1.097   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (-2.312ns logic, 5.781ns route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X41Y50.CLK), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.469ns (data path)
  Source:               in_clk (PAD)
  Destination:          microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (FF)
  Data Path Delay:      3.469ns (Levels of Logic = 6)

  Maximum Data Path at Slow Process Corner: in_clk to microblaze_proc/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    N8.I                 Tiopi                 1.310   in_clk
                                                       in_clk
                                                       clock_module/clkin1_buf
                                                       ProtoComp311.IMUX.6
    BUFIO2_X3Y1.I        net (fanout=1)        1.945   clock_module/clkin1
    BUFIO2_X3Y1.DIVCLK   Tbufcko_DIVCLK        0.111   SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
                                                       SP6_BUFIO2_INSERT_PLL1_ML_BUFIO2_4
    PLL_ADV_X0Y0.CLKIN1  net (fanout=1)        0.488   clock_module/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
    PLL_ADV_X0Y0.CLKOUT0 Tpllcko_CLK          -4.841   clock_module/pll_base_inst/PLL_ADV
                                                       clock_module/pll_base_inst/PLL_ADV
    BUFGMUX_X3Y14.I0     net (fanout=1)        0.422   clock_module/clkout0
    BUFGMUX_X3Y14.O      Tgi0o                 0.209   clock_module/clkout1_buf
                                                       clock_module/clkout1_buf
    PLL_ADV_X0Y1.CLKIN2  net (fanout=4)        1.276   out_clk1
    PLL_ADV_X0Y1.CLKOUT2 Tpllcko_CLK           0.690   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_INST/Using_PLL_ADV.PLL_ADV_inst
    BUFGMUX_X3Y13.I0     net (fanout=1)        0.553   microblaze_proc/clock_generator_0/clock_generator_0/SIG_PLL0_CLKOUT2
    BUFGMUX_X3Y13.O      Tgi0o                 0.209   microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
                                                       microblaze_proc/clock_generator_0/clock_generator_0/PLL0_CLKOUT2_BUFG_INST
    SLICE_X41Y50.CLK     net (fanout=2405)     1.097   microblaze_proc/clock_generator_0_CLKOUT2
    -------------------------------------------------  ---------------------------
    Total                                      3.469ns (-2.312ns logic, 5.781ns route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_sync_axi_intc_0_path" TIG;

 6 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.SR), 2 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.341ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      3.217ns (Levels of Logic = 1)
  Clock Path Skew:      -1.817ns (1.633 - 3.450)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.447   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X43Y36.C1      net (fanout=32)       1.243   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X43Y36.CMUX    Tilo                  0.313   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X42Y42.SR      net (fanout=3)        1.003   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X42Y42.CLK     Trck                  0.211   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      3.217ns (0.971ns logic, 2.246ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.236ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.083ns (Levels of Logic = 1)
  Clock Path Skew:      -1.846ns (1.633 - 3.479)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.CQ      Tcko                  0.391   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X43Y36.C5      net (fanout=1)        0.165   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X43Y36.CMUX    Tilo                  0.313   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X42Y42.SR      net (fanout=3)        1.003   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X42Y42.CLK     Trck                  0.211   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      2.083ns (0.915ns logic, 1.168ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.CLK), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     2.239ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.239ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y56.AQ      Tcko                  0.391   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X42Y48.C3      net (fanout=6)        0.933   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.TX_FIFO_I/data_Exists_I
    SLICE_X42Y48.C       Tilo                  0.204   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X42Y42.CLK     net (fanout=1)        0.711   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.239ns (0.595ns logic, 1.644ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     2.177ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      2.177ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y52.AQ      Tcko                  0.408   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X42Y48.C4      net (fanout=6)        0.854   microblaze_proc/debug_module/debug_module/MDM_Core_I1/JTAG_CONTROL_I/Use_UART.RX_FIFO_I/data_Exists_I
    SLICE_X42Y48.C       Tilo                  0.204   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X42Y42.CLK     net (fanout=1)        0.711   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      2.177ns (0.612ns logic, 1.565ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     1.949ns (data path)
  Source:               microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.949ns (Levels of Logic = 1)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising

  Maximum Data Path at Slow Process Corner: microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y48.BQ      Tcko                  0.447   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.TX_Buffer_Empty_FDRE
    SLICE_X42Y48.C2      net (fanout=1)        0.587   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
    SLICE_X42Y48.C       Tilo                  0.204   microblaze_proc/debug_module/debug_module/MDM_Core_I1/Use_UART.tx_Buffer_Empty_Pre
                                                       microblaze_proc/debug_module/debug_module/MDM_Core_I1/Interrupt1
    SLICE_X42Y42.CLK     net (fanout=1)        0.711   microblaze_proc/debug_module_Interrupt
    -------------------------------------------------  ---------------------------
    Total                                      1.949ns (0.651ns logic, 1.298ns route)
                                                       (33.4% logic, 66.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_sync_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (SLICE_X42Y42.SR), 2 paths
--------------------------------------------------------------------------------
Delay (hold path):      1.718ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Clock Path Skew:      -0.616ns (1.372 - 1.988)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.CQ      Tcko                  0.198   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X43Y36.C5      net (fanout=1)        0.051   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
    SLICE_X43Y36.CMUX    Tilo                  0.203   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X42Y42.SR      net (fanout=3)        0.565   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X42Y42.CLK     Tremck      (-Th)    -0.085   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.486ns logic, 0.616ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Delay (hold path):      2.437ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Data Path Delay:      1.850ns (Levels of Logic = 1)
  Clock Path Skew:      -0.587ns (1.372 - 1.959)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/debug_module_Interrupt rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y39.AQ      Tcko                  0.234   microblaze_proc/axi4lite_0_M_ARESETN<9>
                                                       microblaze_proc/axi4lite_0/axi4lite_0/mi_converter_bank/gen_conv_slot[8].clock_conv_inst/m_axi_reset_out_n_i
    SLICE_X43Y36.C1      net (fanout=32)       0.763   microblaze_proc/axi4lite_0_M_ARESETN<8>
    SLICE_X43Y36.CMUX    Tilo                  0.203   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/iar_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o1
    SLICE_X42Y42.SR      net (fanout=3)        0.565   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/Rst_n_iar[6]_OR_71_o
    SLICE_X42Y42.CLK     Tremck      (-Th)    -0.085   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    -------------------------------------------------  ---------------------------
    Total                                      1.850ns (0.522ns logic, 1.328ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y41.DX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     0.311ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      0.632ns (Levels of Logic = 0)
  Clock Path Skew:      0.628ns (2.000 - 1.372)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.307ns

  Clock Uncertainty:          0.307ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.179ns

  Maximum Data Path at Fast Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.AQ      Tcko                  0.248   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y41.DX      net (fanout=1)        0.314   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y41.CLK     Tdick                 0.070   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      0.632ns (0.318ns logic, 0.314ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_intr_sync_p1_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (SLICE_X45Y41.DX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.853ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 (FF)
  Destination:          microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6 (FF)
  Data Path Delay:      1.005ns (Levels of Logic = 0)
  Clock Path Skew:      1.858ns (3.491 - 1.633)
  Source Clock:         microblaze_proc/debug_module_Interrupt rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6 to microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.AQ      Tcko                  0.421   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y41.DX      net (fanout=1)        0.536   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_sync_6
    SLICE_X45Y41.CLK     Tckdi       (-Th)    -0.048   microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
                                                       microblaze_proc/axi_intc_0/axi_intc_0/INTC_CORE_I/intr_p1_6
    -------------------------------------------------  ---------------------------
    Total                                      1.005ns (0.469ns logic, 0.536ns route)
                                                       (46.7% logic, 53.3% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_MB_AXI_FP_axi_intc_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;

 965513 paths analyzed, 35308 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i (SLICE_X15Y41.CE), 599 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.433ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i (FF)
  Data Path Delay:      17.407ns (Levels of Logic = 6)
  Clock Path Skew:      0.101ns (0.554 - 0.453)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y62.BQ      Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.of_pc<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y53.C5      net (fanout=7)        1.691   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/dbg_Stop_Instr_Fetch_delay
    SLICE_X25Y53.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y57.B4      net (fanout=8)        1.576   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y57.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y57.C4      net (fanout=3)        0.354   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y57.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X12Y40.D2      net (fanout=3)        3.358   microblaze_proc/microblaze_0/N484
    SLICE_X12Y40.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y41.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X33Y51.D2      net (fanout=269)      5.048   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X33Y51.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>121
    SLICE_X15Y41.CE      net (fanout=5)        3.264   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>12
    SLICE_X15Y41.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    -------------------------------------------------  ---------------------------
    Total                                     17.407ns (2.113ns logic, 15.294ns route)
                                                       (12.1% logic, 87.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.175ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i (FF)
  Data Path Delay:      17.142ns (Levels of Logic = 6)
  Clock Path Skew:      0.094ns (0.554 - 0.460)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y57.CQ      Tcko                  0.391   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y53.C6      net (fanout=7)        1.443   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/ex_dbg_pc_hit_i
    SLICE_X25Y53.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_Take_Interrupt_hold
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR11
    SLICE_X36Y57.B4      net (fanout=8)        1.576   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/EX_Load_BTR1
    SLICE_X36Y57.B       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11_1
    SLICE_X36Y57.C4      net (fanout=3)        0.354   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_and_no_exc_or_intr_no_load_store_PWR_13_o_AND_662_o11
    SLICE_X36Y57.C       Tilo                  0.205   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Use_Debug_Logic.Master_Core.Debug_Perf/status_reg<22>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Using_Streaming.Using_FSL.FSL_Module_I/FSL_Stall1_F
    SLICE_X12Y40.D2      net (fanout=3)        3.358   microblaze_proc/microblaze_0/N484
    SLICE_X12Y40.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y41.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X33Y51.D2      net (fanout=269)      5.048   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X33Y51.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>121
    SLICE_X15Y41.CE      net (fanout=5)        3.264   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>12
    SLICE_X15Y41.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    -------------------------------------------------  ---------------------------
    Total                                     17.142ns (2.096ns logic, 15.046ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     17.019ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3 (FF)
  Destination:          microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i (FF)
  Data Path Delay:      16.948ns (Levels of Logic = 5)
  Clock Path Skew:      0.056ns (0.375 - 0.319)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3 to microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y37.DQ      Tcko                  0.447   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr<3>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr_3
    SLICE_X35Y38.A1      net (fanout=11)       2.155   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/Cache_Interface_I1/Using_AXI.r_read_fifo_addr<3>
    SLICE_X35Y38.A       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_EDR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_ICache.ICache_I1/icache_idle_i1
    SLICE_X29Y48.C3      net (fanout=4)        2.381   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.icache_idle
    SLICE_X29Y48.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>11
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>_SW0
    SLICE_X12Y40.D5      net (fanout=1)        2.096   microblaze_proc/microblaze_0/N38
    SLICE_X12Y40.COUT    Topcyd                0.260   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/wb_PipeRun_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_pipe_ctrl<1>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X12Y41.CIN     net (fanout=1)        0.003   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[1].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X12Y41.BMUX    Tcinb                 0.222   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_EN
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[5].OF_Piperun_Stage/Using_FPGA.MUXCY_I
    SLICE_X33Y51.D2      net (fanout=269)      5.048   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Use_MuxCy[3].OF_Piperun_Stage/Using_FPGA.MUXCY_I/O
    SLICE_X33Y51.D       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_valid_jump
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>121
    SLICE_X15Y41.CE      net (fanout=5)        3.264   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_PipeRun_carry<10>12
    SLICE_X15Y41.CLK     Tceck                 0.295   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_start_fpu_i
    -------------------------------------------------  ---------------------------
    Total                                     16.948ns (2.001ns logic, 14.947ns route)
                                                       (11.8% logic, 88.2% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAMB16_X2Y36.WEB2), 320 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.065ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.423 - 0.499)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.DQ      Tcko                  0.391   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X25Y38.B3      net (fanout=53)       2.495   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
    SLICE_X25Y38.B       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Sel_SPR_SHR_I
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<1>_xo<0>1
    SLICE_X34Y52.B1      net (fanout=5)        2.215   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<1>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB2    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.862ns (2.022ns logic, 14.840ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.764ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.423 - 0.508)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.CQ       Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X22Y39.A2      net (fanout=26)       2.373   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<31>
    SLICE_X22Y39.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<2>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<0>_xo<0>1
    SLICE_X34Y52.B3      net (fanout=5)        2.066   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<0>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB2    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.552ns (1.983ns logic, 14.569ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.616ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.423 - 0.499)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.DQ      Tcko                  0.391   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X22Y39.A3      net (fanout=53)       2.251   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
    SLICE_X22Y39.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<2>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<0>_xo<0>1
    SLICE_X34Y52.B3      net (fanout=5)        2.066   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<0>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB2    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.413ns (1.966ns logic, 14.447ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAMB16_X2Y36.WEB3), 320 paths
--------------------------------------------------------------------------------
Delay (setup path):     17.065ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.862ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.423 - 0.499)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.DQ      Tcko                  0.391   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X25Y38.B3      net (fanout=53)       2.495   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
    SLICE_X25Y38.B       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/mem_Sel_SPR_SHR_I
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<1>_xo<0>1
    SLICE_X34Y52.B1      net (fanout=5)        2.215   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<1>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB3    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.862ns (2.022ns logic, 14.840ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.764ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.552ns (Levels of Logic = 6)
  Clock Path Skew:      -0.085ns (0.423 - 0.508)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y48.CQ       Tcko                  0.408   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Branch_CMP_Op1<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op1_31
    SLICE_X22Y39.A2      net (fanout=26)       2.373   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op1_i<31>
    SLICE_X22Y39.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<2>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<0>_xo<0>1
    SLICE_X34Y52.B3      net (fanout=5)        2.066   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<0>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB3    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.552ns (1.983ns logic, 14.569ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     16.616ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 (FF)
  Destination:          microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22 (RAM)
  Data Path Delay:      16.413ns (Levels of Logic = 6)
  Clock Path Skew:      -0.076ns (0.423 - 0.499)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31 to microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y48.DQ      Tcko                  0.391   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Operand_Select_I/EX_Op2_31
    SLICE_X22Y39.A3      net (fanout=53)       2.251   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/ex_op2<31>
    SLICE_X22Y39.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/of_predecode<2>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/Mxor_ex_unaligned_Addr_2LSb<0>_xo<0>1
    SLICE_X34Y52.B3      net (fanout=5)        2.066   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.ex_addr_low_bits<0>
    SLICE_X34Y52.B       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A5      net (fanout=3)        0.228   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Mmux_mem_exception_kind_cmb41
    SLICE_X34Y52.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Illegal_Opcode
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid1
    SLICE_X30Y38.C3      net (fanout=4)        1.899   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_exception_without_valid
    SLICE_X30Y38.C       Tilo                  0.204   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_Sel_SPR_SHR
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i11
    SLICE_X26Y38.A6      net (fanout=1)        0.746   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i1
    SLICE_X26Y38.A       Tilo                  0.203   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Data_Flow_I/Byte_Doublet_Handle_gti_I/mem_byte_selects<0>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/ex_databus_write_i2
    SLICE_X25Y40.C2      net (fanout=2)        0.881   microblaze_proc/microblaze_0_dlmb_LMB_WriteStrobe
    SLICE_X25Y40.C       Tilo                  0.259   microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA_4.of_read_mem_write_op2_conflict_part1
                                                       microblaze_proc/microblaze_0_d_bram_ctrl/microblaze_0_d_bram_ctrl/lmb_we<2><2>1
    RAMB16_X2Y36.WEB3    net (fanout=32)       6.376   microblaze_proc/microblaze_0_d_bram_ctrl_2_microblaze_0_bram_block_BRAM_WEN<2>
    RAMB16_X2Y36.CLKB    Trcck_WEB             0.300   microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
                                                       microblaze_proc/microblaze_0_bram_block/microblaze_0_bram_block/ramb16bwer_22
    -------------------------------------------------  ---------------------------
    Total                                     16.413ns (1.966ns logic, 14.447ns route)
                                                       (12.0% logic, 88.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_AXI_MB_FP_axi_intc_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (SLICE_X10Y56.C6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.410ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9 (FF)
  Destination:          microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10 (FF)
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.032 - 0.030)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9 to microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y56.DQ      Tcko                  0.198   microblaze_proc/axi_ddr_S_ARADDR<9>
                                                       microblaze_proc/microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Using_DCache.Using_WriteThrough.DCache_I1/Using_New_CacheInterface_for_AXI.Cache_Interface_I1/Using_AXI.M_AXI_ARADDR_I_9
    SLICE_X10Y56.C6      net (fanout=1)        0.017   microblaze_proc/axi_ddr_S_ARADDR<9>
    SLICE_X10Y56.CLK     Tah         (-Th)    -0.197   microblaze_proc/axi_ddr_M_ARADDR<10>
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/gen_arbiter.mux_mesg/O<10>1
                                                       microblaze_proc/axi_ddr/axi_ddr/crossbar_samd/gen_samd.crossbar_samd/gen_crossbar.addr_arbiter_ar/m_mesg_i_10
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.395ns logic, 0.017ns route)
                                                       (95.9% logic, 4.1% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44 (SLICE_X3Y14.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.434ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44 (FF)
  Destination:          microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44 (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44 to microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y14.AQ       Tcko                  0.198   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<47>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44
    SLICE_X3Y14.A6       net (fanout=2)        0.021   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<44>
    SLICE_X3Y14.CLK      Tah         (-Th)    -0.215   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<47>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/mux4411
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_44
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

Paths for end point microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36 (SLICE_X3Y16.A6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.434ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36 (FF)
  Destination:          microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36 (FF)
  Data Path Delay:      0.434ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36 to microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y16.AQ       Tcko                  0.198   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<39>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36
    SLICE_X3Y16.A6       net (fanout=2)        0.021   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<36>
    SLICE_X3Y16.CLK      Tah         (-Th)    -0.215   microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7<39>
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/mux3611
                                                       microblaze_proc/my_can_lite_0/my_can_lite_0/i_can_top/i_can_bsp/tmp_fifo_7_36
    -------------------------------------------------  ---------------------------
    Total                                      0.434ns (0.413ns logic, 0.021ns route)
                                                       (95.2% logic, 4.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_CALIB_DONE_SYNCH_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y53.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.198ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      3.207ns (Levels of Logic = 0)
  Clock Path Skew:      0.136ns (0.480 - 0.344)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.447   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X9Y53.AX       net (fanout=3)        2.697   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X9Y53.CLK      Tdick                 0.063   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (0.510ns logic, 2.697ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_MCB_DDR2_SYS_RST_SYNCH_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (SLICE_X9Y53.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.840ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0 (FF)
  Data Path Delay:      2.001ns (Levels of Logic = 0)
  Clock Path Skew:      0.161ns (0.263 - 0.102)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.234   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X9Y53.AX       net (fanout=3)        1.708   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X9Y53.CLK      Tckdi       (-Th)    -0.059   microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
                                                       microblaze_proc/MCB_DDR2/MCB_DDR2/sys_rst_synch/synch_d1_0
    -------------------------------------------------  ---------------------------
    Total                                      2.001ns (0.293ns logic, 1.708ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X22Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.621ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      3.529ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.471 - 0.436)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.447   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y42.SR      net (fanout=3)        2.692   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y42.CLK     Tsrck                 0.390   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      3.529ns (0.837ns logic, 2.692ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_dlmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (SLICE_X22Y42.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.904ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I (FF)
  Data Path Delay:      1.971ns (Levels of Logic = 0)
  Clock Path Skew:      0.067ns (0.195 - 0.128)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.234   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X22Y42.SR      net (fanout=3)        1.712   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X22Y42.CLK     Tcksr       (-Th)    -0.025   microblaze_proc/microblaze_0_dlmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_dlmb/microblaze_0_dlmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.971ns (0.259ns logic, 1.712ns route)
                                                       (13.1% logic, 86.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X30Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.638ns (data path - clock path skew + uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      1.509ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.155 - 0.157)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.127ns

  Clock Uncertainty:          0.127ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.243ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.447   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X30Y50.SR      net (fanout=3)        0.658   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X30Y50.CLK     Tsrck                 0.404   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.851ns logic, 0.658ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_TIG_microblaze_0_ilmb_POR_FF_I_path" TIG;
--------------------------------------------------------------------------------

Paths for end point microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (SLICE_X30Y50.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.638ns (datapath - clock path skew - uncertainty)
  Source:               microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 (FF)
  Destination:          microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I (FF)
  Data Path Delay:      0.647ns (Levels of Logic = 0)
  Clock Path Skew:      0.009ns (0.044 - 0.035)
  Source Clock:         microblaze_proc/clock_generator_0_CLKOUT2 rising
  Destination Clock:    microblaze_proc/clock_generator_0_CLKOUT2 rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0 to microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y53.DQ      Tcko                  0.234   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
                                                       microblaze_proc/proc_sys_reset_0/proc_sys_reset_0/Bus_Struct_Reset_0
    SLICE_X30Y50.SR      net (fanout=3)        0.379   microblaze_proc/proc_sys_reset_0_BUS_STRUCT_RESET
    SLICE_X30Y50.CLK     Tcksr       (-Th)    -0.034   microblaze_proc/microblaze_0_ilmb_LMB_Rst
                                                       microblaze_proc/microblaze_0_ilmb/microblaze_0_ilmb/POR_FF_I
    -------------------------------------------------  ---------------------------
    Total                                      0.647ns (0.268ns logic, 0.379ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock in_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
in_clk         |   17.433|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 965530 paths, 0 nets, and 44710 connections

Design statistics:
No global statistics to report.

Analysis completed Fri Mar 15 15:59:27 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 330 MB



