ARM GAS  /tmp/cceUlDAi.s 			page 1


   1              		.cpu cortex-m3
   2              		.eabi_attribute 20, 1
   3              		.eabi_attribute 21, 1
   4              		.eabi_attribute 23, 3
   5              		.eabi_attribute 24, 1
   6              		.eabi_attribute 25, 1
   7              		.eabi_attribute 26, 1
   8              		.eabi_attribute 30, 1
   9              		.eabi_attribute 34, 1
  10              		.eabi_attribute 18, 4
  11              		.file	"main.c"
  12              		.text
  13              	.Ltext0:
  14              		.cfi_sections	.debug_frame
  15              		.section	.text.MX_GPIO_Init,"ax",%progbits
  16              		.align	1
  17              		.arch armv7-m
  18              		.syntax unified
  19              		.thumb
  20              		.thumb_func
  21              		.fpu softvfp
  23              	MX_GPIO_Init:
  24              	.LFB67:
  25              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  13:Core/Src/main.c ****   * the "License"; You may not use this file except in compliance with the
  14:Core/Src/main.c ****   * License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                        opensource.org/licenses/BSD-3-Clause
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "stm32f1xx_hal.h"
  23:Core/Src/main.c **** #include "stm32f1xx_hal_gpio.h"
  24:Core/Src/main.c **** 
  25:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  26:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  27:Core/Src/main.c **** 
  28:Core/Src/main.c **** /* USER CODE END Includes */
  29:Core/Src/main.c **** 
  30:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  31:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** /* USER CODE END PTD */
ARM GAS  /tmp/cceUlDAi.s 			page 2


  34:Core/Src/main.c **** 
  35:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  36:Core/Src/main.c **** /* USER CODE BEGIN PD */
  37:Core/Src/main.c **** /* USER CODE END PD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  40:Core/Src/main.c **** /* USER CODE BEGIN PM */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* USER CODE END PM */
  43:Core/Src/main.c **** 
  44:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  45:Core/Src/main.c **** 
  46:Core/Src/main.c **** /* USER CODE BEGIN PV */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PV */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  51:Core/Src/main.c **** void SystemClock_Config(void);
  52:Core/Src/main.c **** static void MX_GPIO_Init(void);
  53:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  54:Core/Src/main.c **** 
  55:Core/Src/main.c **** /* USER CODE END PFP */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  58:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/main.c **** 
  60:Core/Src/main.c **** /* USER CODE END 0 */
  61:Core/Src/main.c **** 
  62:Core/Src/main.c **** /**
  63:Core/Src/main.c ****   * @brief  The application entry point.
  64:Core/Src/main.c ****   * @retval int
  65:Core/Src/main.c ****   */
  66:Core/Src/main.c **** int main(void)
  67:Core/Src/main.c **** {
  68:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c ****   /* USER CODE END 1 */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  73:Core/Src/main.c **** 
  74:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  75:Core/Src/main.c ****   HAL_Init();
  76:Core/Src/main.c **** 
  77:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  78:Core/Src/main.c **** 
  79:Core/Src/main.c ****   /* USER CODE END Init */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c ****   /* Configure the system clock */
  82:Core/Src/main.c ****   SystemClock_Config();
  83:Core/Src/main.c **** 
  84:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
  85:Core/Src/main.c **** 
  86:Core/Src/main.c ****   /* USER CODE END SysInit */
  87:Core/Src/main.c **** 
  88:Core/Src/main.c ****   /* Initialize all configured peripherals */
  89:Core/Src/main.c ****   MX_GPIO_Init();
  90:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
ARM GAS  /tmp/cceUlDAi.s 			page 3


  91:Core/Src/main.c **** 
  92:Core/Src/main.c ****   /* USER CODE END 2 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c ****   /* Infinite loop */
  95:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
  96:Core/Src/main.c ****   while (1)
  97:Core/Src/main.c ****   {
  98:Core/Src/main.c ****     /* USER CODE END WHILE */
  99:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 100:Core/Src/main.c ****     HAL_Delay(500);
 101:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 102:Core/Src/main.c ****     HAL_Delay(500);
 103:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 104:Core/Src/main.c ****     HAL_Delay(500);
 105:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 106:Core/Src/main.c ****     HAL_Delay(500);
 107:Core/Src/main.c ****     
 108:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 109:Core/Src/main.c ****   }
 110:Core/Src/main.c ****   /* USER CODE END 3 */
 111:Core/Src/main.c **** }
 112:Core/Src/main.c **** 
 113:Core/Src/main.c **** /**
 114:Core/Src/main.c ****   * @brief System Clock Configuration
 115:Core/Src/main.c ****   * @retval None
 116:Core/Src/main.c ****   */
 117:Core/Src/main.c **** void SystemClock_Config(void)
 118:Core/Src/main.c **** {
 119:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 120:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 121:Core/Src/main.c **** 
 122:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 123:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 124:Core/Src/main.c ****   */
 125:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 127:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 128:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 129:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 130:Core/Src/main.c ****   {
 131:Core/Src/main.c ****     Error_Handler();
 132:Core/Src/main.c ****   }
 133:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 134:Core/Src/main.c ****   */
 135:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 136:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 137:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 138:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 140:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 141:Core/Src/main.c **** 
 142:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 143:Core/Src/main.c ****   {
 144:Core/Src/main.c ****     Error_Handler();
 145:Core/Src/main.c ****   }
 146:Core/Src/main.c **** }
 147:Core/Src/main.c **** 
ARM GAS  /tmp/cceUlDAi.s 			page 4


 148:Core/Src/main.c **** /**
 149:Core/Src/main.c ****   * @brief GPIO Initialization Function
 150:Core/Src/main.c ****   * @param None
 151:Core/Src/main.c ****   * @retval None
 152:Core/Src/main.c ****   */
 153:Core/Src/main.c **** static void MX_GPIO_Init(void)
 154:Core/Src/main.c **** {
  26              		.loc 1 154 1 view -0
  27              		.cfi_startproc
  28              		@ args = 0, pretend = 0, frame = 24
  29              		@ frame_needed = 0, uses_anonymous_args = 0
  30 0000 30B5     		push	{r4, r5, lr}
  31              	.LCFI0:
  32              		.cfi_def_cfa_offset 12
  33              		.cfi_offset 4, -12
  34              		.cfi_offset 5, -8
  35              		.cfi_offset 14, -4
  36 0002 87B0     		sub	sp, sp, #28
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 40
 155:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  39              		.loc 1 155 3 view .LVU1
  40              		.loc 1 155 20 is_stmt 0 view .LVU2
  41 0004 0024     		movs	r4, #0
  42 0006 0294     		str	r4, [sp, #8]
  43 0008 0394     		str	r4, [sp, #12]
  44 000a 0494     		str	r4, [sp, #16]
  45 000c 0594     		str	r4, [sp, #20]
 156:Core/Src/main.c **** 
 157:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 158:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  46              		.loc 1 158 3 is_stmt 1 view .LVU3
  47              	.LBB4:
  48              		.loc 1 158 3 view .LVU4
  49              		.loc 1 158 3 view .LVU5
  50 000e 0F4B     		ldr	r3, .L3
  51 0010 9A69     		ldr	r2, [r3, #24]
  52 0012 42F01002 		orr	r2, r2, #16
  53 0016 9A61     		str	r2, [r3, #24]
  54              		.loc 1 158 3 view .LVU6
  55 0018 9B69     		ldr	r3, [r3, #24]
  56 001a 03F01003 		and	r3, r3, #16
  57 001e 0193     		str	r3, [sp, #4]
  58              		.loc 1 158 3 view .LVU7
  59 0020 019B     		ldr	r3, [sp, #4]
  60              	.LBE4:
  61              		.loc 1 158 3 view .LVU8
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 161:Core/Src/main.c ****   HAL_GPIO_WritePin(led_GPIO_Port, led_Pin, GPIO_PIN_RESET);
  62              		.loc 1 161 3 view .LVU9
  63 0022 0B4D     		ldr	r5, .L3+4
  64 0024 2246     		mov	r2, r4
  65 0026 4FF40051 		mov	r1, #8192
  66 002a 2846     		mov	r0, r5
  67 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
  68              	.LVL0:
ARM GAS  /tmp/cceUlDAi.s 			page 5


 162:Core/Src/main.c **** 
 163:Core/Src/main.c ****   /*Configure GPIO pin : led_Pin */
 164:Core/Src/main.c ****   GPIO_InitStruct.Pin = led_Pin;
  69              		.loc 1 164 3 view .LVU10
  70              		.loc 1 164 23 is_stmt 0 view .LVU11
  71 0030 4FF40053 		mov	r3, #8192
  72 0034 0293     		str	r3, [sp, #8]
 165:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
  73              		.loc 1 165 3 is_stmt 1 view .LVU12
  74              		.loc 1 165 24 is_stmt 0 view .LVU13
  75 0036 0123     		movs	r3, #1
  76 0038 0393     		str	r3, [sp, #12]
 166:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
  77              		.loc 1 166 3 is_stmt 1 view .LVU14
  78              		.loc 1 166 24 is_stmt 0 view .LVU15
  79 003a 0494     		str	r4, [sp, #16]
 167:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
  80              		.loc 1 167 3 is_stmt 1 view .LVU16
  81              		.loc 1 167 25 is_stmt 0 view .LVU17
  82 003c 0223     		movs	r3, #2
  83 003e 0593     		str	r3, [sp, #20]
 168:Core/Src/main.c ****   HAL_GPIO_Init(led_GPIO_Port, &GPIO_InitStruct);
  84              		.loc 1 168 3 is_stmt 1 view .LVU18
  85 0040 02A9     		add	r1, sp, #8
  86 0042 2846     		mov	r0, r5
  87 0044 FFF7FEFF 		bl	HAL_GPIO_Init
  88              	.LVL1:
 169:Core/Src/main.c **** 
 170:Core/Src/main.c **** }
  89              		.loc 1 170 1 is_stmt 0 view .LVU19
  90 0048 07B0     		add	sp, sp, #28
  91              	.LCFI2:
  92              		.cfi_def_cfa_offset 12
  93              		@ sp needed
  94 004a 30BD     		pop	{r4, r5, pc}
  95              	.L4:
  96              		.align	2
  97              	.L3:
  98 004c 00100240 		.word	1073876992
  99 0050 00100140 		.word	1073811456
 100              		.cfi_endproc
 101              	.LFE67:
 103              		.section	.text.Error_Handler,"ax",%progbits
 104              		.align	1
 105              		.global	Error_Handler
 106              		.syntax unified
 107              		.thumb
 108              		.thumb_func
 109              		.fpu softvfp
 111              	Error_Handler:
 112              	.LFB68:
 171:Core/Src/main.c **** 
 172:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 173:Core/Src/main.c **** 
 174:Core/Src/main.c **** /* USER CODE END 4 */
 175:Core/Src/main.c **** 
 176:Core/Src/main.c **** /**
ARM GAS  /tmp/cceUlDAi.s 			page 6


 177:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 178:Core/Src/main.c ****   * @retval None
 179:Core/Src/main.c ****   */
 180:Core/Src/main.c **** void Error_Handler(void)
 181:Core/Src/main.c **** {
 113              		.loc 1 181 1 is_stmt 1 view -0
 114              		.cfi_startproc
 115              		@ Volatile: function does not return.
 116              		@ args = 0, pretend = 0, frame = 0
 117              		@ frame_needed = 0, uses_anonymous_args = 0
 118              		@ link register save eliminated.
 182:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 183:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 184:Core/Src/main.c ****   __disable_irq();
 119              		.loc 1 184 3 view .LVU21
 120              	.LBB5:
 121              	.LBI5:
 122              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
ARM GAS  /tmp/cceUlDAi.s 			page 7


  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
ARM GAS  /tmp/cceUlDAi.s 			page 8


  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 123              		.loc 2 140 27 view .LVU22
 124              	.LBB6:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 125              		.loc 2 142 3 view .LVU23
 126              		.syntax unified
 127              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 128 0000 72B6     		cpsid i
 129              	@ 0 "" 2
 130              		.thumb
 131              		.syntax unified
 132              	.L6:
 133              	.LBE6:
ARM GAS  /tmp/cceUlDAi.s 			page 9


 134              	.LBE5:
 185:Core/Src/main.c ****   while (1)
 135              		.loc 1 185 3 discriminator 1 view .LVU24
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****   }
 136              		.loc 1 187 3 discriminator 1 view .LVU25
 185:Core/Src/main.c ****   while (1)
 137              		.loc 1 185 9 discriminator 1 view .LVU26
 138 0002 FEE7     		b	.L6
 139              		.cfi_endproc
 140              	.LFE68:
 142              		.section	.text.SystemClock_Config,"ax",%progbits
 143              		.align	1
 144              		.global	SystemClock_Config
 145              		.syntax unified
 146              		.thumb
 147              		.thumb_func
 148              		.fpu softvfp
 150              	SystemClock_Config:
 151              	.LFB66:
 118:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 152              		.loc 1 118 1 view -0
 153              		.cfi_startproc
 154              		@ args = 0, pretend = 0, frame = 64
 155              		@ frame_needed = 0, uses_anonymous_args = 0
 156 0000 00B5     		push	{lr}
 157              	.LCFI3:
 158              		.cfi_def_cfa_offset 4
 159              		.cfi_offset 14, -4
 160 0002 91B0     		sub	sp, sp, #68
 161              	.LCFI4:
 162              		.cfi_def_cfa_offset 72
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 163              		.loc 1 119 3 view .LVU28
 119:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 164              		.loc 1 119 22 is_stmt 0 view .LVU29
 165 0004 2822     		movs	r2, #40
 166 0006 0021     		movs	r1, #0
 167 0008 06A8     		add	r0, sp, #24
 168 000a FFF7FEFF 		bl	memset
 169              	.LVL2:
 120:Core/Src/main.c **** 
 170              		.loc 1 120 3 is_stmt 1 view .LVU30
 120:Core/Src/main.c **** 
 171              		.loc 1 120 22 is_stmt 0 view .LVU31
 172 000e 0023     		movs	r3, #0
 173 0010 0193     		str	r3, [sp, #4]
 174 0012 0293     		str	r3, [sp, #8]
 175 0014 0393     		str	r3, [sp, #12]
 176 0016 0493     		str	r3, [sp, #16]
 177 0018 0593     		str	r3, [sp, #20]
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 178              		.loc 1 125 3 is_stmt 1 view .LVU32
 125:Core/Src/main.c ****   RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 179              		.loc 1 125 36 is_stmt 0 view .LVU33
 180 001a 0223     		movs	r3, #2
 181 001c 0693     		str	r3, [sp, #24]
ARM GAS  /tmp/cceUlDAi.s 			page 10


 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 182              		.loc 1 126 3 is_stmt 1 view .LVU34
 126:Core/Src/main.c ****   RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 183              		.loc 1 126 30 is_stmt 0 view .LVU35
 184 001e 0123     		movs	r3, #1
 185 0020 0A93     		str	r3, [sp, #40]
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 186              		.loc 1 127 3 is_stmt 1 view .LVU36
 127:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 187              		.loc 1 127 41 is_stmt 0 view .LVU37
 188 0022 1023     		movs	r3, #16
 189 0024 0B93     		str	r3, [sp, #44]
 128:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 190              		.loc 1 128 3 is_stmt 1 view .LVU38
 129:Core/Src/main.c ****   {
 191              		.loc 1 129 3 view .LVU39
 129:Core/Src/main.c ****   {
 192              		.loc 1 129 7 is_stmt 0 view .LVU40
 193 0026 06A8     		add	r0, sp, #24
 194 0028 FFF7FEFF 		bl	HAL_RCC_OscConfig
 195              	.LVL3:
 129:Core/Src/main.c ****   {
 196              		.loc 1 129 6 view .LVU41
 197 002c 68B9     		cbnz	r0, .L11
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 198              		.loc 1 135 3 is_stmt 1 view .LVU42
 135:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 199              		.loc 1 135 31 is_stmt 0 view .LVU43
 200 002e 0F23     		movs	r3, #15
 201 0030 0193     		str	r3, [sp, #4]
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 202              		.loc 1 137 3 is_stmt 1 view .LVU44
 137:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 203              		.loc 1 137 34 is_stmt 0 view .LVU45
 204 0032 0021     		movs	r1, #0
 205 0034 0291     		str	r1, [sp, #8]
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 206              		.loc 1 138 3 is_stmt 1 view .LVU46
 138:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 207              		.loc 1 138 35 is_stmt 0 view .LVU47
 208 0036 0391     		str	r1, [sp, #12]
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 209              		.loc 1 139 3 is_stmt 1 view .LVU48
 139:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 210              		.loc 1 139 36 is_stmt 0 view .LVU49
 211 0038 0491     		str	r1, [sp, #16]
 140:Core/Src/main.c **** 
 212              		.loc 1 140 3 is_stmt 1 view .LVU50
 140:Core/Src/main.c **** 
 213              		.loc 1 140 36 is_stmt 0 view .LVU51
 214 003a 0591     		str	r1, [sp, #20]
 142:Core/Src/main.c ****   {
 215              		.loc 1 142 3 is_stmt 1 view .LVU52
 142:Core/Src/main.c ****   {
 216              		.loc 1 142 7 is_stmt 0 view .LVU53
 217 003c 01A8     		add	r0, sp, #4
 218 003e FFF7FEFF 		bl	HAL_RCC_ClockConfig
ARM GAS  /tmp/cceUlDAi.s 			page 11


 219              	.LVL4:
 142:Core/Src/main.c ****   {
 220              		.loc 1 142 6 view .LVU54
 221 0042 20B9     		cbnz	r0, .L12
 146:Core/Src/main.c **** 
 222              		.loc 1 146 1 view .LVU55
 223 0044 11B0     		add	sp, sp, #68
 224              	.LCFI5:
 225              		.cfi_remember_state
 226              		.cfi_def_cfa_offset 4
 227              		@ sp needed
 228 0046 5DF804FB 		ldr	pc, [sp], #4
 229              	.L11:
 230              	.LCFI6:
 231              		.cfi_restore_state
 131:Core/Src/main.c ****   }
 232              		.loc 1 131 5 is_stmt 1 view .LVU56
 233 004a FFF7FEFF 		bl	Error_Handler
 234              	.LVL5:
 235              	.L12:
 144:Core/Src/main.c ****   }
 236              		.loc 1 144 5 view .LVU57
 237 004e FFF7FEFF 		bl	Error_Handler
 238              	.LVL6:
 239              		.cfi_endproc
 240              	.LFE66:
 242              		.section	.text.main,"ax",%progbits
 243              		.align	1
 244              		.global	main
 245              		.syntax unified
 246              		.thumb
 247              		.thumb_func
 248              		.fpu softvfp
 250              	main:
 251              	.LFB65:
  67:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 252              		.loc 1 67 1 view -0
 253              		.cfi_startproc
 254              		@ Volatile: function does not return.
 255              		@ args = 0, pretend = 0, frame = 0
 256              		@ frame_needed = 0, uses_anonymous_args = 0
 257 0000 08B5     		push	{r3, lr}
 258              	.LCFI7:
 259              		.cfi_def_cfa_offset 8
 260              		.cfi_offset 3, -8
 261              		.cfi_offset 14, -4
  75:Core/Src/main.c **** 
 262              		.loc 1 75 3 view .LVU59
 263 0002 FFF7FEFF 		bl	HAL_Init
 264              	.LVL7:
  82:Core/Src/main.c **** 
 265              		.loc 1 82 3 view .LVU60
 266 0006 FFF7FEFF 		bl	SystemClock_Config
 267              	.LVL8:
  89:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 268              		.loc 1 89 3 view .LVU61
 269 000a FFF7FEFF 		bl	MX_GPIO_Init
ARM GAS  /tmp/cceUlDAi.s 			page 12


 270              	.LVL9:
 271              	.L14:
  96:Core/Src/main.c ****   {
 272              		.loc 1 96 3 discriminator 1 view .LVU62
  99:Core/Src/main.c ****     HAL_Delay(500);
 273              		.loc 1 99 5 discriminator 1 view .LVU63
 274 000e 154C     		ldr	r4, .L16
 275 0010 0022     		movs	r2, #0
 276 0012 4FF40051 		mov	r1, #8192
 277 0016 2046     		mov	r0, r4
 278 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 279              	.LVL10:
 100:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 280              		.loc 1 100 5 discriminator 1 view .LVU64
 281 001c 4FF4FA70 		mov	r0, #500
 282 0020 FFF7FEFF 		bl	HAL_Delay
 283              	.LVL11:
 101:Core/Src/main.c ****     HAL_Delay(500);
 284              		.loc 1 101 5 discriminator 1 view .LVU65
 285 0024 0122     		movs	r2, #1
 286 0026 4FF40051 		mov	r1, #8192
 287 002a 2046     		mov	r0, r4
 288 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 289              	.LVL12:
 102:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 290              		.loc 1 102 5 discriminator 1 view .LVU66
 291 0030 4FF4FA70 		mov	r0, #500
 292 0034 FFF7FEFF 		bl	HAL_Delay
 293              	.LVL13:
 103:Core/Src/main.c ****     HAL_Delay(500);
 294              		.loc 1 103 5 discriminator 1 view .LVU67
 295 0038 0022     		movs	r2, #0
 296 003a 4FF40051 		mov	r1, #8192
 297 003e 2046     		mov	r0, r4
 298 0040 FFF7FEFF 		bl	HAL_GPIO_WritePin
 299              	.LVL14:
 104:Core/Src/main.c ****     HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 300              		.loc 1 104 5 discriminator 1 view .LVU68
 301 0044 4FF4FA70 		mov	r0, #500
 302 0048 FFF7FEFF 		bl	HAL_Delay
 303              	.LVL15:
 105:Core/Src/main.c ****     HAL_Delay(500);
 304              		.loc 1 105 5 discriminator 1 view .LVU69
 305 004c 0122     		movs	r2, #1
 306 004e 4FF40051 		mov	r1, #8192
 307 0052 2046     		mov	r0, r4
 308 0054 FFF7FEFF 		bl	HAL_GPIO_WritePin
 309              	.LVL16:
 106:Core/Src/main.c ****     
 310              		.loc 1 106 5 discriminator 1 view .LVU70
 311 0058 4FF4FA70 		mov	r0, #500
 312 005c FFF7FEFF 		bl	HAL_Delay
 313              	.LVL17:
  96:Core/Src/main.c ****   {
 314              		.loc 1 96 9 discriminator 1 view .LVU71
 315 0060 D5E7     		b	.L14
 316              	.L17:
ARM GAS  /tmp/cceUlDAi.s 			page 13


 317 0062 00BF     		.align	2
 318              	.L16:
 319 0064 00100140 		.word	1073811456
 320              		.cfi_endproc
 321              	.LFE65:
 323              		.text
 324              	.Letext0:
 325              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 326              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 327              		.file 5 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 328              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 329              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 330              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 331              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 332              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 333              		.file 11 "<built-in>"
ARM GAS  /tmp/cceUlDAi.s 			page 14


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cceUlDAi.s:16     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cceUlDAi.s:23     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cceUlDAi.s:98     .text.MX_GPIO_Init:000000000000004c $d
     /tmp/cceUlDAi.s:104    .text.Error_Handler:0000000000000000 $t
     /tmp/cceUlDAi.s:111    .text.Error_Handler:0000000000000000 Error_Handler
     /tmp/cceUlDAi.s:143    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cceUlDAi.s:150    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cceUlDAi.s:243    .text.main:0000000000000000 $t
     /tmp/cceUlDAi.s:250    .text.main:0000000000000000 main
     /tmp/cceUlDAi.s:319    .text.main:0000000000000064 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
HAL_Delay
