
INFO (TDA-005): Command Line Invocation: 
            create_logic_tests stepid=pd__create_logic_tests_042315145748-764294000 experiment=exp_comb testmode=FULLSCAN workdir=/afs/ece.cmu.edu/usr/amort/Private/18-765/project5/cet_workdirs/s27_comb  [end TDA_005]

***********************************************************************
Encounter(R) Test and Diagnostics 12.1.101 Feb 21, 2013 (linux26_64 ET121)
 
Licensed Materials - Property of Cadence Design Systems, Inc. 
 
Copyright (C) 2002-2012 Cadence Design Systems Inc. All Rights Reserved. 
Cadence and the Cadence logo are registered trademarks. All others are 
properties of their respective holders. 
 
Copyright (C) 1994-2002 IBM Corporation. All rights reserved. 
  IBM is a Trademark of International Business Machines Corporation. 
Copyright (C) 2001-2003 The Trustees of Indiana University. All rights reserved. 
Copyright (C) 1998-2001 University of Notre Dame. All rights reserved. 
Copyright (C) 1994-1998 The Ohio State University. All rights reserved. 
Perl Copyright 1987-2002, Larry Wall 


***********************************************************************

INFO (TDA-007): Job Information:
            Date Started: Thursday Apr 23 14:57:49 2015  EDT
            Host machine is masters04.ece.cmu.edu, x86_64 running Linux 2.6.32-431.29.2.el6.x86_64.
            This job is process number 12333.
[end TDA_007]

INFO (TDA-009): Keywords/Values information.
            (keywords marked with '*' have program generated values,
             keywords marked with '+' were specified to default.)

            WORKDIR=/afs/ece.cmu.edu/usr/amort/Private/18-765/project5/cet_workdirs/s27_comb
            TESTMODE=FULLSCAN
            EXPERIMENT=exp_comb

            logfile=/afs/ece.cmu.edu/usr/amort/Private/18-765/project5/cet_workdirs/s27_comb/testresults/logs/log_create_logic_tests_FULLSCAN_exp_comb_042315145748-764294000
            stepid=pd__create_logic_tests
[end TDA_009]


**************************************************************************************
Coverage Definitions:
 #Faults  : Number of Active Faults (observable).
 #Tested  : Number of Active Faults marked tested.
 #Possibly: Number of Active Faults marked possibly tested
            (good value is 0 or 1; fault value is X).
 #Redund  : Number of Active Faults untestable due to redundancy.
 #Untested: Number of Active Faults untested.
 %TCov  (%Test Coverage)                      : #Tested / #Faults
 %ATCov (%Adjusted TCov)                      : #Tested / (#Faults-#Redund)
**************************************************************************************
**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static                  58         0         0         0        58   0.00   0.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static                  58         0         0         0        58   0.00   0.00
**************************************************************************************

INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -  [end TDA_220] 
INFO (TDA-220):    Sim.    Eff.  Detected    Tmode    Global    Aborted   Untested       Sim.        Total                      [end TDA_220] 
INFO (TDA-220):      9       9         58   100.00%  100.00%          0          0     00:00.00     00:00.06        00:00.62    [end TDA_220] 

**************************************************************************************
                           Testmode Statistics: FULLSCAN

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static                  58        58         0         0         0 100.00 100.00

                            Global Statistics

                         #Faults   #Tested #Possibly   #Redund #Untested  %TCov %ATCov
Total Static                  58        58         0         0         0 100.00 100.00
**************************************************************************************


              ----Final Pattern Statistics----

 Test Section Type                       # Test Sequences
----------------------------------------------------------
 Logic                                          9
----------------------------------------------------------
 Total                                          9

(I) File(s) generated (bytes and name):

          73728 /afs/ece.cmu.edu/usr/amort/Private/18-765/project5/cet_workdirs/s27_comb/tbdata/faultStatus.FULLSCAN.exp_comb
           8323 /afs/ece.cmu.edu/usr/amort/Private/18-765/project5/cet_workdirs/s27_comb/tbdata/TBDbin.FULLSCAN.exp_comb

INFO (TDA-001): Maximum Memory used during the run and Cumulative Time in hours:minutes:seconds:

                  Total Memory =            6,375,856  bytes

                      CPU Time =    0:00:00.07
                  Elapsed Time =    0:00:00.82                    [end TDA_001]

     Date Ended:  Thursday Apr 23 14:57:51 2015  EDT




*******************************************************************************
*                      Message Summary                                        *
*******************************************************************************
 Count  Number             First Instance of Message Text
------- ------             ------------------------------

  INFO Messages...
      3 INFO (TDA-220):   --- Tests ---   Faults     ---- ATCov ----    ----- Faults -----    ------ CPU Time ------  - Elapsed Time -   


*******************************************************************************
