<?xml version="1.0" encoding="UTF-8" standalone="yes"?>
<tables>
    <table id="check_timing_summary" title="Check Timing Summary" column_number="2">
        <column_headers>
            <data>Check</data>
            <data>Number of Issues</data>
        </column_headers>
        <row>
            <data>no_clock</data>
            <data>0</data>
            <table_container>
                <table id="no_clock_detailed_report" title="no_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock pins with no clock driven</data>
                    </row>
                    <row>
                        <data>There are 0 nodes without an associated clock assignment.</data>
                    </row>
                    <row>
                        <data>There are 0 ports with an input/output delay that no clock specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>virtual_clock</data>
            <data>1</data>
            <table_container>
                <table id="virtual_clock_detailed_report" title="virtual_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>No virtual clock was found.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>unexpandable_clocks</data>
            <data>0</data>
            <table_container>
                <table id="unexpandable_clocks_detailed_report" title="unexpandable_clocks" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 clock sets in which the period is not expandable.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_input_delay</data>
            <data>1</data>
            <table_container>
                <table id="no_input_delay_detailed_report" title="no_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 1 input ports with no input delay specified.</data>
                        <row>
                            <data>sys_rst_n</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>no_output_delay</data>
            <data>23</data>
            <table_container>
                <table id="no_output_delay_detailed_report" title="no_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 23 output ports with no output delay specified.</data>
                        <row>
                            <data>addra[0]</data>
                        </row>
                        <row>
                            <data>addra[1]</data>
                        </row>
                        <row>
                            <data>addra[2]</data>
                        </row>
                        <row>
                            <data>addra[3]</data>
                        </row>
                        <row>
                            <data>addra[4]</data>
                        </row>
                        <row>
                            <data>dina[0]</data>
                        </row>
                        <row>
                            <data>dina[1]</data>
                        </row>
                        <row>
                            <data>dina[2]</data>
                        </row>
                        <row>
                            <data>dina[3]</data>
                        </row>
                        <row>
                            <data>dina[4]</data>
                        </row>
                        <row>
                            <data>dina[5]</data>
                        </row>
                        <row>
                            <data>dina[6]</data>
                        </row>
                        <row>
                            <data>dina[7]</data>
                        </row>
                        <row>
                            <data>douta[0]</data>
                        </row>
                        <row>
                            <data>douta[1]</data>
                        </row>
                        <row>
                            <data>douta[2]</data>
                        </row>
                        <row>
                            <data>douta[3]</data>
                        </row>
                        <row>
                            <data>douta[4]</data>
                        </row>
                        <row>
                            <data>douta[5]</data>
                        </row>
                        <row>
                            <data>douta[6]</data>
                        </row>
                        <row>
                            <data>douta[7]</data>
                        </row>
                        <row>
                            <data>ena</data>
                        </row>
                        <row>
                            <data>wea</data>
                        </row>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_input_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_input_delay_detailed_report" title="partial_input_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input ports with partial input delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>partial_output_delay</data>
            <data>0</data>
            <table_container>
                <table id="partial_output_delay_detailed_report" title="partial_output_delay" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 output ports with partial output delay specified.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>io_min_max_delay_consistency</data>
            <data>0</data>
            <table_container>
                <table id="io_min_max_delay_consistency_detailed_report" title="io_min_max_delay_consistency" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 io delay sets that min delay values are not less than max delay values.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>input_delay_assigned_to_clock</data>
            <data>0</data>
            <table_container>
                <table id="input_delay_assigned_to_clock_detailed_report" title="input_delay_assigned_to_clock" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 input delays set on clock ports.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>loops</data>
            <data>0</data>
            <table_container>
                <table id="loops_detailed_report" title="loops" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 combinational loops in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
        <row>
            <data>latchs</data>
            <data>0</data>
            <table_container>
                <table id="latchs_detailed_report" title="latchs" column_number="1" tree="">
                    <column_headers>
                        <data>Issues</data>
                    </column_headers>
                    <row>
                        <data>There are 0 latchs in the design.</data>
                    </row>
                </table>
            </table_container>
        </row>
    </table>
    <table id="report_timing_clock_summary" title="Clock Summary" column_number="10">
        <column_headers>
            <data>Clock Name</data>
            <data>Type</data>
            <data>Period</data>
            <data>Frequency</data>
            <data>Rise</data>
            <data>Fall</data>
            <data>Clock Load</data>
            <data>Non-clock Load</data>
            <data>Source</data>
            <data>Targets</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>Declared</data>
            <data>20.000</data>
            <data>50.000MHz</data>
            <data>0.000</data>
            <data>10.000</data>
            <data>381</data>
            <data>0</data>
            <data/>
            <data>{ sys_clk }</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>Declared</data>
            <data>50.000</data>
            <data>20.000MHz</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>163</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER }</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>Declared</data>
            <data>100.000</data>
            <data>10.000MHz</data>
            <data>25.000</data>
            <data>75.000</data>
            <data>11</data>
            <data>0</data>
            <data/>
            <data>{ u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR }</data>
        </row>
    </table>
    <table id="report_timing_fmax" title="Fmax Summary" column_number="4">
        <column_headers>
            <data>Clock</data>
            <data>Fmax</data>
            <data>Requested Frequency</data>
            <data>Slack</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>335.570MHz</data>
            <data>50.000MHz</data>
            <data>17.020</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>171.792MHz</data>
            <data>20.000MHz</data>
            <data>44.179</data>
        </row>
    </table>
    <table id="report_clock_interaction" title="Clock Interaction" column_number="12">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Common Primary Clock</data>
            <data>Inter-Clock Constrains</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing End Point(TNS)</data>
            <data>Total End Point(TNS)</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing End Point(THS)</data>
            <data>Total End Point(THS)</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>YES</data>
            <data>Timed</data>
            <data>17.020</data>
            <data>0.000</data>
            <data>0</data>
            <data>1025</data>
            <data>0.199</data>
            <data>0.000</data>
            <data>0</data>
            <data>1025</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>127</data>
            <data/>
            <data/>
            <data/>
            <data>127</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>clk</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
            <data/>
            <data/>
            <data/>
            <data>2</data>
        </row>
        <row>
            <data>clk</data>
            <data>DebugCore_JCLK</data>
            <data>NO</data>
            <data>Asynchronous Groups</data>
            <data/>
            <data/>
            <data/>
            <data>107</data>
            <data/>
            <data/>
            <data/>
            <data>107</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>22.867</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
            <data>0.364</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>YES</data>
            <data>Timed</data>
            <data>20.347</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
            <data>24.841</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>YES</data>
            <data>Timed</data>
            <data>47.264</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
            <data>0.311</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>17.020</data>
            <data>0.000</data>
            <data>0</data>
            <data>746</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>20.347</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>22.867</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>47.264</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_slow_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.199</data>
            <data>0.000</data>
            <data>0</data>
            <data>746</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>0.311</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.364</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>24.841</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
        </row>
    </table>
    <table id="report_timing_slow_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>17.579</data>
            <data>0.000</data>
            <data>0</data>
            <data>279</data>
        </row>
    </table>
    <table id="report_timing_slow_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.606</data>
            <data>0.000</data>
            <data>0</data>
            <data>279</data>
        </row>
    </table>
    <table id="report_timing_slow_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>9.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>381</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.102</data>
            <data>0.000</data>
            <data>0</data>
            <data>163</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.380</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_slow" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 381 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/I (0.093, 0.093, 0.093, 0.093)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O (1.009, 1.193, 1.092, 1.293)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/IN (1.009, 1.193, 1.092, 1.293)</data>
                                <row>
                                    <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK (1.063, 1.260, 1.146, 1.359)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLK (2.148, 2.564, 2.236, 2.669)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT (2.148, 2.564, 2.236, 2.669)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_2 (net)</data>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (3.629, 4.354, 3.716, 4.435)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (3.629, 4.354, 3.716, 4.435)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK (3.624, 4.349, 3.711, 4.430)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK (3.629, 4.354, 3.716, 4.435)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/CLK (3.629, 4.354, 3.716, 4.435)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (3.666, 4.391, 3.753, 4.472)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (3.639, 4.364, 3.726, 4.445)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (3.659, 4.384, 3.746, 4.465)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (3.659, 4.384, 3.746, 4.465)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (3.666, 4.391, 3.753, 4.472)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (3.666, 4.391, 3.753, 4.472)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (3.666, 4.391, 3.753, 4.472)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (3.659, 4.384, 3.746, 4.465)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (3.650, 4.375, 3.737, 4.456)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5098">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK (3.673, 4.399, 3.760, 4.480)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5108">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5108">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (3.673, 4.399, 3.760, 4.480)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (3.664, 4.389, 3.751, 4.470)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (3.664, 4.389, 3.751, 4.470)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (3.664, 4.389, 3.751, 4.470)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (3.655, 4.380, 3.742, 4.461)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (3.664, 4.389, 3.751, 4.470)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (3.654, 4.379, 3.741, 4.460)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (3.658, 4.383, 3.745, 4.464)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (3.622, 4.347, 3.709, 4.428)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q/CLK (3.656, 4.381, 3.743, 4.462)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (3.656, 4.381, 3.743, 4.462)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK (3.653, 4.378, 3.740, 4.459)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (3.624, 4.349, 3.711, 4.430)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (3.624, 4.349, 3.711, 4.430)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0/CLK (3.639, 4.364, 3.726, 4.445)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="712">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (3.634, 4.359, 3.721, 4.440)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK (3.656, 4.381, 3.743, 4.462)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK (3.648, 4.373, 3.735, 4.454)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/CLK (3.643, 4.368, 3.730, 4.449)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK (3.627, 4.352, 3.714, 4.433)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/CLK (3.635, 4.360, 3.722, 4.441)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK (3.624, 4.349, 3.711, 4.430)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/CLK (3.624, 4.349, 3.711, 4.430)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK (3.619, 4.344, 3.706, 4.425)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/CLK (3.629, 4.354, 3.716, 4.435)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0] (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (3.657, 4.382, 3.744, 4.463)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (3.652, 4.377, 3.739, 4.458)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (3.657, 4.382, 3.744, 4.463)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (3.652, 4.377, 3.739, 4.458)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (3.652, 4.377, 3.739, 4.458)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_AQ_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/CLK (3.640, 4.365, 3.727, 4.446)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="874">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1015">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="995">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (3.652, 4.377, 3.739, 4.458)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="989">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (3.642, 4.367, 3.729, 4.448)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="862">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="874">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="976">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK (3.645, 4.370, 3.732, 4.451)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="486">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (3.659, 4.384, 3.746, 4.465)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="379">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="379">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (3.628, 4.353, 3.715, 4.434)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (3.633, 4.358, 3.720, 4.439)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (3.633, 4.358, 3.720, 4.439)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (3.636, 4.361, 3.723, 4.442)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/CLK (3.631, 4.356, 3.718, 4.437)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (3.633, 4.358, 3.720, 4.439)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (3.633, 4.358, 3.720, 4.439)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="372">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (3.638, 4.363, 3.725, 4.444)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="372">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (3.638, 4.363, 3.725, 4.444)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (3.637, 4.362, 3.724, 4.443)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (3.632, 4.357, 3.719, 4.438)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[0]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[1]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK (3.639, 4.364, 3.726, 4.445)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (3.641, 4.366, 3.728, 4.447)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (3.646, 4.371, 3.733, 4.452)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.647, 4.372, 3.734, 4.453)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[4]/opit_0_inv_A2Q21/CLK (3.644, 4.369, 3.731, 4.450)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[5]/opit_0_inv_AQ/CLK (3.649, 4.374, 3.736, 4.455)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 163 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLK (1.690, 2.081, 1.584, 1.900)</data>
                        <row>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (1.690, 2.081, 1.584, 1.900)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.174, 3.874, 3.067, 3.669)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.166, 3.866, 3.059, 3.661)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.161, 3.861, 3.054, 3.656)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.166, 3.866, 3.059, 3.661)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (3.166, 3.866, 3.059, 3.661)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (3.166, 3.866, 3.059, 3.661)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (3.161, 3.861, 3.054, 3.656)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (3.161, 3.861, 3.054, 3.656)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (3.174, 3.874, 3.067, 3.669)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (3.161, 3.861, 3.054, 3.656)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (3.170, 3.870, 3.063, 3.665)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (3.164, 3.864, 3.057, 3.659)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (3.164, 3.864, 3.057, 3.659)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (3.164, 3.864, 3.057, 3.659)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (3.174, 3.874, 3.067, 3.669)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (3.164, 3.864, 3.057, 3.659)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (3.174, 3.874, 3.067, 3.669)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (3.190, 3.890, 3.083, 3.685)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (3.190, 3.890, 3.083, 3.685)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (3.185, 3.885, 3.078, 3.680)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (3.185, 3.885, 3.078, 3.680)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (3.180, 3.880, 3.073, 3.675)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (3.185, 3.885, 3.078, 3.680)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (3.185, 3.885, 3.078, 3.680)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (3.176, 3.876, 3.069, 3.671)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (3.190, 3.890, 3.083, 3.685)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (3.180, 3.880, 3.073, 3.675)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK (3.190, 3.890, 3.083, 3.685)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK (3.198, 3.898, 3.091, 3.693)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/CLK (3.210, 3.911, 3.103, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.209, 3.910, 3.102, 3.705)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.209, 3.910, 3.102, 3.705)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK (3.209, 3.910, 3.102, 3.705)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK (3.209, 3.910, 3.102, 3.705)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (3.202, 3.902, 3.095, 3.697)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0] (3.186, 3.886, 3.079, 3.681)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (3.201, 3.901, 3.094, 3.696)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (3.201, 3.901, 3.094, 3.696)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (3.196, 3.896, 3.089, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (3.201, 3.901, 3.094, 3.696)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (3.201, 3.901, 3.094, 3.696)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (3.192, 3.892, 3.085, 3.687)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (3.192, 3.892, 3.085, 3.687)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/CLK (3.192, 3.892, 3.085, 3.687)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.197, 3.897, 3.090, 3.692)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (3.191, 3.891, 3.084, 3.686)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (3.202, 3.902, 3.095, 3.697)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (3.206, 3.906, 3.099, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (3.206, 3.906, 3.099, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (3.206, 3.906, 3.099, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (3.202, 3.902, 3.095, 3.697)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (3.202, 3.902, 3.095, 3.697)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (3.202, 3.902, 3.095, 3.697)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (3.199, 3.899, 3.092, 3.694)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (3.199, 3.899, 3.092, 3.694)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (3.199, 3.899, 3.092, 3.694)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (3.199, 3.899, 3.092, 3.694)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK (3.199, 3.899, 3.092, 3.694)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (3.194, 3.894, 3.087, 3.689)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (3.198, 3.898, 3.091, 3.693)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="578">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (3.204, 3.904, 3.097, 3.699)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (3.193, 3.893, 3.086, 3.688)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="342">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (3.207, 3.907, 3.100, 3.702)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (3.184, 3.884, 3.077, 3.679)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (3.172, 3.872, 3.065, 3.667)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_MUX4TO1Q/CLK (3.172, 3.872, 3.065, 3.667)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/CLK (3.179, 3.879, 3.072, 3.674)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (3.182, 3.882, 3.075, 3.677)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (3.167, 3.867, 3.060, 3.662)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK (3.170, 3.870, 3.063, 3.665)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CLK (3.167, 3.867, 3.060, 3.662)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK (3.170, 3.870, 3.063, 3.665)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK (3.170, 3.870, 3.063, 3.665)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK (3.175, 3.875, 3.068, 3.670)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L6Q_perm/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (3.202, 3.905, 3.088, 3.691)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (3.195, 3.895, 3.088, 3.690)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (3.200, 3.900, 3.093, 3.695)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (3.197, 3.897, 3.090, 3.692)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (3.197, 3.897, 3.090, 3.692)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (3.208, 3.908, 3.101, 3.703)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (3.203, 3.903, 3.096, 3.698)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (3.197, 3.897, 3.090, 3.692)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (3.197, 3.897, 3.090, 3.692)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/CLK (3.208, 3.908, 3.101, 3.703)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (3.208, 3.908, 3.101, 3.703)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLK (1.698, 2.088, 1.599, 1.913)</data>
                        <row>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT (1.698, 2.088, 1.599, 1.913)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_0 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (3.206, 3.905, 3.106, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (3.206, 3.905, 3.106, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (3.206, 3.905, 3.106, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (3.206, 3.905, 3.106, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (3.206, 3.905, 3.106, 3.706)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK (3.201, 3.900, 3.101, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK (3.201, 3.900, 3.101, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK (3.201, 3.900, 3.101, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK (3.201, 3.900, 3.101, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK (3.201, 3.900, 3.101, 3.701)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK (3.198, 3.897, 3.098, 3.698)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_slow_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.020</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.062</data>
            <data>4.357</data>
            <data>3.628</data>
            <data>0.667</data>
            <data>20.000</data>
            <data>2.801</data>
            <data>2.045 (73.0%)</data>
            <data>0.756 (27.0%)</data>
            <general_container>
                <data>Path #1: setup slack is 17.020(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.158" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.793</data>
                            <data>4.357</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[2]</data>
                            <data>tco</data>
                            <data>2.045</data>
                            <data>6.402</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.756</data>
                            <data>7.158</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[2]</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.178" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.480</data>
                            <data>23.628</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.667</data>
                            <data>24.295</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.245</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.067</data>
                            <data>24.178</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.038</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.062</data>
            <data>4.357</data>
            <data>3.628</data>
            <data>0.667</data>
            <data>20.000</data>
            <data>2.783</data>
            <data>2.045 (73.5%)</data>
            <data>0.738 (26.5%)</data>
            <general_container>
                <data>Path #2: setup slack is 17.038(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 7.140" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.793</data>
                            <data>4.357</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[5]</data>
                            <data>tco</data>
                            <data>2.045</data>
                            <data>6.402</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.738</data>
                            <data>7.140</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[5]</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.178" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.480</data>
                            <data>23.628</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.667</data>
                            <data>24.295</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.245</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.067</data>
                            <data>24.178</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.214</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.055</data>
            <data>4.357</data>
            <data>3.635</data>
            <data>0.667</data>
            <data>20.000</data>
            <data>2.614</data>
            <data>2.045 (78.2%)</data>
            <data>0.569 (21.8%)</data>
            <general_container>
                <data>Path #3: setup slack is 17.214(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.971" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.793</data>
                            <data>4.357</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[2]</data>
                            <data>tco</data>
                            <data>2.045</data>
                            <data>6.402</data>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.569</data>
                            <data>6.971</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[2]</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 24.185" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.487</data>
                            <data>23.635</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.667</data>
                            <data>24.302</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>24.252</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.067</data>
                            <data>24.185</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>20.347</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.705</data>
            <data>3.905</data>
            <data>3.200</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.621</data>
            <data>1.257 (34.7%)</data>
            <data>2.364 (65.3%)</data>
            <general_container>
                <data>Path #4: setup slack is 20.347(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 32.526" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>27.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.817</data>
                            <data>28.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>29.230</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.263</data>
                            <data>29.493</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.381</data>
                            <data>29.874</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.016</data>
                            <data>30.890</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMA_86_204/Y0</data>
                            <data>td</data>
                            <data>0.164</data>
                            <data>31.054</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.548</data>
                            <data>31.602</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105</data>
                        </row>
                        <row>
                            <data>CLMA_90_209/Y0</data>
                            <data>td</data>
                            <data>0.387</data>
                            <data>31.989</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.537</data>
                            <data>32.526</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459</data>
                        </row>
                        <row>
                            <data>CLMS_86_201/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.873" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>51.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.510</data>
                            <data>53.200</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_86_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.200</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.150</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.277</data>
                            <data>52.873</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>20.454</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.708</data>
            <data>3.905</data>
            <data>3.197</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.511</data>
            <data>1.272 (36.2%)</data>
            <data>2.239 (63.8%)</data>
            <general_container>
                <data>Path #5: setup slack is 20.454(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 32.416" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>27.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.817</data>
                            <data>28.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>29.230</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.263</data>
                            <data>29.493</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.381</data>
                            <data>29.874</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>0.823</data>
                            <data>30.697</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMS_78_201/Y0</data>
                            <data>td</data>
                            <data>0.282</data>
                            <data>30.979</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.582</data>
                            <data>31.561</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69</data>
                        </row>
                        <row>
                            <data>CLMS_78_193/Y2</data>
                            <data>td</data>
                            <data>0.284</data>
                            <data>31.845</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.571</data>
                            <data>32.416</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242</data>
                        </row>
                        <row>
                            <data>CLMA_70_201/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.870" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>51.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.507</data>
                            <data>53.197</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_70_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.197</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.147</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.277</data>
                            <data>52.870</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>20.515</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.696</data>
            <data>3.905</data>
            <data>3.209</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>3.462</data>
            <data>1.257 (36.3%)</data>
            <data>2.205 (63.7%)</data>
            <general_container>
                <data>Path #6: setup slack is 20.515(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 32.367" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>27.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>27.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.817</data>
                            <data>28.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.325</data>
                            <data>29.230</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.263</data>
                            <data>29.493</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.381</data>
                            <data>29.874</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.016</data>
                            <data>30.890</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMA_86_204/Y0</data>
                            <data>td</data>
                            <data>0.164</data>
                            <data>31.054</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.548</data>
                            <data>31.602</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105</data>
                        </row>
                        <row>
                            <data>CLMA_90_209/Y0</data>
                            <data>td</data>
                            <data>0.387</data>
                            <data>31.989</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.378</data>
                            <data>32.367</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459</data>
                        </row>
                        <row>
                            <data>CLMS_86_209/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.882" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>51.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.519</data>
                            <data>53.209</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_86_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>53.209</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>53.159</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.277</data>
                            <data>52.882</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.867</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.312</data>
            <data>3.905</data>
            <data>3.096</data>
            <data>0.497</data>
            <data>25.000</data>
            <data>1.546</data>
            <data>0.261 (16.9%)</data>
            <data>1.285 (83.1%)</data>
            <general_container>
                <data>Path #7: setup slack is 22.867(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.451" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.824</data>
                            <data>3.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.166</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>1.285</data>
                            <data>5.451</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/D1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 28.318" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>26.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.512</data>
                            <data>28.096</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.497</data>
                            <data>28.593</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>28.543</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.225</data>
                            <data>28.318</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.906</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.315</data>
            <data>3.905</data>
            <data>3.093</data>
            <data>0.497</data>
            <data>25.000</data>
            <data>1.403</data>
            <data>0.261 (18.6%)</data>
            <data>1.142 (81.4%)</data>
            <general_container>
                <data>Path #8: setup slack is 22.906(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.308" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.824</data>
                            <data>3.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.166</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>1.142</data>
                            <data>5.308</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 28.214" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>26.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.509</data>
                            <data>28.093</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.497</data>
                            <data>28.590</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>28.540</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.326</data>
                            <data>28.214</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>22.951</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.320</data>
            <data>3.905</data>
            <data>3.088</data>
            <data>0.497</data>
            <data>25.000</data>
            <data>1.562</data>
            <data>0.261 (16.7%)</data>
            <data>1.301 (83.3%)</data>
            <general_container>
                <data>Path #9: setup slack is 22.951(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.467" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.824</data>
                            <data>3.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.166</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>1.301</data>
                            <data>5.467</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 28.418" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>26.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.504</data>
                            <data>28.088</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.497</data>
                            <data>28.585</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>28.535</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.117</data>
                            <data>28.418</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.264</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.489</data>
            <data>3.695</data>
            <data>3.206</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>2.130</data>
            <data>0.241 (11.3%)</data>
            <data>1.889 (88.7%)</data>
            <general_container>
                <data>Path #10: setup slack is 47.264(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.825" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.900</data>
                            <data>76.900</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.900</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.795</data>
                            <data>78.695</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/Q3</data>
                            <data>tco</data>
                            <data>0.241</data>
                            <data>78.936</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.889</data>
                            <data>80.825</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.089" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>126.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.508</data>
                            <data>128.206</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.206</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>128.156</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.067</data>
                            <data>128.089</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.269</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.484</data>
            <data>3.690</data>
            <data>3.206</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>2.165</data>
            <data>0.241 (11.1%)</data>
            <data>1.924 (88.9%)</data>
            <general_container>
                <data>Path #11: setup slack is 47.269(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.855" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.900</data>
                            <data>76.900</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.900</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.790</data>
                            <data>78.690</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/Q0</data>
                            <data>tco</data>
                            <data>0.241</data>
                            <data>78.931</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.924</data>
                            <data>80.855</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/AD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.124" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>126.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.508</data>
                            <data>128.206</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.206</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>128.156</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.032</data>
                            <data>128.124</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.384</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.492</data>
            <data>3.698</data>
            <data>3.206</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>2.007</data>
            <data>0.241 (12.0%)</data>
            <data>1.766 (88.0%)</data>
            <general_container>
                <data>Path #12: setup slack is 47.384(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 80.705" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.900</data>
                            <data>76.900</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.900</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.798</data>
                            <data>78.698</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q0</data>
                            <data>tco</data>
                            <data>0.241</data>
                            <data>78.939</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.766</data>
                            <data>80.705</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [3]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.089" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>126.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.508</data>
                            <data>128.206</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.206</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>128.156</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.067</data>
                            <data>128.089</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.199</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.315</data>
            <data>3.643</data>
            <data>4.374</data>
            <data>-0.416</data>
            <data>0.000</data>
            <data>0.498</data>
            <data>0.218 (43.8%)</data>
            <data>0.280 (56.2%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.199(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.141" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.495</data>
                            <data>3.643</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_86_180/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_86_180/Q0</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.861</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.280</data>
                            <data>4.141</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4074">u_CORES/u_debug_core_0/data_pipe[4] [21]</data>
                        </row>
                        <row>
                            <data>CLMA_78_180/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.942" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.810</data>
                            <data>4.374</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_180/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.416</data>
                            <data>3.958</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.958</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.016</data>
                            <data>3.942</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.272</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.067</data>
            <data>3.640</data>
            <data>4.374</data>
            <data>-0.667</data>
            <data>0.000</data>
            <data>0.476</data>
            <data>0.218 (45.8%)</data>
            <data>0.258 (54.2%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.272(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.116" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.492</data>
                            <data>3.640</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_70_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_70_181/Q1</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.858</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.258</data>
                            <data>4.116</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4114">u_CORES/u_debug_core_0/DATA_ff[0] [8]</data>
                        </row>
                        <row>
                            <data>DRM_62_188/DA0[10]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[10]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.844" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.810</data>
                            <data>4.374</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_62_188/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.667</data>
                            <data>3.707</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.707</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.137</data>
                            <data>3.844</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.272</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[15]</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.067</data>
            <data>3.640</data>
            <data>4.374</data>
            <data>-0.667</data>
            <data>0.000</data>
            <data>0.476</data>
            <data>0.218 (45.8%)</data>
            <data>0.258 (54.2%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.272(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.116" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.492</data>
                            <data>3.640</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_70_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_70_181/Q2</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.858</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.258</data>
                            <data>4.116</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4114">u_CORES/u_debug_core_0/DATA_ff[0] [13]</data>
                        </row>
                        <row>
                            <data>DRM_62_188/DA0[15]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/DA0[15]</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.844" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.810</data>
                            <data>4.374</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_62_188/CLKA[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.667</data>
                            <data>3.707</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.707</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.137</data>
                            <data>3.844</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.311</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.809</data>
            <data>3.096</data>
            <data>3.905</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.158</data>
            <data>0.204 (17.6%)</data>
            <data>0.954 (82.4%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.311(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.254" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>126.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.512</data>
                            <data>128.096</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q3</data>
                            <data>tco</data>
                            <data>0.204</data>
                            <data>128.300</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.954</data>
                            <data>129.254</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.943" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>127.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.817</data>
                            <data>128.905</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.905</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>128.955</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.012</data>
                            <data>128.943</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.314</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.804</data>
            <data>3.096</data>
            <data>3.900</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.156</data>
            <data>0.204 (17.6%)</data>
            <data>0.952 (82.4%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.314(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.252" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>126.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.512</data>
                            <data>128.096</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q1</data>
                            <data>tco</data>
                            <data>0.204</data>
                            <data>128.300</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.952</data>
                            <data>129.252</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.938" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>127.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.812</data>
                            <data>128.900</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.900</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>128.950</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.012</data>
                            <data>128.938</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.364</data>
            <data>0</data>
            <data>1</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.001</data>
            <data>3.195</data>
            <data>3.895</data>
            <data>-0.699</data>
            <data>0.000</data>
            <data>0.353</data>
            <data>0.219 (62.0%)</data>
            <data>0.134 (38.0%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.364(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.548" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>1.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.505</data>
                            <data>3.195</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/Q1</data>
                            <data>tco</data>
                            <data>0.219</data>
                            <data>3.414</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.134</data>
                            <data>3.548</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="296">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.184" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.814</data>
                            <data>3.895</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.699</data>
                            <data>3.196</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.196</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.012</data>
                            <data>3.184</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.367</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.001</data>
            <data>3.208</data>
            <data>3.908</data>
            <data>-0.699</data>
            <data>0.000</data>
            <data>0.356</data>
            <data>0.219 (61.5%)</data>
            <data>0.137 (38.5%)</data>
            <general_container>
                <data>Path #7: hold slack is 0.367(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.564" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>1.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.518</data>
                            <data>3.208</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/Q1</data>
                            <data>tco</data>
                            <data>0.219</data>
                            <data>3.427</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.137</data>
                            <data>3.564</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="138">u_CORES/shift_d</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.197" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.827</data>
                            <data>3.908</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.699</data>
                            <data>3.209</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.209</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.012</data>
                            <data>3.197</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.404</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.036</data>
            <data>3.199</data>
            <data>3.899</data>
            <data>-0.664</data>
            <data>0.000</data>
            <data>0.359</data>
            <data>0.218 (60.7%)</data>
            <data>0.141 (39.3%)</data>
            <general_container>
                <data>Path #8: hold slack is 0.404(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.558" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.690</data>
                            <data>1.690</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.690</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.509</data>
                            <data>3.199</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_66_204/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_66_204/Q3</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.417</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.141</data>
                            <data>3.558</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5041">u_CORES/u_debug_core_0/conf_reg_rbo [4]</data>
                        </row>
                        <row>
                            <data>CLMS_66_205/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.154" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.818</data>
                            <data>3.899</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_66_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.664</data>
                            <data>3.235</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.235</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.081</data>
                            <data>3.154</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.509</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.804</data>
            <data>3.093</data>
            <data>3.897</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.351</data>
            <data>0.204 (15.1%)</data>
            <data>1.147 (84.9%)</data>
            <general_container>
                <data>Path #9: hold slack is 0.509(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 129.444" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.584</data>
                            <data>126.584</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.584</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.509</data>
                            <data>128.093</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/Q0</data>
                            <data>tco</data>
                            <data>0.204</data>
                            <data>128.297</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>1.147</data>
                            <data>129.444</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMS_54_205/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 128.935" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.088</data>
                            <data>127.088</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>127.088</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.809</data>
                            <data>128.897</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_54_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>128.897</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>128.947</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.012</data>
                            <data>128.935</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.841</data>
            <data>0</data>
            <data>5</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.697</data>
            <data>3.201</data>
            <data>3.898</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.463</data>
            <data>0.218 (47.1%)</data>
            <data>0.245 (52.9%)</data>
            <general_container>
                <data>Path #10: hold slack is 24.841(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 28.664" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>26.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.503</data>
                            <data>28.201</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/Q1</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>28.419</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.245</data>
                            <data>28.664</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.823" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.817</data>
                            <data>3.898</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.898</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>3.948</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.125</data>
                            <data>3.823</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.865</data>
            <data>0</data>
            <data>8</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.687</data>
            <data>3.206</data>
            <data>3.893</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.477</data>
            <data>0.218 (45.7%)</data>
            <data>0.259 (54.3%)</data>
            <general_container>
                <data>Path #11: hold slack is 24.865(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 28.683" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>26.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.508</data>
                            <data>28.206</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Q0</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>28.424</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.259</data>
                            <data>28.683</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_58_204/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.818" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.812</data>
                            <data>3.893</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_204/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.893</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>3.943</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.125</data>
                            <data>3.818</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.883</data>
            <data>0</data>
            <data>14</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.688</data>
            <data>3.206</data>
            <data>3.894</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.605</data>
            <data>0.218 (36.0%)</data>
            <data>0.387 (64.0%)</data>
            <general_container>
                <data>Path #12: hold slack is 24.883(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 28.811" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.698</data>
                            <data>26.698</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.698</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.508</data>
                            <data>28.206</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Q2</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>28.424</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=14)</data>
                            <data>0.387</data>
                            <data>28.811</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [3]</data>
                        </row>
                        <row>
                            <data>CLMS_66_201/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.928" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>2.081</data>
                            <data>2.081</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.081</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.813</data>
                            <data>3.894</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_66_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.894</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>3.944</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.016</data>
                            <data>3.928</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.579</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.359</data>
            <data>4.399</data>
            <data>3.624</data>
            <data>0.416</data>
            <data>20.000</data>
            <data>2.012</data>
            <data>0.389 (19.3%)</data>
            <data>1.623 (80.7%)</data>
            <general_container>
                <data>Path #1: recovery slack is 17.579(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.411" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.835</data>
                            <data>4.399</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.660</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.623</data>
                            <data>6.283</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.128</data>
                            <data>6.411</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>6.411</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.990" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.476</data>
                            <data>23.624</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.416</data>
                            <data>24.040</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.579</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.359</data>
            <data>4.399</data>
            <data>3.624</data>
            <data>0.416</data>
            <data>20.000</data>
            <data>2.012</data>
            <data>0.389 (19.3%)</data>
            <data>1.623 (80.7%)</data>
            <general_container>
                <data>Path #2: recovery slack is 17.579(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.411" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.835</data>
                            <data>4.399</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.660</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.623</data>
                            <data>6.283</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.128</data>
                            <data>6.411</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>6.411</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.990" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.476</data>
                            <data>23.624</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.416</data>
                            <data>24.040</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.579</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.359</data>
            <data>4.399</data>
            <data>3.624</data>
            <data>0.416</data>
            <data>20.000</data>
            <data>2.012</data>
            <data>0.389 (19.3%)</data>
            <data>1.623 (80.7%)</data>
            <general_container>
                <data>Path #3: recovery slack is 17.579(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 6.411" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.835</data>
                            <data>4.399</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.261</data>
                            <data>4.660</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.623</data>
                            <data>6.283</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.128</data>
                            <data>6.411</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>6.411</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.990" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>21.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>21.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>21.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>22.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>22.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.476</data>
                            <data>23.624</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.416</data>
                            <data>24.040</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.990</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.606</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.281</data>
            <data>3.673</data>
            <data>4.370</data>
            <data>-0.416</data>
            <data>0.000</data>
            <data>0.887</data>
            <data>0.319 (36.0%)</data>
            <data>0.568 (64.0%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.606(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.560" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.525</data>
                            <data>3.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.891</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.568</data>
                            <data>4.459</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_90_188/RSCO</data>
                            <data>td</data>
                            <data>0.101</data>
                            <data>4.560</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.560</data>
                            <data> </data>
                            <data object_valid="true">ntR41</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.954" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.806</data>
                            <data>4.370</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.416</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.606</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.281</data>
            <data>3.673</data>
            <data>4.370</data>
            <data>-0.416</data>
            <data>0.000</data>
            <data>0.887</data>
            <data>0.319 (36.0%)</data>
            <data>0.568 (64.0%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.606(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.560" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.525</data>
                            <data>3.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.891</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.568</data>
                            <data>4.459</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_90_188/RSCO</data>
                            <data>td</data>
                            <data>0.101</data>
                            <data>4.560</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.560</data>
                            <data> </data>
                            <data object_valid="true">ntR41</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.954" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.806</data>
                            <data>4.370</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.416</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.606</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.281</data>
            <data>3.673</data>
            <data>4.370</data>
            <data>-0.416</data>
            <data>0.000</data>
            <data>0.887</data>
            <data>0.319 (36.0%)</data>
            <data>0.568 (64.0%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.606(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.560" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.916</data>
                            <data>1.009</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.009</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.054</data>
                            <data>1.063</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.085</data>
                            <data>2.148</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.148</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.525</data>
                            <data>3.673</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.218</data>
                            <data>3.891</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.568</data>
                            <data>4.459</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_90_188/RSCO</data>
                            <data>td</data>
                            <data>0.101</data>
                            <data>4.560</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.000</data>
                            <data>4.560</data>
                            <data> </data>
                            <data object_valid="true">ntR41</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.954" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>1.100</data>
                            <data>1.193</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>1.193</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.067</data>
                            <data>1.260</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.304</data>
                            <data>2.564</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>2.564</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.806</data>
                            <data>4.370</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_90_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.416</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.954</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_slow_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data>DRM_62_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_62_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.102</data>
            <data>10.000</data>
            <data>0.898</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_122_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_62_188/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.102</data>
            <data>25.000</data>
            <data>0.898</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_62_188/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.380</data>
            <data>25.000</data>
            <data>0.620</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>CLMS_114_197/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMS_54_205/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.380</data>
            <data>50.000</data>
            <data>0.620</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMS_54_205/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.580</data>
            <data>50.000</data>
            <data>0.420</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMA_58_208/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_fast_setup" title="Setup Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>17.489</data>
            <data>0.000</data>
            <data>0</data>
            <data>746</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>21.416</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>23.425</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>47.618</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
    </table>
    <table id="report_timing_fast_hold" title="Hold Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.240</data>
            <data>0.000</data>
            <data>0</data>
            <data>746</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>0.318</data>
            <data>0.000</data>
            <data>0</data>
            <data>474</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>0.446</data>
            <data>0.000</data>
            <data>0</data>
            <data>16</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>24.991</data>
            <data>0.000</data>
            <data>0</data>
            <data>122</data>
        </row>
    </table>
    <table id="report_timing_fast_recovery" title="Recovery Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WNS(ns)</data>
            <data>TNS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>18.147</data>
            <data>0.000</data>
            <data>0</data>
            <data>279</data>
        </row>
    </table>
    <table id="report_timing_fast_removal" title="Removal Summary" column_number="6">
        <column_headers>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>WHS(ns)</data>
            <data>THS(ns)</data>
            <data>Failing Endpoints</data>
            <data>Total Endpoints</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>clk</data>
            <data>0.557</data>
            <data>0.000</data>
            <data>0</data>
            <data>279</data>
        </row>
    </table>
    <table id="report_timing_fast_mpw" title="Minimum Pulse Width Summary" column_number="5">
        <column_headers>
            <data>Clock</data>
            <data>WPWS</data>
            <data>TPWS</data>
            <data>Failing End Point</data>
            <data>Total End Point</data>
        </column_headers>
        <row>
            <data>clk</data>
            <data>9.447</data>
            <data>0.000</data>
            <data>0</data>
            <data>381</data>
        </row>
        <row>
            <data>DebugCore_JCLK</data>
            <data>24.447</data>
            <data>0.000</data>
            <data>0</data>
            <data>163</data>
        </row>
        <row>
            <data>DebugCore_CAPTURE</data>
            <data>49.700</data>
            <data>0.000</data>
            <data>0</data>
            <data>11</data>
        </row>
    </table>
    <table id="report_clock_network_fast" title="Clock Network" column_number="1" tree="">
        <column_headers/>
        <row>
            <data>clk (50.00MHZ) (drive 381 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/I (0.093, 0.093, 0.093, 0.093)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O (0.827, 0.952, 0.877, 1.010)</data>
                        <row>
                            <data object_valid="true">sys_clk_ibuf/ntD (net)</data>
                            <row>
                                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/IN (0.827, 0.952, 0.877, 1.010)</data>
                                <row>
                                    <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK (0.865, 0.997, 0.915, 1.055)</data>
                                    <row>
                                        <data object_valid="true">_N0 (net)</data>
                                        <row>
                                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLK (1.705, 1.981, 1.749, 2.034)</data>
                                            <row>
                                                <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT (1.705, 1.981, 1.749, 2.034)</data>
                                                <row>
                                                    <data object_valid="true">ntclkbufg_2 (net)</data>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/CLK (2.902, 3.389, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/CLK (2.902, 3.389, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/CLK (2.902, 3.389, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK (2.902, 3.389, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/CLK (2.902, 3.389, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/CLK (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/CLK (2.890, 3.376, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/CLK (2.901, 3.387, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/CLK (2.901, 3.387, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/CLK (2.897, 3.383, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/CLK (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/CLK (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/CLK (2.878, 3.364, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/CLK (2.878, 3.364, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/CLK (2.889, 3.375, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/CLK (2.889, 3.375, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/CLK (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv/CLK (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/CLK (2.890, 3.376, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/CLK (2.901, 3.387, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/CLK (2.897, 3.383, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/CLK (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK (2.874, 3.360, 2.917, 3.391)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/CLK (2.878, 3.364, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/CLK (2.878, 3.364, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK (2.916, 3.403, 2.949, 3.424)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/CLK (2.890, 3.376, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/CLK (2.911, 3.397, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/CLK (2.911, 3.397, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK (2.916, 3.403, 2.949, 3.424)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK (2.916, 3.403, 2.949, 3.424)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/CLK (2.916, 3.403, 2.949, 3.424)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/CLK (2.911, 3.397, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/CLK (2.901, 3.387, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start/opit_0_inv/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="4078">u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5098">u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK (2.924, 3.411, 2.956, 3.431)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5108">u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5108">u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/rstn_i_d1/opit_0/CLK (2.924, 3.411, 2.956, 3.431)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d1/opit_0_inv/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d2/opit_0_inv/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5085">u_CORES/u_debug_core_0/start_d3/opit_0_inv/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="5929">u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/CLK (2.915, 3.402, 2.947, 3.422)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/CLK (2.915, 3.402, 2.947, 3.422)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/CLK (2.915, 3.402, 2.947, 3.422)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/CLK (2.905, 3.392, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/CLK (2.915, 3.402, 2.947, 3.422)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/CLK (2.900, 3.386, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/CLK (2.907, 3.393, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/CLK (2.909, 3.395, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/CLK (2.873, 3.359, 2.915, 3.389)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/CLK (2.901, 3.387, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/CLK (2.890, 3.376, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q/CLK (2.904, 3.391, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/CLK (2.904, 3.391, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/CLK (2.901, 3.387, 2.941, 3.415)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/CLK (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/CLK (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK (2.874, 3.360, 2.917, 3.391)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK (2.874, 3.360, 2.917, 3.391)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/CLK (2.891, 3.378, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/CLK (2.889, 3.375, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="685">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0/CLK (2.890, 3.376, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="712">u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/CLK (2.886, 3.372, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/CLK (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/CLK (2.890, 3.376, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/CLK (2.904, 3.391, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/CLK (2.897, 3.383, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/CLK (2.893, 3.379, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/CLK (2.877, 3.363, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/CLK (2.885, 3.371, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/CLK (2.874, 3.360, 2.917, 3.391)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/CLK (2.874, 3.360, 2.917, 3.391)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/CLK (2.870, 3.356, 2.913, 3.387)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/CLK (2.890, 3.376, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="604">u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/CLK (2.878, 3.364, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0] (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/CLK (2.907, 3.393, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/CLK (2.902, 3.389, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/CLK (2.907, 3.393, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/CLK (2.902, 3.389, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/CLK (2.902, 3.389, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1073">u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1006">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_AQ_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="916">u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/CLK (2.893, 3.379, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="874">u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1015">u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="995">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/CLK (2.902, 3.389, 2.939, 3.413)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="989">u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/CLK (2.894, 3.380, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="862">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="874">u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="976">u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/CLK (2.897, 3.383, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="1058">u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/CLK (2.889, 3.375, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="486">u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/CLK (2.911, 3.397, 2.943, 3.417)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="379">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="379">u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/CLK (2.880, 3.365, 2.919, 3.393)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/CLK (2.884, 3.370, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/CLK (2.884, 3.370, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/CLK (2.887, 3.373, 2.926, 3.400)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/CLK (2.883, 3.369, 2.921, 3.395)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/CLK (2.884, 3.370, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="387">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/CLK (2.884, 3.370, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="372">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0/CLK (2.888, 3.374, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="372">u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0/CLK (2.888, 3.374, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA (2.886, 3.372, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB (2.882, 3.368, 2.924, 3.398)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[0]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[1]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[2]/opit_0_inv_L5Q_perm/CLK (2.895, 3.381, 2.937, 3.411)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[3]/opit_0_inv_L5Q_perm/CLK (2.890, 3.376, 2.928, 3.402)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="66">u_ram_rw/ram_addr[4]/opit_0_inv_L5Q_perm/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[0]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[2]/opit_0_inv_A2Q21/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[4]/opit_0_inv_A2Q21/CLK (2.891, 3.378, 2.930, 3.404)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[6]/opit_0_inv_A2Q21/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="56">u_ram_rw/ram_wr_data[7]/opit_0_inv_AQ_perm/CLK (2.896, 3.382, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.898, 3.384, 2.934, 3.409)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[2]/opit_0_inv_A2Q21/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[4]/opit_0_inv_A2Q21/CLK (2.895, 3.381, 2.932, 3.406)</data>
                                                    </row>
                                                    <row>
                                                        <data file_id="../../rtl/ram_rw.v" line_number="46">u_ram_rw/rw_cnt[5]/opit_0_inv_AQ/CLK (2.899, 3.385, 2.937, 3.411)</data>
                                                    </row>
                                                </row>
                                            </row>
                                        </row>
                                    </row>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_JCLK (20.00MHZ) (drive 163 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLK (1.312, 1.533, 1.332, 1.549)</data>
                        <row>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT (1.312, 1.533, 1.332, 1.549)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_1 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.489, 2.920, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.481, 2.912, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.477, 2.908, 2.496, 2.902)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.481, 2.912, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/CLK (2.481, 2.912, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/CLK (2.481, 2.912, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/CLK (2.477, 2.908, 2.496, 2.902)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/CLK (2.477, 2.908, 2.496, 2.902)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/CLK (2.489, 2.920, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/CLK (2.477, 2.908, 2.496, 2.902)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/CLK (2.487, 2.917, 2.502, 2.908)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q_perm/CLK (2.480, 2.911, 2.498, 2.904)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/CLK (2.480, 2.911, 2.498, 2.904)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/CLK (2.480, 2.911, 2.498, 2.904)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/CLK (2.489, 2.920, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/CLK (2.480, 2.911, 2.498, 2.904)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/CLK (2.489, 2.920, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/CLK (2.504, 2.935, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/CLK (2.504, 2.935, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/CLK (2.500, 2.931, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/CLK (2.500, 2.931, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/CLK (2.495, 2.926, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/CLK (2.500, 2.931, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/CLK (2.500, 2.931, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/CLK (2.490, 2.921, 2.509, 2.915)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/CLK (2.504, 2.935, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/CLK (2.495, 2.926, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/CLK (2.504, 2.935, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/CLK (2.511, 2.943, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/CLK (2.510, 2.942, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/CLK (2.510, 2.942, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/CLK (2.510, 2.942, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/CLK (2.510, 2.942, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/CLK (2.527, 2.958, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.524, 2.956, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.524, 2.956, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.516, 2.947, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_L5Q_perm/CLK (2.524, 2.956, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_L5Q_perm/CLK (2.524, 2.956, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[6]/opit_0_inv_L5Q_perm/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/CLK (2.517, 2.948, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0] (2.502, 2.933, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/CLK (2.518, 2.949, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/CLK (2.518, 2.949, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/CLK (2.518, 2.949, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/CLK (2.518, 2.949, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/CLK (2.508, 2.939, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/CLK (2.508, 2.939, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_data_capture_mem_v1_1.vp" line_number="551">u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/CLK (2.508, 2.939, 2.520, 2.926)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.517, 2.924)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (2.517, 2.948, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/CLK (2.522, 2.954, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/CLK (2.522, 2.954, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_rd_addr_gen_v1_3.vp" line_number="358">u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/CLK (2.522, 2.954, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK (2.517, 2.948, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK (2.517, 2.948, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="../../rtl/ram_rw.v" line_number="131">u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_L5Q_perm/CLK (2.517, 2.948, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="636">u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/CLK (2.514, 2.945, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="622">u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/CLK (2.514, 2.945, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="449">u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="439">u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/CLK (2.509, 2.941, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK (2.511, 2.943, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="578">u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/CLK (2.518, 2.949, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK (2.507, 2.938, 2.522, 2.928)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="342">u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/CLK (2.521, 2.953, 2.532, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/CLK (2.497, 2.928, 2.515, 2.921)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/CLK (2.488, 2.919, 2.504, 2.910)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_MUX4TO1Q/CLK (2.488, 2.919, 2.504, 2.910)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q_perm/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/CLK (2.493, 2.924, 2.511, 2.917)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/CLK (2.496, 2.927, 2.513, 2.919)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/CLK (2.483, 2.914, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/CLK (2.487, 2.917, 2.502, 2.908)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/CLK (2.483, 2.914, 2.500, 2.906)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/CLK (2.487, 2.917, 2.502, 2.908)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/CLK (2.487, 2.917, 2.502, 2.908)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="345">u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/CLK (2.491, 2.922, 2.507, 2.913)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_L6Q_perm/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK (2.519, 2.954, 2.527, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK (2.508, 2.939, 2.524, 2.930)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK (2.512, 2.944, 2.528, 2.935)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/CLK (2.509, 2.941, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/CLK (2.509, 2.941, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/CLK (2.520, 2.952, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/CLK (2.516, 2.947, 2.530, 2.937)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/CLK (2.509, 2.941, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="405">u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/CLK (2.509, 2.941, 2.526, 2.932)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/CLK (2.520, 2.952, 2.535, 2.941)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK (2.520, 2.952, 2.535, 2.941)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
        <row>
            <data>DebugCore_CAPTURE (10.00MHZ) (drive 11 loads) (min_rise, max_rise, min_fall, max_fall)</data>
            <row>
                <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR (0.000, 0.000, 0.000, 0.000)</data>
                <row>
                    <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o (net)</data>
                    <row>
                        <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLK (1.317, 1.540, 1.346, 1.560)</data>
                        <row>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT (1.317, 1.540, 1.346, 1.560)</data>
                            <row>
                                <data object_valid="true">ntclkbufg_0 (net)</data>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK (2.516, 2.950, 2.540, 2.943)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK (2.516, 2.950, 2.540, 2.943)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/CLK (2.516, 2.950, 2.540, 2.943)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK (2.516, 2.950, 2.540, 2.943)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK (2.516, 2.950, 2.540, 2.943)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[0]/opit_0_inv/CLK (2.512, 2.945, 2.536, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[1]/opit_0_inv/CLK (2.512, 2.945, 2.536, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK (2.512, 2.945, 2.536, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK (2.512, 2.945, 2.536, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK (2.512, 2.945, 2.536, 2.939)</data>
                                </row>
                                <row>
                                    <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK (2.509, 2.942, 2.534, 2.937)</data>
                                </row>
                            </row>
                        </row>
                    </row>
                </row>
            </row>
        </row>
    </table>
    <table id="report_timing_fast_path_setup" title="Setup Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>17.489</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.042</data>
            <data>3.368</data>
            <data>2.880</data>
            <data>0.446</data>
            <data>20.000</data>
            <data>2.385</data>
            <data>1.815 (76.1%)</data>
            <data>0.570 (23.9%)</data>
            <general_container>
                <data>Path #1: setup slack is 17.489(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.753" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.387</data>
                            <data>3.368</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[2]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>5.183</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.570</data>
                            <data>5.753</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[2]</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.242" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.175</data>
                            <data>22.880</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.446</data>
                            <data>23.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.276</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>23.242</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.520</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.042</data>
            <data>3.368</data>
            <data>2.880</data>
            <data>0.446</data>
            <data>20.000</data>
            <data>2.354</data>
            <data>1.815 (77.1%)</data>
            <data>0.539 (22.9%)</data>
            <general_container>
                <data>Path #2: setup slack is 17.520(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.722" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.387</data>
                            <data>3.368</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[5]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>5.183</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[5]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.539</data>
                            <data>5.722</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[5]</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.242" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.175</data>
                            <data>22.880</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_181/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3862">u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.446</data>
                            <data>23.326</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.276</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>23.242</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>17.621</data>
            <data>0</data>
            <data>3</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.037</data>
            <data>3.368</data>
            <data>2.885</data>
            <data>0.446</data>
            <data>20.000</data>
            <data>2.258</data>
            <data>1.815 (80.4%)</data>
            <data>0.443 (19.6%)</data>
            <general_container>
                <data>Path #3: setup slack is 17.621(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 5.626" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.387</data>
                            <data>3.368</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>DRM_122_188/CLKB[0]</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKB</data>
                        </row>
                        <row>
                            <data>DRM_122_188/QA0[2]</data>
                            <data>tco</data>
                            <data>1.815</data>
                            <data>5.183</data>
                            <data>f</data>
                            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/DOA[2]</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.443</data>
                            <data>5.626</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="31">nt_douta[2]</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.247" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.180</data>
                            <data>22.885</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.446</data>
                            <data>23.331</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.281</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>23.247</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>21.416</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.434</data>
            <data>2.950</data>
            <data>2.516</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.887</data>
            <data>0.996 (34.5%)</data>
            <data>1.891 (65.5%)</data>
            <general_container>
                <data>Path #4: setup slack is 21.416(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 30.837" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>26.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.410</data>
                            <data>27.950</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.282</data>
                            <data>28.232</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.232</data>
                            <data>28.464</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.292</data>
                            <data>28.756</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>0.831</data>
                            <data>29.587</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMA_86_204/Y0</data>
                            <data>td</data>
                            <data>0.125</data>
                            <data>29.712</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.410</data>
                            <data>30.122</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105</data>
                        </row>
                        <row>
                            <data>CLMA_90_209/Y0</data>
                            <data>td</data>
                            <data>0.297</data>
                            <data>30.419</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.418</data>
                            <data>30.837</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459</data>
                        </row>
                        <row>
                            <data>CLMS_86_201/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.253" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>51.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.204</data>
                            <data>52.516</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_86_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.516</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.213</data>
                            <data>52.253</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>21.492</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.438</data>
            <data>2.950</data>
            <data>2.512</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.807</data>
            <data>1.007 (35.9%)</data>
            <data>1.800 (64.1%)</data>
            <general_container>
                <data>Path #5: setup slack is 21.492(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 30.757" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>26.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.410</data>
                            <data>27.950</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.282</data>
                            <data>28.232</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.232</data>
                            <data>28.464</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.292</data>
                            <data>28.756</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>0.696</data>
                            <data>29.452</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMS_78_201/Y0</data>
                            <data>td</data>
                            <data>0.216</data>
                            <data>29.668</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.452</data>
                            <data>30.120</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69</data>
                        </row>
                        <row>
                            <data>CLMS_78_193/Y2</data>
                            <data>td</data>
                            <data>0.217</data>
                            <data>30.337</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.420</data>
                            <data>30.757</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N242</data>
                        </row>
                        <row>
                            <data>CLMA_70_201/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.249" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>51.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.200</data>
                            <data>52.512</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_70_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.512</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.462</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.213</data>
                            <data>52.249</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>21.539</data>
            <data>3</data>
            <data>11</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>-0.426</data>
            <data>2.950</data>
            <data>2.524</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>2.772</data>
            <data>0.996 (35.9%)</data>
            <data>1.776 (64.1%)</data>
            <general_container>
                <data>Path #6: setup slack is 21.539(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 30.722" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>26.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.410</data>
                            <data>27.950</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Y0</data>
                            <data>tco</data>
                            <data>0.282</data>
                            <data>28.232</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.232</data>
                            <data>28.464</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [0]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/Y3</data>
                            <data>td</data>
                            <data>0.292</data>
                            <data>28.756</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u_rd_addr_gen/N69_186/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>0.831</data>
                            <data>29.587</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/_N1519</data>
                        </row>
                        <row>
                            <data>CLMA_86_204/Y0</data>
                            <data>td</data>
                            <data>0.125</data>
                            <data>29.712</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.410</data>
                            <data>30.122</data>
                            <data> </data>
                            <data file_id="../../rtl/ram_rw.v" line_number="119">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N105</data>
                        </row>
                        <row>
                            <data>CLMA_90_209/Y0</data>
                            <data>td</data>
                            <data>0.297</data>
                            <data>30.419</data>
                            <data>r</data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459_inv/gateop_perm/Z</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=7)</data>
                            <data>0.303</data>
                            <data>30.722</data>
                            <data> </data>
                            <data object_valid="true">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N459</data>
                        </row>
                        <row>
                            <data>CLMS_86_209/CE</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CE</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 52.261" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>50.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>50.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>51.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>51.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.212</data>
                            <data>52.524</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_86_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../../rtl/ram_rw.v" line_number="116">u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>52.524</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>52.474</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.213</data>
                            <data>52.261</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.425</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.223</data>
            <data>2.954</data>
            <data>2.530</data>
            <data>0.201</data>
            <data>25.000</data>
            <data>1.178</data>
            <data>0.198 (16.8%)</data>
            <data>0.980 (83.2%)</data>
            <general_container>
                <data>Path #7: setup slack is 23.425(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.132" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.421</data>
                            <data>2.954</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.152</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.980</data>
                            <data>4.132</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/D1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/L1</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.557" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>26.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.198</data>
                            <data>27.530</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.201</data>
                            <data>27.731</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.681</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.124</data>
                            <data>27.557</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.463</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.229</data>
            <data>2.954</data>
            <data>2.524</data>
            <data>0.201</data>
            <data>25.000</data>
            <data>1.194</data>
            <data>0.198 (16.6%)</data>
            <data>0.996 (83.4%)</data>
            <general_container>
                <data>Path #8: setup slack is 23.463(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.148" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.421</data>
                            <data>2.954</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.152</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.996</data>
                            <data>4.148</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/A4</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/L4</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.611" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>26.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.192</data>
                            <data>27.524</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMS_54_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.201</data>
                            <data>27.725</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.675</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.064</data>
                            <data>27.611</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>23.467</data>
            <data>0</data>
            <data>9</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-fall</data>
            <data>-0.225</data>
            <data>2.954</data>
            <data>2.528</data>
            <data>0.201</data>
            <data>25.000</data>
            <data>1.082</data>
            <data>0.198 (18.3%)</data>
            <data>0.884 (81.7%)</data>
            <general_container>
                <data>Path #9: setup slack is 23.467(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.036" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.421</data>
                            <data>2.954</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_42_284/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.152</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="381">u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=9)</data>
                            <data>0.884</data>
                            <data>4.036</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="316">u_CORES/u_jtag_hub/data_ctrl</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/D3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 27.503" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>26.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.196</data>
                            <data>27.528</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.201</data>
                            <data>27.729</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>27.679</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.176</data>
                            <data>27.503</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.618</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.419</data>
            <data>2.935</data>
            <data>2.516</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>1.879</data>
            <data>0.183 (9.7%)</data>
            <data>1.696 (90.3%)</data>
            <general_container>
                <data>Path #10: setup slack is 47.618(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 79.814" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.549</data>
                            <data>76.549</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.549</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.386</data>
                            <data>77.935</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/Q3</data>
                            <data>tco</data>
                            <data>0.183</data>
                            <data>78.118</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.696</data>
                            <data>79.814</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [1]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.432" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>126.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.199</data>
                            <data>127.516</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.516</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>127.432</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.676</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.421</data>
            <data>2.937</data>
            <data>2.516</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>1.819</data>
            <data>0.183 (10.1%)</data>
            <data>1.636 (89.9%)</data>
            <general_container>
                <data>Path #11: setup slack is 47.676(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 79.756" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.549</data>
                            <data>76.549</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.549</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.388</data>
                            <data>77.937</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q0</data>
                            <data>tco</data>
                            <data>0.183</data>
                            <data>78.120</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.636</data>
                            <data>79.756</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [3]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.432" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>126.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.199</data>
                            <data>127.516</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.516</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.466</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>127.432</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>47.734</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>-0.425</data>
            <data>2.937</data>
            <data>2.512</data>
            <data>0.000</data>
            <data>50.000</data>
            <data>1.757</data>
            <data>0.183 (10.4%)</data>
            <data>1.574 (89.6%)</data>
            <general_container>
                <data>Path #12: setup slack is 47.734(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 79.694" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>75.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>75.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.549</data>
                            <data>76.549</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>76.549</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.388</data>
                            <data>77.937</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q0</data>
                            <data>tco</data>
                            <data>0.183</data>
                            <data>78.120</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>1.574</data>
                            <data>79.694</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [3]</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/M1</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.428" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>126.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.195</data>
                            <data>127.512</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.512</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>127.462</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Setup time</data>
                            <data/>
                            <data>-0.034</data>
                            <data>127.428</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_hold" title="Hold Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.240</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.217</data>
            <data>2.896</data>
            <data>3.389</data>
            <data>-0.276</data>
            <data>0.000</data>
            <data>0.449</data>
            <data>0.185 (41.2%)</data>
            <data>0.264 (58.8%)</data>
            <general_container>
                <data>Path #1: hold slack is 0.240(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.345" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.191</data>
                            <data>2.896</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_86_180/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_86_180/Q0</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.081</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.264</data>
                            <data>3.345</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4074">u_CORES/u_debug_core_0/data_pipe[4] [21]</data>
                        </row>
                        <row>
                            <data>CLMA_78_180/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 3.105" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.408</data>
                            <data>3.389</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_180/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4119">u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.276</data>
                            <data>3.113</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>3.113</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.008</data>
                            <data>3.105</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.287</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.001</data>
            <data>2.885</data>
            <data>3.371</data>
            <data>-0.485</data>
            <data>0.000</data>
            <data>0.314</data>
            <data>0.185 (58.9%)</data>
            <data>0.129 (41.1%)</data>
            <general_container>
                <data>Path #2: hold slack is 0.287(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.199" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.180</data>
                            <data>2.885</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/Q1</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.070</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.129</data>
                            <data>3.199</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4140">u_CORES/u_debug_core_0/TRIG0_ff[0] [17]</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/CD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.912" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.390</data>
                            <data>3.371</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_126_196/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.485</data>
                            <data>2.886</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.886</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.026</data>
                            <data>2.912</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.288</data>
            <data>0</data>
            <data>1</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>2.893</data>
            <data>3.379</data>
            <data>-0.486</data>
            <data>0.000</data>
            <data>0.314</data>
            <data>0.185 (58.9%)</data>
            <data>0.129 (41.1%)</data>
            <general_container>
                <data>Path #3: hold slack is 0.288(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.207" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.188</data>
                            <data>2.893</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_200/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_106_200/Q3</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>3.078</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.129</data>
                            <data>3.207</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="4140">u_CORES/u_debug_core_0/TRIG0_ff[0] [3]</data>
                        </row>
                        <row>
                            <data>CLMA_106_200/CD</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.919" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.398</data>
                            <data>3.379</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_106_200/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.486</data>
                            <data>2.893</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.893</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>0.026</data>
                            <data>2.919</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.318</data>
            <data>0</data>
            <data>1</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.000</data>
            <data>2.508</data>
            <data>2.939</data>
            <data>-0.431</data>
            <data>0.000</data>
            <data>0.316</data>
            <data>0.186 (58.9%)</data>
            <data>0.130 (41.1%)</data>
            <general_container>
                <data>Path #4: hold slack is 0.318(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.824" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>1.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.196</data>
                            <data>2.508</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/Q1</data>
                            <data>tco</data>
                            <data>0.186</data>
                            <data>2.694</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.130</data>
                            <data>2.824</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="296">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.506" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.406</data>
                            <data>2.939</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_compare_256b_v1_0.vp" line_number="501">u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.431</data>
                            <data>2.508</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.508</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.002</data>
                            <data>2.506</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.320</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.001</data>
            <data>2.520</data>
            <data>2.952</data>
            <data>-0.431</data>
            <data>0.000</data>
            <data>0.319</data>
            <data>0.186 (58.3%)</data>
            <data>0.133 (41.7%)</data>
            <general_container>
                <data>Path #5: hold slack is 0.320(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.839" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>1.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.208</data>
                            <data>2.520</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/Q1</data>
                            <data>tco</data>
                            <data>0.186</data>
                            <data>2.706</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift_dr_d/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.133</data>
                            <data>2.839</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="138">u_CORES/shift_d</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.519" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.419</data>
                            <data>2.952</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_217/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="363">u_CORES/u_jtag_hub/shift/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.431</data>
                            <data>2.521</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.521</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.002</data>
                            <data>2.519</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.321</data>
            <data>0</data>
            <data>3</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L0</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.037</data>
            <data>2.481</data>
            <data>2.921</data>
            <data>-0.403</data>
            <data>0.000</data>
            <data>0.293</data>
            <data>0.185 (63.1%)</data>
            <data>0.108 (36.9%)</data>
            <general_container>
                <data>Path #6: hold slack is 0.321(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 2.774" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.312</data>
                            <data>1.312</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.312</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.169</data>
                            <data>2.481</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_193/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_118_193/Q0</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>2.666</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=3)</data>
                            <data>0.108</data>
                            <data>2.774</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="557">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9]</data>
                        </row>
                        <row>
                            <data>CLMA_118_201/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.453" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.388</data>
                            <data>2.921</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_118_201/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.403</data>
                            <data>2.518</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.518</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.065</data>
                            <data>2.453</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.446</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.420</data>
            <data>2.530</data>
            <data>2.950</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.914</data>
            <data>0.173 (18.9%)</data>
            <data>0.741 (81.1%)</data>
            <general_container>
                <data>Path #7: hold slack is 0.446(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 128.444" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>126.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.198</data>
                            <data>127.530</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q3</data>
                            <data>tco</data>
                            <data>0.173</data>
                            <data>127.703</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.741</data>
                            <data>128.444</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.998" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>126.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.410</data>
                            <data>127.950</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.950</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>128.000</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.002</data>
                            <data>127.998</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.455</data>
            <data>0</data>
            <data>2</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.415</data>
            <data>2.530</data>
            <data>2.945</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>0.918</data>
            <data>0.173 (18.8%)</data>
            <data>0.745 (81.2%)</data>
            <general_container>
                <data>Path #8: hold slack is 0.455(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 128.448" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>126.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.198</data>
                            <data>127.530</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_213/Q1</data>
                            <data>tco</data>
                            <data>0.173</data>
                            <data>127.703</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="585">u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=2)</data>
                            <data>0.745</data>
                            <data>128.448</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="135">u_CORES/id_o [2]</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/M2</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.993" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>126.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.405</data>
                            <data>127.945</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.945</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.995</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.002</data>
                            <data>127.993</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.685</data>
            <data>0</data>
            <data>6</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D</data>
            <data></data>
            <data>DebugCore_JCLK</data>
            <data>DebugCore_CAPTURE</data>
            <data>fall-rise</data>
            <data>0.414</data>
            <data>2.528</data>
            <data>2.942</data>
            <data>0.000</data>
            <data>0.000</data>
            <data>1.147</data>
            <data>0.173 (15.1%)</data>
            <data>0.974 (84.9%)</data>
            <general_container>
                <data>Path #9: hold slack is 0.685(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 128.675" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (falling edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.332</data>
                            <data>126.332</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.332</data>
                            <data>f</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.196</data>
                            <data>127.528</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_54_212/Q0</data>
                            <data>tco</data>
                            <data>0.173</data>
                            <data>127.701</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_storage_qualification_v1_2.vp" line_number="522">u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=6)</data>
                            <data>0.974</data>
                            <data>128.675</data>
                            <data> </data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="134">u_CORES/conf_sel [0]</data>
                        </row>
                        <row>
                            <data>CLMS_54_205/M0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/D</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 127.990" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>125.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>125.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.540</data>
                            <data>126.540</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>126.540</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.402</data>
                            <data>127.942</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMS_54_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_sel_ini/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>127.942</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>127.992</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.002</data>
                            <data>127.990</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>24.991</data>
            <data>0</data>
            <data>5</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.431</data>
            <data>2.512</data>
            <data>2.943</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.407</data>
            <data>0.185 (45.5%)</data>
            <data>0.222 (54.5%)</data>
            <general_container>
                <data>Path #10: hold slack is 24.991(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.919" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>26.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.195</data>
                            <data>27.512</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/Q1</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>27.697</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[2]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.222</data>
                            <data>27.919</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.928" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.410</data>
                            <data>2.943</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.943</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.993</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.065</data>
                            <data>2.928</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>25.015</data>
            <data>0</data>
            <data>4</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.431</data>
            <data>2.512</data>
            <data>2.943</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.362</data>
            <data>0.185 (51.1%)</data>
            <data>0.177 (48.9%)</data>
            <general_container>
                <data>Path #11: hold slack is 25.015(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.874" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>26.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.195</data>
                            <data>27.512</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_205/Q0</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>27.697</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="359">u_CORES/u_debug_core_0/u_hub_data_decode/new.conf_id_ini[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=4)</data>
                            <data>0.177</data>
                            <data>27.874</data>
                            <data> </data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="304">u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4]</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/A3</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/L3</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.859" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.410</data>
                            <data>2.943</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_209/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="390">u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.943</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.993</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.134</data>
                            <data>2.859</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>25.016</data>
            <data>0</data>
            <data>8</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0</data>
            <data></data>
            <data>DebugCore_CAPTURE</data>
            <data>DebugCore_JCLK</data>
            <data>rise-rise</data>
            <data>0.422</data>
            <data>2.516</data>
            <data>2.938</data>
            <data>0.000</data>
            <data>25.000</data>
            <data>0.423</data>
            <data>0.185 (43.7%)</data>
            <data>0.238 (56.3%)</data>
            <general_container>
                <data>Path #12: hold slack is 25.016(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 27.939" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_CAPTURE (rising edge)</data>
                            <data/>
                            <data>25.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/CAPTUREDR</data>
                            <data></data>
                            <data>0.000</data>
                            <data>25.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/CAPDR</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.317</data>
                            <data>26.317</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="137">u_CORES/capt_o</data>
                        </row>
                        <row>
                            <data>USCM_74_106/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>26.317</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_3/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=11)</data>
                            <data>1.199</data>
                            <data>27.516</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_0</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_58_208/Q0</data>
                            <data>tco</data>
                            <data>0.185</data>
                            <data>27.701</data>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=8)</data>
                            <data>0.238</data>
                            <data>27.939</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="5039">u_CORES/u_debug_core_0/conf_id_o [4]</data>
                        </row>
                        <row>
                            <data>CLMA_58_204/A0</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>f</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/L0</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.923" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock DebugCore_JCLK (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>SCANCHAIN_48_328/TCK</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">u_CORES/u_GTP_SCANCHAIN_PG/scanchain/TCK_USER</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>1.533</data>
                            <data>1.533</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="132">u_CORES/drck_o</data>
                        </row>
                        <row>
                            <data>USCM_74_105/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.533</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="122">clkbufg_4/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=163)</data>
                            <data>1.405</data>
                            <data>2.938</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_1</data>
                        </row>
                        <row>
                            <data>CLMA_58_204/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="413">u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.938</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.050</data>
                            <data>2.988</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Hold time</data>
                            <data/>
                            <data>-0.065</data>
                            <data>2.923</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_recovery" title="Recovery Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>18.147</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.261</data>
            <data>3.411</data>
            <data>2.874</data>
            <data>0.276</data>
            <data>20.000</data>
            <data>1.542</data>
            <data>0.288 (18.7%)</data>
            <data>1.254 (81.3%)</data>
            <general_container>
                <data>Path #1: recovery slack is 18.147(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.953" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.430</data>
                            <data>3.411</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.609</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.254</data>
                            <data>4.863</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.090</data>
                            <data>4.953</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>4.953</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.100" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.169</data>
                            <data>22.874</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4168">u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.276</data>
                            <data>23.150</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>18.147</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.261</data>
            <data>3.411</data>
            <data>2.874</data>
            <data>0.276</data>
            <data>20.000</data>
            <data>1.542</data>
            <data>0.288 (18.7%)</data>
            <data>1.254 (81.3%)</data>
            <general_container>
                <data>Path #2: recovery slack is 18.147(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.953" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.430</data>
                            <data>3.411</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.609</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.254</data>
                            <data>4.863</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.090</data>
                            <data>4.953</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>4.953</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.100" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.169</data>
                            <data>22.874</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.276</data>
                            <data>23.150</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>18.147</data>
            <data>1</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>-0.261</data>
            <data>3.411</data>
            <data>2.874</data>
            <data>0.276</data>
            <data>20.000</data>
            <data>1.542</data>
            <data>0.288 (18.7%)</data>
            <data>1.254 (81.3%)</data>
            <general_container>
                <data>Path #3: recovery slack is 18.147(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 4.953" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.430</data>
                            <data>3.411</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.198</data>
                            <data>3.609</data>
                            <data>f</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>1.254</data>
                            <data>4.863</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_118_188/RSCO</data>
                            <data>td</data>
                            <data>0.090</data>
                            <data>4.953</data>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/RSOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=5)</data>
                            <data>0.000</data>
                            <data>4.953</data>
                            <data> </data>
                            <data object_valid="true">ntR28</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/RSCI</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 23.100" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>20.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>20.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>20.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>20.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>20.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>20.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>21.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>21.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.169</data>
                            <data>22.874</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_118_192/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="652">u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>0.276</data>
                            <data>23.150</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>-0.050</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Recovery time</data>
                            <data/>
                            <data>0.000</data>
                            <data>23.100</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_removal" title=" Removal Path Summary" column_number="17">
        <column_headers>
            <data>Slack</data>
            <data>Logic Levels</data>
            <data>High Fanout</data>
            <data>Start Point</data>
            <data>End Point</data>
            <data>Exception</data>
            <data>Launch Clock</data>
            <data>Capture Clock</data>
            <data>Clock Edges</data>
            <data>Clock Skew</data>
            <data>Launch Clock Delay</data>
            <data>Capture Clock Delay</data>
            <data>Clock Pessimism Removal</data>
            <data>Requirement</data>
            <data>Data delay</data>
            <data>Logic delay</data>
            <data>Route delay</data>
        </column_headers>
        <row>
            <data>0.557</data>
            <data>0</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.033</data>
            <data>2.924</data>
            <data>3.403</data>
            <data>-0.446</data>
            <data>0.000</data>
            <data>0.436</data>
            <data>0.186 (42.7%)</data>
            <data>0.250 (57.3%)</data>
            <general_container>
                <data>Path #1: removal slack is 0.557(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.360" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.219</data>
                            <data>2.924</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.186</data>
                            <data>3.110</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.250</data>
                            <data>3.360</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/RS</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.803" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.422</data>
                            <data>3.403</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.446</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.154</data>
                            <data>2.803</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.557</data>
            <data>0</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.033</data>
            <data>2.924</data>
            <data>3.403</data>
            <data>-0.446</data>
            <data>0.000</data>
            <data>0.436</data>
            <data>0.186 (42.7%)</data>
            <data>0.250 (57.3%)</data>
            <general_container>
                <data>Path #2: removal slack is 0.557(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.360" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.219</data>
                            <data>2.924</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.186</data>
                            <data>3.110</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.250</data>
                            <data>3.360</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/RS</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.803" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.422</data>
                            <data>3.403</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.446</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.154</data>
                            <data>2.803</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
        <row>
            <data>0.557</data>
            <data>0</data>
            <data>140</data>
            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/RS</data>
            <data></data>
            <data>clk</data>
            <data>clk</data>
            <data>rise-rise</data>
            <data>0.033</data>
            <data>2.924</data>
            <data>3.403</data>
            <data>-0.446</data>
            <data>0.000</data>
            <data>0.436</data>
            <data>0.186 (42.7%)</data>
            <data>0.250 (57.3%)</data>
            <general_container>
                <data>Path #3: removal slack is 0.557(MET)</data>
                <table_container>
                    <table id="arrival" title="Data arrival time is 3.360" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.734</data>
                            <data>0.827</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.827</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.038</data>
                            <data>0.865</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.840</data>
                            <data>1.705</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.705</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.219</data>
                            <data>2.924</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/CLK</data>
                        </row>
                        <row>
                            <data>CLMA_78_208/Q0</data>
                            <data>tco</data>
                            <data>0.186</data>
                            <data>3.110</data>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="3833">u_CORES/u_debug_core_0/resetn/opit_0/Q</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=140)</data>
                            <data>0.250</data>
                            <data>3.360</data>
                            <data> </data>
                            <data file_id="../cores.v" line_number="3832">u_CORES/u_debug_core_0/resetn</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/RS</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/RS</data>
                        </row>
                    </table>
                </table_container>
                <table_container>
                    <table id="require" title="Data required time is 2.803" column_number="6">
                        <column_headers>
                            <data>Location</data>
                            <data>Delay Type</data>
                            <data>Incr</data>
                            <data>Path</data>
                            <data>Trans</data>
                            <data>Logical Resource</data>
                        </column_headers>
                        <row>
                            <data>Clock clk (rising edge)</data>
                            <data/>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data/>
                        </row>
                        <row>
                            <data>B5</data>
                            <data></data>
                            <data>0.000</data>
                            <data>0.000</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk (port)</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.093</data>
                            <data>0.093</data>
                            <data/>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk</data>
                        </row>
                        <row>
                            <data>IOBD_0_298/DIN</data>
                            <data>td</data>
                            <data>0.859</data>
                            <data>0.952</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_0/O</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.000</data>
                            <data>0.952</data>
                            <data/>
                            <data object_valid="true">sys_clk_ibuf/ntD</data>
                        </row>
                        <row>
                            <data>IOL_7_298/INCK</data>
                            <data>td</data>
                            <data>0.045</data>
                            <data>0.997</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">sys_clk_ibuf/opit_1/INCK</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=1)</data>
                            <data>0.984</data>
                            <data>1.981</data>
                            <data/>
                            <data object_valid="true">_N0</data>
                        </row>
                        <row>
                            <data>USCM_74_104/CLK_USCM</data>
                            <data>td</data>
                            <data>0.000</data>
                            <data>1.981</data>
                            <data>r</data>
                            <data file_id="../../rtl/ip_1port_ram.v" line_number="23">clkbufg_5/gopclkbufg/CLKOUT</data>
                        </row>
                        <row>
                            <data/>
                            <data>net (fanout=381)</data>
                            <data>1.422</data>
                            <data>3.403</data>
                            <data/>
                            <data object_valid="true">ntclkbufg_2</data>
                        </row>
                        <row>
                            <data>CLMA_82_205/CLK</data>
                            <data/>
                            <data/>
                            <data/>
                            <data>r</data>
                            <data file_id="../cores.v" line_number="4091">u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/CLK</data>
                        </row>
                        <row>
                            <data>clock pessimism</data>
                            <data/>
                            <data>-0.446</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>clock uncertainty</data>
                            <data/>
                            <data>0.000</data>
                            <data>2.957</data>
                            <data/>
                            <data/>
                        </row>
                        <row>
                            <data>Removal time</data>
                            <data/>
                            <data>-0.154</data>
                            <data>2.803</data>
                            <data/>
                            <data/>
                        </row>
                    </table>
                </table_container>
            </general_container>
        </row>
    </table>
    <table id="report_timing_fast_path_mpw" title="Minimum Pulse Width Path Summary" column_number="7">
        <column_headers>
            <data>Slack</data>
            <data>Actual Width</data>
            <data>Require Width</data>
            <data>Clock</data>
            <data>Type</data>
            <data>Location</data>
            <data>Pin</data>
        </column_headers>
        <row>
            <data>9.447</data>
            <data>10.000</data>
            <data>0.553</data>
            <data>clk</data>
            <data>High Pulse Width</data>
            <data>DRM_62_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.447</data>
            <data>10.000</data>
            <data>0.553</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_62_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKA[0]</data>
        </row>
        <row>
            <data>9.447</data>
            <data>10.000</data>
            <data>0.553</data>
            <data>clk</data>
            <data>Low Pulse Width</data>
            <data>DRM_122_188/CLKA[0]</data>
            <data file_id="../ipcore/ram_1port/rtl/ipml_spram_v1_5_ram_1port.v" line_number="512">u_ram_1port/U_ipml_spram_ram_1port/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM9K/iGopDrm_inv/CLKA</data>
        </row>
        <row>
            <data>24.447</data>
            <data>25.000</data>
            <data>0.553</data>
            <data>DebugCore_JCLK</data>
            <data>High Pulse Width</data>
            <data>DRM_62_188/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.447</data>
            <data>25.000</data>
            <data>0.553</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>DRM_62_188/CLKB[0]</data>
            <data file_id="../ipcore/ram_1port/ram_1port.v" line_number="122">u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data/iGopDrm/CLKB[0]</data>
        </row>
        <row>
            <data>24.700</data>
            <data>25.000</data>
            <data>0.300</data>
            <data>DebugCore_JCLK</data>
            <data>Low Pulse Width</data>
            <data>CLMA_118_201/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_hub_decode_v1_2.vp" line_number="510">u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/CLK</data>
        </row>
        <row>
            <data>49.700</data>
            <data>50.000</data>
            <data>0.300</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMA_58_208/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.700</data>
            <data>50.000</data>
            <data>0.300</data>
            <data>DebugCore_CAPTURE</data>
            <data>Low Pulse Width</data>
            <data>CLMA_58_208/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/CLK</data>
        </row>
        <row>
            <data>49.700</data>
            <data>50.000</data>
            <data>0.300</data>
            <data>DebugCore_CAPTURE</data>
            <data>High Pulse Width</data>
            <data>CLMA_58_208/CLK</data>
            <data file_id="D:/pango/PDS_2021.4-SP1.2/arch/vendor/pango/arch/cdt/debug_core_rtls_pdir/ips_dbc_cfg_reg_file_v1_0.vp" line_number="311">u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/CLK</data>
        </row>
    </table>
    <table id="report_timing_runtime" title="Timing Runtime &amp; Memory" column_number="6">
        <column_headers>
            <data>Cpu Time (s)</data>
            <data>Real Time (s)</data>
            <data>Peak Memory (B)</data>
            <data>Operation System</data>
            <data>CPU</data>
            <data>RAM(GB)</data>
        </column_headers>
        <row>
            <data>4.51562</data>
            <data>6</data>
            <data>445,575,168</data>
            <data>WINDOWS 10 x86_64</data>
            <data>AMD Ryzen 9 3900X 12-Core Processor</data>
            <data>15</data>
        </row>
    </table>
    <table id="report_timing_messages" title="Timing Messages" column_number="1">
        <column_headers/>
        <row>
            <data message="5">Timing-4087: Port 'addra[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'addra[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'addra[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'addra[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'addra[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'dina[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[0]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[1]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[2]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[3]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[4]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[5]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[6]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'douta[7]' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'ena' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4087: Port 'wea' is not constrained, it is treated as combinational output.</data>
        </row>
        <row>
            <data message="5">Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.</data>
        </row>
    </table>
    <general_container id="report_timing_settings">
        <table_container>
            <table id="report_timing_settings" title="Timing Settings" column_number="2">
                <column_headers>
                    <data>Name</data>
                    <data>Value</data>
                </column_headers>
                <row>
                    <data>Part</data>
                    <data>PGL22G-6MBG324</data>
                </row>
                <row>
                    <data>Top Module</data>
                    <data>ip_1port_ram</data>
                </row>
            </table>
        </table_container>
        <general_container align="3">
            <table_container>
                <data>Timing</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Path Delay Type (-delay_type)</data>
                        <data>min_max</data>
                    </row>
                    <row>
                        <data>Number of Paths per Endpoint (-nworst)</data>
                        <data>1</data>
                    </row>
                    <row>
                        <data>Total Number of Paths (-max_path)</data>
                        <data>3</data>
                    </row>
                    <row>
                        <data>Show Input Pins (-input_pins)</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &gt;</data>
                        <data>-100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Slack &lt;</data>
                        <data>100000</data>
                    </row>
                    <row>
                        <data>Report Paths with Logic levels &gt;</data>
                        <data>-1</data>
                    </row>
                    <row>
                        <data>Disable Package Delay</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report IO Datasheet</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Max Skew</data>
                        <data>false</data>
                    </row>
                    <row>
                        <data>Report Exception</data>
                        <data>true</data>
                    </row>
                </table>
            </table_container>
            <table_container>
                <data>Targets</data>
                <table id="" title="" column_number="2">
                    <column_headers>
                        <data>Name</data>
                        <data>Value</data>
                    </column_headers>
                    <row>
                        <data>Specify Timing Path From points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path To points</data>
                        <data></data>
                    </row>
                    <row>
                        <data>Specify Timing Path through points</data>
                        <data></data>
                    </row>
                </table>
            </table_container>
        </general_container>
    </general_container>
</tables>