{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616353082398 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616353082410 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 21 15:58:02 2021 " "Processing started: Sun Mar 21 15:58:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616353082410 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353082410 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off semana1_T4BA2_desafio -c circuito_semana1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off semana1_T4BA2_desafio -c circuito_semana1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353082410 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616353083082 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616353083082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_2bits-comportamental " "Found design unit 1: contador_2bits-comportamental" {  } { { "contador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100846 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_2bits " "Found entity 1: contador_2bits" {  } { { "contador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_2bits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_sort.vhd 2 1 " "Found 2 design units, including 1 entities, in source file random_sort.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 random_sort-arch " "Found design unit 1: random_sort-arch" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100849 ""} { "Info" "ISGN_ENTITY_NAME" "1 random_sort " "Found entity 1: random_sort" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "circuito_projeto.vhd 2 1 " "Found 2 design units, including 1 entities, in source file circuito_projeto.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 circuito_projeto-circuito_projeto_arch " "Found design unit 1: circuito_projeto-circuito_projeto_arch" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100854 ""} { "Info" "ISGN_ENTITY_NAME" "1 circuito_projeto " "Found entity 1: circuito_projeto" {  } { { "circuito_projeto.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 unidade_controle-fsm " "Found design unit 1: unidade_controle-fsm" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100857 ""} { "Info" "ISGN_ENTITY_NAME" "1 unidade_controle " "Found entity 1: unidade_controle" {  } { { "unidade_controle.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/unidade_controle.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100857 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_4bits-arch " "Found design unit 1: registrador_4bits-arch" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100860 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_4bits " "Found entity 1: registrador_4bits" {  } { { "registrador_4bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_4bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador_2bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador_2bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registrador_2bits-arch " "Found design unit 1: registrador_2bits-arch" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100864 ""} { "Info" "ISGN_ENTITY_NAME" "1 registrador_2bits " "Found entity 1: registrador_2bits" {  } { { "registrador_2bits.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/registrador_2bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_16x4.vhd 3 1 " "Found 3 design units, including 1 entities, in source file ram_16x4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram_16x4-ram_mif " "Found design unit 1: ram_16x4-ram_mif" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100867 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ram_16x4-ram_modelsim " "Found design unit 2: ram_16x4-ram_modelsim" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100867 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram_16x4 " "Found entity 1: ram_16x4" {  } { { "ram_16x4.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/ram_16x4.vhd" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100867 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nivel_select.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nivel_select.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nivel_select-arch " "Found design unit 1: nivel_select-arch" {  } { { "nivel_select.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100871 ""} { "Info" "ISGN_ENTITY_NAME" "1 nivel_select " "Found entity 1: nivel_select" {  } { { "nivel_select.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexa7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hexa7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hexa7seg-comportamental " "Found design unit 1: hexa7seg-comportamental" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100873 ""} { "Info" "ISGN_ENTITY_NAME" "1 hexa7seg " "Found entity 1: hexa7seg" {  } { { "hexa7seg.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/hexa7seg.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxo_dados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxo_dados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxo_dados-estrutural " "Found design unit 1: fluxo_dados-estrutural" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100876 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxo_dados " "Found entity 1: fluxo_dados" {  } { { "fluxo_dados.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "edge_detector.vhd 2 1 " "Found 2 design units, including 1 entities, in source file edge_detector.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 edge_detector-rtl " "Found design unit 1: edge_detector-rtl" {  } { { "edge_detector.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100879 ""} { "Info" "ISGN_ENTITY_NAME" "1 edge_detector " "Found entity 1: edge_detector" {  } { { "edge_detector.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/edge_detector.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_timeout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_timeout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_timeout-comportamental " "Found design unit 1: contador_timeout-comportamental" {  } { { "contador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100882 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_timeout " "Found entity 1: contador_timeout" {  } { { "contador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_timeout.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100882 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100882 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_1s.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_1s.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_1s-comportamental " "Found design unit 1: contador_1s-comportamental" {  } { { "contador_1s.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100886 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_1s " "Found entity 1: contador_1s" {  } { { "contador_1s.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_1s.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_163.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contador_163.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 contador_163-comportamental " "Found design unit 1: contador_163-comportamental" {  } { { "contador_163.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100888 ""} { "Info" "ISGN_ENTITY_NAME" "1 contador_163 " "Found entity 1: contador_163" {  } { { "contador_163.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/contador_163.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_timeout.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_timeout.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_timeout-dataflow " "Found design unit 1: comparador_timeout-dataflow" {  } { { "comparador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100891 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_timeout " "Found entity 1: comparador_timeout" {  } { { "comparador_timeout.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_timeout.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparador_85.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comparador_85.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparador_85-dataflow " "Found design unit 1: comparador_85-dataflow" {  } { { "comparador_85.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100895 ""} { "Info" "ISGN_ENTITY_NAME" "1 comparador_85 " "Found entity 1: comparador_85" {  } { { "comparador_85.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/comparador_85.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616353100895 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353100895 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "circuito_projeto " "Elaborating entity \"circuito_projeto\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616353100979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxo_dados fluxo_dados:FD " "Elaborating entity \"fluxo_dados\" for hierarchy \"fluxo_dados:FD\"" {  } { { "circuito_projeto.vhd" "FD" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/circuito_projeto.vhd" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101092 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detector fluxo_dados:FD\|edge_detector:JogadaDetector " "Elaborating entity \"edge_detector\" for hierarchy \"fluxo_dados:FD\|edge_detector:JogadaDetector\"" {  } { { "fluxo_dados.vhd" "JogadaDetector" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_4bits fluxo_dados:FD\|registrador_4bits:RegBotoes " "Elaborating entity \"registrador_4bits\" for hierarchy \"fluxo_dados:FD\|registrador_4bits:RegBotoes\"" {  } { { "fluxo_dados.vhd" "RegBotoes" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_163 fluxo_dados:FD\|contador_163:ContEnd " "Elaborating entity \"contador_163\" for hierarchy \"fluxo_dados:FD\|contador_163:ContEnd\"" {  } { { "fluxo_dados.vhd" "ContEnd" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101265 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_16x4 fluxo_dados:FD\|ram_16x4:MemJog " "Elaborating entity \"ram_16x4\" for hierarchy \"fluxo_dados:FD\|ram_16x4:MemJog\"" {  } { { "fluxo_dados.vhd" "MemJog" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101333 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_85 fluxo_dados:FD\|comparador_85:CompLmt " "Elaborating entity \"comparador_85\" for hierarchy \"fluxo_dados:FD\|comparador_85:CompLmt\"" {  } { { "fluxo_dados.vhd" "CompLmt" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101422 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_timeout fluxo_dados:FD\|contador_timeout:contador_to " "Elaborating entity \"contador_timeout\" for hierarchy \"fluxo_dados:FD\|contador_timeout:contador_to\"" {  } { { "fluxo_dados.vhd" "contador_to" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_1s fluxo_dados:FD\|contador_1s:contador_repete " "Elaborating entity \"contador_1s\" for hierarchy \"fluxo_dados:FD\|contador_1s:contador_repete\"" {  } { { "fluxo_dados.vhd" "contador_repete" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 270 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparador_timeout fluxo_dados:FD\|comparador_timeout:comparador_to " "Elaborating entity \"comparador_timeout\" for hierarchy \"fluxo_dados:FD\|comparador_timeout:comparador_to\"" {  } { { "fluxo_dados.vhd" "comparador_to" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nivel_select fluxo_dados:FD\|nivel_select:limite_select " "Elaborating entity \"nivel_select\" for hierarchy \"fluxo_dados:FD\|nivel_select:limite_select\"" {  } { { "fluxo_dados.vhd" "limite_select" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registrador_2bits fluxo_dados:FD\|nivel_select:limite_select\|registrador_2bits:NIVEL_REG " "Elaborating entity \"registrador_2bits\" for hierarchy \"fluxo_dados:FD\|nivel_select:limite_select\|registrador_2bits:NIVEL_REG\"" {  } { { "nivel_select.vhd" "NIVEL_REG" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/nivel_select.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_sort fluxo_dados:FD\|random_sort:gerador_aleatorio " "Elaborating entity \"random_sort\" for hierarchy \"fluxo_dados:FD\|random_sort:gerador_aleatorio\"" {  } { { "fluxo_dados.vhd" "gerador_aleatorio" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101725 ""}
{ "Error" "EVRFX_VHDL_EXPR_HAS_WRONG_NUM_OF_ELEMENTS" "\"0000\" 4 2 random_sort.vhd(57) " "VHDL Expression error at random_sort.vhd(57): expression \"\"0000\"\" has 4 elements ; expected 2 elements." {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 57 0 0 } }  } 0 10324 "VHDL Expression error at %4!s!: expression \"%1!s!\" has %2!d! elements ; expected %3!d! elements." 0 0 "Analysis & Synthesis" 0 -1 1616353101728 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "D random_sort.vhd(50) " "VHDL error at random_sort.vhd(50): formal port or parameter \"D\" must have actual or default value" {  } { { "random_sort.vhd" "" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/random_sort.vhd" 50 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1616353101728 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "fluxo_dados:FD\|random_sort:gerador_aleatorio " "Can't elaborate user hierarchy \"fluxo_dados:FD\|random_sort:gerador_aleatorio\"" {  } { { "fluxo_dados.vhd" "gerador_aleatorio" { Text "C:/Users/gabri/Labdig/Projeto-LabDig1/src/fluxo_dados.vhd" 314 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616353101730 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4844 " "Peak virtual memory: 4844 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616353102066 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Mar 21 15:58:22 2021 " "Processing ended: Sun Mar 21 15:58:22 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616353102066 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616353102066 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616353102066 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353102066 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616353102874 ""}
