//===--- BuiltinsSPIRINTELFpga.td - FPGA-specific built-ins ---------------===//
//
// Copyright (C) 2017-2018 Intel Corporation. All rights reserved.
//
// The information and source code contained herein is the exclusive property
// of Intel Corporation and may not be disclosed, examined or reproduced in
// whole or in part without explicit written authorization from the company.
//
// ===--------------------------------------------------------------------=== //

#if defined(BUILTIN) && !defined(LANGBUILTIN)
#  define LANGBUILTIN(ID, TYPE, ATTRS, BUILTIN_LANG) BUILTIN(ID, TYPE, ATTRS)
#endif

BUILTIN(get_compute_id, "zi", "i")
LANGBUILTIN(read_pipe, "i.", "tn", INTEL_FPGA_PIPE1X)
LANGBUILTIN(write_pipe, "i.", "tn", INTEL_FPGA_PIPE1X)

#undef BUILTIN
#undef LANGBUILTIN
