$date
	Mon Feb 14 16:05:13 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 5 ! data [4:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ left_in $end
$var reg 5 % loadin [4:0] $end
$var reg 1 & right_in $end
$var reg 2 ' working_mode [1:0] $end
$scope module test $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ left_in $end
$var wire 5 ( loadin [4:0] $end
$var wire 1 & right_in $end
$var wire 2 ) working_mode [1:0] $end
$var reg 5 * data [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
b0 (
b0 '
0&
b0 %
0$
0#
0"
bx !
$end
#1
b0 !
b0 *
1#
1"
#2
b10011 %
b10011 (
0"
#3
b10011 !
b10011 *
1"
#4
0"
1$
b1 '
b1 )
#5
b11001 !
b11001 *
1"
#6
0"
#7
b10010 !
b10010 *
1"
b10 '
b10 )
#8
0"
#9
b101 !
b101 *
1"
1&
#10
0"
#11
b0 !
b0 *
1"
b11 '
b11 )
#12
0"
#13
1"
