#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x5585d209b0b0 .scope module, "tb" "tb" 2 5;
 .timescale 0 0;
v0x5585d20bcc10_0 .net "clk", 0 0, v0x5585d2099730_0;  1 drivers
v0x5585d20bccd0_0 .net "raddr_rs1", 4 0, v0x5585d20bc6f0_0;  1 drivers
v0x5585d20bcd90_0 .net "raddr_rs2", 4 0, v0x5585d20bc7c0_0;  1 drivers
v0x5585d20bce80_0 .net "rdata_rs1", 31 0, L_0x5585d20cd690;  1 drivers
v0x5585d20bcf90_0 .net "rdata_rs2", 31 0, L_0x5585d20cdbf0;  1 drivers
v0x5585d20bd0f0_0 .net "waddr_rd", 4 0, v0x5585d20bc980_0;  1 drivers
v0x5585d20bd200_0 .net "wdata_rd", 31 0, v0x5585d20bca50_0;  1 drivers
v0x5585d20bd310_0 .net "we", 0 0, v0x5585d20bc8b0_0;  1 drivers
S_0x5585d209b230 .scope module, "CLK" "clkgen" 2 16, 3 3 0, S_0x5585d209b0b0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk"
v0x5585d2099730_0 .var "clk", 0 0;
S_0x5585d20bac10 .scope module, "REG_FILE" "register_file" 2 17, 4 2 0, S_0x5585d209b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 5 "raddr_rs1"
    .port_info 2 /INPUT 5 "raddr_rs2"
    .port_info 3 /INPUT 5 "waddr_rd"
    .port_info 4 /INPUT 32 "wdata_rd"
    .port_info 5 /INPUT 1 "we"
    .port_info 6 /OUTPUT 32 "rdata_rs1"
    .port_info 7 /OUTPUT 32 "rdata_rs2"
L_0x7fde31b22018 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5585d20baed0_0 .net/2u *"_s0", 4 0, L_0x7fde31b22018;  1 drivers
L_0x7fde31b220a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5585d20bafd0_0 .net *"_s11", 1 0, L_0x7fde31b220a8;  1 drivers
L_0x7fde31b220f0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x5585d20bb0b0_0 .net/2u *"_s14", 4 0, L_0x7fde31b220f0;  1 drivers
v0x5585d20bb170_0 .net *"_s16", 0 0, L_0x5585d20cd850;  1 drivers
L_0x7fde31b22138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5585d20bb230_0 .net/2u *"_s18", 31 0, L_0x7fde31b22138;  1 drivers
v0x5585d20bb360_0 .net *"_s2", 0 0, L_0x5585d20bd400;  1 drivers
v0x5585d20bb420_0 .net *"_s20", 31 0, L_0x5585d20cd990;  1 drivers
v0x5585d20bb500_0 .net *"_s22", 6 0, L_0x5585d20cda70;  1 drivers
L_0x7fde31b22180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5585d20bb5e0_0 .net *"_s25", 1 0, L_0x7fde31b22180;  1 drivers
L_0x7fde31b22060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5585d20bb6c0_0 .net/2u *"_s4", 31 0, L_0x7fde31b22060;  1 drivers
v0x5585d20bb7a0_0 .net *"_s6", 31 0, L_0x5585d20cd500;  1 drivers
v0x5585d20bb880_0 .net *"_s8", 6 0, L_0x5585d20cd5a0;  1 drivers
v0x5585d20bb960_0 .net "clk", 0 0, v0x5585d2099730_0;  alias, 1 drivers
v0x5585d20bba00_0 .net "raddr_rs1", 4 0, v0x5585d20bc6f0_0;  alias, 1 drivers
v0x5585d20bbac0_0 .net "raddr_rs2", 4 0, v0x5585d20bc7c0_0;  alias, 1 drivers
v0x5585d20bbba0_0 .net "rdata_rs1", 31 0, L_0x5585d20cd690;  alias, 1 drivers
v0x5585d20bbc80_0 .net "rdata_rs2", 31 0, L_0x5585d20cdbf0;  alias, 1 drivers
v0x5585d20bbd60 .array "reg_file", 0 31, 31 0;
v0x5585d20bbe20_0 .net "waddr_rd", 4 0, v0x5585d20bc980_0;  alias, 1 drivers
v0x5585d20bbf00_0 .net "wdata_rd", 31 0, v0x5585d20bca50_0;  alias, 1 drivers
v0x5585d20bbfe0_0 .net "we", 0 0, v0x5585d20bc8b0_0;  alias, 1 drivers
E_0x5585d208b730 .event posedge, v0x5585d2099730_0;
L_0x5585d20bd400 .cmp/eq 5, v0x5585d20bc6f0_0, L_0x7fde31b22018;
L_0x5585d20cd500 .array/port v0x5585d20bbd60, L_0x5585d20cd5a0;
L_0x5585d20cd5a0 .concat [ 5 2 0 0], v0x5585d20bc6f0_0, L_0x7fde31b220a8;
L_0x5585d20cd690 .functor MUXZ 32, L_0x5585d20cd500, L_0x7fde31b22060, L_0x5585d20bd400, C4<>;
L_0x5585d20cd850 .cmp/eq 5, v0x5585d20bc7c0_0, L_0x7fde31b220f0;
L_0x5585d20cd990 .array/port v0x5585d20bbd60, L_0x5585d20cda70;
L_0x5585d20cda70 .concat [ 5 2 0 0], v0x5585d20bc7c0_0, L_0x7fde31b22180;
L_0x5585d20cdbf0 .functor MUXZ 32, L_0x5585d20cd990, L_0x7fde31b22138, L_0x5585d20cd850, C4<>;
S_0x5585d20bc1a0 .scope module, "TEST" "testbench" 2 26, 5 2 0, S_0x5585d209b0b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "data_rs1"
    .port_info 2 /INPUT 32 "data_rs2"
    .port_info 3 /OUTPUT 5 "read_addr_rs1"
    .port_info 4 /OUTPUT 5 "read_addr_rs2"
    .port_info 5 /OUTPUT 5 "write_addr_rd"
    .port_info 6 /OUTPUT 1 "we"
    .port_info 7 /OUTPUT 32 "write_data_rd"
v0x5585d20bc440_0 .net "clk", 0 0, v0x5585d2099730_0;  alias, 1 drivers
v0x5585d20bc530_0 .net "data_rs1", 31 0, L_0x5585d20cd690;  alias, 1 drivers
v0x5585d20bc5f0_0 .net "data_rs2", 31 0, L_0x5585d20cdbf0;  alias, 1 drivers
v0x5585d20bc6f0_0 .var "read_addr_rs1", 4 0;
v0x5585d20bc7c0_0 .var "read_addr_rs2", 4 0;
v0x5585d20bc8b0_0 .var "we", 0 0;
v0x5585d20bc980_0 .var "write_addr_rd", 4 0;
v0x5585d20bca50_0 .var "write_data_rd", 31 0;
    .scope S_0x5585d209b230;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5585d2099730_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0x5585d209b230;
T_1 ;
    %delay 10, 0;
    %load/vec4 v0x5585d2099730_0;
    %inv;
    %store/vec4 v0x5585d2099730_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5585d20bac10;
T_2 ;
    %wait E_0x5585d208b730;
    %load/vec4 v0x5585d20bbfe0_0;
    %load/vec4 v0x5585d20bbe20_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x5585d20bbf00_0;
    %load/vec4 v0x5585d20bbe20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5585d20bbd60, 0, 4;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5585d20bc1a0;
T_3 ;
    %vpi_call 5 13 "$dumpfile", "reg_file.vcd" {0 0 0};
    %vpi_call 5 14 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5585d20bac10 {0 0 0};
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x5585d20bc6f0_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5585d20bc530_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_3.0, 4;
    %vpi_call 5 19 "$display", "testing x0: passed" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %vpi_call 5 21 "$display", "testing x0: failed, data_rs1 = %h", v0x5585d20bc530_0 {0 0 0};
T_3.1 ;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5585d20bc980_0, 0;
    %pushi/vec4 7, 0, 32;
    %assign/vec4 v0x5585d20bca50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5585d20bc8b0_0, 0;
    %wait E_0x5585d208b730;
    %delay 1, 0;
    %pushi/vec4 1, 0, 5;
    %assign/vec4 v0x5585d20bc7c0_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5585d20bc5f0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_3.2, 4;
    %vpi_call 5 32 "$display", "testing x1: passed, data_rs2 = %h", v0x5585d20bc5f0_0 {0 0 0};
    %jmp T_3.3;
T_3.2 ;
    %vpi_call 5 34 "$display", "testing x1: failed, data_rs2 = %h", v0x5585d20bc5f0_0 {0 0 0};
T_3.3 ;
    %vpi_call 5 36 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "tests/reg_file_test.v";
    "././rtl/clk_gen.v";
    "././rtl/reg_file.v";
    "././tests/reg_file_tb.v";
