#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: n9902.Q[0] (.latch clocked by pclk)
Endpoint  : n9737.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9902.clk[0] (.latch)                                            1.014     1.014
n9902.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10417.in[0] (.names)                                            1.014     2.070
n10417.out[0] (.names)                                           0.261     2.331
n10418.in[2] (.names)                                            1.014     3.344
n10418.out[0] (.names)                                           0.261     3.605
n10419.in[0] (.names)                                            1.014     4.619
n10419.out[0] (.names)                                           0.261     4.880
n10420.in[0] (.names)                                            1.014     5.894
n10420.out[0] (.names)                                           0.261     6.155
n10430.in[1] (.names)                                            1.014     7.169
n10430.out[0] (.names)                                           0.261     7.430
n10431.in[0] (.names)                                            1.014     8.444
n10431.out[0] (.names)                                           0.261     8.705
n10432.in[0] (.names)                                            1.014     9.719
n10432.out[0] (.names)                                           0.261     9.980
n10437.in[0] (.names)                                            1.014    10.993
n10437.out[0] (.names)                                           0.261    11.254
n10434.in[0] (.names)                                            1.014    12.268
n10434.out[0] (.names)                                           0.261    12.529
n10435.in[0] (.names)                                            1.014    13.543
n10435.out[0] (.names)                                           0.261    13.804
n10436.in[1] (.names)                                            1.014    14.818
n10436.out[0] (.names)                                           0.261    15.079
n10513.in[0] (.names)                                            1.014    16.093
n10513.out[0] (.names)                                           0.261    16.354
n10517.in[3] (.names)                                            1.014    17.367
n10517.out[0] (.names)                                           0.261    17.628
n10519.in[0] (.names)                                            1.014    18.642
n10519.out[0] (.names)                                           0.261    18.903
n10547.in[2] (.names)                                            1.014    19.917
n10547.out[0] (.names)                                           0.261    20.178
n10548.in[0] (.names)                                            1.014    21.192
n10548.out[0] (.names)                                           0.261    21.453
n10549.in[0] (.names)                                            1.014    22.467
n10549.out[0] (.names)                                           0.261    22.728
n10550.in[0] (.names)                                            1.014    23.742
n10550.out[0] (.names)                                           0.261    24.003
n10551.in[1] (.names)                                            1.014    25.016
n10551.out[0] (.names)                                           0.261    25.277
n10552.in[1] (.names)                                            1.014    26.291
n10552.out[0] (.names)                                           0.261    26.552
n10553.in[0] (.names)                                            1.014    27.566
n10553.out[0] (.names)                                           0.261    27.827
n10534.in[0] (.names)                                            1.014    28.841
n10534.out[0] (.names)                                           0.261    29.102
n10528.in[1] (.names)                                            1.014    30.116
n10528.out[0] (.names)                                           0.261    30.377
n10529.in[1] (.names)                                            1.014    31.390
n10529.out[0] (.names)                                           0.261    31.651
n10413.in[1] (.names)                                            1.014    32.665
n10413.out[0] (.names)                                           0.261    32.926
n9772.in[1] (.names)                                             1.014    33.940
n9772.out[0] (.names)                                            0.261    34.201
n9729.in[1] (.names)                                             1.014    35.215
n9729.out[0] (.names)                                            0.261    35.476
n9774.in[1] (.names)                                             1.014    36.490
n9774.out[0] (.names)                                            0.261    36.751
n9775.in[0] (.names)                                             1.014    37.765
n9775.out[0] (.names)                                            0.261    38.026
n9771.in[2] (.names)                                             1.014    39.039
n9771.out[0] (.names)                                            0.261    39.300
n9773.in[1] (.names)                                             1.014    40.314
n9773.out[0] (.names)                                            0.261    40.575
n9778.in[1] (.names)                                             1.014    41.589
n9778.out[0] (.names)                                            0.261    41.850
n9779.in[2] (.names)                                             1.014    42.864
n9779.out[0] (.names)                                            0.261    43.125
n9782.in[2] (.names)                                             1.014    44.139
n9782.out[0] (.names)                                            0.261    44.400
n9783.in[0] (.names)                                             1.014    45.413
n9783.out[0] (.names)                                            0.261    45.674
n5682.in[0] (.names)                                             1.014    46.688
n5682.out[0] (.names)                                            0.261    46.949
n9785.in[2] (.names)                                             1.014    47.963
n9785.out[0] (.names)                                            0.261    48.224
n5673.in[1] (.names)                                             1.014    49.238
n5673.out[0] (.names)                                            0.261    49.499
n9787.in[0] (.names)                                             1.014    50.513
n9787.out[0] (.names)                                            0.261    50.774
n9788.in[1] (.names)                                             1.014    51.787
n9788.out[0] (.names)                                            0.261    52.048
n9737.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9737.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 2
Startpoint: n4406.Q[0] (.latch clocked by pclk)
Endpoint  : n4205.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4406.clk[0] (.latch)                                            1.014     1.014
n4406.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4793.in[1] (.names)                                             1.014     2.070
n4793.out[0] (.names)                                            0.261     2.331
n4611.in[2] (.names)                                             1.014     3.344
n4611.out[0] (.names)                                            0.261     3.605
n4794.in[3] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4796.in[1] (.names)                                             1.014     5.894
n4796.out[0] (.names)                                            0.261     6.155
n4797.in[0] (.names)                                             1.014     7.169
n4797.out[0] (.names)                                            0.261     7.430
n4798.in[0] (.names)                                             1.014     8.444
n4798.out[0] (.names)                                            0.261     8.705
n4800.in[1] (.names)                                             1.014     9.719
n4800.out[0] (.names)                                            0.261     9.980
n4802.in[0] (.names)                                             1.014    10.993
n4802.out[0] (.names)                                            0.261    11.254
n4804.in[0] (.names)                                             1.014    12.268
n4804.out[0] (.names)                                            0.261    12.529
n4805.in[2] (.names)                                             1.014    13.543
n4805.out[0] (.names)                                            0.261    13.804
n4806.in[0] (.names)                                             1.014    14.818
n4806.out[0] (.names)                                            0.261    15.079
n4807.in[1] (.names)                                             1.014    16.093
n4807.out[0] (.names)                                            0.261    16.354
n4810.in[0] (.names)                                             1.014    17.367
n4810.out[0] (.names)                                            0.261    17.628
n4811.in[0] (.names)                                             1.014    18.642
n4811.out[0] (.names)                                            0.261    18.903
n4812.in[0] (.names)                                             1.014    19.917
n4812.out[0] (.names)                                            0.261    20.178
n4813.in[0] (.names)                                             1.014    21.192
n4813.out[0] (.names)                                            0.261    21.453
n4637.in[0] (.names)                                             1.014    22.467
n4637.out[0] (.names)                                            0.261    22.728
n4815.in[1] (.names)                                             1.014    23.742
n4815.out[0] (.names)                                            0.261    24.003
n4336.in[1] (.names)                                             1.014    25.016
n4336.out[0] (.names)                                            0.261    25.277
n4338.in[0] (.names)                                             1.014    26.291
n4338.out[0] (.names)                                            0.261    26.552
n4340.in[1] (.names)                                             1.014    27.566
n4340.out[0] (.names)                                            0.261    27.827
n4341.in[1] (.names)                                             1.014    28.841
n4341.out[0] (.names)                                            0.261    29.102
n4342.in[0] (.names)                                             1.014    30.116
n4342.out[0] (.names)                                            0.261    30.377
n4343.in[0] (.names)                                             1.014    31.390
n4343.out[0] (.names)                                            0.261    31.651
n4348.in[1] (.names)                                             1.014    32.665
n4348.out[0] (.names)                                            0.261    32.926
n4264.in[0] (.names)                                             1.014    33.940
n4264.out[0] (.names)                                            0.261    34.201
n4314.in[1] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4305.in[0] (.names)                                             1.014    36.490
n4305.out[0] (.names)                                            0.261    36.751
n4306.in[0] (.names)                                             1.014    37.765
n4306.out[0] (.names)                                            0.261    38.026
n4308.in[1] (.names)                                             1.014    39.039
n4308.out[0] (.names)                                            0.261    39.300
n4320.in[1] (.names)                                             1.014    40.314
n4320.out[0] (.names)                                            0.261    40.575
n4321.in[1] (.names)                                             1.014    41.589
n4321.out[0] (.names)                                            0.261    41.850
n4323.in[0] (.names)                                             1.014    42.864
n4323.out[0] (.names)                                            0.261    43.125
n4325.in[0] (.names)                                             1.014    44.139
n4325.out[0] (.names)                                            0.261    44.400
n4326.in[0] (.names)                                             1.014    45.413
n4326.out[0] (.names)                                            0.261    45.674
n4327.in[1] (.names)                                             1.014    46.688
n4327.out[0] (.names)                                            0.261    46.949
n3975.in[0] (.names)                                             1.014    47.963
n3975.out[0] (.names)                                            0.261    48.224
n4329.in[0] (.names)                                             1.014    49.238
n4329.out[0] (.names)                                            0.261    49.499
n3968.in[0] (.names)                                             1.014    50.513
n3968.out[0] (.names)                                            0.261    50.774
n4204.in[0] (.names)                                             1.014    51.787
n4204.out[0] (.names)                                            0.261    52.048
n4205.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4205.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 3
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2671.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2840.in[0] (.names)                                             1.014    32.665
n2840.out[0] (.names)                                            0.261    32.926
n2841.in[3] (.names)                                             1.014    33.940
n2841.out[0] (.names)                                            0.261    34.201
n2845.in[0] (.names)                                             1.014    35.215
n2845.out[0] (.names)                                            0.261    35.476
n2846.in[0] (.names)                                             1.014    36.490
n2846.out[0] (.names)                                            0.261    36.751
n2847.in[0] (.names)                                             1.014    37.765
n2847.out[0] (.names)                                            0.261    38.026
n2842.in[2] (.names)                                             1.014    39.039
n2842.out[0] (.names)                                            0.261    39.300
n2856.in[1] (.names)                                             1.014    40.314
n2856.out[0] (.names)                                            0.261    40.575
n2857.in[0] (.names)                                             1.014    41.589
n2857.out[0] (.names)                                            0.261    41.850
n2852.in[0] (.names)                                             1.014    42.864
n2852.out[0] (.names)                                            0.261    43.125
n2853.in[0] (.names)                                             1.014    44.139
n2853.out[0] (.names)                                            0.261    44.400
n2858.in[1] (.names)                                             1.014    45.413
n2858.out[0] (.names)                                            0.261    45.674
n2859.in[0] (.names)                                             1.014    46.688
n2859.out[0] (.names)                                            0.261    46.949
n2860.in[0] (.names)                                             1.014    47.963
n2860.out[0] (.names)                                            0.261    48.224
n2691.in[0] (.names)                                             1.014    49.238
n2691.out[0] (.names)                                            0.261    49.499
n2862.in[0] (.names)                                             1.014    50.513
n2862.out[0] (.names)                                            0.261    50.774
n2670.in[1] (.names)                                             1.014    51.787
n2670.out[0] (.names)                                            0.261    52.048
n2671.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2671.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 4
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2927.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2866.in[2] (.names)                                             1.014    32.665
n2866.out[0] (.names)                                            0.261    32.926
n2934.in[3] (.names)                                             1.014    33.940
n2934.out[0] (.names)                                            0.261    34.201
n2942.in[2] (.names)                                             1.014    35.215
n2942.out[0] (.names)                                            0.261    35.476
n2943.in[1] (.names)                                             1.014    36.490
n2943.out[0] (.names)                                            0.261    36.751
n2939.in[0] (.names)                                             1.014    37.765
n2939.out[0] (.names)                                            0.261    38.026
n2945.in[2] (.names)                                             1.014    39.039
n2945.out[0] (.names)                                            0.261    39.300
n2946.in[0] (.names)                                             1.014    40.314
n2946.out[0] (.names)                                            0.261    40.575
n2947.in[0] (.names)                                             1.014    41.589
n2947.out[0] (.names)                                            0.261    41.850
n2925.in[0] (.names)                                             1.014    42.864
n2925.out[0] (.names)                                            0.261    43.125
n2940.in[0] (.names)                                             1.014    44.139
n2940.out[0] (.names)                                            0.261    44.400
n2941.in[2] (.names)                                             1.014    45.413
n2941.out[0] (.names)                                            0.261    45.674
n2713.in[0] (.names)                                             1.014    46.688
n2713.out[0] (.names)                                            0.261    46.949
n2919.in[0] (.names)                                             1.014    47.963
n2919.out[0] (.names)                                            0.261    48.224
n2921.in[1] (.names)                                             1.014    49.238
n2921.out[0] (.names)                                            0.261    49.499
n2931.in[2] (.names)                                             1.014    50.513
n2931.out[0] (.names)                                            0.261    50.774
n2695.in[0] (.names)                                             1.014    51.787
n2695.out[0] (.names)                                            0.261    52.048
n2927.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2927.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 5
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2696.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2866.in[2] (.names)                                             1.014    32.665
n2866.out[0] (.names)                                            0.261    32.926
n2934.in[3] (.names)                                             1.014    33.940
n2934.out[0] (.names)                                            0.261    34.201
n2942.in[2] (.names)                                             1.014    35.215
n2942.out[0] (.names)                                            0.261    35.476
n2943.in[1] (.names)                                             1.014    36.490
n2943.out[0] (.names)                                            0.261    36.751
n2939.in[0] (.names)                                             1.014    37.765
n2939.out[0] (.names)                                            0.261    38.026
n2945.in[2] (.names)                                             1.014    39.039
n2945.out[0] (.names)                                            0.261    39.300
n2946.in[0] (.names)                                             1.014    40.314
n2946.out[0] (.names)                                            0.261    40.575
n2947.in[0] (.names)                                             1.014    41.589
n2947.out[0] (.names)                                            0.261    41.850
n2925.in[0] (.names)                                             1.014    42.864
n2925.out[0] (.names)                                            0.261    43.125
n2940.in[0] (.names)                                             1.014    44.139
n2940.out[0] (.names)                                            0.261    44.400
n2941.in[2] (.names)                                             1.014    45.413
n2941.out[0] (.names)                                            0.261    45.674
n2713.in[0] (.names)                                             1.014    46.688
n2713.out[0] (.names)                                            0.261    46.949
n2919.in[0] (.names)                                             1.014    47.963
n2919.out[0] (.names)                                            0.261    48.224
n2921.in[1] (.names)                                             1.014    49.238
n2921.out[0] (.names)                                            0.261    49.499
n2931.in[2] (.names)                                             1.014    50.513
n2931.out[0] (.names)                                            0.261    50.774
n2695.in[0] (.names)                                             1.014    51.787
n2695.out[0] (.names)                                            0.261    52.048
n2696.D[0] (.latch)                                              1.014    53.062
data arrival time                                                         53.062

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2696.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -53.062
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -52.114


#Path 6
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2698.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2840.in[0] (.names)                                             1.014    32.665
n2840.out[0] (.names)                                            0.261    32.926
n2841.in[3] (.names)                                             1.014    33.940
n2841.out[0] (.names)                                            0.261    34.201
n2845.in[0] (.names)                                             1.014    35.215
n2845.out[0] (.names)                                            0.261    35.476
n2846.in[0] (.names)                                             1.014    36.490
n2846.out[0] (.names)                                            0.261    36.751
n2847.in[0] (.names)                                             1.014    37.765
n2847.out[0] (.names)                                            0.261    38.026
n2842.in[2] (.names)                                             1.014    39.039
n2842.out[0] (.names)                                            0.261    39.300
n2856.in[1] (.names)                                             1.014    40.314
n2856.out[0] (.names)                                            0.261    40.575
n2857.in[0] (.names)                                             1.014    41.589
n2857.out[0] (.names)                                            0.261    41.850
n2852.in[0] (.names)                                             1.014    42.864
n2852.out[0] (.names)                                            0.261    43.125
n2853.in[0] (.names)                                             1.014    44.139
n2853.out[0] (.names)                                            0.261    44.400
n2858.in[1] (.names)                                             1.014    45.413
n2858.out[0] (.names)                                            0.261    45.674
n2859.in[0] (.names)                                             1.014    46.688
n2859.out[0] (.names)                                            0.261    46.949
n2863.in[0] (.names)                                             1.014    47.963
n2863.out[0] (.names)                                            0.261    48.224
n3022.in[0] (.names)                                             1.014    49.238
n3022.out[0] (.names)                                            0.261    49.499
n2697.in[1] (.names)                                             1.014    50.513
n2697.out[0] (.names)                                            0.261    50.774
n2698.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2698.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 7
Startpoint: n1270.Q[0] (.latch clocked by pclk)
Endpoint  : n1058.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1270.clk[0] (.latch)                                            1.014     1.014
n1270.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1271.in[0] (.names)                                             1.014     2.070
n1271.out[0] (.names)                                            0.261     2.331
n1272.in[1] (.names)                                             1.014     3.344
n1272.out[0] (.names)                                            0.261     3.605
n1273.in[2] (.names)                                             1.014     4.619
n1273.out[0] (.names)                                            0.261     4.880
n1274.in[0] (.names)                                             1.014     5.894
n1274.out[0] (.names)                                            0.261     6.155
n1277.in[0] (.names)                                             1.014     7.169
n1277.out[0] (.names)                                            0.261     7.430
n1278.in[0] (.names)                                             1.014     8.444
n1278.out[0] (.names)                                            0.261     8.705
n1268.in[1] (.names)                                             1.014     9.719
n1268.out[0] (.names)                                            0.261     9.980
n1542.in[0] (.names)                                             1.014    10.993
n1542.out[0] (.names)                                            0.261    11.254
n1543.in[0] (.names)                                             1.014    12.268
n1543.out[0] (.names)                                            0.261    12.529
n1544.in[0] (.names)                                             1.014    13.543
n1544.out[0] (.names)                                            0.261    13.804
n1546.in[3] (.names)                                             1.014    14.818
n1546.out[0] (.names)                                            0.261    15.079
n1547.in[1] (.names)                                             1.014    16.093
n1547.out[0] (.names)                                            0.261    16.354
n1548.in[0] (.names)                                             1.014    17.367
n1548.out[0] (.names)                                            0.261    17.628
n1549.in[1] (.names)                                             1.014    18.642
n1549.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[3] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1507.in[3] (.names)                                             1.014    22.467
n1507.out[0] (.names)                                            0.261    22.728
n1508.in[1] (.names)                                             1.014    23.742
n1508.out[0] (.names)                                            0.261    24.003
n1509.in[0] (.names)                                             1.014    25.016
n1509.out[0] (.names)                                            0.261    25.277
n1510.in[2] (.names)                                             1.014    26.291
n1510.out[0] (.names)                                            0.261    26.552
n1511.in[1] (.names)                                             1.014    27.566
n1511.out[0] (.names)                                            0.261    27.827
n1512.in[0] (.names)                                             1.014    28.841
n1512.out[0] (.names)                                            0.261    29.102
n1513.in[2] (.names)                                             1.014    30.116
n1513.out[0] (.names)                                            0.261    30.377
n1514.in[0] (.names)                                             1.014    31.390
n1514.out[0] (.names)                                            0.261    31.651
n1515.in[0] (.names)                                             1.014    32.665
n1515.out[0] (.names)                                            0.261    32.926
n1521.in[1] (.names)                                             1.014    33.940
n1521.out[0] (.names)                                            0.261    34.201
n1524.in[0] (.names)                                             1.014    35.215
n1524.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1496.in[1] (.names)                                             1.014    37.765
n1496.out[0] (.names)                                            0.261    38.026
n1533.in[0] (.names)                                             1.014    39.039
n1533.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1535.in[1] (.names)                                             1.014    41.589
n1535.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[0] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1099.in[1] (.names)                                             1.014    46.688
n1099.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1495.in[0] (.names)                                             1.014    49.238
n1495.out[0] (.names)                                            0.261    49.499
n1057.in[0] (.names)                                             1.014    50.513
n1057.out[0] (.names)                                            0.261    50.774
n1058.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1058.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 8
Startpoint: n3603.Q[0] (.latch clocked by pclk)
Endpoint  : n3988.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3603.clk[0] (.latch)                                            1.014     1.014
n3603.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3588.in[0] (.names)                                             1.014     2.070
n3588.out[0] (.names)                                            0.261     2.331
n3599.in[0] (.names)                                             1.014     3.344
n3599.out[0] (.names)                                            0.261     3.605
n3596.in[0] (.names)                                             1.014     4.619
n3596.out[0] (.names)                                            0.261     4.880
n3600.in[2] (.names)                                             1.014     5.894
n3600.out[0] (.names)                                            0.261     6.155
n3611.in[1] (.names)                                             1.014     7.169
n3611.out[0] (.names)                                            0.261     7.430
n3612.in[0] (.names)                                             1.014     8.444
n3612.out[0] (.names)                                            0.261     8.705
n3613.in[0] (.names)                                             1.014     9.719
n3613.out[0] (.names)                                            0.261     9.980
n3614.in[0] (.names)                                             1.014    10.993
n3614.out[0] (.names)                                            0.261    11.254
n3615.in[0] (.names)                                             1.014    12.268
n3615.out[0] (.names)                                            0.261    12.529
n3617.in[0] (.names)                                             1.014    13.543
n3617.out[0] (.names)                                            0.261    13.804
n3566.in[2] (.names)                                             1.014    14.818
n3566.out[0] (.names)                                            0.261    15.079
n3567.in[2] (.names)                                             1.014    16.093
n3567.out[0] (.names)                                            0.261    16.354
n3560.in[0] (.names)                                             1.014    17.367
n3560.out[0] (.names)                                            0.261    17.628
n3563.in[0] (.names)                                             1.014    18.642
n3563.out[0] (.names)                                            0.261    18.903
n3571.in[1] (.names)                                             1.014    19.917
n3571.out[0] (.names)                                            0.261    20.178
n3572.in[1] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n3580.in[1] (.names)                                             1.014    23.742
n3580.out[0] (.names)                                            0.261    24.003
n3583.in[1] (.names)                                             1.014    25.016
n3583.out[0] (.names)                                            0.261    25.277
n3585.in[0] (.names)                                             1.014    26.291
n3585.out[0] (.names)                                            0.261    26.552
n149.in[1] (.names)                                              1.014    27.566
n149.out[0] (.names)                                             0.261    27.827
n4689.in[2] (.names)                                             1.014    28.841
n4689.out[0] (.names)                                            0.261    29.102
n4692.in[2] (.names)                                             1.014    30.116
n4692.out[0] (.names)                                            0.261    30.377
n4696.in[2] (.names)                                             1.014    31.390
n4696.out[0] (.names)                                            0.261    31.651
n4697.in[0] (.names)                                             1.014    32.665
n4697.out[0] (.names)                                            0.261    32.926
n4700.in[0] (.names)                                             1.014    33.940
n4700.out[0] (.names)                                            0.261    34.201
n4701.in[0] (.names)                                             1.014    35.215
n4701.out[0] (.names)                                            0.261    35.476
n4702.in[0] (.names)                                             1.014    36.490
n4702.out[0] (.names)                                            0.261    36.751
n4704.in[1] (.names)                                             1.014    37.765
n4704.out[0] (.names)                                            0.261    38.026
n4705.in[1] (.names)                                             1.014    39.039
n4705.out[0] (.names)                                            0.261    39.300
n4698.in[0] (.names)                                             1.014    40.314
n4698.out[0] (.names)                                            0.261    40.575
n4706.in[0] (.names)                                             1.014    41.589
n4706.out[0] (.names)                                            0.261    41.850
n4707.in[0] (.names)                                             1.014    42.864
n4707.out[0] (.names)                                            0.261    43.125
n4708.in[1] (.names)                                             1.014    44.139
n4708.out[0] (.names)                                            0.261    44.400
n4709.in[0] (.names)                                             1.014    45.413
n4709.out[0] (.names)                                            0.261    45.674
n4710.in[0] (.names)                                             1.014    46.688
n4710.out[0] (.names)                                            0.261    46.949
n4711.in[1] (.names)                                             1.014    47.963
n4711.out[0] (.names)                                            0.261    48.224
n4712.in[0] (.names)                                             1.014    49.238
n4712.out[0] (.names)                                            0.261    49.499
n3987.in[0] (.names)                                             1.014    50.513
n3987.out[0] (.names)                                            0.261    50.774
n3988.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3988.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 9
Startpoint: n101.Q[0] (.latch clocked by pclk)
Endpoint  : n351.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n101.clk[0] (.latch)                                             1.014     1.014
n101.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2193.in[0] (.names)                                             1.014     2.070
n2193.out[0] (.names)                                            0.261     2.331
n2198.in[1] (.names)                                             1.014     3.344
n2198.out[0] (.names)                                            0.261     3.605
n2194.in[0] (.names)                                             1.014     4.619
n2194.out[0] (.names)                                            0.261     4.880
n2320.in[3] (.names)                                             1.014     5.894
n2320.out[0] (.names)                                            0.261     6.155
n2322.in[2] (.names)                                             1.014     7.169
n2322.out[0] (.names)                                            0.261     7.430
n2337.in[0] (.names)                                             1.014     8.444
n2337.out[0] (.names)                                            0.261     8.705
n2258.in[1] (.names)                                             1.014     9.719
n2258.out[0] (.names)                                            0.261     9.980
n2259.in[0] (.names)                                             1.014    10.993
n2259.out[0] (.names)                                            0.261    11.254
n2260.in[1] (.names)                                             1.014    12.268
n2260.out[0] (.names)                                            0.261    12.529
n2262.in[0] (.names)                                             1.014    13.543
n2262.out[0] (.names)                                            0.261    13.804
n2263.in[0] (.names)                                             1.014    14.818
n2263.out[0] (.names)                                            0.261    15.079
n2264.in[0] (.names)                                             1.014    16.093
n2264.out[0] (.names)                                            0.261    16.354
n2270.in[2] (.names)                                             1.014    17.367
n2270.out[0] (.names)                                            0.261    17.628
n2271.in[0] (.names)                                             1.014    18.642
n2271.out[0] (.names)                                            0.261    18.903
n2272.in[2] (.names)                                             1.014    19.917
n2272.out[0] (.names)                                            0.261    20.178
n2274.in[1] (.names)                                             1.014    21.192
n2274.out[0] (.names)                                            0.261    21.453
n2275.in[0] (.names)                                             1.014    22.467
n2275.out[0] (.names)                                            0.261    22.728
n2276.in[0] (.names)                                             1.014    23.742
n2276.out[0] (.names)                                            0.261    24.003
n2277.in[0] (.names)                                             1.014    25.016
n2277.out[0] (.names)                                            0.261    25.277
n2278.in[0] (.names)                                             1.014    26.291
n2278.out[0] (.names)                                            0.261    26.552
n2279.in[0] (.names)                                             1.014    27.566
n2279.out[0] (.names)                                            0.261    27.827
n2267.in[0] (.names)                                             1.014    28.841
n2267.out[0] (.names)                                            0.261    29.102
n2268.in[0] (.names)                                             1.014    30.116
n2268.out[0] (.names)                                            0.261    30.377
n2269.in[1] (.names)                                             1.014    31.390
n2269.out[0] (.names)                                            0.261    31.651
n2280.in[0] (.names)                                             1.014    32.665
n2280.out[0] (.names)                                            0.261    32.926
n2281.in[0] (.names)                                             1.014    33.940
n2281.out[0] (.names)                                            0.261    34.201
n2282.in[0] (.names)                                             1.014    35.215
n2282.out[0] (.names)                                            0.261    35.476
n2308.in[1] (.names)                                             1.014    36.490
n2308.out[0] (.names)                                            0.261    36.751
n2309.in[3] (.names)                                             1.014    37.765
n2309.out[0] (.names)                                            0.261    38.026
n2310.in[2] (.names)                                             1.014    39.039
n2310.out[0] (.names)                                            0.261    39.300
n2312.in[1] (.names)                                             1.014    40.314
n2312.out[0] (.names)                                            0.261    40.575
n2313.in[0] (.names)                                             1.014    41.589
n2313.out[0] (.names)                                            0.261    41.850
n2314.in[0] (.names)                                             1.014    42.864
n2314.out[0] (.names)                                            0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n2316.in[0] (.names)                                             1.014    45.413
n2316.out[0] (.names)                                            0.261    45.674
n2317.in[0] (.names)                                             1.014    46.688
n2317.out[0] (.names)                                            0.261    46.949
n2318.in[1] (.names)                                             1.014    47.963
n2318.out[0] (.names)                                            0.261    48.224
n185.in[0] (.names)                                              1.014    49.238
n185.out[0] (.names)                                             0.261    49.499
n597.in[0] (.names)                                              1.014    50.513
n597.out[0] (.names)                                             0.261    50.774
n351.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n351.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 10
Startpoint: n126.Q[0] (.latch clocked by pclk)
Endpoint  : n3242.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n126.clk[0] (.latch)                                             1.014     1.014
n126.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3217.in[0] (.names)                                             1.014     2.070
n3217.out[0] (.names)                                            0.261     2.331
n3220.in[1] (.names)                                             1.014     3.344
n3220.out[0] (.names)                                            0.261     3.605
n3221.in[1] (.names)                                             1.014     4.619
n3221.out[0] (.names)                                            0.261     4.880
n3323.in[2] (.names)                                             1.014     5.894
n3323.out[0] (.names)                                            0.261     6.155
n3324.in[3] (.names)                                             1.014     7.169
n3324.out[0] (.names)                                            0.261     7.430
n3285.in[0] (.names)                                             1.014     8.444
n3285.out[0] (.names)                                            0.261     8.705
n3333.in[0] (.names)                                             1.014     9.719
n3333.out[0] (.names)                                            0.261     9.980
n3334.in[0] (.names)                                             1.014    10.993
n3334.out[0] (.names)                                            0.261    11.254
n3336.in[1] (.names)                                             1.014    12.268
n3336.out[0] (.names)                                            0.261    12.529
n3338.in[0] (.names)                                             1.014    13.543
n3338.out[0] (.names)                                            0.261    13.804
n3339.in[0] (.names)                                             1.014    14.818
n3339.out[0] (.names)                                            0.261    15.079
n3340.in[0] (.names)                                             1.014    16.093
n3340.out[0] (.names)                                            0.261    16.354
n3341.in[0] (.names)                                             1.014    17.367
n3341.out[0] (.names)                                            0.261    17.628
n3226.in[0] (.names)                                             1.014    18.642
n3226.out[0] (.names)                                            0.261    18.903
n3227.in[3] (.names)                                             1.014    19.917
n3227.out[0] (.names)                                            0.261    20.178
n3287.in[1] (.names)                                             1.014    21.192
n3287.out[0] (.names)                                            0.261    21.453
n3293.in[1] (.names)                                             1.014    22.467
n3293.out[0] (.names)                                            0.261    22.728
n3294.in[0] (.names)                                             1.014    23.742
n3294.out[0] (.names)                                            0.261    24.003
n3295.in[2] (.names)                                             1.014    25.016
n3295.out[0] (.names)                                            0.261    25.277
n3296.in[0] (.names)                                             1.014    26.291
n3296.out[0] (.names)                                            0.261    26.552
n3273.in[0] (.names)                                             1.014    27.566
n3273.out[0] (.names)                                            0.261    27.827
n3274.in[2] (.names)                                             1.014    28.841
n3274.out[0] (.names)                                            0.261    29.102
n3278.in[2] (.names)                                             1.014    30.116
n3278.out[0] (.names)                                            0.261    30.377
n3279.in[0] (.names)                                             1.014    31.390
n3279.out[0] (.names)                                            0.261    31.651
n3281.in[0] (.names)                                             1.014    32.665
n3281.out[0] (.names)                                            0.261    32.926
n3283.in[0] (.names)                                             1.014    33.940
n3283.out[0] (.names)                                            0.261    34.201
n3284.in[1] (.names)                                             1.014    35.215
n3284.out[0] (.names)                                            0.261    35.476
n3229.in[0] (.names)                                             1.014    36.490
n3229.out[0] (.names)                                            0.261    36.751
n3230.in[2] (.names)                                             1.014    37.765
n3230.out[0] (.names)                                            0.261    38.026
n3233.in[0] (.names)                                             1.014    39.039
n3233.out[0] (.names)                                            0.261    39.300
n3234.in[0] (.names)                                             1.014    40.314
n3234.out[0] (.names)                                            0.261    40.575
n3235.in[1] (.names)                                             1.014    41.589
n3235.out[0] (.names)                                            0.261    41.850
n3236.in[1] (.names)                                             1.014    42.864
n3236.out[0] (.names)                                            0.261    43.125
n2711.in[0] (.names)                                             1.014    44.139
n2711.out[0] (.names)                                            0.261    44.400
n3238.in[0] (.names)                                             1.014    45.413
n3238.out[0] (.names)                                            0.261    45.674
n3245.in[2] (.names)                                             1.014    46.688
n3245.out[0] (.names)                                            0.261    46.949
n3247.in[1] (.names)                                             1.014    47.963
n3247.out[0] (.names)                                            0.261    48.224
n3239.in[1] (.names)                                             1.014    49.238
n3239.out[0] (.names)                                            0.261    49.499
n3241.in[1] (.names)                                             1.014    50.513
n3241.out[0] (.names)                                            0.261    50.774
n3242.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3242.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 11
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n379.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n352.in[1] (.names)                                              1.014    18.642
n352.out[0] (.names)                                             0.261    18.903
n353.in[0] (.names)                                              1.014    19.917
n353.out[0] (.names)                                             0.261    20.178
n345.in[0] (.names)                                              1.014    21.192
n345.out[0] (.names)                                             0.261    21.453
n360.in[2] (.names)                                              1.014    22.467
n360.out[0] (.names)                                             0.261    22.728
n361.in[0] (.names)                                              1.014    23.742
n361.out[0] (.names)                                             0.261    24.003
n363.in[2] (.names)                                              1.014    25.016
n363.out[0] (.names)                                             0.261    25.277
n365.in[2] (.names)                                              1.014    26.291
n365.out[0] (.names)                                             0.261    26.552
n366.in[0] (.names)                                              1.014    27.566
n366.out[0] (.names)                                             0.261    27.827
n367.in[0] (.names)                                              1.014    28.841
n367.out[0] (.names)                                             0.261    29.102
n368.in[1] (.names)                                              1.014    30.116
n368.out[0] (.names)                                             0.261    30.377
n355.in[0] (.names)                                              1.014    31.390
n355.out[0] (.names)                                             0.261    31.651
n378.in[1] (.names)                                              1.014    32.665
n378.out[0] (.names)                                             0.261    32.926
n380.in[3] (.names)                                              1.014    33.940
n380.out[0] (.names)                                             0.261    34.201
n381.in[2] (.names)                                              1.014    35.215
n381.out[0] (.names)                                             0.261    35.476
n382.in[1] (.names)                                              1.014    36.490
n382.out[0] (.names)                                             0.261    36.751
n383.in[0] (.names)                                              1.014    37.765
n383.out[0] (.names)                                             0.261    38.026
n385.in[0] (.names)                                              1.014    39.039
n385.out[0] (.names)                                             0.261    39.300
n375.in[0] (.names)                                              1.014    40.314
n375.out[0] (.names)                                             0.261    40.575
n372.in[0] (.names)                                              1.014    41.589
n372.out[0] (.names)                                             0.261    41.850
n373.in[0] (.names)                                              1.014    42.864
n373.out[0] (.names)                                             0.261    43.125
n374.in[0] (.names)                                              1.014    44.139
n374.out[0] (.names)                                             0.261    44.400
n357.in[0] (.names)                                              1.014    45.413
n357.out[0] (.names)                                             0.261    45.674
n358.in[0] (.names)                                              1.014    46.688
n358.out[0] (.names)                                             0.261    46.949
n110.in[1] (.names)                                              1.014    47.963
n110.out[0] (.names)                                             0.261    48.224
n386.in[1] (.names)                                              1.014    49.238
n386.out[0] (.names)                                             0.261    49.499
n146.in[1] (.names)                                              1.014    50.513
n146.out[0] (.names)                                             0.261    50.774
n379.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n379.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 12
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n147.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n352.in[1] (.names)                                              1.014    18.642
n352.out[0] (.names)                                             0.261    18.903
n353.in[0] (.names)                                              1.014    19.917
n353.out[0] (.names)                                             0.261    20.178
n345.in[0] (.names)                                              1.014    21.192
n345.out[0] (.names)                                             0.261    21.453
n360.in[2] (.names)                                              1.014    22.467
n360.out[0] (.names)                                             0.261    22.728
n361.in[0] (.names)                                              1.014    23.742
n361.out[0] (.names)                                             0.261    24.003
n363.in[2] (.names)                                              1.014    25.016
n363.out[0] (.names)                                             0.261    25.277
n365.in[2] (.names)                                              1.014    26.291
n365.out[0] (.names)                                             0.261    26.552
n366.in[0] (.names)                                              1.014    27.566
n366.out[0] (.names)                                             0.261    27.827
n367.in[0] (.names)                                              1.014    28.841
n367.out[0] (.names)                                             0.261    29.102
n368.in[1] (.names)                                              1.014    30.116
n368.out[0] (.names)                                             0.261    30.377
n355.in[0] (.names)                                              1.014    31.390
n355.out[0] (.names)                                             0.261    31.651
n378.in[1] (.names)                                              1.014    32.665
n378.out[0] (.names)                                             0.261    32.926
n380.in[3] (.names)                                              1.014    33.940
n380.out[0] (.names)                                             0.261    34.201
n381.in[2] (.names)                                              1.014    35.215
n381.out[0] (.names)                                             0.261    35.476
n382.in[1] (.names)                                              1.014    36.490
n382.out[0] (.names)                                             0.261    36.751
n383.in[0] (.names)                                              1.014    37.765
n383.out[0] (.names)                                             0.261    38.026
n385.in[0] (.names)                                              1.014    39.039
n385.out[0] (.names)                                             0.261    39.300
n375.in[0] (.names)                                              1.014    40.314
n375.out[0] (.names)                                             0.261    40.575
n372.in[0] (.names)                                              1.014    41.589
n372.out[0] (.names)                                             0.261    41.850
n373.in[0] (.names)                                              1.014    42.864
n373.out[0] (.names)                                             0.261    43.125
n374.in[0] (.names)                                              1.014    44.139
n374.out[0] (.names)                                             0.261    44.400
n357.in[0] (.names)                                              1.014    45.413
n357.out[0] (.names)                                             0.261    45.674
n358.in[0] (.names)                                              1.014    46.688
n358.out[0] (.names)                                             0.261    46.949
n110.in[1] (.names)                                              1.014    47.963
n110.out[0] (.names)                                             0.261    48.224
n386.in[1] (.names)                                              1.014    49.238
n386.out[0] (.names)                                             0.261    49.499
n146.in[1] (.names)                                              1.014    50.513
n146.out[0] (.names)                                             0.261    50.774
n147.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n147.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 13
Startpoint: n1270.Q[0] (.latch clocked by pclk)
Endpoint  : n1528.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1270.clk[0] (.latch)                                            1.014     1.014
n1270.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1271.in[0] (.names)                                             1.014     2.070
n1271.out[0] (.names)                                            0.261     2.331
n1272.in[1] (.names)                                             1.014     3.344
n1272.out[0] (.names)                                            0.261     3.605
n1273.in[2] (.names)                                             1.014     4.619
n1273.out[0] (.names)                                            0.261     4.880
n1274.in[0] (.names)                                             1.014     5.894
n1274.out[0] (.names)                                            0.261     6.155
n1277.in[0] (.names)                                             1.014     7.169
n1277.out[0] (.names)                                            0.261     7.430
n1278.in[0] (.names)                                             1.014     8.444
n1278.out[0] (.names)                                            0.261     8.705
n1268.in[1] (.names)                                             1.014     9.719
n1268.out[0] (.names)                                            0.261     9.980
n1542.in[0] (.names)                                             1.014    10.993
n1542.out[0] (.names)                                            0.261    11.254
n1543.in[0] (.names)                                             1.014    12.268
n1543.out[0] (.names)                                            0.261    12.529
n1544.in[0] (.names)                                             1.014    13.543
n1544.out[0] (.names)                                            0.261    13.804
n1546.in[3] (.names)                                             1.014    14.818
n1546.out[0] (.names)                                            0.261    15.079
n1547.in[1] (.names)                                             1.014    16.093
n1547.out[0] (.names)                                            0.261    16.354
n1548.in[0] (.names)                                             1.014    17.367
n1548.out[0] (.names)                                            0.261    17.628
n1549.in[1] (.names)                                             1.014    18.642
n1549.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[3] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1507.in[3] (.names)                                             1.014    22.467
n1507.out[0] (.names)                                            0.261    22.728
n1508.in[1] (.names)                                             1.014    23.742
n1508.out[0] (.names)                                            0.261    24.003
n1509.in[0] (.names)                                             1.014    25.016
n1509.out[0] (.names)                                            0.261    25.277
n1510.in[2] (.names)                                             1.014    26.291
n1510.out[0] (.names)                                            0.261    26.552
n1511.in[1] (.names)                                             1.014    27.566
n1511.out[0] (.names)                                            0.261    27.827
n1512.in[0] (.names)                                             1.014    28.841
n1512.out[0] (.names)                                            0.261    29.102
n1513.in[2] (.names)                                             1.014    30.116
n1513.out[0] (.names)                                            0.261    30.377
n1514.in[0] (.names)                                             1.014    31.390
n1514.out[0] (.names)                                            0.261    31.651
n1515.in[0] (.names)                                             1.014    32.665
n1515.out[0] (.names)                                            0.261    32.926
n1521.in[1] (.names)                                             1.014    33.940
n1521.out[0] (.names)                                            0.261    34.201
n1524.in[0] (.names)                                             1.014    35.215
n1524.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1496.in[1] (.names)                                             1.014    37.765
n1496.out[0] (.names)                                            0.261    38.026
n1533.in[0] (.names)                                             1.014    39.039
n1533.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1535.in[1] (.names)                                             1.014    41.589
n1535.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[0] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1099.in[1] (.names)                                             1.014    46.688
n1099.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1495.in[0] (.names)                                             1.014    49.238
n1495.out[0] (.names)                                            0.261    49.499
n1057.in[0] (.names)                                             1.014    50.513
n1057.out[0] (.names)                                            0.261    50.774
n1528.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1528.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 14
Startpoint: n1270.Q[0] (.latch clocked by pclk)
Endpoint  : n1498.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1270.clk[0] (.latch)                                            1.014     1.014
n1270.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1271.in[0] (.names)                                             1.014     2.070
n1271.out[0] (.names)                                            0.261     2.331
n1272.in[1] (.names)                                             1.014     3.344
n1272.out[0] (.names)                                            0.261     3.605
n1273.in[2] (.names)                                             1.014     4.619
n1273.out[0] (.names)                                            0.261     4.880
n1274.in[0] (.names)                                             1.014     5.894
n1274.out[0] (.names)                                            0.261     6.155
n1277.in[0] (.names)                                             1.014     7.169
n1277.out[0] (.names)                                            0.261     7.430
n1278.in[0] (.names)                                             1.014     8.444
n1278.out[0] (.names)                                            0.261     8.705
n1268.in[1] (.names)                                             1.014     9.719
n1268.out[0] (.names)                                            0.261     9.980
n1542.in[0] (.names)                                             1.014    10.993
n1542.out[0] (.names)                                            0.261    11.254
n1543.in[0] (.names)                                             1.014    12.268
n1543.out[0] (.names)                                            0.261    12.529
n1544.in[0] (.names)                                             1.014    13.543
n1544.out[0] (.names)                                            0.261    13.804
n1546.in[3] (.names)                                             1.014    14.818
n1546.out[0] (.names)                                            0.261    15.079
n1547.in[1] (.names)                                             1.014    16.093
n1547.out[0] (.names)                                            0.261    16.354
n1548.in[0] (.names)                                             1.014    17.367
n1548.out[0] (.names)                                            0.261    17.628
n1549.in[1] (.names)                                             1.014    18.642
n1549.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[3] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1507.in[3] (.names)                                             1.014    22.467
n1507.out[0] (.names)                                            0.261    22.728
n1508.in[1] (.names)                                             1.014    23.742
n1508.out[0] (.names)                                            0.261    24.003
n1509.in[0] (.names)                                             1.014    25.016
n1509.out[0] (.names)                                            0.261    25.277
n1510.in[2] (.names)                                             1.014    26.291
n1510.out[0] (.names)                                            0.261    26.552
n1511.in[1] (.names)                                             1.014    27.566
n1511.out[0] (.names)                                            0.261    27.827
n1512.in[0] (.names)                                             1.014    28.841
n1512.out[0] (.names)                                            0.261    29.102
n1513.in[2] (.names)                                             1.014    30.116
n1513.out[0] (.names)                                            0.261    30.377
n1514.in[0] (.names)                                             1.014    31.390
n1514.out[0] (.names)                                            0.261    31.651
n1515.in[0] (.names)                                             1.014    32.665
n1515.out[0] (.names)                                            0.261    32.926
n1521.in[1] (.names)                                             1.014    33.940
n1521.out[0] (.names)                                            0.261    34.201
n1524.in[0] (.names)                                             1.014    35.215
n1524.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1496.in[1] (.names)                                             1.014    37.765
n1496.out[0] (.names)                                            0.261    38.026
n1533.in[0] (.names)                                             1.014    39.039
n1533.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1535.in[1] (.names)                                             1.014    41.589
n1535.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[0] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1099.in[1] (.names)                                             1.014    46.688
n1099.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1495.in[0] (.names)                                             1.014    49.238
n1495.out[0] (.names)                                            0.261    49.499
n1057.in[0] (.names)                                             1.014    50.513
n1057.out[0] (.names)                                            0.261    50.774
n1498.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1498.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 15
Startpoint: n1083.Q[0] (.latch clocked by pclk)
Endpoint  : n1091.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1083.clk[0] (.latch)                                            1.014     1.014
n1083.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1796.in[1] (.names)                                             1.014     2.070
n1796.out[0] (.names)                                            0.261     2.331
n1809.in[0] (.names)                                             1.014     3.344
n1809.out[0] (.names)                                            0.261     3.605
n1810.in[1] (.names)                                             1.014     4.619
n1810.out[0] (.names)                                            0.261     4.880
n1797.in[0] (.names)                                             1.014     5.894
n1797.out[0] (.names)                                            0.261     6.155
n1728.in[0] (.names)                                             1.014     7.169
n1728.out[0] (.names)                                            0.261     7.430
n1729.in[0] (.names)                                             1.014     8.444
n1729.out[0] (.names)                                            0.261     8.705
n1731.in[0] (.names)                                             1.014     9.719
n1731.out[0] (.names)                                            0.261     9.980
n1733.in[1] (.names)                                             1.014    10.993
n1733.out[0] (.names)                                            0.261    11.254
n1734.in[0] (.names)                                             1.014    12.268
n1734.out[0] (.names)                                            0.261    12.529
n1735.in[1] (.names)                                             1.014    13.543
n1735.out[0] (.names)                                            0.261    13.804
n1736.in[1] (.names)                                             1.014    14.818
n1736.out[0] (.names)                                            0.261    15.079
n1738.in[2] (.names)                                             1.014    16.093
n1738.out[0] (.names)                                            0.261    16.354
n1744.in[2] (.names)                                             1.014    17.367
n1744.out[0] (.names)                                            0.261    17.628
n1748.in[0] (.names)                                             1.014    18.642
n1748.out[0] (.names)                                            0.261    18.903
n1750.in[0] (.names)                                             1.014    19.917
n1750.out[0] (.names)                                            0.261    20.178
n1740.in[0] (.names)                                             1.014    21.192
n1740.out[0] (.names)                                            0.261    21.453
n1739.in[0] (.names)                                             1.014    22.467
n1739.out[0] (.names)                                            0.261    22.728
n1741.in[0] (.names)                                             1.014    23.742
n1741.out[0] (.names)                                            0.261    24.003
n1742.in[1] (.names)                                             1.014    25.016
n1742.out[0] (.names)                                            0.261    25.277
n1799.in[1] (.names)                                             1.014    26.291
n1799.out[0] (.names)                                            0.261    26.552
n1800.in[0] (.names)                                             1.014    27.566
n1800.out[0] (.names)                                            0.261    27.827
n1801.in[0] (.names)                                             1.014    28.841
n1801.out[0] (.names)                                            0.261    29.102
n1812.in[0] (.names)                                             1.014    30.116
n1812.out[0] (.names)                                            0.261    30.377
n1813.in[0] (.names)                                             1.014    31.390
n1813.out[0] (.names)                                            0.261    31.651
n2109.in[2] (.names)                                             1.014    32.665
n2109.out[0] (.names)                                            0.261    32.926
n2187.in[1] (.names)                                             1.014    33.940
n2187.out[0] (.names)                                            0.261    34.201
n2188.in[0] (.names)                                             1.014    35.215
n2188.out[0] (.names)                                            0.261    35.476
n2145.in[0] (.names)                                             1.014    36.490
n2145.out[0] (.names)                                            0.261    36.751
n2146.in[0] (.names)                                             1.014    37.765
n2146.out[0] (.names)                                            0.261    38.026
n2147.in[0] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n2148.in[0] (.names)                                             1.014    40.314
n2148.out[0] (.names)                                            0.261    40.575
n2151.in[0] (.names)                                             1.014    41.589
n2151.out[0] (.names)                                            0.261    41.850
n2152.in[0] (.names)                                             1.014    42.864
n2152.out[0] (.names)                                            0.261    43.125
n2153.in[0] (.names)                                             1.014    44.139
n2153.out[0] (.names)                                            0.261    44.400
n1031.in[2] (.names)                                             1.014    45.413
n1031.out[0] (.names)                                            0.261    45.674
n2156.in[1] (.names)                                             1.014    46.688
n2156.out[0] (.names)                                            0.261    46.949
n2158.in[0] (.names)                                             1.014    47.963
n2158.out[0] (.names)                                            0.261    48.224
n1045.in[0] (.names)                                             1.014    49.238
n1045.out[0] (.names)                                            0.261    49.499
n1090.in[0] (.names)                                             1.014    50.513
n1090.out[0] (.names)                                            0.261    50.774
n1091.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1091.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 16
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n433.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n480.in[0] (.names)                                              1.014    18.642
n480.out[0] (.names)                                             0.261    18.903
n481.in[0] (.names)                                              1.014    19.917
n481.out[0] (.names)                                             0.261    20.178
n413.in[0] (.names)                                              1.014    21.192
n413.out[0] (.names)                                             0.261    21.453
n457.in[2] (.names)                                              1.014    22.467
n457.out[0] (.names)                                             0.261    22.728
n458.in[1] (.names)                                              1.014    23.742
n458.out[0] (.names)                                             0.261    24.003
n468.in[1] (.names)                                              1.014    25.016
n468.out[0] (.names)                                             0.261    25.277
n469.in[0] (.names)                                              1.014    26.291
n469.out[0] (.names)                                             0.261    26.552
n471.in[1] (.names)                                              1.014    27.566
n471.out[0] (.names)                                             0.261    27.827
n472.in[0] (.names)                                              1.014    28.841
n472.out[0] (.names)                                             0.261    29.102
n424.in[2] (.names)                                              1.014    30.116
n424.out[0] (.names)                                             0.261    30.377
n425.in[1] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n426.in[1] (.names)                                              1.014    32.665
n426.out[0] (.names)                                             0.261    32.926
n428.in[1] (.names)                                              1.014    33.940
n428.out[0] (.names)                                             0.261    34.201
n430.in[1] (.names)                                              1.014    35.215
n430.out[0] (.names)                                             0.261    35.476
n432.in[3] (.names)                                              1.014    36.490
n432.out[0] (.names)                                             0.261    36.751
n436.in[1] (.names)                                              1.014    37.765
n436.out[0] (.names)                                             0.261    38.026
n437.in[2] (.names)                                              1.014    39.039
n437.out[0] (.names)                                             0.261    39.300
n438.in[0] (.names)                                              1.014    40.314
n438.out[0] (.names)                                             0.261    40.575
n150.in[1] (.names)                                              1.014    41.589
n150.out[0] (.names)                                             0.261    41.850
n116.in[0] (.names)                                              1.014    42.864
n116.out[0] (.names)                                             0.261    43.125
n439.in[3] (.names)                                              1.014    44.139
n439.out[0] (.names)                                             0.261    44.400
n440.in[2] (.names)                                              1.014    45.413
n440.out[0] (.names)                                             0.261    45.674
n442.in[1] (.names)                                              1.014    46.688
n442.out[0] (.names)                                             0.261    46.949
n443.in[1] (.names)                                              1.014    47.963
n443.out[0] (.names)                                             0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n151.in[0] (.names)                                              1.014    50.513
n151.out[0] (.names)                                             0.261    50.774
n433.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n433.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 17
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n152.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n480.in[0] (.names)                                              1.014    18.642
n480.out[0] (.names)                                             0.261    18.903
n481.in[0] (.names)                                              1.014    19.917
n481.out[0] (.names)                                             0.261    20.178
n413.in[0] (.names)                                              1.014    21.192
n413.out[0] (.names)                                             0.261    21.453
n457.in[2] (.names)                                              1.014    22.467
n457.out[0] (.names)                                             0.261    22.728
n458.in[1] (.names)                                              1.014    23.742
n458.out[0] (.names)                                             0.261    24.003
n468.in[1] (.names)                                              1.014    25.016
n468.out[0] (.names)                                             0.261    25.277
n469.in[0] (.names)                                              1.014    26.291
n469.out[0] (.names)                                             0.261    26.552
n471.in[1] (.names)                                              1.014    27.566
n471.out[0] (.names)                                             0.261    27.827
n472.in[0] (.names)                                              1.014    28.841
n472.out[0] (.names)                                             0.261    29.102
n424.in[2] (.names)                                              1.014    30.116
n424.out[0] (.names)                                             0.261    30.377
n425.in[1] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n426.in[1] (.names)                                              1.014    32.665
n426.out[0] (.names)                                             0.261    32.926
n428.in[1] (.names)                                              1.014    33.940
n428.out[0] (.names)                                             0.261    34.201
n430.in[1] (.names)                                              1.014    35.215
n430.out[0] (.names)                                             0.261    35.476
n432.in[3] (.names)                                              1.014    36.490
n432.out[0] (.names)                                             0.261    36.751
n436.in[1] (.names)                                              1.014    37.765
n436.out[0] (.names)                                             0.261    38.026
n437.in[2] (.names)                                              1.014    39.039
n437.out[0] (.names)                                             0.261    39.300
n438.in[0] (.names)                                              1.014    40.314
n438.out[0] (.names)                                             0.261    40.575
n150.in[1] (.names)                                              1.014    41.589
n150.out[0] (.names)                                             0.261    41.850
n116.in[0] (.names)                                              1.014    42.864
n116.out[0] (.names)                                             0.261    43.125
n439.in[3] (.names)                                              1.014    44.139
n439.out[0] (.names)                                             0.261    44.400
n440.in[2] (.names)                                              1.014    45.413
n440.out[0] (.names)                                             0.261    45.674
n442.in[1] (.names)                                              1.014    46.688
n442.out[0] (.names)                                             0.261    46.949
n443.in[1] (.names)                                              1.014    47.963
n443.out[0] (.names)                                             0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n151.in[0] (.names)                                              1.014    50.513
n151.out[0] (.names)                                             0.261    50.774
n152.D[0] (.latch)                                               1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n152.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 18
Startpoint: n5780.Q[0] (.latch clocked by pclk)
Endpoint  : n6296.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5780.clk[0] (.latch)                                            1.014     1.014
n5780.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5801.in[0] (.names)                                             1.014     2.070
n5801.out[0] (.names)                                            0.261     2.331
n5803.in[0] (.names)                                             1.014     3.344
n5803.out[0] (.names)                                            0.261     3.605
n5804.in[0] (.names)                                             1.014     4.619
n5804.out[0] (.names)                                            0.261     4.880
n5805.in[0] (.names)                                             1.014     5.894
n5805.out[0] (.names)                                            0.261     6.155
n5806.in[0] (.names)                                             1.014     7.169
n5806.out[0] (.names)                                            0.261     7.430
n5807.in[2] (.names)                                             1.014     8.444
n5807.out[0] (.names)                                            0.261     8.705
n5809.in[2] (.names)                                             1.014     9.719
n5809.out[0] (.names)                                            0.261     9.980
n5812.in[0] (.names)                                             1.014    10.993
n5812.out[0] (.names)                                            0.261    11.254
n5813.in[0] (.names)                                             1.014    12.268
n5813.out[0] (.names)                                            0.261    12.529
n5819.in[0] (.names)                                             1.014    13.543
n5819.out[0] (.names)                                            0.261    13.804
n5822.in[0] (.names)                                             1.014    14.818
n5822.out[0] (.names)                                            0.261    15.079
n5823.in[0] (.names)                                             1.014    16.093
n5823.out[0] (.names)                                            0.261    16.354
n5824.in[0] (.names)                                             1.014    17.367
n5824.out[0] (.names)                                            0.261    17.628
n5826.in[0] (.names)                                             1.014    18.642
n5826.out[0] (.names)                                            0.261    18.903
n5827.in[0] (.names)                                             1.014    19.917
n5827.out[0] (.names)                                            0.261    20.178
n6289.in[0] (.names)                                             1.014    21.192
n6289.out[0] (.names)                                            0.261    21.453
n6290.in[0] (.names)                                             1.014    22.467
n6290.out[0] (.names)                                            0.261    22.728
n6292.in[0] (.names)                                             1.014    23.742
n6292.out[0] (.names)                                            0.261    24.003
n6293.in[0] (.names)                                             1.014    25.016
n6293.out[0] (.names)                                            0.261    25.277
n6298.in[1] (.names)                                             1.014    26.291
n6298.out[0] (.names)                                            0.261    26.552
n6234.in[1] (.names)                                             1.014    27.566
n6234.out[0] (.names)                                            0.261    27.827
n6255.in[3] (.names)                                             1.014    28.841
n6255.out[0] (.names)                                            0.261    29.102
n6256.in[0] (.names)                                             1.014    30.116
n6256.out[0] (.names)                                            0.261    30.377
n6257.in[0] (.names)                                             1.014    31.390
n6257.out[0] (.names)                                            0.261    31.651
n6258.in[0] (.names)                                             1.014    32.665
n6258.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6267.in[2] (.names)                                             1.014    35.215
n6267.out[0] (.names)                                            0.261    35.476
n6270.in[0] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6271.in[0] (.names)                                             1.014    37.765
n6271.out[0] (.names)                                            0.261    38.026
n6272.in[0] (.names)                                             1.014    39.039
n6272.out[0] (.names)                                            0.261    39.300
n6260.in[1] (.names)                                             1.014    40.314
n6260.out[0] (.names)                                            0.261    40.575
n6273.in[0] (.names)                                             1.014    41.589
n6273.out[0] (.names)                                            0.261    41.850
n6274.in[1] (.names)                                             1.014    42.864
n6274.out[0] (.names)                                            0.261    43.125
n6275.in[0] (.names)                                             1.014    44.139
n6275.out[0] (.names)                                            0.261    44.400
n6301.in[3] (.names)                                             1.014    45.413
n6301.out[0] (.names)                                            0.261    45.674
n6302.in[0] (.names)                                             1.014    46.688
n6302.out[0] (.names)                                            0.261    46.949
n6303.in[0] (.names)                                             1.014    47.963
n6303.out[0] (.names)                                            0.261    48.224
n6294.in[0] (.names)                                             1.014    49.238
n6294.out[0] (.names)                                            0.261    49.499
n6295.in[1] (.names)                                             1.014    50.513
n6295.out[0] (.names)                                            0.261    50.774
n6296.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6296.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 19
Startpoint: n5780.Q[0] (.latch clocked by pclk)
Endpoint  : n5708.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5780.clk[0] (.latch)                                            1.014     1.014
n5780.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5801.in[0] (.names)                                             1.014     2.070
n5801.out[0] (.names)                                            0.261     2.331
n5803.in[0] (.names)                                             1.014     3.344
n5803.out[0] (.names)                                            0.261     3.605
n5804.in[0] (.names)                                             1.014     4.619
n5804.out[0] (.names)                                            0.261     4.880
n5805.in[0] (.names)                                             1.014     5.894
n5805.out[0] (.names)                                            0.261     6.155
n5806.in[0] (.names)                                             1.014     7.169
n5806.out[0] (.names)                                            0.261     7.430
n5807.in[2] (.names)                                             1.014     8.444
n5807.out[0] (.names)                                            0.261     8.705
n5809.in[2] (.names)                                             1.014     9.719
n5809.out[0] (.names)                                            0.261     9.980
n5812.in[0] (.names)                                             1.014    10.993
n5812.out[0] (.names)                                            0.261    11.254
n5813.in[0] (.names)                                             1.014    12.268
n5813.out[0] (.names)                                            0.261    12.529
n5819.in[0] (.names)                                             1.014    13.543
n5819.out[0] (.names)                                            0.261    13.804
n5822.in[0] (.names)                                             1.014    14.818
n5822.out[0] (.names)                                            0.261    15.079
n5823.in[0] (.names)                                             1.014    16.093
n5823.out[0] (.names)                                            0.261    16.354
n5824.in[0] (.names)                                             1.014    17.367
n5824.out[0] (.names)                                            0.261    17.628
n5826.in[0] (.names)                                             1.014    18.642
n5826.out[0] (.names)                                            0.261    18.903
n5827.in[0] (.names)                                             1.014    19.917
n5827.out[0] (.names)                                            0.261    20.178
n6289.in[0] (.names)                                             1.014    21.192
n6289.out[0] (.names)                                            0.261    21.453
n6290.in[0] (.names)                                             1.014    22.467
n6290.out[0] (.names)                                            0.261    22.728
n6292.in[0] (.names)                                             1.014    23.742
n6292.out[0] (.names)                                            0.261    24.003
n6293.in[0] (.names)                                             1.014    25.016
n6293.out[0] (.names)                                            0.261    25.277
n6298.in[1] (.names)                                             1.014    26.291
n6298.out[0] (.names)                                            0.261    26.552
n6234.in[1] (.names)                                             1.014    27.566
n6234.out[0] (.names)                                            0.261    27.827
n6255.in[3] (.names)                                             1.014    28.841
n6255.out[0] (.names)                                            0.261    29.102
n6256.in[0] (.names)                                             1.014    30.116
n6256.out[0] (.names)                                            0.261    30.377
n6257.in[0] (.names)                                             1.014    31.390
n6257.out[0] (.names)                                            0.261    31.651
n6258.in[0] (.names)                                             1.014    32.665
n6258.out[0] (.names)                                            0.261    32.926
n6266.in[0] (.names)                                             1.014    33.940
n6266.out[0] (.names)                                            0.261    34.201
n6267.in[2] (.names)                                             1.014    35.215
n6267.out[0] (.names)                                            0.261    35.476
n6270.in[0] (.names)                                             1.014    36.490
n6270.out[0] (.names)                                            0.261    36.751
n6271.in[0] (.names)                                             1.014    37.765
n6271.out[0] (.names)                                            0.261    38.026
n6272.in[0] (.names)                                             1.014    39.039
n6272.out[0] (.names)                                            0.261    39.300
n6260.in[1] (.names)                                             1.014    40.314
n6260.out[0] (.names)                                            0.261    40.575
n6273.in[0] (.names)                                             1.014    41.589
n6273.out[0] (.names)                                            0.261    41.850
n6274.in[1] (.names)                                             1.014    42.864
n6274.out[0] (.names)                                            0.261    43.125
n6275.in[0] (.names)                                             1.014    44.139
n6275.out[0] (.names)                                            0.261    44.400
n6301.in[3] (.names)                                             1.014    45.413
n6301.out[0] (.names)                                            0.261    45.674
n6302.in[0] (.names)                                             1.014    46.688
n6302.out[0] (.names)                                            0.261    46.949
n6303.in[0] (.names)                                             1.014    47.963
n6303.out[0] (.names)                                            0.261    48.224
n6294.in[0] (.names)                                             1.014    49.238
n6294.out[0] (.names)                                            0.261    49.499
n5707.in[0] (.names)                                             1.014    50.513
n5707.out[0] (.names)                                            0.261    50.774
n5708.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5708.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 20
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9130.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9124.in[2] (.names)                                             1.014    47.963
n9124.out[0] (.names)                                            0.261    48.224
n9128.in[1] (.names)                                             1.014    49.238
n9128.out[0] (.names)                                            0.261    49.499
n9129.in[1] (.names)                                             1.014    50.513
n9129.out[0] (.names)                                            0.261    50.774
n9130.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9130.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 21
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n5670.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9286.in[0] (.names)                                             1.014    26.291
n9286.out[0] (.names)                                            0.261    26.552
n9287.in[1] (.names)                                             1.014    27.566
n9287.out[0] (.names)                                            0.261    27.827
n9289.in[2] (.names)                                             1.014    28.841
n9289.out[0] (.names)                                            0.261    29.102
n8912.in[1] (.names)                                             1.014    30.116
n8912.out[0] (.names)                                            0.261    30.377
n8913.in[1] (.names)                                             1.014    31.390
n8913.out[0] (.names)                                            0.261    31.651
n8917.in[1] (.names)                                             1.014    32.665
n8917.out[0] (.names)                                            0.261    32.926
n8918.in[1] (.names)                                             1.014    33.940
n8918.out[0] (.names)                                            0.261    34.201
n8919.in[0] (.names)                                             1.014    35.215
n8919.out[0] (.names)                                            0.261    35.476
n8920.in[0] (.names)                                             1.014    36.490
n8920.out[0] (.names)                                            0.261    36.751
n8921.in[0] (.names)                                             1.014    37.765
n8921.out[0] (.names)                                            0.261    38.026
n8938.in[0] (.names)                                             1.014    39.039
n8938.out[0] (.names)                                            0.261    39.300
n8939.in[2] (.names)                                             1.014    40.314
n8939.out[0] (.names)                                            0.261    40.575
n8940.in[0] (.names)                                             1.014    41.589
n8940.out[0] (.names)                                            0.261    41.850
n8943.in[0] (.names)                                             1.014    42.864
n8943.out[0] (.names)                                            0.261    43.125
n8944.in[0] (.names)                                             1.014    44.139
n8944.out[0] (.names)                                            0.261    44.400
n8945.in[3] (.names)                                             1.014    45.413
n8945.out[0] (.names)                                            0.261    45.674
n8946.in[0] (.names)                                             1.014    46.688
n8946.out[0] (.names)                                            0.261    46.949
n8947.in[1] (.names)                                             1.014    47.963
n8947.out[0] (.names)                                            0.261    48.224
n5689.in[0] (.names)                                             1.014    49.238
n5689.out[0] (.names)                                            0.261    49.499
n5669.in[0] (.names)                                             1.014    50.513
n5669.out[0] (.names)                                            0.261    50.774
n5670.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5670.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 22
Startpoint: n7200.Q[0] (.latch clocked by pclk)
Endpoint  : n7194.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7200.clk[0] (.latch)                                            1.014     1.014
n7200.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8811.in[0] (.names)                                             1.014     2.070
n8811.out[0] (.names)                                            0.261     2.331
n8812.in[2] (.names)                                             1.014     3.344
n8812.out[0] (.names)                                            0.261     3.605
n8878.in[1] (.names)                                             1.014     4.619
n8878.out[0] (.names)                                            0.261     4.880
n8880.in[0] (.names)                                             1.014     5.894
n8880.out[0] (.names)                                            0.261     6.155
n8881.in[0] (.names)                                             1.014     7.169
n8881.out[0] (.names)                                            0.261     7.430
n8877.in[0] (.names)                                             1.014     8.444
n8877.out[0] (.names)                                            0.261     8.705
n8815.in[0] (.names)                                             1.014     9.719
n8815.out[0] (.names)                                            0.261     9.980
n8816.in[3] (.names)                                             1.014    10.993
n8816.out[0] (.names)                                            0.261    11.254
n8817.in[1] (.names)                                             1.014    12.268
n8817.out[0] (.names)                                            0.261    12.529
n8819.in[1] (.names)                                             1.014    13.543
n8819.out[0] (.names)                                            0.261    13.804
n8820.in[0] (.names)                                             1.014    14.818
n8820.out[0] (.names)                                            0.261    15.079
n8821.in[0] (.names)                                             1.014    16.093
n8821.out[0] (.names)                                            0.261    16.354
n8822.in[2] (.names)                                             1.014    17.367
n8822.out[0] (.names)                                            0.261    17.628
n8823.in[2] (.names)                                             1.014    18.642
n8823.out[0] (.names)                                            0.261    18.903
n8824.in[2] (.names)                                             1.014    19.917
n8824.out[0] (.names)                                            0.261    20.178
n8825.in[0] (.names)                                             1.014    21.192
n8825.out[0] (.names)                                            0.261    21.453
n8826.in[0] (.names)                                             1.014    22.467
n8826.out[0] (.names)                                            0.261    22.728
n8827.in[1] (.names)                                             1.014    23.742
n8827.out[0] (.names)                                            0.261    24.003
n8828.in[0] (.names)                                             1.014    25.016
n8828.out[0] (.names)                                            0.261    25.277
n8829.in[0] (.names)                                             1.014    26.291
n8829.out[0] (.names)                                            0.261    26.552
n8830.in[0] (.names)                                             1.014    27.566
n8830.out[0] (.names)                                            0.261    27.827
n8838.in[3] (.names)                                             1.014    28.841
n8838.out[0] (.names)                                            0.261    29.102
n8840.in[1] (.names)                                             1.014    30.116
n8840.out[0] (.names)                                            0.261    30.377
n8843.in[2] (.names)                                             1.014    31.390
n8843.out[0] (.names)                                            0.261    31.651
n8832.in[1] (.names)                                             1.014    32.665
n8832.out[0] (.names)                                            0.261    32.926
n8842.in[0] (.names)                                             1.014    33.940
n8842.out[0] (.names)                                            0.261    34.201
n8845.in[0] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8847.in[1] (.names)                                             1.014    36.490
n8847.out[0] (.names)                                            0.261    36.751
n8850.in[0] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[3] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n7219.in[2] (.names)                                             1.014    40.314
n7219.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8855.in[0] (.names)                                             1.014    44.139
n8855.out[0] (.names)                                            0.261    44.400
n8856.in[0] (.names)                                             1.014    45.413
n8856.out[0] (.names)                                            0.261    45.674
n8857.in[2] (.names)                                             1.014    46.688
n8857.out[0] (.names)                                            0.261    46.949
n8858.in[1] (.names)                                             1.014    47.963
n8858.out[0] (.names)                                            0.261    48.224
n8859.in[0] (.names)                                             1.014    49.238
n8859.out[0] (.names)                                            0.261    49.499
n7193.in[0] (.names)                                             1.014    50.513
n7193.out[0] (.names)                                            0.261    50.774
n7194.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7194.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 23
Startpoint: n7831.Q[0] (.latch clocked by pclk)
Endpoint  : n8002.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7831.clk[0] (.latch)                                            1.014     1.014
n7831.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8235.in[0] (.names)                                             1.014     2.070
n8235.out[0] (.names)                                            0.261     2.331
n8237.in[0] (.names)                                             1.014     3.344
n8237.out[0] (.names)                                            0.261     3.605
n8238.in[2] (.names)                                             1.014     4.619
n8238.out[0] (.names)                                            0.261     4.880
n8240.in[1] (.names)                                             1.014     5.894
n8240.out[0] (.names)                                            0.261     6.155
n8241.in[0] (.names)                                             1.014     7.169
n8241.out[0] (.names)                                            0.261     7.430
n8243.in[1] (.names)                                             1.014     8.444
n8243.out[0] (.names)                                            0.261     8.705
n8244.in[0] (.names)                                             1.014     9.719
n8244.out[0] (.names)                                            0.261     9.980
n8571.in[0] (.names)                                             1.014    10.993
n8571.out[0] (.names)                                            0.261    11.254
n8572.in[1] (.names)                                             1.014    12.268
n8572.out[0] (.names)                                            0.261    12.529
n8573.in[1] (.names)                                             1.014    13.543
n8573.out[0] (.names)                                            0.261    13.804
n8575.in[1] (.names)                                             1.014    14.818
n8575.out[0] (.names)                                            0.261    15.079
n8576.in[0] (.names)                                             1.014    16.093
n8576.out[0] (.names)                                            0.261    16.354
n8578.in[1] (.names)                                             1.014    17.367
n8578.out[0] (.names)                                            0.261    17.628
n8579.in[0] (.names)                                             1.014    18.642
n8579.out[0] (.names)                                            0.261    18.903
n8608.in[1] (.names)                                             1.014    19.917
n8608.out[0] (.names)                                            0.261    20.178
n8585.in[0] (.names)                                             1.014    21.192
n8585.out[0] (.names)                                            0.261    21.453
n8609.in[0] (.names)                                             1.014    22.467
n8609.out[0] (.names)                                            0.261    22.728
n8610.in[0] (.names)                                             1.014    23.742
n8610.out[0] (.names)                                            0.261    24.003
n8586.in[0] (.names)                                             1.014    25.016
n8586.out[0] (.names)                                            0.261    25.277
n8536.in[0] (.names)                                             1.014    26.291
n8536.out[0] (.names)                                            0.261    26.552
n8588.in[0] (.names)                                             1.014    27.566
n8588.out[0] (.names)                                            0.261    27.827
n8590.in[1] (.names)                                             1.014    28.841
n8590.out[0] (.names)                                            0.261    29.102
n8584.in[0] (.names)                                             1.014    30.116
n8584.out[0] (.names)                                            0.261    30.377
n8587.in[0] (.names)                                             1.014    31.390
n8587.out[0] (.names)                                            0.261    31.651
n8589.in[1] (.names)                                             1.014    32.665
n8589.out[0] (.names)                                            0.261    32.926
n8591.in[1] (.names)                                             1.014    33.940
n8591.out[0] (.names)                                            0.261    34.201
n8592.in[1] (.names)                                             1.014    35.215
n8592.out[0] (.names)                                            0.261    35.476
n8593.in[0] (.names)                                             1.014    36.490
n8593.out[0] (.names)                                            0.261    36.751
n8595.in[2] (.names)                                             1.014    37.765
n8595.out[0] (.names)                                            0.261    38.026
n8596.in[0] (.names)                                             1.014    39.039
n8596.out[0] (.names)                                            0.261    39.300
n8597.in[0] (.names)                                             1.014    40.314
n8597.out[0] (.names)                                            0.261    40.575
n7806.in[2] (.names)                                             1.014    41.589
n7806.out[0] (.names)                                            0.261    41.850
n8600.in[1] (.names)                                             1.014    42.864
n8600.out[0] (.names)                                            0.261    43.125
n7981.in[1] (.names)                                             1.014    44.139
n7981.out[0] (.names)                                            0.261    44.400
n8604.in[1] (.names)                                             1.014    45.413
n8604.out[0] (.names)                                            0.261    45.674
n8605.in[0] (.names)                                             1.014    46.688
n8605.out[0] (.names)                                            0.261    46.949
n8606.in[0] (.names)                                             1.014    47.963
n8606.out[0] (.names)                                            0.261    48.224
n8607.in[0] (.names)                                             1.014    49.238
n8607.out[0] (.names)                                            0.261    49.499
n8001.in[0] (.names)                                             1.014    50.513
n8001.out[0] (.names)                                            0.261    50.774
n8002.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8002.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 24
Startpoint: n7831.Q[0] (.latch clocked by pclk)
Endpoint  : n8602.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7831.clk[0] (.latch)                                            1.014     1.014
n7831.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8235.in[0] (.names)                                             1.014     2.070
n8235.out[0] (.names)                                            0.261     2.331
n8237.in[0] (.names)                                             1.014     3.344
n8237.out[0] (.names)                                            0.261     3.605
n8238.in[2] (.names)                                             1.014     4.619
n8238.out[0] (.names)                                            0.261     4.880
n8240.in[1] (.names)                                             1.014     5.894
n8240.out[0] (.names)                                            0.261     6.155
n8241.in[0] (.names)                                             1.014     7.169
n8241.out[0] (.names)                                            0.261     7.430
n8243.in[1] (.names)                                             1.014     8.444
n8243.out[0] (.names)                                            0.261     8.705
n8244.in[0] (.names)                                             1.014     9.719
n8244.out[0] (.names)                                            0.261     9.980
n8571.in[0] (.names)                                             1.014    10.993
n8571.out[0] (.names)                                            0.261    11.254
n8572.in[1] (.names)                                             1.014    12.268
n8572.out[0] (.names)                                            0.261    12.529
n8573.in[1] (.names)                                             1.014    13.543
n8573.out[0] (.names)                                            0.261    13.804
n8575.in[1] (.names)                                             1.014    14.818
n8575.out[0] (.names)                                            0.261    15.079
n8576.in[0] (.names)                                             1.014    16.093
n8576.out[0] (.names)                                            0.261    16.354
n8578.in[1] (.names)                                             1.014    17.367
n8578.out[0] (.names)                                            0.261    17.628
n8579.in[0] (.names)                                             1.014    18.642
n8579.out[0] (.names)                                            0.261    18.903
n8608.in[1] (.names)                                             1.014    19.917
n8608.out[0] (.names)                                            0.261    20.178
n8585.in[0] (.names)                                             1.014    21.192
n8585.out[0] (.names)                                            0.261    21.453
n8609.in[0] (.names)                                             1.014    22.467
n8609.out[0] (.names)                                            0.261    22.728
n8610.in[0] (.names)                                             1.014    23.742
n8610.out[0] (.names)                                            0.261    24.003
n8586.in[0] (.names)                                             1.014    25.016
n8586.out[0] (.names)                                            0.261    25.277
n8536.in[0] (.names)                                             1.014    26.291
n8536.out[0] (.names)                                            0.261    26.552
n8588.in[0] (.names)                                             1.014    27.566
n8588.out[0] (.names)                                            0.261    27.827
n8590.in[1] (.names)                                             1.014    28.841
n8590.out[0] (.names)                                            0.261    29.102
n8584.in[0] (.names)                                             1.014    30.116
n8584.out[0] (.names)                                            0.261    30.377
n8587.in[0] (.names)                                             1.014    31.390
n8587.out[0] (.names)                                            0.261    31.651
n8589.in[1] (.names)                                             1.014    32.665
n8589.out[0] (.names)                                            0.261    32.926
n8591.in[1] (.names)                                             1.014    33.940
n8591.out[0] (.names)                                            0.261    34.201
n8592.in[1] (.names)                                             1.014    35.215
n8592.out[0] (.names)                                            0.261    35.476
n8593.in[0] (.names)                                             1.014    36.490
n8593.out[0] (.names)                                            0.261    36.751
n8595.in[2] (.names)                                             1.014    37.765
n8595.out[0] (.names)                                            0.261    38.026
n8596.in[0] (.names)                                             1.014    39.039
n8596.out[0] (.names)                                            0.261    39.300
n8597.in[0] (.names)                                             1.014    40.314
n8597.out[0] (.names)                                            0.261    40.575
n7806.in[2] (.names)                                             1.014    41.589
n7806.out[0] (.names)                                            0.261    41.850
n8600.in[1] (.names)                                             1.014    42.864
n8600.out[0] (.names)                                            0.261    43.125
n7981.in[1] (.names)                                             1.014    44.139
n7981.out[0] (.names)                                            0.261    44.400
n8604.in[1] (.names)                                             1.014    45.413
n8604.out[0] (.names)                                            0.261    45.674
n8605.in[0] (.names)                                             1.014    46.688
n8605.out[0] (.names)                                            0.261    46.949
n8606.in[0] (.names)                                             1.014    47.963
n8606.out[0] (.names)                                            0.261    48.224
n8607.in[0] (.names)                                             1.014    49.238
n8607.out[0] (.names)                                            0.261    49.499
n8001.in[0] (.names)                                             1.014    50.513
n8001.out[0] (.names)                                            0.261    50.774
n8602.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8602.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 25
Startpoint: n8410.Q[0] (.latch clocked by pclk)
Endpoint  : n7841.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8410.clk[0] (.latch)                                            1.014     1.014
n8410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8407.in[0] (.names)                                             1.014     2.070
n8407.out[0] (.names)                                            0.261     2.331
n8370.in[0] (.names)                                             1.014     3.344
n8370.out[0] (.names)                                            0.261     3.605
n8338.in[0] (.names)                                             1.014     4.619
n8338.out[0] (.names)                                            0.261     4.880
n8289.in[1] (.names)                                             1.014     5.894
n8289.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n8357.in[2] (.names)                                             1.014     8.444
n8357.out[0] (.names)                                            0.261     8.705
n8413.in[0] (.names)                                             1.014     9.719
n8413.out[0] (.names)                                            0.261     9.980
n8415.in[2] (.names)                                             1.014    10.993
n8415.out[0] (.names)                                            0.261    11.254
n8418.in[0] (.names)                                             1.014    12.268
n8418.out[0] (.names)                                            0.261    12.529
n8419.in[0] (.names)                                             1.014    13.543
n8419.out[0] (.names)                                            0.261    13.804
n8424.in[1] (.names)                                             1.014    14.818
n8424.out[0] (.names)                                            0.261    15.079
n8422.in[0] (.names)                                             1.014    16.093
n8422.out[0] (.names)                                            0.261    16.354
n8421.in[0] (.names)                                             1.014    17.367
n8421.out[0] (.names)                                            0.261    17.628
n8356.in[0] (.names)                                             1.014    18.642
n8356.out[0] (.names)                                            0.261    18.903
n8248.in[2] (.names)                                             1.014    19.917
n8248.out[0] (.names)                                            0.261    20.178
n8400.in[2] (.names)                                             1.014    21.192
n8400.out[0] (.names)                                            0.261    21.453
n8401.in[1] (.names)                                             1.014    22.467
n8401.out[0] (.names)                                            0.261    22.728
n8402.in[0] (.names)                                             1.014    23.742
n8402.out[0] (.names)                                            0.261    24.003
n8403.in[0] (.names)                                             1.014    25.016
n8403.out[0] (.names)                                            0.261    25.277
n8404.in[1] (.names)                                             1.014    26.291
n8404.out[0] (.names)                                            0.261    26.552
n8405.in[0] (.names)                                             1.014    27.566
n8405.out[0] (.names)                                            0.261    27.827
n8406.in[0] (.names)                                             1.014    28.841
n8406.out[0] (.names)                                            0.261    29.102
n8332.in[0] (.names)                                             1.014    30.116
n8332.out[0] (.names)                                            0.261    30.377
n8376.in[1] (.names)                                             1.014    31.390
n8376.out[0] (.names)                                            0.261    31.651
n8381.in[2] (.names)                                             1.014    32.665
n8381.out[0] (.names)                                            0.261    32.926
n8386.in[0] (.names)                                             1.014    33.940
n8386.out[0] (.names)                                            0.261    34.201
n8387.in[0] (.names)                                             1.014    35.215
n8387.out[0] (.names)                                            0.261    35.476
n8388.in[0] (.names)                                             1.014    36.490
n8388.out[0] (.names)                                            0.261    36.751
n8389.in[0] (.names)                                             1.014    37.765
n8389.out[0] (.names)                                            0.261    38.026
n8390.in[0] (.names)                                             1.014    39.039
n8390.out[0] (.names)                                            0.261    39.300
n8392.in[0] (.names)                                             1.014    40.314
n8392.out[0] (.names)                                            0.261    40.575
n8283.in[0] (.names)                                             1.014    41.589
n8283.out[0] (.names)                                            0.261    41.850
n8393.in[1] (.names)                                             1.014    42.864
n8393.out[0] (.names)                                            0.261    43.125
n8394.in[1] (.names)                                             1.014    44.139
n8394.out[0] (.names)                                            0.261    44.400
n8395.in[1] (.names)                                             1.014    45.413
n8395.out[0] (.names)                                            0.261    45.674
n8396.in[0] (.names)                                             1.014    46.688
n8396.out[0] (.names)                                            0.261    46.949
n8398.in[1] (.names)                                             1.014    47.963
n8398.out[0] (.names)                                            0.261    48.224
n8399.in[2] (.names)                                             1.014    49.238
n8399.out[0] (.names)                                            0.261    49.499
n7840.in[0] (.names)                                             1.014    50.513
n7840.out[0] (.names)                                            0.261    50.774
n7841.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7841.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 26
Startpoint: n8410.Q[0] (.latch clocked by pclk)
Endpoint  : n8368.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8410.clk[0] (.latch)                                            1.014     1.014
n8410.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8407.in[0] (.names)                                             1.014     2.070
n8407.out[0] (.names)                                            0.261     2.331
n8370.in[0] (.names)                                             1.014     3.344
n8370.out[0] (.names)                                            0.261     3.605
n8338.in[0] (.names)                                             1.014     4.619
n8338.out[0] (.names)                                            0.261     4.880
n8289.in[1] (.names)                                             1.014     5.894
n8289.out[0] (.names)                                            0.261     6.155
n8412.in[1] (.names)                                             1.014     7.169
n8412.out[0] (.names)                                            0.261     7.430
n8357.in[2] (.names)                                             1.014     8.444
n8357.out[0] (.names)                                            0.261     8.705
n8413.in[0] (.names)                                             1.014     9.719
n8413.out[0] (.names)                                            0.261     9.980
n8415.in[2] (.names)                                             1.014    10.993
n8415.out[0] (.names)                                            0.261    11.254
n8418.in[0] (.names)                                             1.014    12.268
n8418.out[0] (.names)                                            0.261    12.529
n8419.in[0] (.names)                                             1.014    13.543
n8419.out[0] (.names)                                            0.261    13.804
n8424.in[1] (.names)                                             1.014    14.818
n8424.out[0] (.names)                                            0.261    15.079
n8422.in[0] (.names)                                             1.014    16.093
n8422.out[0] (.names)                                            0.261    16.354
n8421.in[0] (.names)                                             1.014    17.367
n8421.out[0] (.names)                                            0.261    17.628
n8356.in[0] (.names)                                             1.014    18.642
n8356.out[0] (.names)                                            0.261    18.903
n8248.in[2] (.names)                                             1.014    19.917
n8248.out[0] (.names)                                            0.261    20.178
n8400.in[2] (.names)                                             1.014    21.192
n8400.out[0] (.names)                                            0.261    21.453
n8401.in[1] (.names)                                             1.014    22.467
n8401.out[0] (.names)                                            0.261    22.728
n8402.in[0] (.names)                                             1.014    23.742
n8402.out[0] (.names)                                            0.261    24.003
n8403.in[0] (.names)                                             1.014    25.016
n8403.out[0] (.names)                                            0.261    25.277
n8404.in[1] (.names)                                             1.014    26.291
n8404.out[0] (.names)                                            0.261    26.552
n8405.in[0] (.names)                                             1.014    27.566
n8405.out[0] (.names)                                            0.261    27.827
n8406.in[0] (.names)                                             1.014    28.841
n8406.out[0] (.names)                                            0.261    29.102
n8332.in[0] (.names)                                             1.014    30.116
n8332.out[0] (.names)                                            0.261    30.377
n8376.in[1] (.names)                                             1.014    31.390
n8376.out[0] (.names)                                            0.261    31.651
n8381.in[2] (.names)                                             1.014    32.665
n8381.out[0] (.names)                                            0.261    32.926
n8386.in[0] (.names)                                             1.014    33.940
n8386.out[0] (.names)                                            0.261    34.201
n8387.in[0] (.names)                                             1.014    35.215
n8387.out[0] (.names)                                            0.261    35.476
n8388.in[0] (.names)                                             1.014    36.490
n8388.out[0] (.names)                                            0.261    36.751
n8389.in[0] (.names)                                             1.014    37.765
n8389.out[0] (.names)                                            0.261    38.026
n8390.in[0] (.names)                                             1.014    39.039
n8390.out[0] (.names)                                            0.261    39.300
n8392.in[0] (.names)                                             1.014    40.314
n8392.out[0] (.names)                                            0.261    40.575
n8283.in[0] (.names)                                             1.014    41.589
n8283.out[0] (.names)                                            0.261    41.850
n8393.in[1] (.names)                                             1.014    42.864
n8393.out[0] (.names)                                            0.261    43.125
n8394.in[1] (.names)                                             1.014    44.139
n8394.out[0] (.names)                                            0.261    44.400
n8395.in[1] (.names)                                             1.014    45.413
n8395.out[0] (.names)                                            0.261    45.674
n8396.in[0] (.names)                                             1.014    46.688
n8396.out[0] (.names)                                            0.261    46.949
n8398.in[1] (.names)                                             1.014    47.963
n8398.out[0] (.names)                                            0.261    48.224
n8399.in[2] (.names)                                             1.014    49.238
n8399.out[0] (.names)                                            0.261    49.499
n7840.in[0] (.names)                                             1.014    50.513
n7840.out[0] (.names)                                            0.261    50.774
n8368.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8368.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 27
Startpoint: n8006.Q[0] (.latch clocked by pclk)
Endpoint  : n7228.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8006.clk[0] (.latch)                                            1.014     1.014
n8006.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8277.in[0] (.names)                                             1.014     2.070
n8277.out[0] (.names)                                            0.261     2.331
n8254.in[1] (.names)                                             1.014     3.344
n8254.out[0] (.names)                                            0.261     3.605
n8278.in[0] (.names)                                             1.014     4.619
n8278.out[0] (.names)                                            0.261     4.880
n8279.in[1] (.names)                                             1.014     5.894
n8279.out[0] (.names)                                            0.261     6.155
n8280.in[0] (.names)                                             1.014     7.169
n8280.out[0] (.names)                                            0.261     7.430
n8281.in[0] (.names)                                             1.014     8.444
n8281.out[0] (.names)                                            0.261     8.705
n8282.in[1] (.names)                                             1.014     9.719
n8282.out[0] (.names)                                            0.261     9.980
n8251.in[0] (.names)                                             1.014    10.993
n8251.out[0] (.names)                                            0.261    11.254
n8252.in[0] (.names)                                             1.014    12.268
n8252.out[0] (.names)                                            0.261    12.529
n8253.in[2] (.names)                                             1.014    13.543
n8253.out[0] (.names)                                            0.261    13.804
n8255.in[0] (.names)                                             1.014    14.818
n8255.out[0] (.names)                                            0.261    15.079
n8260.in[0] (.names)                                             1.014    16.093
n8260.out[0] (.names)                                            0.261    16.354
n8261.in[0] (.names)                                             1.014    17.367
n8261.out[0] (.names)                                            0.261    17.628
n8262.in[0] (.names)                                             1.014    18.642
n8262.out[0] (.names)                                            0.261    18.903
n8245.in[1] (.names)                                             1.014    19.917
n8245.out[0] (.names)                                            0.261    20.178
n8269.in[0] (.names)                                             1.014    21.192
n8269.out[0] (.names)                                            0.261    21.453
n8270.in[0] (.names)                                             1.014    22.467
n8270.out[0] (.names)                                            0.261    22.728
n8271.in[3] (.names)                                             1.014    23.742
n8271.out[0] (.names)                                            0.261    24.003
n8273.in[2] (.names)                                             1.014    25.016
n8273.out[0] (.names)                                            0.261    25.277
n8642.in[0] (.names)                                             1.014    26.291
n8642.out[0] (.names)                                            0.261    26.552
n8643.in[0] (.names)                                             1.014    27.566
n8643.out[0] (.names)                                            0.261    27.827
n8644.in[1] (.names)                                             1.014    28.841
n8644.out[0] (.names)                                            0.261    29.102
n8645.in[1] (.names)                                             1.014    30.116
n8645.out[0] (.names)                                            0.261    30.377
n8646.in[0] (.names)                                             1.014    31.390
n8646.out[0] (.names)                                            0.261    31.651
n8647.in[0] (.names)                                             1.014    32.665
n8647.out[0] (.names)                                            0.261    32.926
n7987.in[0] (.names)                                             1.014    33.940
n7987.out[0] (.names)                                            0.261    34.201
n8666.in[0] (.names)                                             1.014    35.215
n8666.out[0] (.names)                                            0.261    35.476
n8667.in[0] (.names)                                             1.014    36.490
n8667.out[0] (.names)                                            0.261    36.751
n8672.in[0] (.names)                                             1.014    37.765
n8672.out[0] (.names)                                            0.261    38.026
n8674.in[1] (.names)                                             1.014    39.039
n8674.out[0] (.names)                                            0.261    39.300
n8678.in[0] (.names)                                             1.014    40.314
n8678.out[0] (.names)                                            0.261    40.575
n8676.in[0] (.names)                                             1.014    41.589
n8676.out[0] (.names)                                            0.261    41.850
n8677.in[1] (.names)                                             1.014    42.864
n8677.out[0] (.names)                                            0.261    43.125
n8682.in[1] (.names)                                             1.014    44.139
n8682.out[0] (.names)                                            0.261    44.400
n8683.in[0] (.names)                                             1.014    45.413
n8683.out[0] (.names)                                            0.261    45.674
n8684.in[0] (.names)                                             1.014    46.688
n8684.out[0] (.names)                                            0.261    46.949
n7818.in[1] (.names)                                             1.014    47.963
n7818.out[0] (.names)                                            0.261    48.224
n8685.in[0] (.names)                                             1.014    49.238
n8685.out[0] (.names)                                            0.261    49.499
n7227.in[1] (.names)                                             1.014    50.513
n7227.out[0] (.names)                                            0.261    50.774
n7228.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7228.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 28
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9220.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9199.in[1] (.names)                                             1.014    26.291
n9199.out[0] (.names)                                            0.261    26.552
n9206.in[2] (.names)                                             1.014    27.566
n9206.out[0] (.names)                                            0.261    27.827
n9214.in[0] (.names)                                             1.014    28.841
n9214.out[0] (.names)                                            0.261    29.102
n9216.in[2] (.names)                                             1.014    30.116
n9216.out[0] (.names)                                            0.261    30.377
n9217.in[1] (.names)                                             1.014    31.390
n9217.out[0] (.names)                                            0.261    31.651
n9218.in[0] (.names)                                             1.014    32.665
n9218.out[0] (.names)                                            0.261    32.926
n9221.in[0] (.names)                                             1.014    33.940
n9221.out[0] (.names)                                            0.261    34.201
n9222.in[1] (.names)                                             1.014    35.215
n9222.out[0] (.names)                                            0.261    35.476
n9223.in[0] (.names)                                             1.014    36.490
n9223.out[0] (.names)                                            0.261    36.751
n9224.in[0] (.names)                                             1.014    37.765
n9224.out[0] (.names)                                            0.261    38.026
n9200.in[0] (.names)                                             1.014    39.039
n9200.out[0] (.names)                                            0.261    39.300
n9203.in[0] (.names)                                             1.014    40.314
n9203.out[0] (.names)                                            0.261    40.575
n9205.in[0] (.names)                                             1.014    41.589
n9205.out[0] (.names)                                            0.261    41.850
n7217.in[1] (.names)                                             1.014    42.864
n7217.out[0] (.names)                                            0.261    43.125
n5735.in[0] (.names)                                             1.014    44.139
n5735.out[0] (.names)                                            0.261    44.400
n9226.in[0] (.names)                                             1.014    45.413
n9226.out[0] (.names)                                            0.261    45.674
n9227.in[0] (.names)                                             1.014    46.688
n9227.out[0] (.names)                                            0.261    46.949
n7237.in[0] (.names)                                             1.014    47.963
n7237.out[0] (.names)                                            0.261    48.224
n7243.in[0] (.names)                                             1.014    49.238
n7243.out[0] (.names)                                            0.261    49.499
n9219.in[2] (.names)                                             1.014    50.513
n9219.out[0] (.names)                                            0.261    50.774
n9220.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9220.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 29
Startpoint: n4406.Q[0] (.latch clocked by pclk)
Endpoint  : n3969.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4406.clk[0] (.latch)                                            1.014     1.014
n4406.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4793.in[1] (.names)                                             1.014     2.070
n4793.out[0] (.names)                                            0.261     2.331
n4611.in[2] (.names)                                             1.014     3.344
n4611.out[0] (.names)                                            0.261     3.605
n4794.in[3] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4796.in[1] (.names)                                             1.014     5.894
n4796.out[0] (.names)                                            0.261     6.155
n4797.in[0] (.names)                                             1.014     7.169
n4797.out[0] (.names)                                            0.261     7.430
n4798.in[0] (.names)                                             1.014     8.444
n4798.out[0] (.names)                                            0.261     8.705
n4800.in[1] (.names)                                             1.014     9.719
n4800.out[0] (.names)                                            0.261     9.980
n4802.in[0] (.names)                                             1.014    10.993
n4802.out[0] (.names)                                            0.261    11.254
n4804.in[0] (.names)                                             1.014    12.268
n4804.out[0] (.names)                                            0.261    12.529
n4805.in[2] (.names)                                             1.014    13.543
n4805.out[0] (.names)                                            0.261    13.804
n4806.in[0] (.names)                                             1.014    14.818
n4806.out[0] (.names)                                            0.261    15.079
n4807.in[1] (.names)                                             1.014    16.093
n4807.out[0] (.names)                                            0.261    16.354
n4810.in[0] (.names)                                             1.014    17.367
n4810.out[0] (.names)                                            0.261    17.628
n4811.in[0] (.names)                                             1.014    18.642
n4811.out[0] (.names)                                            0.261    18.903
n4812.in[0] (.names)                                             1.014    19.917
n4812.out[0] (.names)                                            0.261    20.178
n4813.in[0] (.names)                                             1.014    21.192
n4813.out[0] (.names)                                            0.261    21.453
n4637.in[0] (.names)                                             1.014    22.467
n4637.out[0] (.names)                                            0.261    22.728
n4815.in[1] (.names)                                             1.014    23.742
n4815.out[0] (.names)                                            0.261    24.003
n4336.in[1] (.names)                                             1.014    25.016
n4336.out[0] (.names)                                            0.261    25.277
n4338.in[0] (.names)                                             1.014    26.291
n4338.out[0] (.names)                                            0.261    26.552
n4340.in[1] (.names)                                             1.014    27.566
n4340.out[0] (.names)                                            0.261    27.827
n4341.in[1] (.names)                                             1.014    28.841
n4341.out[0] (.names)                                            0.261    29.102
n4342.in[0] (.names)                                             1.014    30.116
n4342.out[0] (.names)                                            0.261    30.377
n4343.in[0] (.names)                                             1.014    31.390
n4343.out[0] (.names)                                            0.261    31.651
n4348.in[1] (.names)                                             1.014    32.665
n4348.out[0] (.names)                                            0.261    32.926
n4264.in[0] (.names)                                             1.014    33.940
n4264.out[0] (.names)                                            0.261    34.201
n4314.in[1] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4305.in[0] (.names)                                             1.014    36.490
n4305.out[0] (.names)                                            0.261    36.751
n4306.in[0] (.names)                                             1.014    37.765
n4306.out[0] (.names)                                            0.261    38.026
n4308.in[1] (.names)                                             1.014    39.039
n4308.out[0] (.names)                                            0.261    39.300
n4320.in[1] (.names)                                             1.014    40.314
n4320.out[0] (.names)                                            0.261    40.575
n4321.in[1] (.names)                                             1.014    41.589
n4321.out[0] (.names)                                            0.261    41.850
n4323.in[0] (.names)                                             1.014    42.864
n4323.out[0] (.names)                                            0.261    43.125
n4325.in[0] (.names)                                             1.014    44.139
n4325.out[0] (.names)                                            0.261    44.400
n4326.in[0] (.names)                                             1.014    45.413
n4326.out[0] (.names)                                            0.261    45.674
n4327.in[1] (.names)                                             1.014    46.688
n4327.out[0] (.names)                                            0.261    46.949
n3975.in[0] (.names)                                             1.014    47.963
n3975.out[0] (.names)                                            0.261    48.224
n4329.in[0] (.names)                                             1.014    49.238
n4329.out[0] (.names)                                            0.261    49.499
n3968.in[0] (.names)                                             1.014    50.513
n3968.out[0] (.names)                                            0.261    50.774
n3969.D[0] (.latch)                                              1.014    51.787
data arrival time                                                         51.787

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3969.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -51.787
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -50.840


#Path 30
Startpoint: n49.inpad[0] (.input clocked by pclk)
Endpoint  : n635.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n49.inpad[0] (.input)                                            0.000     0.000
n1784.in[0] (.names)                                             1.014     1.014
n1784.out[0] (.names)                                            0.261     1.275
n1786.in[1] (.names)                                             1.014     2.289
n1786.out[0] (.names)                                            0.261     2.550
n1787.in[0] (.names)                                             1.014     3.563
n1787.out[0] (.names)                                            0.261     3.824
n1788.in[1] (.names)                                             1.014     4.838
n1788.out[0] (.names)                                            0.261     5.099
n1789.in[2] (.names)                                             1.014     6.113
n1789.out[0] (.names)                                            0.261     6.374
n1790.in[1] (.names)                                             1.014     7.388
n1790.out[0] (.names)                                            0.261     7.649
n1761.in[0] (.names)                                             1.014     8.663
n1761.out[0] (.names)                                            0.261     8.924
n1791.in[0] (.names)                                             1.014     9.938
n1791.out[0] (.names)                                            0.261    10.199
n1792.in[3] (.names)                                             1.014    11.212
n1792.out[0] (.names)                                            0.261    11.473
n1794.in[0] (.names)                                             1.014    12.487
n1794.out[0] (.names)                                            0.261    12.748
n1762.in[0] (.names)                                             1.014    13.762
n1762.out[0] (.names)                                            0.261    14.023
n1763.in[1] (.names)                                             1.014    15.037
n1763.out[0] (.names)                                            0.261    15.298
n1765.in[2] (.names)                                             1.014    16.312
n1765.out[0] (.names)                                            0.261    16.573
n1766.in[0] (.names)                                             1.014    17.586
n1766.out[0] (.names)                                            0.261    17.847
n1768.in[0] (.names)                                             1.014    18.861
n1768.out[0] (.names)                                            0.261    19.122
n1769.in[0] (.names)                                             1.014    20.136
n1769.out[0] (.names)                                            0.261    20.397
n1770.in[2] (.names)                                             1.014    21.411
n1770.out[0] (.names)                                            0.261    21.672
n1771.in[0] (.names)                                             1.014    22.686
n1771.out[0] (.names)                                            0.261    22.947
n1775.in[0] (.names)                                             1.014    23.961
n1775.out[0] (.names)                                            0.261    24.222
n1776.in[1] (.names)                                             1.014    25.235
n1776.out[0] (.names)                                            0.261    25.496
n1752.in[2] (.names)                                             1.014    26.510
n1752.out[0] (.names)                                            0.261    26.771
n1753.in[1] (.names)                                             1.014    27.785
n1753.out[0] (.names)                                            0.261    28.046
n1754.in[1] (.names)                                             1.014    29.060
n1754.out[0] (.names)                                            0.261    29.321
n2073.in[2] (.names)                                             1.014    30.335
n2073.out[0] (.names)                                            0.261    30.596
n2074.in[0] (.names)                                             1.014    31.609
n2074.out[0] (.names)                                            0.261    31.870
n2068.in[0] (.names)                                             1.014    32.884
n2068.out[0] (.names)                                            0.261    33.145
n2069.in[0] (.names)                                             1.014    34.159
n2069.out[0] (.names)                                            0.261    34.420
n2070.in[0] (.names)                                             1.014    35.434
n2070.out[0] (.names)                                            0.261    35.695
n2086.in[1] (.names)                                             1.014    36.709
n2086.out[0] (.names)                                            0.261    36.970
n2092.in[1] (.names)                                             1.014    37.984
n2092.out[0] (.names)                                            0.261    38.245
n2087.in[1] (.names)                                             1.014    39.258
n2087.out[0] (.names)                                            0.261    39.519
n2085.in[0] (.names)                                             1.014    40.533
n2085.out[0] (.names)                                            0.261    40.794
n2093.in[0] (.names)                                             1.014    41.808
n2093.out[0] (.names)                                            0.261    42.069
n2094.in[0] (.names)                                             1.014    43.083
n2094.out[0] (.names)                                            0.261    43.344
n2095.in[0] (.names)                                             1.014    44.358
n2095.out[0] (.names)                                            0.261    44.619
n2096.in[1] (.names)                                             1.014    45.632
n2096.out[0] (.names)                                            0.261    45.893
n2079.in[0] (.names)                                             1.014    46.907
n2079.out[0] (.names)                                            0.261    47.168
n1122.in[1] (.names)                                             1.014    48.182
n1122.out[0] (.names)                                            0.261    48.443
n634.in[1] (.names)                                              1.014    49.457
n634.out[0] (.names)                                             0.261    49.718
n635.D[0] (.latch)                                               1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n635.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 31
Startpoint: n49.inpad[0] (.input clocked by pclk)
Endpoint  : n2088.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n49.inpad[0] (.input)                                            0.000     0.000
n1784.in[0] (.names)                                             1.014     1.014
n1784.out[0] (.names)                                            0.261     1.275
n1786.in[1] (.names)                                             1.014     2.289
n1786.out[0] (.names)                                            0.261     2.550
n1787.in[0] (.names)                                             1.014     3.563
n1787.out[0] (.names)                                            0.261     3.824
n1788.in[1] (.names)                                             1.014     4.838
n1788.out[0] (.names)                                            0.261     5.099
n1789.in[2] (.names)                                             1.014     6.113
n1789.out[0] (.names)                                            0.261     6.374
n1790.in[1] (.names)                                             1.014     7.388
n1790.out[0] (.names)                                            0.261     7.649
n1761.in[0] (.names)                                             1.014     8.663
n1761.out[0] (.names)                                            0.261     8.924
n1791.in[0] (.names)                                             1.014     9.938
n1791.out[0] (.names)                                            0.261    10.199
n1792.in[3] (.names)                                             1.014    11.212
n1792.out[0] (.names)                                            0.261    11.473
n1794.in[0] (.names)                                             1.014    12.487
n1794.out[0] (.names)                                            0.261    12.748
n1762.in[0] (.names)                                             1.014    13.762
n1762.out[0] (.names)                                            0.261    14.023
n1763.in[1] (.names)                                             1.014    15.037
n1763.out[0] (.names)                                            0.261    15.298
n1765.in[2] (.names)                                             1.014    16.312
n1765.out[0] (.names)                                            0.261    16.573
n1766.in[0] (.names)                                             1.014    17.586
n1766.out[0] (.names)                                            0.261    17.847
n1768.in[0] (.names)                                             1.014    18.861
n1768.out[0] (.names)                                            0.261    19.122
n1769.in[0] (.names)                                             1.014    20.136
n1769.out[0] (.names)                                            0.261    20.397
n1770.in[2] (.names)                                             1.014    21.411
n1770.out[0] (.names)                                            0.261    21.672
n1771.in[0] (.names)                                             1.014    22.686
n1771.out[0] (.names)                                            0.261    22.947
n1775.in[0] (.names)                                             1.014    23.961
n1775.out[0] (.names)                                            0.261    24.222
n1776.in[1] (.names)                                             1.014    25.235
n1776.out[0] (.names)                                            0.261    25.496
n1752.in[2] (.names)                                             1.014    26.510
n1752.out[0] (.names)                                            0.261    26.771
n1753.in[1] (.names)                                             1.014    27.785
n1753.out[0] (.names)                                            0.261    28.046
n1754.in[1] (.names)                                             1.014    29.060
n1754.out[0] (.names)                                            0.261    29.321
n2073.in[2] (.names)                                             1.014    30.335
n2073.out[0] (.names)                                            0.261    30.596
n2074.in[0] (.names)                                             1.014    31.609
n2074.out[0] (.names)                                            0.261    31.870
n2068.in[0] (.names)                                             1.014    32.884
n2068.out[0] (.names)                                            0.261    33.145
n2069.in[0] (.names)                                             1.014    34.159
n2069.out[0] (.names)                                            0.261    34.420
n2070.in[0] (.names)                                             1.014    35.434
n2070.out[0] (.names)                                            0.261    35.695
n2086.in[1] (.names)                                             1.014    36.709
n2086.out[0] (.names)                                            0.261    36.970
n2092.in[1] (.names)                                             1.014    37.984
n2092.out[0] (.names)                                            0.261    38.245
n2087.in[1] (.names)                                             1.014    39.258
n2087.out[0] (.names)                                            0.261    39.519
n2085.in[0] (.names)                                             1.014    40.533
n2085.out[0] (.names)                                            0.261    40.794
n2093.in[0] (.names)                                             1.014    41.808
n2093.out[0] (.names)                                            0.261    42.069
n2094.in[0] (.names)                                             1.014    43.083
n2094.out[0] (.names)                                            0.261    43.344
n2095.in[0] (.names)                                             1.014    44.358
n2095.out[0] (.names)                                            0.261    44.619
n2096.in[1] (.names)                                             1.014    45.632
n2096.out[0] (.names)                                            0.261    45.893
n2079.in[0] (.names)                                             1.014    46.907
n2079.out[0] (.names)                                            0.261    47.168
n1122.in[1] (.names)                                             1.014    48.182
n1122.out[0] (.names)                                            0.261    48.443
n634.in[1] (.names)                                              1.014    49.457
n634.out[0] (.names)                                             0.261    49.718
n2088.D[0] (.latch)                                              1.014    50.732
data arrival time                                                         50.732

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2088.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.732
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.784


#Path 32
Startpoint: n637.Q[0] (.latch clocked by pclk)
Endpoint  : n1951.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n637.clk[0] (.latch)                                             1.014     1.014
n637.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2003.in[1] (.names)                                             1.014     2.070
n2003.out[0] (.names)                                            0.261     2.331
n1983.in[2] (.names)                                             1.014     3.344
n1983.out[0] (.names)                                            0.261     3.605
n2001.in[0] (.names)                                             1.014     4.619
n2001.out[0] (.names)                                            0.261     4.880
n2005.in[0] (.names)                                             1.014     5.894
n2005.out[0] (.names)                                            0.261     6.155
n2010.in[0] (.names)                                             1.014     7.169
n2010.out[0] (.names)                                            0.261     7.430
n2006.in[0] (.names)                                             1.014     8.444
n2006.out[0] (.names)                                            0.261     8.705
n2007.in[1] (.names)                                             1.014     9.719
n2007.out[0] (.names)                                            0.261     9.980
n2008.in[0] (.names)                                             1.014    10.993
n2008.out[0] (.names)                                            0.261    11.254
n2009.in[0] (.names)                                             1.014    12.268
n2009.out[0] (.names)                                            0.261    12.529
n2012.in[0] (.names)                                             1.014    13.543
n2012.out[0] (.names)                                            0.261    13.804
n2013.in[0] (.names)                                             1.014    14.818
n2013.out[0] (.names)                                            0.261    15.079
n2014.in[1] (.names)                                             1.014    16.093
n2014.out[0] (.names)                                            0.261    16.354
n2018.in[1] (.names)                                             1.014    17.367
n2018.out[0] (.names)                                            0.261    17.628
n2016.in[0] (.names)                                             1.014    18.642
n2016.out[0] (.names)                                            0.261    18.903
n2017.in[0] (.names)                                             1.014    19.917
n2017.out[0] (.names)                                            0.261    20.178
n1884.in[0] (.names)                                             1.014    21.192
n1884.out[0] (.names)                                            0.261    21.453
n1886.in[0] (.names)                                             1.014    22.467
n1886.out[0] (.names)                                            0.261    22.728
n1887.in[0] (.names)                                             1.014    23.742
n1887.out[0] (.names)                                            0.261    24.003
n1880.in[1] (.names)                                             1.014    25.016
n1880.out[0] (.names)                                            0.261    25.277
n1883.in[0] (.names)                                             1.014    26.291
n1883.out[0] (.names)                                            0.261    26.552
n1896.in[0] (.names)                                             1.014    27.566
n1896.out[0] (.names)                                            0.261    27.827
n1897.in[0] (.names)                                             1.014    28.841
n1897.out[0] (.names)                                            0.261    29.102
n1899.in[2] (.names)                                             1.014    30.116
n1899.out[0] (.names)                                            0.261    30.377
n1900.in[2] (.names)                                             1.014    31.390
n1900.out[0] (.names)                                            0.261    31.651
n1901.in[0] (.names)                                             1.014    32.665
n1901.out[0] (.names)                                            0.261    32.926
n1902.in[0] (.names)                                             1.014    33.940
n1902.out[0] (.names)                                            0.261    34.201
n1903.in[1] (.names)                                             1.014    35.215
n1903.out[0] (.names)                                            0.261    35.476
n1904.in[0] (.names)                                             1.014    36.490
n1904.out[0] (.names)                                            0.261    36.751
n1905.in[1] (.names)                                             1.014    37.765
n1905.out[0] (.names)                                            0.261    38.026
n1906.in[0] (.names)                                             1.014    39.039
n1906.out[0] (.names)                                            0.261    39.300
n1910.in[0] (.names)                                             1.014    40.314
n1910.out[0] (.names)                                            0.261    40.575
n1950.in[1] (.names)                                             1.014    41.589
n1950.out[0] (.names)                                            0.261    41.850
n1955.in[0] (.names)                                             1.014    42.864
n1955.out[0] (.names)                                            0.261    43.125
n1954.in[1] (.names)                                             1.014    44.139
n1954.out[0] (.names)                                            0.261    44.400
n1953.in[0] (.names)                                             1.014    45.413
n1953.out[0] (.names)                                            0.261    45.674
n1115.in[1] (.names)                                             1.014    46.688
n1115.out[0] (.names)                                            0.261    46.949
n1952.in[1] (.names)                                             1.014    47.963
n1952.out[0] (.names)                                            0.261    48.224
n1049.in[3] (.names)                                             1.014    49.238
n1049.out[0] (.names)                                            0.261    49.499
n1951.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1951.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 33
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4610.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4570.in[3] (.names)                                             1.014     9.719
n4570.out[0] (.names)                                            0.261     9.980
n4572.in[1] (.names)                                             1.014    10.993
n4572.out[0] (.names)                                            0.261    11.254
n4525.in[0] (.names)                                             1.014    12.268
n4525.out[0] (.names)                                            0.261    12.529
n4646.in[1] (.names)                                             1.014    13.543
n4646.out[0] (.names)                                            0.261    13.804
n4656.in[0] (.names)                                             1.014    14.818
n4656.out[0] (.names)                                            0.261    15.079
n4657.in[0] (.names)                                             1.014    16.093
n4657.out[0] (.names)                                            0.261    16.354
n4658.in[1] (.names)                                             1.014    17.367
n4658.out[0] (.names)                                            0.261    17.628
n4659.in[1] (.names)                                             1.014    18.642
n4659.out[0] (.names)                                            0.261    18.903
n4660.in[0] (.names)                                             1.014    19.917
n4660.out[0] (.names)                                            0.261    20.178
n4616.in[1] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[1] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[0] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4665.in[0] (.names)                                             1.014    25.016
n4665.out[0] (.names)                                            0.261    25.277
n4666.in[2] (.names)                                             1.014    26.291
n4666.out[0] (.names)                                            0.261    26.552
n4667.in[0] (.names)                                             1.014    27.566
n4667.out[0] (.names)                                            0.261    27.827
n4669.in[1] (.names)                                             1.014    28.841
n4669.out[0] (.names)                                            0.261    29.102
n4670.in[0] (.names)                                             1.014    30.116
n4670.out[0] (.names)                                            0.261    30.377
n4671.in[0] (.names)                                             1.014    31.390
n4671.out[0] (.names)                                            0.261    31.651
n4672.in[1] (.names)                                             1.014    32.665
n4672.out[0] (.names)                                            0.261    32.926
n4673.in[0] (.names)                                             1.014    33.940
n4673.out[0] (.names)                                            0.261    34.201
n4674.in[3] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n4676.in[0] (.names)                                             1.014    36.490
n4676.out[0] (.names)                                            0.261    36.751
n4605.in[0] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4625.in[1] (.names)                                             1.014    39.039
n4625.out[0] (.names)                                            0.261    39.300
n4588.in[0] (.names)                                             1.014    40.314
n4588.out[0] (.names)                                            0.261    40.575
n4638.in[1] (.names)                                             1.014    41.589
n4638.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n4639.in[1] (.names)                                             1.014    44.139
n4639.out[0] (.names)                                            0.261    44.400
n4628.in[0] (.names)                                             1.014    45.413
n4628.out[0] (.names)                                            0.261    45.674
n4630.in[0] (.names)                                             1.014    46.688
n4630.out[0] (.names)                                            0.261    46.949
n4631.in[1] (.names)                                             1.014    47.963
n4631.out[0] (.names)                                            0.261    48.224
n4609.in[1] (.names)                                             1.014    49.238
n4609.out[0] (.names)                                            0.261    49.499
n4610.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4610.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 34
Startpoint: n3996.Q[0] (.latch clocked by pclk)
Endpoint  : n3990.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3996.clk[0] (.latch)                                            1.014     1.014
n3996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3993.in[0] (.names)                                             1.014     2.070
n3993.out[0] (.names)                                            0.261     2.331
n3994.in[0] (.names)                                             1.014     3.344
n3994.out[0] (.names)                                            0.261     3.605
n4099.in[1] (.names)                                             1.014     4.619
n4099.out[0] (.names)                                            0.261     4.880
n4100.in[0] (.names)                                             1.014     5.894
n4100.out[0] (.names)                                            0.261     6.155
n4101.in[0] (.names)                                             1.014     7.169
n4101.out[0] (.names)                                            0.261     7.430
n4102.in[1] (.names)                                             1.014     8.444
n4102.out[0] (.names)                                            0.261     8.705
n4103.in[0] (.names)                                             1.014     9.719
n4103.out[0] (.names)                                            0.261     9.980
n4104.in[0] (.names)                                             1.014    10.993
n4104.out[0] (.names)                                            0.261    11.254
n4105.in[0] (.names)                                             1.014    12.268
n4105.out[0] (.names)                                            0.261    12.529
n4106.in[0] (.names)                                             1.014    13.543
n4106.out[0] (.names)                                            0.261    13.804
n4167.in[3] (.names)                                             1.014    14.818
n4167.out[0] (.names)                                            0.261    15.079
n4168.in[0] (.names)                                             1.014    16.093
n4168.out[0] (.names)                                            0.261    16.354
n4171.in[1] (.names)                                             1.014    17.367
n4171.out[0] (.names)                                            0.261    17.628
n4172.in[0] (.names)                                             1.014    18.642
n4172.out[0] (.names)                                            0.261    18.903
n4019.in[0] (.names)                                             1.014    19.917
n4019.out[0] (.names)                                            0.261    20.178
n4122.in[2] (.names)                                             1.014    21.192
n4122.out[0] (.names)                                            0.261    21.453
n4123.in[0] (.names)                                             1.014    22.467
n4123.out[0] (.names)                                            0.261    22.728
n4124.in[0] (.names)                                             1.014    23.742
n4124.out[0] (.names)                                            0.261    24.003
n4125.in[0] (.names)                                             1.014    25.016
n4125.out[0] (.names)                                            0.261    25.277
n4129.in[0] (.names)                                             1.014    26.291
n4129.out[0] (.names)                                            0.261    26.552
n4130.in[0] (.names)                                             1.014    27.566
n4130.out[0] (.names)                                            0.261    27.827
n4134.in[0] (.names)                                             1.014    28.841
n4134.out[0] (.names)                                            0.261    29.102
n4132.in[0] (.names)                                             1.014    30.116
n4132.out[0] (.names)                                            0.261    30.377
n4131.in[0] (.names)                                             1.014    31.390
n4131.out[0] (.names)                                            0.261    31.651
n4144.in[0] (.names)                                             1.014    32.665
n4144.out[0] (.names)                                            0.261    32.926
n4146.in[0] (.names)                                             1.014    33.940
n4146.out[0] (.names)                                            0.261    34.201
n4147.in[1] (.names)                                             1.014    35.215
n4147.out[0] (.names)                                            0.261    35.476
n4148.in[0] (.names)                                             1.014    36.490
n4148.out[0] (.names)                                            0.261    36.751
n4149.in[1] (.names)                                             1.014    37.765
n4149.out[0] (.names)                                            0.261    38.026
n4150.in[0] (.names)                                             1.014    39.039
n4150.out[0] (.names)                                            0.261    39.300
n4154.in[0] (.names)                                             1.014    40.314
n4154.out[0] (.names)                                            0.261    40.575
n4155.in[0] (.names)                                             1.014    41.589
n4155.out[0] (.names)                                            0.261    41.850
n4158.in[2] (.names)                                             1.014    42.864
n4158.out[0] (.names)                                            0.261    43.125
n4159.in[0] (.names)                                             1.014    44.139
n4159.out[0] (.names)                                            0.261    44.400
n4160.in[0] (.names)                                             1.014    45.413
n4160.out[0] (.names)                                            0.261    45.674
n4161.in[0] (.names)                                             1.014    46.688
n4161.out[0] (.names)                                            0.261    46.949
n3983.in[0] (.names)                                             1.014    47.963
n3983.out[0] (.names)                                            0.261    48.224
n3989.in[0] (.names)                                             1.014    49.238
n3989.out[0] (.names)                                            0.261    49.499
n3990.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3990.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 35
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2692.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2840.in[0] (.names)                                             1.014    32.665
n2840.out[0] (.names)                                            0.261    32.926
n2841.in[3] (.names)                                             1.014    33.940
n2841.out[0] (.names)                                            0.261    34.201
n2845.in[0] (.names)                                             1.014    35.215
n2845.out[0] (.names)                                            0.261    35.476
n2846.in[0] (.names)                                             1.014    36.490
n2846.out[0] (.names)                                            0.261    36.751
n2847.in[0] (.names)                                             1.014    37.765
n2847.out[0] (.names)                                            0.261    38.026
n2842.in[2] (.names)                                             1.014    39.039
n2842.out[0] (.names)                                            0.261    39.300
n2856.in[1] (.names)                                             1.014    40.314
n2856.out[0] (.names)                                            0.261    40.575
n2857.in[0] (.names)                                             1.014    41.589
n2857.out[0] (.names)                                            0.261    41.850
n2852.in[0] (.names)                                             1.014    42.864
n2852.out[0] (.names)                                            0.261    43.125
n2853.in[0] (.names)                                             1.014    44.139
n2853.out[0] (.names)                                            0.261    44.400
n2858.in[1] (.names)                                             1.014    45.413
n2858.out[0] (.names)                                            0.261    45.674
n2859.in[0] (.names)                                             1.014    46.688
n2859.out[0] (.names)                                            0.261    46.949
n2860.in[0] (.names)                                             1.014    47.963
n2860.out[0] (.names)                                            0.261    48.224
n2691.in[0] (.names)                                             1.014    49.238
n2691.out[0] (.names)                                            0.261    49.499
n2692.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2692.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 36
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2922.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3745.in[1] (.names)                                             1.014    13.543
n3745.out[0] (.names)                                            0.261    13.804
n3746.in[0] (.names)                                             1.014    14.818
n3746.out[0] (.names)                                            0.261    15.079
n3747.in[0] (.names)                                             1.014    16.093
n3747.out[0] (.names)                                            0.261    16.354
n3748.in[1] (.names)                                             1.014    17.367
n3748.out[0] (.names)                                            0.261    17.628
n3749.in[0] (.names)                                             1.014    18.642
n3749.out[0] (.names)                                            0.261    18.903
n3750.in[1] (.names)                                             1.014    19.917
n3750.out[0] (.names)                                            0.261    20.178
n3751.in[1] (.names)                                             1.014    21.192
n3751.out[0] (.names)                                            0.261    21.453
n2949.in[0] (.names)                                             1.014    22.467
n2949.out[0] (.names)                                            0.261    22.728
n2951.in[0] (.names)                                             1.014    23.742
n2951.out[0] (.names)                                            0.261    24.003
n2953.in[1] (.names)                                             1.014    25.016
n2953.out[0] (.names)                                            0.261    25.277
n2913.in[0] (.names)                                             1.014    26.291
n2913.out[0] (.names)                                            0.261    26.552
n2956.in[0] (.names)                                             1.014    27.566
n2956.out[0] (.names)                                            0.261    27.827
n2957.in[0] (.names)                                             1.014    28.841
n2957.out[0] (.names)                                            0.261    29.102
n2959.in[0] (.names)                                             1.014    30.116
n2959.out[0] (.names)                                            0.261    30.377
n2865.in[1] (.names)                                             1.014    31.390
n2865.out[0] (.names)                                            0.261    31.651
n2866.in[2] (.names)                                             1.014    32.665
n2866.out[0] (.names)                                            0.261    32.926
n2934.in[3] (.names)                                             1.014    33.940
n2934.out[0] (.names)                                            0.261    34.201
n2942.in[2] (.names)                                             1.014    35.215
n2942.out[0] (.names)                                            0.261    35.476
n2943.in[1] (.names)                                             1.014    36.490
n2943.out[0] (.names)                                            0.261    36.751
n2939.in[0] (.names)                                             1.014    37.765
n2939.out[0] (.names)                                            0.261    38.026
n2945.in[2] (.names)                                             1.014    39.039
n2945.out[0] (.names)                                            0.261    39.300
n2946.in[0] (.names)                                             1.014    40.314
n2946.out[0] (.names)                                            0.261    40.575
n2947.in[0] (.names)                                             1.014    41.589
n2947.out[0] (.names)                                            0.261    41.850
n2925.in[0] (.names)                                             1.014    42.864
n2925.out[0] (.names)                                            0.261    43.125
n2940.in[0] (.names)                                             1.014    44.139
n2940.out[0] (.names)                                            0.261    44.400
n2941.in[2] (.names)                                             1.014    45.413
n2941.out[0] (.names)                                            0.261    45.674
n2713.in[0] (.names)                                             1.014    46.688
n2713.out[0] (.names)                                            0.261    46.949
n2919.in[0] (.names)                                             1.014    47.963
n2919.out[0] (.names)                                            0.261    48.224
n2921.in[1] (.names)                                             1.014    49.238
n2921.out[0] (.names)                                            0.261    49.499
n2922.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2922.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 37
Startpoint: n3603.Q[0] (.latch clocked by pclk)
Endpoint  : n4713.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3603.clk[0] (.latch)                                            1.014     1.014
n3603.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3588.in[0] (.names)                                             1.014     2.070
n3588.out[0] (.names)                                            0.261     2.331
n3599.in[0] (.names)                                             1.014     3.344
n3599.out[0] (.names)                                            0.261     3.605
n3596.in[0] (.names)                                             1.014     4.619
n3596.out[0] (.names)                                            0.261     4.880
n3600.in[2] (.names)                                             1.014     5.894
n3600.out[0] (.names)                                            0.261     6.155
n3611.in[1] (.names)                                             1.014     7.169
n3611.out[0] (.names)                                            0.261     7.430
n3612.in[0] (.names)                                             1.014     8.444
n3612.out[0] (.names)                                            0.261     8.705
n3613.in[0] (.names)                                             1.014     9.719
n3613.out[0] (.names)                                            0.261     9.980
n3614.in[0] (.names)                                             1.014    10.993
n3614.out[0] (.names)                                            0.261    11.254
n3615.in[0] (.names)                                             1.014    12.268
n3615.out[0] (.names)                                            0.261    12.529
n3617.in[0] (.names)                                             1.014    13.543
n3617.out[0] (.names)                                            0.261    13.804
n3566.in[2] (.names)                                             1.014    14.818
n3566.out[0] (.names)                                            0.261    15.079
n3567.in[2] (.names)                                             1.014    16.093
n3567.out[0] (.names)                                            0.261    16.354
n3560.in[0] (.names)                                             1.014    17.367
n3560.out[0] (.names)                                            0.261    17.628
n3563.in[0] (.names)                                             1.014    18.642
n3563.out[0] (.names)                                            0.261    18.903
n3571.in[1] (.names)                                             1.014    19.917
n3571.out[0] (.names)                                            0.261    20.178
n3572.in[1] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n3580.in[1] (.names)                                             1.014    23.742
n3580.out[0] (.names)                                            0.261    24.003
n3583.in[1] (.names)                                             1.014    25.016
n3583.out[0] (.names)                                            0.261    25.277
n3585.in[0] (.names)                                             1.014    26.291
n3585.out[0] (.names)                                            0.261    26.552
n149.in[1] (.names)                                              1.014    27.566
n149.out[0] (.names)                                             0.261    27.827
n4689.in[2] (.names)                                             1.014    28.841
n4689.out[0] (.names)                                            0.261    29.102
n4692.in[2] (.names)                                             1.014    30.116
n4692.out[0] (.names)                                            0.261    30.377
n4696.in[2] (.names)                                             1.014    31.390
n4696.out[0] (.names)                                            0.261    31.651
n4697.in[0] (.names)                                             1.014    32.665
n4697.out[0] (.names)                                            0.261    32.926
n4700.in[0] (.names)                                             1.014    33.940
n4700.out[0] (.names)                                            0.261    34.201
n4701.in[0] (.names)                                             1.014    35.215
n4701.out[0] (.names)                                            0.261    35.476
n4702.in[0] (.names)                                             1.014    36.490
n4702.out[0] (.names)                                            0.261    36.751
n4704.in[1] (.names)                                             1.014    37.765
n4704.out[0] (.names)                                            0.261    38.026
n4705.in[1] (.names)                                             1.014    39.039
n4705.out[0] (.names)                                            0.261    39.300
n4698.in[0] (.names)                                             1.014    40.314
n4698.out[0] (.names)                                            0.261    40.575
n4706.in[0] (.names)                                             1.014    41.589
n4706.out[0] (.names)                                            0.261    41.850
n4707.in[0] (.names)                                             1.014    42.864
n4707.out[0] (.names)                                            0.261    43.125
n4708.in[1] (.names)                                             1.014    44.139
n4708.out[0] (.names)                                            0.261    44.400
n4709.in[0] (.names)                                             1.014    45.413
n4709.out[0] (.names)                                            0.261    45.674
n4710.in[0] (.names)                                             1.014    46.688
n4710.out[0] (.names)                                            0.261    46.949
n4711.in[1] (.names)                                             1.014    47.963
n4711.out[0] (.names)                                            0.261    48.224
n4712.in[0] (.names)                                             1.014    49.238
n4712.out[0] (.names)                                            0.261    49.499
n4713.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4713.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 38
Startpoint: n101.Q[0] (.latch clocked by pclk)
Endpoint  : n126.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n101.clk[0] (.latch)                                             1.014     1.014
n101.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2193.in[0] (.names)                                             1.014     2.070
n2193.out[0] (.names)                                            0.261     2.331
n2198.in[1] (.names)                                             1.014     3.344
n2198.out[0] (.names)                                            0.261     3.605
n2194.in[0] (.names)                                             1.014     4.619
n2194.out[0] (.names)                                            0.261     4.880
n2615.in[1] (.names)                                             1.014     5.894
n2615.out[0] (.names)                                            0.261     6.155
n2624.in[0] (.names)                                             1.014     7.169
n2624.out[0] (.names)                                            0.261     7.430
n2618.in[0] (.names)                                             1.014     8.444
n2618.out[0] (.names)                                            0.261     8.705
n2619.in[0] (.names)                                             1.014     9.719
n2619.out[0] (.names)                                            0.261     9.980
n2621.in[1] (.names)                                             1.014    10.993
n2621.out[0] (.names)                                            0.261    11.254
n2622.in[0] (.names)                                             1.014    12.268
n2622.out[0] (.names)                                            0.261    12.529
n2616.in[0] (.names)                                             1.014    13.543
n2616.out[0] (.names)                                            0.261    13.804
n2617.in[0] (.names)                                             1.014    14.818
n2617.out[0] (.names)                                            0.261    15.079
n2506.in[1] (.names)                                             1.014    16.093
n2506.out[0] (.names)                                            0.261    16.354
n2629.in[0] (.names)                                             1.014    17.367
n2629.out[0] (.names)                                            0.261    17.628
n2630.in[0] (.names)                                             1.014    18.642
n2630.out[0] (.names)                                            0.261    18.903
n2631.in[1] (.names)                                             1.014    19.917
n2631.out[0] (.names)                                            0.261    20.178
n2632.in[1] (.names)                                             1.014    21.192
n2632.out[0] (.names)                                            0.261    21.453
n2633.in[0] (.names)                                             1.014    22.467
n2633.out[0] (.names)                                            0.261    22.728
n2634.in[0] (.names)                                             1.014    23.742
n2634.out[0] (.names)                                            0.261    24.003
n2635.in[0] (.names)                                             1.014    25.016
n2635.out[0] (.names)                                            0.261    25.277
n2520.in[0] (.names)                                             1.014    26.291
n2520.out[0] (.names)                                            0.261    26.552
n2405.in[0] (.names)                                             1.014    27.566
n2405.out[0] (.names)                                            0.261    27.827
n2406.in[1] (.names)                                             1.014    28.841
n2406.out[0] (.names)                                            0.261    29.102
n2407.in[1] (.names)                                             1.014    30.116
n2407.out[0] (.names)                                            0.261    30.377
n2410.in[2] (.names)                                             1.014    31.390
n2410.out[0] (.names)                                            0.261    31.651
n2412.in[2] (.names)                                             1.014    32.665
n2412.out[0] (.names)                                            0.261    32.926
n169.in[0] (.names)                                              1.014    33.940
n169.out[0] (.names)                                             0.261    34.201
n2411.in[0] (.names)                                             1.014    35.215
n2411.out[0] (.names)                                            0.261    35.476
n2396.in[1] (.names)                                             1.014    36.490
n2396.out[0] (.names)                                            0.261    36.751
n2397.in[1] (.names)                                             1.014    37.765
n2397.out[0] (.names)                                            0.261    38.026
n2414.in[0] (.names)                                             1.014    39.039
n2414.out[0] (.names)                                            0.261    39.300
n2416.in[0] (.names)                                             1.014    40.314
n2416.out[0] (.names)                                            0.261    40.575
n2417.in[0] (.names)                                             1.014    41.589
n2417.out[0] (.names)                                            0.261    41.850
n2418.in[2] (.names)                                             1.014    42.864
n2418.out[0] (.names)                                            0.261    43.125
n2420.in[2] (.names)                                             1.014    44.139
n2420.out[0] (.names)                                            0.261    44.400
n2423.in[0] (.names)                                             1.014    45.413
n2423.out[0] (.names)                                            0.261    45.674
n587.in[1] (.names)                                              1.014    46.688
n587.out[0] (.names)                                             0.261    46.949
n2421.in[0] (.names)                                             1.014    47.963
n2421.out[0] (.names)                                            0.261    48.224
n610.in[1] (.names)                                              1.014    49.238
n610.out[0] (.names)                                             0.261    49.499
n126.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n126.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 39
Startpoint: n101.Q[0] (.latch clocked by pclk)
Endpoint  : n124.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n101.clk[0] (.latch)                                             1.014     1.014
n101.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2193.in[0] (.names)                                             1.014     2.070
n2193.out[0] (.names)                                            0.261     2.331
n2198.in[1] (.names)                                             1.014     3.344
n2198.out[0] (.names)                                            0.261     3.605
n2194.in[0] (.names)                                             1.014     4.619
n2194.out[0] (.names)                                            0.261     4.880
n2320.in[3] (.names)                                             1.014     5.894
n2320.out[0] (.names)                                            0.261     6.155
n2322.in[2] (.names)                                             1.014     7.169
n2322.out[0] (.names)                                            0.261     7.430
n2337.in[0] (.names)                                             1.014     8.444
n2337.out[0] (.names)                                            0.261     8.705
n2258.in[1] (.names)                                             1.014     9.719
n2258.out[0] (.names)                                            0.261     9.980
n2259.in[0] (.names)                                             1.014    10.993
n2259.out[0] (.names)                                            0.261    11.254
n2260.in[1] (.names)                                             1.014    12.268
n2260.out[0] (.names)                                            0.261    12.529
n2262.in[0] (.names)                                             1.014    13.543
n2262.out[0] (.names)                                            0.261    13.804
n2263.in[0] (.names)                                             1.014    14.818
n2263.out[0] (.names)                                            0.261    15.079
n2264.in[0] (.names)                                             1.014    16.093
n2264.out[0] (.names)                                            0.261    16.354
n2270.in[2] (.names)                                             1.014    17.367
n2270.out[0] (.names)                                            0.261    17.628
n2271.in[0] (.names)                                             1.014    18.642
n2271.out[0] (.names)                                            0.261    18.903
n2272.in[2] (.names)                                             1.014    19.917
n2272.out[0] (.names)                                            0.261    20.178
n2274.in[1] (.names)                                             1.014    21.192
n2274.out[0] (.names)                                            0.261    21.453
n2275.in[0] (.names)                                             1.014    22.467
n2275.out[0] (.names)                                            0.261    22.728
n2276.in[0] (.names)                                             1.014    23.742
n2276.out[0] (.names)                                            0.261    24.003
n2277.in[0] (.names)                                             1.014    25.016
n2277.out[0] (.names)                                            0.261    25.277
n2278.in[0] (.names)                                             1.014    26.291
n2278.out[0] (.names)                                            0.261    26.552
n2279.in[0] (.names)                                             1.014    27.566
n2279.out[0] (.names)                                            0.261    27.827
n2267.in[0] (.names)                                             1.014    28.841
n2267.out[0] (.names)                                            0.261    29.102
n2268.in[0] (.names)                                             1.014    30.116
n2268.out[0] (.names)                                            0.261    30.377
n2269.in[1] (.names)                                             1.014    31.390
n2269.out[0] (.names)                                            0.261    31.651
n2280.in[0] (.names)                                             1.014    32.665
n2280.out[0] (.names)                                            0.261    32.926
n2281.in[0] (.names)                                             1.014    33.940
n2281.out[0] (.names)                                            0.261    34.201
n2282.in[0] (.names)                                             1.014    35.215
n2282.out[0] (.names)                                            0.261    35.476
n2308.in[1] (.names)                                             1.014    36.490
n2308.out[0] (.names)                                            0.261    36.751
n2309.in[3] (.names)                                             1.014    37.765
n2309.out[0] (.names)                                            0.261    38.026
n2310.in[2] (.names)                                             1.014    39.039
n2310.out[0] (.names)                                            0.261    39.300
n2312.in[1] (.names)                                             1.014    40.314
n2312.out[0] (.names)                                            0.261    40.575
n2313.in[0] (.names)                                             1.014    41.589
n2313.out[0] (.names)                                            0.261    41.850
n2314.in[0] (.names)                                             1.014    42.864
n2314.out[0] (.names)                                            0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n2316.in[0] (.names)                                             1.014    45.413
n2316.out[0] (.names)                                            0.261    45.674
n2317.in[0] (.names)                                             1.014    46.688
n2317.out[0] (.names)                                            0.261    46.949
n2318.in[1] (.names)                                             1.014    47.963
n2318.out[0] (.names)                                            0.261    48.224
n185.in[0] (.names)                                              1.014    49.238
n185.out[0] (.names)                                             0.261    49.499
n124.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n124.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 40
Startpoint: n101.Q[0] (.latch clocked by pclk)
Endpoint  : n2266.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n101.clk[0] (.latch)                                             1.014     1.014
n101.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2193.in[0] (.names)                                             1.014     2.070
n2193.out[0] (.names)                                            0.261     2.331
n2198.in[1] (.names)                                             1.014     3.344
n2198.out[0] (.names)                                            0.261     3.605
n2194.in[0] (.names)                                             1.014     4.619
n2194.out[0] (.names)                                            0.261     4.880
n2320.in[3] (.names)                                             1.014     5.894
n2320.out[0] (.names)                                            0.261     6.155
n2322.in[2] (.names)                                             1.014     7.169
n2322.out[0] (.names)                                            0.261     7.430
n2337.in[0] (.names)                                             1.014     8.444
n2337.out[0] (.names)                                            0.261     8.705
n2258.in[1] (.names)                                             1.014     9.719
n2258.out[0] (.names)                                            0.261     9.980
n2259.in[0] (.names)                                             1.014    10.993
n2259.out[0] (.names)                                            0.261    11.254
n2260.in[1] (.names)                                             1.014    12.268
n2260.out[0] (.names)                                            0.261    12.529
n2262.in[0] (.names)                                             1.014    13.543
n2262.out[0] (.names)                                            0.261    13.804
n2263.in[0] (.names)                                             1.014    14.818
n2263.out[0] (.names)                                            0.261    15.079
n2264.in[0] (.names)                                             1.014    16.093
n2264.out[0] (.names)                                            0.261    16.354
n2270.in[2] (.names)                                             1.014    17.367
n2270.out[0] (.names)                                            0.261    17.628
n2271.in[0] (.names)                                             1.014    18.642
n2271.out[0] (.names)                                            0.261    18.903
n2272.in[2] (.names)                                             1.014    19.917
n2272.out[0] (.names)                                            0.261    20.178
n2274.in[1] (.names)                                             1.014    21.192
n2274.out[0] (.names)                                            0.261    21.453
n2275.in[0] (.names)                                             1.014    22.467
n2275.out[0] (.names)                                            0.261    22.728
n2276.in[0] (.names)                                             1.014    23.742
n2276.out[0] (.names)                                            0.261    24.003
n2277.in[0] (.names)                                             1.014    25.016
n2277.out[0] (.names)                                            0.261    25.277
n2278.in[0] (.names)                                             1.014    26.291
n2278.out[0] (.names)                                            0.261    26.552
n2279.in[0] (.names)                                             1.014    27.566
n2279.out[0] (.names)                                            0.261    27.827
n2267.in[0] (.names)                                             1.014    28.841
n2267.out[0] (.names)                                            0.261    29.102
n2268.in[0] (.names)                                             1.014    30.116
n2268.out[0] (.names)                                            0.261    30.377
n2269.in[1] (.names)                                             1.014    31.390
n2269.out[0] (.names)                                            0.261    31.651
n2280.in[0] (.names)                                             1.014    32.665
n2280.out[0] (.names)                                            0.261    32.926
n2281.in[0] (.names)                                             1.014    33.940
n2281.out[0] (.names)                                            0.261    34.201
n2282.in[0] (.names)                                             1.014    35.215
n2282.out[0] (.names)                                            0.261    35.476
n2308.in[1] (.names)                                             1.014    36.490
n2308.out[0] (.names)                                            0.261    36.751
n2309.in[3] (.names)                                             1.014    37.765
n2309.out[0] (.names)                                            0.261    38.026
n2310.in[2] (.names)                                             1.014    39.039
n2310.out[0] (.names)                                            0.261    39.300
n2312.in[1] (.names)                                             1.014    40.314
n2312.out[0] (.names)                                            0.261    40.575
n2313.in[0] (.names)                                             1.014    41.589
n2313.out[0] (.names)                                            0.261    41.850
n2314.in[0] (.names)                                             1.014    42.864
n2314.out[0] (.names)                                            0.261    43.125
n2315.in[0] (.names)                                             1.014    44.139
n2315.out[0] (.names)                                            0.261    44.400
n2316.in[0] (.names)                                             1.014    45.413
n2316.out[0] (.names)                                            0.261    45.674
n2317.in[0] (.names)                                             1.014    46.688
n2317.out[0] (.names)                                            0.261    46.949
n2318.in[1] (.names)                                             1.014    47.963
n2318.out[0] (.names)                                            0.261    48.224
n2265.in[0] (.names)                                             1.014    49.238
n2265.out[0] (.names)                                            0.261    49.499
n2266.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2266.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 41
Startpoint: n208.Q[0] (.latch clocked by pclk)
Endpoint  : n200.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n208.clk[0] (.latch)                                             1.014     1.014
n208.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n210.in[0] (.names)                                              1.014     2.070
n210.out[0] (.names)                                             0.261     2.331
n214.in[2] (.names)                                              1.014     3.344
n214.out[0] (.names)                                             0.261     3.605
n215.in[1] (.names)                                              1.014     4.619
n215.out[0] (.names)                                             0.261     4.880
n216.in[0] (.names)                                              1.014     5.894
n216.out[0] (.names)                                             0.261     6.155
n217.in[0] (.names)                                              1.014     7.169
n217.out[0] (.names)                                             0.261     7.430
n219.in[0] (.names)                                              1.014     8.444
n219.out[0] (.names)                                             0.261     8.705
n560.in[3] (.names)                                              1.014     9.719
n560.out[0] (.names)                                             0.261     9.980
n561.in[0] (.names)                                              1.014    10.993
n561.out[0] (.names)                                             0.261    11.254
n564.in[2] (.names)                                              1.014    12.268
n564.out[0] (.names)                                             0.261    12.529
n565.in[0] (.names)                                              1.014    13.543
n565.out[0] (.names)                                             0.261    13.804
n566.in[3] (.names)                                              1.014    14.818
n566.out[0] (.names)                                             0.261    15.079
n567.in[1] (.names)                                              1.014    16.093
n567.out[0] (.names)                                             0.261    16.354
n568.in[0] (.names)                                              1.014    17.367
n568.out[0] (.names)                                             0.261    17.628
n569.in[0] (.names)                                              1.014    18.642
n569.out[0] (.names)                                             0.261    18.903
n541.in[1] (.names)                                              1.014    19.917
n541.out[0] (.names)                                             0.261    20.178
n532.in[0] (.names)                                              1.014    21.192
n532.out[0] (.names)                                             0.261    21.453
n570.in[3] (.names)                                              1.014    22.467
n570.out[0] (.names)                                             0.261    22.728
n571.in[0] (.names)                                              1.014    23.742
n571.out[0] (.names)                                             0.261    24.003
n573.in[2] (.names)                                              1.014    25.016
n573.out[0] (.names)                                             0.261    25.277
n574.in[0] (.names)                                              1.014    26.291
n574.out[0] (.names)                                             0.261    26.552
n575.in[0] (.names)                                              1.014    27.566
n575.out[0] (.names)                                             0.261    27.827
n577.in[0] (.names)                                              1.014    28.841
n577.out[0] (.names)                                             0.261    29.102
n578.in[0] (.names)                                              1.014    30.116
n578.out[0] (.names)                                             0.261    30.377
n585.in[0] (.names)                                              1.014    31.390
n585.out[0] (.names)                                             0.261    31.651
n584.in[0] (.names)                                              1.014    32.665
n584.out[0] (.names)                                             0.261    32.926
n484.in[0] (.names)                                              1.014    33.940
n484.out[0] (.names)                                             0.261    34.201
n486.in[0] (.names)                                              1.014    35.215
n486.out[0] (.names)                                             0.261    35.476
n487.in[0] (.names)                                              1.014    36.490
n487.out[0] (.names)                                             0.261    36.751
n506.in[2] (.names)                                              1.014    37.765
n506.out[0] (.names)                                             0.261    38.026
n507.in[1] (.names)                                              1.014    39.039
n507.out[0] (.names)                                             0.261    39.300
n508.in[0] (.names)                                              1.014    40.314
n508.out[0] (.names)                                             0.261    40.575
n509.in[1] (.names)                                              1.014    41.589
n509.out[0] (.names)                                             0.261    41.850
n510.in[0] (.names)                                              1.014    42.864
n510.out[0] (.names)                                             0.261    43.125
n511.in[0] (.names)                                              1.014    44.139
n511.out[0] (.names)                                             0.261    44.400
n512.in[1] (.names)                                              1.014    45.413
n512.out[0] (.names)                                             0.261    45.674
n513.in[0] (.names)                                              1.014    46.688
n513.out[0] (.names)                                             0.261    46.949
n188.in[0] (.names)                                              1.014    47.963
n188.out[0] (.names)                                             0.261    48.224
n199.in[1] (.names)                                              1.014    49.238
n199.out[0] (.names)                                             0.261    49.499
n200.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n200.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 42
Startpoint: n2641.Q[0] (.latch clocked by pclk)
Endpoint  : n9311.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2641.clk[0] (.latch)                                            1.014     1.014
n2641.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9498.in[0] (.names)                                             1.014     2.070
n9498.out[0] (.names)                                            0.261     2.331
n9499.in[0] (.names)                                             1.014     3.344
n9499.out[0] (.names)                                            0.261     3.605
n9500.in[0] (.names)                                             1.014     4.619
n9500.out[0] (.names)                                            0.261     4.880
n9501.in[0] (.names)                                             1.014     5.894
n9501.out[0] (.names)                                            0.261     6.155
n9503.in[1] (.names)                                             1.014     7.169
n9503.out[0] (.names)                                            0.261     7.430
n9506.in[2] (.names)                                             1.014     8.444
n9506.out[0] (.names)                                            0.261     8.705
n9507.in[0] (.names)                                             1.014     9.719
n9507.out[0] (.names)                                            0.261     9.980
n9508.in[0] (.names)                                             1.014    10.993
n9508.out[0] (.names)                                            0.261    11.254
n9509.in[1] (.names)                                             1.014    12.268
n9509.out[0] (.names)                                            0.261    12.529
n9510.in[0] (.names)                                             1.014    13.543
n9510.out[0] (.names)                                            0.261    13.804
n9511.in[0] (.names)                                             1.014    14.818
n9511.out[0] (.names)                                            0.261    15.079
n9512.in[0] (.names)                                             1.014    16.093
n9512.out[0] (.names)                                            0.261    16.354
n9513.in[0] (.names)                                             1.014    17.367
n9513.out[0] (.names)                                            0.261    17.628
n9438.in[0] (.names)                                             1.014    18.642
n9438.out[0] (.names)                                            0.261    18.903
n9439.in[0] (.names)                                             1.014    19.917
n9439.out[0] (.names)                                            0.261    20.178
n9442.in[1] (.names)                                             1.014    21.192
n9442.out[0] (.names)                                            0.261    21.453
n9443.in[0] (.names)                                             1.014    22.467
n9443.out[0] (.names)                                            0.261    22.728
n9423.in[1] (.names)                                             1.014    23.742
n9423.out[0] (.names)                                            0.261    24.003
n9424.in[2] (.names)                                             1.014    25.016
n9424.out[0] (.names)                                            0.261    25.277
n9425.in[3] (.names)                                             1.014    26.291
n9425.out[0] (.names)                                            0.261    26.552
n9426.in[3] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9427.in[1] (.names)                                             1.014    28.841
n9427.out[0] (.names)                                            0.261    29.102
n9428.in[1] (.names)                                             1.014    30.116
n9428.out[0] (.names)                                            0.261    30.377
n9429.in[1] (.names)                                             1.014    31.390
n9429.out[0] (.names)                                            0.261    31.651
n9430.in[0] (.names)                                             1.014    32.665
n9430.out[0] (.names)                                            0.261    32.926
n9403.in[0] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9404.in[1] (.names)                                             1.014    35.215
n9404.out[0] (.names)                                            0.261    35.476
n9405.in[0] (.names)                                             1.014    36.490
n9405.out[0] (.names)                                            0.261    36.751
n9406.in[0] (.names)                                             1.014    37.765
n9406.out[0] (.names)                                            0.261    38.026
n9407.in[1] (.names)                                             1.014    39.039
n9407.out[0] (.names)                                            0.261    39.300
n9408.in[0] (.names)                                             1.014    40.314
n9408.out[0] (.names)                                            0.261    40.575
n9409.in[0] (.names)                                             1.014    41.589
n9409.out[0] (.names)                                            0.261    41.850
n9412.in[1] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n2662.in[1] (.names)                                             1.014    44.139
n2662.out[0] (.names)                                            0.261    44.400
n9413.in[2] (.names)                                             1.014    45.413
n9413.out[0] (.names)                                            0.261    45.674
n9414.in[1] (.names)                                             1.014    46.688
n9414.out[0] (.names)                                            0.261    46.949
n9415.in[0] (.names)                                             1.014    47.963
n9415.out[0] (.names)                                            0.261    48.224
n9310.in[0] (.names)                                             1.014    49.238
n9310.out[0] (.names)                                            0.261    49.499
n9311.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9311.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 43
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n190.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n480.in[0] (.names)                                              1.014    18.642
n480.out[0] (.names)                                             0.261    18.903
n481.in[0] (.names)                                              1.014    19.917
n481.out[0] (.names)                                             0.261    20.178
n413.in[0] (.names)                                              1.014    21.192
n413.out[0] (.names)                                             0.261    21.453
n457.in[2] (.names)                                              1.014    22.467
n457.out[0] (.names)                                             0.261    22.728
n458.in[1] (.names)                                              1.014    23.742
n458.out[0] (.names)                                             0.261    24.003
n468.in[1] (.names)                                              1.014    25.016
n468.out[0] (.names)                                             0.261    25.277
n469.in[0] (.names)                                              1.014    26.291
n469.out[0] (.names)                                             0.261    26.552
n471.in[1] (.names)                                              1.014    27.566
n471.out[0] (.names)                                             0.261    27.827
n472.in[0] (.names)                                              1.014    28.841
n472.out[0] (.names)                                             0.261    29.102
n424.in[2] (.names)                                              1.014    30.116
n424.out[0] (.names)                                             0.261    30.377
n425.in[1] (.names)                                              1.014    31.390
n425.out[0] (.names)                                             0.261    31.651
n426.in[1] (.names)                                              1.014    32.665
n426.out[0] (.names)                                             0.261    32.926
n428.in[1] (.names)                                              1.014    33.940
n428.out[0] (.names)                                             0.261    34.201
n430.in[1] (.names)                                              1.014    35.215
n430.out[0] (.names)                                             0.261    35.476
n432.in[3] (.names)                                              1.014    36.490
n432.out[0] (.names)                                             0.261    36.751
n436.in[1] (.names)                                              1.014    37.765
n436.out[0] (.names)                                             0.261    38.026
n437.in[2] (.names)                                              1.014    39.039
n437.out[0] (.names)                                             0.261    39.300
n438.in[0] (.names)                                              1.014    40.314
n438.out[0] (.names)                                             0.261    40.575
n150.in[1] (.names)                                              1.014    41.589
n150.out[0] (.names)                                             0.261    41.850
n116.in[0] (.names)                                              1.014    42.864
n116.out[0] (.names)                                             0.261    43.125
n439.in[3] (.names)                                              1.014    44.139
n439.out[0] (.names)                                             0.261    44.400
n440.in[2] (.names)                                              1.014    45.413
n440.out[0] (.names)                                             0.261    45.674
n442.in[1] (.names)                                              1.014    46.688
n442.out[0] (.names)                                             0.261    46.949
n443.in[1] (.names)                                              1.014    47.963
n443.out[0] (.names)                                             0.261    48.224
n189.in[0] (.names)                                              1.014    49.238
n189.out[0] (.names)                                             0.261    49.499
n190.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n190.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 44
Startpoint: n637.Q[0] (.latch clocked by pclk)
Endpoint  : n879.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n637.clk[0] (.latch)                                             1.014     1.014
n637.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2003.in[1] (.names)                                             1.014     2.070
n2003.out[0] (.names)                                            0.261     2.331
n1983.in[2] (.names)                                             1.014     3.344
n1983.out[0] (.names)                                            0.261     3.605
n2001.in[0] (.names)                                             1.014     4.619
n2001.out[0] (.names)                                            0.261     4.880
n2005.in[0] (.names)                                             1.014     5.894
n2005.out[0] (.names)                                            0.261     6.155
n2010.in[0] (.names)                                             1.014     7.169
n2010.out[0] (.names)                                            0.261     7.430
n2006.in[0] (.names)                                             1.014     8.444
n2006.out[0] (.names)                                            0.261     8.705
n2007.in[1] (.names)                                             1.014     9.719
n2007.out[0] (.names)                                            0.261     9.980
n2008.in[0] (.names)                                             1.014    10.993
n2008.out[0] (.names)                                            0.261    11.254
n2009.in[0] (.names)                                             1.014    12.268
n2009.out[0] (.names)                                            0.261    12.529
n2012.in[0] (.names)                                             1.014    13.543
n2012.out[0] (.names)                                            0.261    13.804
n2013.in[0] (.names)                                             1.014    14.818
n2013.out[0] (.names)                                            0.261    15.079
n2014.in[1] (.names)                                             1.014    16.093
n2014.out[0] (.names)                                            0.261    16.354
n2018.in[1] (.names)                                             1.014    17.367
n2018.out[0] (.names)                                            0.261    17.628
n2016.in[0] (.names)                                             1.014    18.642
n2016.out[0] (.names)                                            0.261    18.903
n2017.in[0] (.names)                                             1.014    19.917
n2017.out[0] (.names)                                            0.261    20.178
n1884.in[0] (.names)                                             1.014    21.192
n1884.out[0] (.names)                                            0.261    21.453
n1886.in[0] (.names)                                             1.014    22.467
n1886.out[0] (.names)                                            0.261    22.728
n1887.in[0] (.names)                                             1.014    23.742
n1887.out[0] (.names)                                            0.261    24.003
n1880.in[1] (.names)                                             1.014    25.016
n1880.out[0] (.names)                                            0.261    25.277
n1883.in[0] (.names)                                             1.014    26.291
n1883.out[0] (.names)                                            0.261    26.552
n1896.in[0] (.names)                                             1.014    27.566
n1896.out[0] (.names)                                            0.261    27.827
n1897.in[0] (.names)                                             1.014    28.841
n1897.out[0] (.names)                                            0.261    29.102
n1899.in[2] (.names)                                             1.014    30.116
n1899.out[0] (.names)                                            0.261    30.377
n1900.in[2] (.names)                                             1.014    31.390
n1900.out[0] (.names)                                            0.261    31.651
n1901.in[0] (.names)                                             1.014    32.665
n1901.out[0] (.names)                                            0.261    32.926
n1902.in[0] (.names)                                             1.014    33.940
n1902.out[0] (.names)                                            0.261    34.201
n1903.in[1] (.names)                                             1.014    35.215
n1903.out[0] (.names)                                            0.261    35.476
n1904.in[0] (.names)                                             1.014    36.490
n1904.out[0] (.names)                                            0.261    36.751
n1905.in[1] (.names)                                             1.014    37.765
n1905.out[0] (.names)                                            0.261    38.026
n1906.in[0] (.names)                                             1.014    39.039
n1906.out[0] (.names)                                            0.261    39.300
n1910.in[0] (.names)                                             1.014    40.314
n1910.out[0] (.names)                                            0.261    40.575
n1950.in[1] (.names)                                             1.014    41.589
n1950.out[0] (.names)                                            0.261    41.850
n1955.in[0] (.names)                                             1.014    42.864
n1955.out[0] (.names)                                            0.261    43.125
n1954.in[1] (.names)                                             1.014    44.139
n1954.out[0] (.names)                                            0.261    44.400
n1953.in[0] (.names)                                             1.014    45.413
n1953.out[0] (.names)                                            0.261    45.674
n1115.in[1] (.names)                                             1.014    46.688
n1115.out[0] (.names)                                            0.261    46.949
n1952.in[1] (.names)                                             1.014    47.963
n1952.out[0] (.names)                                            0.261    48.224
n1049.in[3] (.names)                                             1.014    49.238
n1049.out[0] (.names)                                            0.261    49.499
n879.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n879.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 45
Startpoint: n637.Q[0] (.latch clocked by pclk)
Endpoint  : n624.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n637.clk[0] (.latch)                                             1.014     1.014
n637.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2003.in[1] (.names)                                             1.014     2.070
n2003.out[0] (.names)                                            0.261     2.331
n1983.in[2] (.names)                                             1.014     3.344
n1983.out[0] (.names)                                            0.261     3.605
n1984.in[1] (.names)                                             1.014     4.619
n1984.out[0] (.names)                                            0.261     4.880
n1988.in[0] (.names)                                             1.014     5.894
n1988.out[0] (.names)                                            0.261     6.155
n1986.in[1] (.names)                                             1.014     7.169
n1986.out[0] (.names)                                            0.261     7.430
n1816.in[1] (.names)                                             1.014     8.444
n1816.out[0] (.names)                                            0.261     8.705
n1815.in[0] (.names)                                             1.014     9.719
n1815.out[0] (.names)                                            0.261     9.980
n1818.in[3] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n1826.in[2] (.names)                                             1.014    12.268
n1826.out[0] (.names)                                            0.261    12.529
n1821.in[0] (.names)                                             1.014    13.543
n1821.out[0] (.names)                                            0.261    13.804
n1822.in[0] (.names)                                             1.014    14.818
n1822.out[0] (.names)                                            0.261    15.079
n1823.in[0] (.names)                                             1.014    16.093
n1823.out[0] (.names)                                            0.261    16.354
n1824.in[0] (.names)                                             1.014    17.367
n1824.out[0] (.names)                                            0.261    17.628
n1830.in[0] (.names)                                             1.014    18.642
n1830.out[0] (.names)                                            0.261    18.903
n1831.in[2] (.names)                                             1.014    19.917
n1831.out[0] (.names)                                            0.261    20.178
n1832.in[1] (.names)                                             1.014    21.192
n1832.out[0] (.names)                                            0.261    21.453
n1833.in[0] (.names)                                             1.014    22.467
n1833.out[0] (.names)                                            0.261    22.728
n1834.in[1] (.names)                                             1.014    23.742
n1834.out[0] (.names)                                            0.261    24.003
n1835.in[0] (.names)                                             1.014    25.016
n1835.out[0] (.names)                                            0.261    25.277
n1836.in[0] (.names)                                             1.014    26.291
n1836.out[0] (.names)                                            0.261    26.552
n1838.in[0] (.names)                                             1.014    27.566
n1838.out[0] (.names)                                            0.261    27.827
n1839.in[1] (.names)                                             1.014    28.841
n1839.out[0] (.names)                                            0.261    29.102
n1842.in[0] (.names)                                             1.014    30.116
n1842.out[0] (.names)                                            0.261    30.377
n1843.in[0] (.names)                                             1.014    31.390
n1843.out[0] (.names)                                            0.261    31.651
n1851.in[3] (.names)                                             1.014    32.665
n1851.out[0] (.names)                                            0.261    32.926
n1852.in[0] (.names)                                             1.014    33.940
n1852.out[0] (.names)                                            0.261    34.201
n1853.in[0] (.names)                                             1.014    35.215
n1853.out[0] (.names)                                            0.261    35.476
n1854.in[0] (.names)                                             1.014    36.490
n1854.out[0] (.names)                                            0.261    36.751
n1855.in[1] (.names)                                             1.014    37.765
n1855.out[0] (.names)                                            0.261    38.026
n1856.in[1] (.names)                                             1.014    39.039
n1856.out[0] (.names)                                            0.261    39.300
n1857.in[0] (.names)                                             1.014    40.314
n1857.out[0] (.names)                                            0.261    40.575
n1859.in[0] (.names)                                             1.014    41.589
n1859.out[0] (.names)                                            0.261    41.850
n1867.in[0] (.names)                                             1.014    42.864
n1867.out[0] (.names)                                            0.261    43.125
n1868.in[0] (.names)                                             1.014    44.139
n1868.out[0] (.names)                                            0.261    44.400
n1117.in[0] (.names)                                             1.014    45.413
n1117.out[0] (.names)                                            0.261    45.674
n1871.in[0] (.names)                                             1.014    46.688
n1871.out[0] (.names)                                            0.261    46.949
n1043.in[1] (.names)                                             1.014    47.963
n1043.out[0] (.names)                                            0.261    48.224
n623.in[0] (.names)                                              1.014    49.238
n623.out[0] (.names)                                             0.261    49.499
n624.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n624.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 46
Startpoint: n789.Q[0] (.latch clocked by pclk)
Endpoint  : n1089.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n789.clk[0] (.latch)                                             1.014     1.014
n789.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1552.in[0] (.names)                                             1.014     2.070
n1552.out[0] (.names)                                            0.261     2.331
n1553.in[0] (.names)                                             1.014     3.344
n1553.out[0] (.names)                                            0.261     3.605
n1554.in[0] (.names)                                             1.014     4.619
n1554.out[0] (.names)                                            0.261     4.880
n1558.in[0] (.names)                                             1.014     5.894
n1558.out[0] (.names)                                            0.261     6.155
n1559.in[1] (.names)                                             1.014     7.169
n1559.out[0] (.names)                                            0.261     7.430
n1560.in[0] (.names)                                             1.014     8.444
n1560.out[0] (.names)                                            0.261     8.705
n1504.in[0] (.names)                                             1.014     9.719
n1504.out[0] (.names)                                            0.261     9.980
n1565.in[1] (.names)                                             1.014    10.993
n1565.out[0] (.names)                                            0.261    11.254
n1473.in[0] (.names)                                             1.014    12.268
n1473.out[0] (.names)                                            0.261    12.529
n1426.in[0] (.names)                                             1.014    13.543
n1426.out[0] (.names)                                            0.261    13.804
n1593.in[3] (.names)                                             1.014    14.818
n1593.out[0] (.names)                                            0.261    15.079
n1594.in[1] (.names)                                             1.014    16.093
n1594.out[0] (.names)                                            0.261    16.354
n1597.in[2] (.names)                                             1.014    17.367
n1597.out[0] (.names)                                            0.261    17.628
n1305.in[0] (.names)                                             1.014    18.642
n1305.out[0] (.names)                                            0.261    18.903
n1357.in[0] (.names)                                             1.014    19.917
n1357.out[0] (.names)                                            0.261    20.178
n1358.in[2] (.names)                                             1.014    21.192
n1358.out[0] (.names)                                            0.261    21.453
n1359.in[2] (.names)                                             1.014    22.467
n1359.out[0] (.names)                                            0.261    22.728
n1361.in[3] (.names)                                             1.014    23.742
n1361.out[0] (.names)                                            0.261    24.003
n1362.in[0] (.names)                                             1.014    25.016
n1362.out[0] (.names)                                            0.261    25.277
n1363.in[1] (.names)                                             1.014    26.291
n1363.out[0] (.names)                                            0.261    26.552
n1364.in[0] (.names)                                             1.014    27.566
n1364.out[0] (.names)                                            0.261    27.827
n1366.in[0] (.names)                                             1.014    28.841
n1366.out[0] (.names)                                            0.261    29.102
n1368.in[1] (.names)                                             1.014    30.116
n1368.out[0] (.names)                                            0.261    30.377
n1369.in[2] (.names)                                             1.014    31.390
n1369.out[0] (.names)                                            0.261    31.651
n638.in[0] (.names)                                              1.014    32.665
n638.out[0] (.names)                                             0.261    32.926
n1371.in[0] (.names)                                             1.014    33.940
n1371.out[0] (.names)                                            0.261    34.201
n1297.in[0] (.names)                                             1.014    35.215
n1297.out[0] (.names)                                            0.261    35.476
n1354.in[1] (.names)                                             1.014    36.490
n1354.out[0] (.names)                                            0.261    36.751
n1372.in[2] (.names)                                             1.014    37.765
n1372.out[0] (.names)                                            0.261    38.026
n1373.in[1] (.names)                                             1.014    39.039
n1373.out[0] (.names)                                            0.261    39.300
n1374.in[1] (.names)                                             1.014    40.314
n1374.out[0] (.names)                                            0.261    40.575
n1375.in[0] (.names)                                             1.014    41.589
n1375.out[0] (.names)                                            0.261    41.850
n1377.in[0] (.names)                                             1.014    42.864
n1377.out[0] (.names)                                            0.261    43.125
n1378.in[1] (.names)                                             1.014    44.139
n1378.out[0] (.names)                                            0.261    44.400
n1379.in[1] (.names)                                             1.014    45.413
n1379.out[0] (.names)                                            0.261    45.674
n1380.in[0] (.names)                                             1.014    46.688
n1380.out[0] (.names)                                            0.261    46.949
n1093.in[0] (.names)                                             1.014    47.963
n1093.out[0] (.names)                                            0.261    48.224
n1088.in[0] (.names)                                             1.014    49.238
n1088.out[0] (.names)                                            0.261    49.499
n1089.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1089.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 47
Startpoint: n1270.Q[0] (.latch clocked by pclk)
Endpoint  : n1489.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1270.clk[0] (.latch)                                            1.014     1.014
n1270.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1271.in[0] (.names)                                             1.014     2.070
n1271.out[0] (.names)                                            0.261     2.331
n1272.in[1] (.names)                                             1.014     3.344
n1272.out[0] (.names)                                            0.261     3.605
n1273.in[2] (.names)                                             1.014     4.619
n1273.out[0] (.names)                                            0.261     4.880
n1274.in[0] (.names)                                             1.014     5.894
n1274.out[0] (.names)                                            0.261     6.155
n1277.in[0] (.names)                                             1.014     7.169
n1277.out[0] (.names)                                            0.261     7.430
n1278.in[0] (.names)                                             1.014     8.444
n1278.out[0] (.names)                                            0.261     8.705
n1268.in[1] (.names)                                             1.014     9.719
n1268.out[0] (.names)                                            0.261     9.980
n1542.in[0] (.names)                                             1.014    10.993
n1542.out[0] (.names)                                            0.261    11.254
n1543.in[0] (.names)                                             1.014    12.268
n1543.out[0] (.names)                                            0.261    12.529
n1544.in[0] (.names)                                             1.014    13.543
n1544.out[0] (.names)                                            0.261    13.804
n1546.in[3] (.names)                                             1.014    14.818
n1546.out[0] (.names)                                            0.261    15.079
n1547.in[1] (.names)                                             1.014    16.093
n1547.out[0] (.names)                                            0.261    16.354
n1548.in[0] (.names)                                             1.014    17.367
n1548.out[0] (.names)                                            0.261    17.628
n1549.in[1] (.names)                                             1.014    18.642
n1549.out[0] (.names)                                            0.261    18.903
n1505.in[0] (.names)                                             1.014    19.917
n1505.out[0] (.names)                                            0.261    20.178
n1506.in[3] (.names)                                             1.014    21.192
n1506.out[0] (.names)                                            0.261    21.453
n1507.in[3] (.names)                                             1.014    22.467
n1507.out[0] (.names)                                            0.261    22.728
n1508.in[1] (.names)                                             1.014    23.742
n1508.out[0] (.names)                                            0.261    24.003
n1509.in[0] (.names)                                             1.014    25.016
n1509.out[0] (.names)                                            0.261    25.277
n1510.in[2] (.names)                                             1.014    26.291
n1510.out[0] (.names)                                            0.261    26.552
n1511.in[1] (.names)                                             1.014    27.566
n1511.out[0] (.names)                                            0.261    27.827
n1512.in[0] (.names)                                             1.014    28.841
n1512.out[0] (.names)                                            0.261    29.102
n1513.in[2] (.names)                                             1.014    30.116
n1513.out[0] (.names)                                            0.261    30.377
n1514.in[0] (.names)                                             1.014    31.390
n1514.out[0] (.names)                                            0.261    31.651
n1515.in[0] (.names)                                             1.014    32.665
n1515.out[0] (.names)                                            0.261    32.926
n1521.in[1] (.names)                                             1.014    33.940
n1521.out[0] (.names)                                            0.261    34.201
n1524.in[0] (.names)                                             1.014    35.215
n1524.out[0] (.names)                                            0.261    35.476
n1527.in[0] (.names)                                             1.014    36.490
n1527.out[0] (.names)                                            0.261    36.751
n1496.in[1] (.names)                                             1.014    37.765
n1496.out[0] (.names)                                            0.261    38.026
n1533.in[0] (.names)                                             1.014    39.039
n1533.out[0] (.names)                                            0.261    39.300
n1534.in[1] (.names)                                             1.014    40.314
n1534.out[0] (.names)                                            0.261    40.575
n1535.in[1] (.names)                                             1.014    41.589
n1535.out[0] (.names)                                            0.261    41.850
n1536.in[0] (.names)                                             1.014    42.864
n1536.out[0] (.names)                                            0.261    43.125
n1537.in[0] (.names)                                             1.014    44.139
n1537.out[0] (.names)                                            0.261    44.400
n1538.in[0] (.names)                                             1.014    45.413
n1538.out[0] (.names)                                            0.261    45.674
n1099.in[1] (.names)                                             1.014    46.688
n1099.out[0] (.names)                                            0.261    46.949
n1499.in[1] (.names)                                             1.014    47.963
n1499.out[0] (.names)                                            0.261    48.224
n1495.in[0] (.names)                                             1.014    49.238
n1495.out[0] (.names)                                            0.261    49.499
n1489.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1489.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 48
Startpoint: n1270.Q[0] (.latch clocked by pclk)
Endpoint  : n980.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1270.clk[0] (.latch)                                            1.014     1.014
n1270.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1271.in[0] (.names)                                             1.014     2.070
n1271.out[0] (.names)                                            0.261     2.331
n1272.in[1] (.names)                                             1.014     3.344
n1272.out[0] (.names)                                            0.261     3.605
n1273.in[2] (.names)                                             1.014     4.619
n1273.out[0] (.names)                                            0.261     4.880
n1274.in[0] (.names)                                             1.014     5.894
n1274.out[0] (.names)                                            0.261     6.155
n1277.in[0] (.names)                                             1.014     7.169
n1277.out[0] (.names)                                            0.261     7.430
n1278.in[0] (.names)                                             1.014     8.444
n1278.out[0] (.names)                                            0.261     8.705
n1268.in[1] (.names)                                             1.014     9.719
n1268.out[0] (.names)                                            0.261     9.980
n1293.in[2] (.names)                                             1.014    10.993
n1293.out[0] (.names)                                            0.261    11.254
n1294.in[2] (.names)                                             1.014    12.268
n1294.out[0] (.names)                                            0.261    12.529
n1295.in[0] (.names)                                             1.014    13.543
n1295.out[0] (.names)                                            0.261    13.804
n1296.in[0] (.names)                                             1.014    14.818
n1296.out[0] (.names)                                            0.261    15.079
n1287.in[0] (.names)                                             1.014    16.093
n1287.out[0] (.names)                                            0.261    16.354
n1125.in[1] (.names)                                             1.014    17.367
n1125.out[0] (.names)                                            0.261    17.628
n1126.in[0] (.names)                                             1.014    18.642
n1126.out[0] (.names)                                            0.261    18.903
n1130.in[0] (.names)                                             1.014    19.917
n1130.out[0] (.names)                                            0.261    20.178
n1135.in[2] (.names)                                             1.014    21.192
n1135.out[0] (.names)                                            0.261    21.453
n1136.in[0] (.names)                                             1.014    22.467
n1136.out[0] (.names)                                            0.261    22.728
n1154.in[0] (.names)                                             1.014    23.742
n1154.out[0] (.names)                                            0.261    24.003
n1152.in[0] (.names)                                             1.014    25.016
n1152.out[0] (.names)                                            0.261    25.277
n1155.in[0] (.names)                                             1.014    26.291
n1155.out[0] (.names)                                            0.261    26.552
n1156.in[0] (.names)                                             1.014    27.566
n1156.out[0] (.names)                                            0.261    27.827
n1157.in[0] (.names)                                             1.014    28.841
n1157.out[0] (.names)                                            0.261    29.102
n1159.in[1] (.names)                                             1.014    30.116
n1159.out[0] (.names)                                            0.261    30.377
n1161.in[1] (.names)                                             1.014    31.390
n1161.out[0] (.names)                                            0.261    31.651
n1162.in[0] (.names)                                             1.014    32.665
n1162.out[0] (.names)                                            0.261    32.926
n1163.in[0] (.names)                                             1.014    33.940
n1163.out[0] (.names)                                            0.261    34.201
n1144.in[1] (.names)                                             1.014    35.215
n1144.out[0] (.names)                                            0.261    35.476
n1145.in[1] (.names)                                             1.014    36.490
n1145.out[0] (.names)                                            0.261    36.751
n1146.in[0] (.names)                                             1.014    37.765
n1146.out[0] (.names)                                            0.261    38.026
n1148.in[0] (.names)                                             1.014    39.039
n1148.out[0] (.names)                                            0.261    39.300
n1149.in[0] (.names)                                             1.014    40.314
n1149.out[0] (.names)                                            0.261    40.575
n1150.in[0] (.names)                                             1.014    41.589
n1150.out[0] (.names)                                            0.261    41.850
n1026.in[1] (.names)                                             1.014    42.864
n1026.out[0] (.names)                                            0.261    43.125
n1175.in[0] (.names)                                             1.014    44.139
n1175.out[0] (.names)                                            0.261    44.400
n1186.in[1] (.names)                                             1.014    45.413
n1186.out[0] (.names)                                            0.261    45.674
n1187.in[2] (.names)                                             1.014    46.688
n1187.out[0] (.names)                                            0.261    46.949
n640.in[1] (.names)                                              1.014    47.963
n640.out[0] (.names)                                             0.261    48.224
n1092.in[0] (.names)                                             1.014    49.238
n1092.out[0] (.names)                                            0.261    49.499
n980.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n980.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 49
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4412.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4570.in[3] (.names)                                             1.014     9.719
n4570.out[0] (.names)                                            0.261     9.980
n4572.in[1] (.names)                                             1.014    10.993
n4572.out[0] (.names)                                            0.261    11.254
n4525.in[0] (.names)                                             1.014    12.268
n4525.out[0] (.names)                                            0.261    12.529
n4646.in[1] (.names)                                             1.014    13.543
n4646.out[0] (.names)                                            0.261    13.804
n4656.in[0] (.names)                                             1.014    14.818
n4656.out[0] (.names)                                            0.261    15.079
n4657.in[0] (.names)                                             1.014    16.093
n4657.out[0] (.names)                                            0.261    16.354
n4658.in[1] (.names)                                             1.014    17.367
n4658.out[0] (.names)                                            0.261    17.628
n4659.in[1] (.names)                                             1.014    18.642
n4659.out[0] (.names)                                            0.261    18.903
n4660.in[0] (.names)                                             1.014    19.917
n4660.out[0] (.names)                                            0.261    20.178
n4616.in[1] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[1] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[0] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4665.in[0] (.names)                                             1.014    25.016
n4665.out[0] (.names)                                            0.261    25.277
n4666.in[2] (.names)                                             1.014    26.291
n4666.out[0] (.names)                                            0.261    26.552
n4667.in[0] (.names)                                             1.014    27.566
n4667.out[0] (.names)                                            0.261    27.827
n4669.in[1] (.names)                                             1.014    28.841
n4669.out[0] (.names)                                            0.261    29.102
n4670.in[0] (.names)                                             1.014    30.116
n4670.out[0] (.names)                                            0.261    30.377
n4671.in[0] (.names)                                             1.014    31.390
n4671.out[0] (.names)                                            0.261    31.651
n4672.in[1] (.names)                                             1.014    32.665
n4672.out[0] (.names)                                            0.261    32.926
n4673.in[0] (.names)                                             1.014    33.940
n4673.out[0] (.names)                                            0.261    34.201
n4674.in[3] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n4676.in[0] (.names)                                             1.014    36.490
n4676.out[0] (.names)                                            0.261    36.751
n4605.in[0] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4625.in[1] (.names)                                             1.014    39.039
n4625.out[0] (.names)                                            0.261    39.300
n4588.in[0] (.names)                                             1.014    40.314
n4588.out[0] (.names)                                            0.261    40.575
n4638.in[1] (.names)                                             1.014    41.589
n4638.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n4639.in[1] (.names)                                             1.014    44.139
n4639.out[0] (.names)                                            0.261    44.400
n4641.in[0] (.names)                                             1.014    45.413
n4641.out[0] (.names)                                            0.261    45.674
n4642.in[1] (.names)                                             1.014    46.688
n4642.out[0] (.names)                                            0.261    46.949
n3963.in[1] (.names)                                             1.014    47.963
n3963.out[0] (.names)                                            0.261    48.224
n4411.in[0] (.names)                                             1.014    49.238
n4411.out[0] (.names)                                            0.261    49.499
n4412.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4412.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 50
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n140.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n290.in[2] (.names)                                              1.014     8.444
n290.out[0] (.names)                                             0.261     8.705
n292.in[3] (.names)                                              1.014     9.719
n292.out[0] (.names)                                             0.261     9.980
n293.in[1] (.names)                                              1.014    10.993
n293.out[0] (.names)                                             0.261    11.254
n295.in[0] (.names)                                              1.014    12.268
n295.out[0] (.names)                                             0.261    12.529
n271.in[0] (.names)                                              1.014    13.543
n271.out[0] (.names)                                             0.261    13.804
n296.in[2] (.names)                                              1.014    14.818
n296.out[0] (.names)                                             0.261    15.079
n255.in[0] (.names)                                              1.014    16.093
n255.out[0] (.names)                                             0.261    16.354
n257.in[1] (.names)                                              1.014    17.367
n257.out[0] (.names)                                             0.261    17.628
n260.in[2] (.names)                                              1.014    18.642
n260.out[0] (.names)                                             0.261    18.903
n261.in[0] (.names)                                              1.014    19.917
n261.out[0] (.names)                                             0.261    20.178
n258.in[0] (.names)                                              1.014    21.192
n258.out[0] (.names)                                             0.261    21.453
n259.in[0] (.names)                                              1.014    22.467
n259.out[0] (.names)                                             0.261    22.728
n262.in[1] (.names)                                              1.014    23.742
n262.out[0] (.names)                                             0.261    24.003
n263.in[0] (.names)                                              1.014    25.016
n263.out[0] (.names)                                             0.261    25.277
n264.in[2] (.names)                                              1.014    26.291
n264.out[0] (.names)                                             0.261    26.552
n265.in[1] (.names)                                              1.014    27.566
n265.out[0] (.names)                                             0.261    27.827
n238.in[0] (.names)                                              1.014    28.841
n238.out[0] (.names)                                             0.261    29.102
n266.in[0] (.names)                                              1.014    30.116
n266.out[0] (.names)                                             0.261    30.377
n267.in[0] (.names)                                              1.014    31.390
n267.out[0] (.names)                                             0.261    31.651
n284.in[0] (.names)                                              1.014    32.665
n284.out[0] (.names)                                             0.261    32.926
n286.in[0] (.names)                                              1.014    33.940
n286.out[0] (.names)                                             0.261    34.201
n269.in[0] (.names)                                              1.014    35.215
n269.out[0] (.names)                                             0.261    35.476
n270.in[2] (.names)                                              1.014    36.490
n270.out[0] (.names)                                             0.261    36.751
n272.in[1] (.names)                                              1.014    37.765
n272.out[0] (.names)                                             0.261    38.026
n273.in[1] (.names)                                              1.014    39.039
n273.out[0] (.names)                                             0.261    39.300
n274.in[0] (.names)                                              1.014    40.314
n274.out[0] (.names)                                             0.261    40.575
n276.in[0] (.names)                                              1.014    41.589
n276.out[0] (.names)                                             0.261    41.850
n277.in[0] (.names)                                              1.014    42.864
n277.out[0] (.names)                                             0.261    43.125
n279.in[1] (.names)                                              1.014    44.139
n279.out[0] (.names)                                             0.261    44.400
n281.in[2] (.names)                                              1.014    45.413
n281.out[0] (.names)                                             0.261    45.674
n178.in[0] (.names)                                              1.014    46.688
n178.out[0] (.names)                                             0.261    46.949
n153.in[1] (.names)                                              1.014    47.963
n153.out[0] (.names)                                             0.261    48.224
n180.in[0] (.names)                                              1.014    49.238
n180.out[0] (.names)                                             0.261    49.499
n140.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n140.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 51
Startpoint: n1083.Q[0] (.latch clocked by pclk)
Endpoint  : n679.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1083.clk[0] (.latch)                                            1.014     1.014
n1083.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1796.in[1] (.names)                                             1.014     2.070
n1796.out[0] (.names)                                            0.261     2.331
n1809.in[0] (.names)                                             1.014     3.344
n1809.out[0] (.names)                                            0.261     3.605
n1810.in[1] (.names)                                             1.014     4.619
n1810.out[0] (.names)                                            0.261     4.880
n1797.in[0] (.names)                                             1.014     5.894
n1797.out[0] (.names)                                            0.261     6.155
n1728.in[0] (.names)                                             1.014     7.169
n1728.out[0] (.names)                                            0.261     7.430
n1729.in[0] (.names)                                             1.014     8.444
n1729.out[0] (.names)                                            0.261     8.705
n1731.in[0] (.names)                                             1.014     9.719
n1731.out[0] (.names)                                            0.261     9.980
n1733.in[1] (.names)                                             1.014    10.993
n1733.out[0] (.names)                                            0.261    11.254
n1734.in[0] (.names)                                             1.014    12.268
n1734.out[0] (.names)                                            0.261    12.529
n1735.in[1] (.names)                                             1.014    13.543
n1735.out[0] (.names)                                            0.261    13.804
n1736.in[1] (.names)                                             1.014    14.818
n1736.out[0] (.names)                                            0.261    15.079
n1738.in[2] (.names)                                             1.014    16.093
n1738.out[0] (.names)                                            0.261    16.354
n1744.in[2] (.names)                                             1.014    17.367
n1744.out[0] (.names)                                            0.261    17.628
n1748.in[0] (.names)                                             1.014    18.642
n1748.out[0] (.names)                                            0.261    18.903
n1750.in[0] (.names)                                             1.014    19.917
n1750.out[0] (.names)                                            0.261    20.178
n1740.in[0] (.names)                                             1.014    21.192
n1740.out[0] (.names)                                            0.261    21.453
n1739.in[0] (.names)                                             1.014    22.467
n1739.out[0] (.names)                                            0.261    22.728
n1741.in[0] (.names)                                             1.014    23.742
n1741.out[0] (.names)                                            0.261    24.003
n1742.in[1] (.names)                                             1.014    25.016
n1742.out[0] (.names)                                            0.261    25.277
n1799.in[1] (.names)                                             1.014    26.291
n1799.out[0] (.names)                                            0.261    26.552
n1800.in[0] (.names)                                             1.014    27.566
n1800.out[0] (.names)                                            0.261    27.827
n1801.in[0] (.names)                                             1.014    28.841
n1801.out[0] (.names)                                            0.261    29.102
n1812.in[0] (.names)                                             1.014    30.116
n1812.out[0] (.names)                                            0.261    30.377
n1813.in[0] (.names)                                             1.014    31.390
n1813.out[0] (.names)                                            0.261    31.651
n2109.in[2] (.names)                                             1.014    32.665
n2109.out[0] (.names)                                            0.261    32.926
n2187.in[1] (.names)                                             1.014    33.940
n2187.out[0] (.names)                                            0.261    34.201
n2188.in[0] (.names)                                             1.014    35.215
n2188.out[0] (.names)                                            0.261    35.476
n2145.in[0] (.names)                                             1.014    36.490
n2145.out[0] (.names)                                            0.261    36.751
n2146.in[0] (.names)                                             1.014    37.765
n2146.out[0] (.names)                                            0.261    38.026
n2147.in[0] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n2148.in[0] (.names)                                             1.014    40.314
n2148.out[0] (.names)                                            0.261    40.575
n2151.in[0] (.names)                                             1.014    41.589
n2151.out[0] (.names)                                            0.261    41.850
n2152.in[0] (.names)                                             1.014    42.864
n2152.out[0] (.names)                                            0.261    43.125
n2153.in[0] (.names)                                             1.014    44.139
n2153.out[0] (.names)                                            0.261    44.400
n1031.in[2] (.names)                                             1.014    45.413
n1031.out[0] (.names)                                            0.261    45.674
n2156.in[1] (.names)                                             1.014    46.688
n2156.out[0] (.names)                                            0.261    46.949
n2158.in[0] (.names)                                             1.014    47.963
n2158.out[0] (.names)                                            0.261    48.224
n1045.in[0] (.names)                                             1.014    49.238
n1045.out[0] (.names)                                            0.261    49.499
n679.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n679.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 52
Startpoint: n1083.Q[0] (.latch clocked by pclk)
Endpoint  : n1052.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1083.clk[0] (.latch)                                            1.014     1.014
n1083.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n1796.in[1] (.names)                                             1.014     2.070
n1796.out[0] (.names)                                            0.261     2.331
n1809.in[0] (.names)                                             1.014     3.344
n1809.out[0] (.names)                                            0.261     3.605
n1810.in[1] (.names)                                             1.014     4.619
n1810.out[0] (.names)                                            0.261     4.880
n1797.in[0] (.names)                                             1.014     5.894
n1797.out[0] (.names)                                            0.261     6.155
n1728.in[0] (.names)                                             1.014     7.169
n1728.out[0] (.names)                                            0.261     7.430
n1729.in[0] (.names)                                             1.014     8.444
n1729.out[0] (.names)                                            0.261     8.705
n1731.in[0] (.names)                                             1.014     9.719
n1731.out[0] (.names)                                            0.261     9.980
n1733.in[1] (.names)                                             1.014    10.993
n1733.out[0] (.names)                                            0.261    11.254
n1734.in[0] (.names)                                             1.014    12.268
n1734.out[0] (.names)                                            0.261    12.529
n1735.in[1] (.names)                                             1.014    13.543
n1735.out[0] (.names)                                            0.261    13.804
n1736.in[1] (.names)                                             1.014    14.818
n1736.out[0] (.names)                                            0.261    15.079
n1738.in[2] (.names)                                             1.014    16.093
n1738.out[0] (.names)                                            0.261    16.354
n1744.in[2] (.names)                                             1.014    17.367
n1744.out[0] (.names)                                            0.261    17.628
n1748.in[0] (.names)                                             1.014    18.642
n1748.out[0] (.names)                                            0.261    18.903
n1750.in[0] (.names)                                             1.014    19.917
n1750.out[0] (.names)                                            0.261    20.178
n1740.in[0] (.names)                                             1.014    21.192
n1740.out[0] (.names)                                            0.261    21.453
n1739.in[0] (.names)                                             1.014    22.467
n1739.out[0] (.names)                                            0.261    22.728
n1741.in[0] (.names)                                             1.014    23.742
n1741.out[0] (.names)                                            0.261    24.003
n1742.in[1] (.names)                                             1.014    25.016
n1742.out[0] (.names)                                            0.261    25.277
n1799.in[1] (.names)                                             1.014    26.291
n1799.out[0] (.names)                                            0.261    26.552
n1800.in[0] (.names)                                             1.014    27.566
n1800.out[0] (.names)                                            0.261    27.827
n1801.in[0] (.names)                                             1.014    28.841
n1801.out[0] (.names)                                            0.261    29.102
n1812.in[0] (.names)                                             1.014    30.116
n1812.out[0] (.names)                                            0.261    30.377
n1813.in[0] (.names)                                             1.014    31.390
n1813.out[0] (.names)                                            0.261    31.651
n2109.in[2] (.names)                                             1.014    32.665
n2109.out[0] (.names)                                            0.261    32.926
n2187.in[1] (.names)                                             1.014    33.940
n2187.out[0] (.names)                                            0.261    34.201
n2188.in[0] (.names)                                             1.014    35.215
n2188.out[0] (.names)                                            0.261    35.476
n2145.in[0] (.names)                                             1.014    36.490
n2145.out[0] (.names)                                            0.261    36.751
n2146.in[0] (.names)                                             1.014    37.765
n2146.out[0] (.names)                                            0.261    38.026
n2147.in[0] (.names)                                             1.014    39.039
n2147.out[0] (.names)                                            0.261    39.300
n2148.in[0] (.names)                                             1.014    40.314
n2148.out[0] (.names)                                            0.261    40.575
n2151.in[0] (.names)                                             1.014    41.589
n2151.out[0] (.names)                                            0.261    41.850
n2152.in[0] (.names)                                             1.014    42.864
n2152.out[0] (.names)                                            0.261    43.125
n2153.in[0] (.names)                                             1.014    44.139
n2153.out[0] (.names)                                            0.261    44.400
n1031.in[2] (.names)                                             1.014    45.413
n1031.out[0] (.names)                                            0.261    45.674
n2156.in[1] (.names)                                             1.014    46.688
n2156.out[0] (.names)                                            0.261    46.949
n2158.in[0] (.names)                                             1.014    47.963
n2158.out[0] (.names)                                            0.261    48.224
n1051.in[0] (.names)                                             1.014    49.238
n1051.out[0] (.names)                                            0.261    49.499
n1052.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1052.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 53
Startpoint: n624.Q[0] (.latch clocked by pclk)
Endpoint  : n629.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n624.clk[0] (.latch)                                             1.014     1.014
n624.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n676.in[0] (.names)                                              1.014     2.070
n676.out[0] (.names)                                             0.261     2.331
n747.in[0] (.names)                                              1.014     3.344
n747.out[0] (.names)                                             0.261     3.605
n743.in[0] (.names)                                              1.014     4.619
n743.out[0] (.names)                                             0.261     4.880
n744.in[0] (.names)                                              1.014     5.894
n744.out[0] (.names)                                             0.261     6.155
n724.in[0] (.names)                                              1.014     7.169
n724.out[0] (.names)                                             0.261     7.430
n725.in[2] (.names)                                              1.014     8.444
n725.out[0] (.names)                                             0.261     8.705
n726.in[0] (.names)                                              1.014     9.719
n726.out[0] (.names)                                             0.261     9.980
n729.in[2] (.names)                                              1.014    10.993
n729.out[0] (.names)                                             0.261    11.254
n730.in[0] (.names)                                              1.014    12.268
n730.out[0] (.names)                                             0.261    12.529
n733.in[1] (.names)                                              1.014    13.543
n733.out[0] (.names)                                             0.261    13.804
n687.in[1] (.names)                                              1.014    14.818
n687.out[0] (.names)                                             0.261    15.079
n758.in[1] (.names)                                              1.014    16.093
n758.out[0] (.names)                                             0.261    16.354
n759.in[0] (.names)                                              1.014    17.367
n759.out[0] (.names)                                             0.261    17.628
n760.in[0] (.names)                                              1.014    18.642
n760.out[0] (.names)                                             0.261    18.903
n761.in[0] (.names)                                              1.014    19.917
n761.out[0] (.names)                                             0.261    20.178
n762.in[1] (.names)                                              1.014    21.192
n762.out[0] (.names)                                             0.261    21.453
n752.in[0] (.names)                                              1.014    22.467
n752.out[0] (.names)                                             0.261    22.728
n754.in[0] (.names)                                              1.014    23.742
n754.out[0] (.names)                                             0.261    24.003
n755.in[0] (.names)                                              1.014    25.016
n755.out[0] (.names)                                             0.261    25.277
n756.in[1] (.names)                                              1.014    26.291
n756.out[0] (.names)                                             0.261    26.552
n757.in[1] (.names)                                              1.014    27.566
n757.out[0] (.names)                                             0.261    27.827
n765.in[1] (.names)                                              1.014    28.841
n765.out[0] (.names)                                             0.261    29.102
n766.in[0] (.names)                                              1.014    30.116
n766.out[0] (.names)                                             0.261    30.377
n768.in[1] (.names)                                              1.014    31.390
n768.out[0] (.names)                                             0.261    31.651
n770.in[1] (.names)                                              1.014    32.665
n770.out[0] (.names)                                             0.261    32.926
n771.in[0] (.names)                                              1.014    33.940
n771.out[0] (.names)                                             0.261    34.201
n772.in[0] (.names)                                              1.014    35.215
n772.out[0] (.names)                                             0.261    35.476
n776.in[1] (.names)                                              1.014    36.490
n776.out[0] (.names)                                             0.261    36.751
n773.in[0] (.names)                                              1.014    37.765
n773.out[0] (.names)                                             0.261    38.026
n774.in[0] (.names)                                              1.014    39.039
n774.out[0] (.names)                                             0.261    39.300
n775.in[0] (.names)                                              1.014    40.314
n775.out[0] (.names)                                             0.261    40.575
n777.in[1] (.names)                                              1.014    41.589
n777.out[0] (.names)                                             0.261    41.850
n778.in[0] (.names)                                              1.014    42.864
n778.out[0] (.names)                                             0.261    43.125
n779.in[0] (.names)                                              1.014    44.139
n779.out[0] (.names)                                             0.261    44.400
n780.in[1] (.names)                                              1.014    45.413
n780.out[0] (.names)                                             0.261    45.674
n781.in[0] (.names)                                              1.014    46.688
n781.out[0] (.names)                                             0.261    46.949
n608.in[1] (.names)                                              1.014    47.963
n608.out[0] (.names)                                             0.261    48.224
n628.in[0] (.names)                                              1.014    49.238
n628.out[0] (.names)                                             0.261    49.499
n629.D[0] (.latch)                                               1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n629.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 54
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n4382.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5139.in[0] (.names)                                             1.014     2.070
n5139.out[0] (.names)                                            0.261     2.331
n5144.in[1] (.names)                                             1.014     3.344
n5144.out[0] (.names)                                            0.261     3.605
n5145.in[0] (.names)                                             1.014     4.619
n5145.out[0] (.names)                                            0.261     4.880
n5149.in[0] (.names)                                             1.014     5.894
n5149.out[0] (.names)                                            0.261     6.155
n5146.in[0] (.names)                                             1.014     7.169
n5146.out[0] (.names)                                            0.261     7.430
n4827.in[0] (.names)                                             1.014     8.444
n4827.out[0] (.names)                                            0.261     8.705
n4828.in[0] (.names)                                             1.014     9.719
n4828.out[0] (.names)                                            0.261     9.980
n4829.in[0] (.names)                                             1.014    10.993
n4829.out[0] (.names)                                            0.261    11.254
n4821.in[0] (.names)                                             1.014    12.268
n4821.out[0] (.names)                                            0.261    12.529
n5103.in[3] (.names)                                             1.014    13.543
n5103.out[0] (.names)                                            0.261    13.804
n5105.in[0] (.names)                                             1.014    14.818
n5105.out[0] (.names)                                            0.261    15.079
n5106.in[0] (.names)                                             1.014    16.093
n5106.out[0] (.names)                                            0.261    16.354
n5121.in[0] (.names)                                             1.014    17.367
n5121.out[0] (.names)                                            0.261    17.628
n5122.in[0] (.names)                                             1.014    18.642
n5122.out[0] (.names)                                            0.261    18.903
n5129.in[0] (.names)                                             1.014    19.917
n5129.out[0] (.names)                                            0.261    20.178
n4848.in[0] (.names)                                             1.014    21.192
n4848.out[0] (.names)                                            0.261    21.453
n4850.in[0] (.names)                                             1.014    22.467
n4850.out[0] (.names)                                            0.261    22.728
n4851.in[0] (.names)                                             1.014    23.742
n4851.out[0] (.names)                                            0.261    24.003
n4852.in[1] (.names)                                             1.014    25.016
n4852.out[0] (.names)                                            0.261    25.277
n4853.in[1] (.names)                                             1.014    26.291
n4853.out[0] (.names)                                            0.261    26.552
n4854.in[0] (.names)                                             1.014    27.566
n4854.out[0] (.names)                                            0.261    27.827
n4855.in[3] (.names)                                             1.014    28.841
n4855.out[0] (.names)                                            0.261    29.102
n4856.in[0] (.names)                                             1.014    30.116
n4856.out[0] (.names)                                            0.261    30.377
n4857.in[0] (.names)                                             1.014    31.390
n4857.out[0] (.names)                                            0.261    31.651
n4858.in[0] (.names)                                             1.014    32.665
n4858.out[0] (.names)                                            0.261    32.926
n4859.in[0] (.names)                                             1.014    33.940
n4859.out[0] (.names)                                            0.261    34.201
n4861.in[2] (.names)                                             1.014    35.215
n4861.out[0] (.names)                                            0.261    35.476
n4862.in[0] (.names)                                             1.014    36.490
n4862.out[0] (.names)                                            0.261    36.751
n4863.in[0] (.names)                                             1.014    37.765
n4863.out[0] (.names)                                            0.261    38.026
n4867.in[3] (.names)                                             1.014    39.039
n4867.out[0] (.names)                                            0.261    39.300
n4868.in[0] (.names)                                             1.014    40.314
n4868.out[0] (.names)                                            0.261    40.575
n4869.in[2] (.names)                                             1.014    41.589
n4869.out[0] (.names)                                            0.261    41.850
n4872.in[1] (.names)                                             1.014    42.864
n4872.out[0] (.names)                                            0.261    43.125
n4870.in[1] (.names)                                             1.014    44.139
n4870.out[0] (.names)                                            0.261    44.400
n4865.in[0] (.names)                                             1.014    45.413
n4865.out[0] (.names)                                            0.261    45.674
n4385.in[1] (.names)                                             1.014    46.688
n4385.out[0] (.names)                                            0.261    46.949
n4389.in[1] (.names)                                             1.014    47.963
n4389.out[0] (.names)                                            0.261    48.224
n4381.in[1] (.names)                                             1.014    49.238
n4381.out[0] (.names)                                            0.261    49.499
n4382.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4382.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 55
Startpoint: n660.Q[0] (.latch clocked by pclk)
Endpoint  : n5694.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n660.clk[0] (.latch)                                             1.014     1.014
n660.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n10256.in[0] (.names)                                            1.014     2.070
n10256.out[0] (.names)                                           0.261     2.331
n10257.in[2] (.names)                                            1.014     3.344
n10257.out[0] (.names)                                           0.261     3.605
n10269.in[0] (.names)                                            1.014     4.619
n10269.out[0] (.names)                                           0.261     4.880
n10270.in[2] (.names)                                            1.014     5.894
n10270.out[0] (.names)                                           0.261     6.155
n10271.in[1] (.names)                                            1.014     7.169
n10271.out[0] (.names)                                           0.261     7.430
n10296.in[3] (.names)                                            1.014     8.444
n10296.out[0] (.names)                                           0.261     8.705
n10297.in[0] (.names)                                            1.014     9.719
n10297.out[0] (.names)                                           0.261     9.980
n10298.in[0] (.names)                                            1.014    10.993
n10298.out[0] (.names)                                           0.261    11.254
n10291.in[0] (.names)                                            1.014    12.268
n10291.out[0] (.names)                                           0.261    12.529
n10299.in[0] (.names)                                            1.014    13.543
n10299.out[0] (.names)                                           0.261    13.804
n10301.in[1] (.names)                                            1.014    14.818
n10301.out[0] (.names)                                           0.261    15.079
n10304.in[1] (.names)                                            1.014    16.093
n10304.out[0] (.names)                                           0.261    16.354
n10274.in[1] (.names)                                            1.014    17.367
n10274.out[0] (.names)                                           0.261    17.628
n10275.in[0] (.names)                                            1.014    18.642
n10275.out[0] (.names)                                           0.261    18.903
n10282.in[0] (.names)                                            1.014    19.917
n10282.out[0] (.names)                                           0.261    20.178
n10284.in[3] (.names)                                            1.014    21.192
n10284.out[0] (.names)                                           0.261    21.453
n10286.in[0] (.names)                                            1.014    22.467
n10286.out[0] (.names)                                           0.261    22.728
n10278.in[0] (.names)                                            1.014    23.742
n10278.out[0] (.names)                                           0.261    24.003
n10277.in[0] (.names)                                            1.014    25.016
n10277.out[0] (.names)                                           0.261    25.277
n10280.in[0] (.names)                                            1.014    26.291
n10280.out[0] (.names)                                           0.261    26.552
n10308.in[0] (.names)                                            1.014    27.566
n10308.out[0] (.names)                                           0.261    27.827
n10309.in[0] (.names)                                            1.014    28.841
n10309.out[0] (.names)                                           0.261    29.102
n10311.in[0] (.names)                                            1.014    30.116
n10311.out[0] (.names)                                           0.261    30.377
n10312.in[0] (.names)                                            1.014    31.390
n10312.out[0] (.names)                                           0.261    31.651
n10314.in[0] (.names)                                            1.014    32.665
n10314.out[0] (.names)                                           0.261    32.926
n10336.in[0] (.names)                                            1.014    33.940
n10336.out[0] (.names)                                           0.261    34.201
n10337.in[0] (.names)                                            1.014    35.215
n10337.out[0] (.names)                                           0.261    35.476
n10338.in[1] (.names)                                            1.014    36.490
n10338.out[0] (.names)                                           0.261    36.751
n10339.in[1] (.names)                                            1.014    37.765
n10339.out[0] (.names)                                           0.261    38.026
n10340.in[1] (.names)                                            1.014    39.039
n10340.out[0] (.names)                                           0.261    39.300
n10328.in[1] (.names)                                            1.014    40.314
n10328.out[0] (.names)                                           0.261    40.575
n10329.in[1] (.names)                                            1.014    41.589
n10329.out[0] (.names)                                           0.261    41.850
n10330.in[0] (.names)                                            1.014    42.864
n10330.out[0] (.names)                                           0.261    43.125
n10331.in[0] (.names)                                            1.014    44.139
n10331.out[0] (.names)                                           0.261    44.400
n10333.in[0] (.names)                                            1.014    45.413
n10333.out[0] (.names)                                           0.261    45.674
n10334.in[0] (.names)                                            1.014    46.688
n10334.out[0] (.names)                                           0.261    46.949
n9895.in[0] (.names)                                             1.014    47.963
n9895.out[0] (.names)                                            0.261    48.224
n5693.in[0] (.names)                                             1.014    49.238
n5693.out[0] (.names)                                            0.261    49.499
n5694.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5694.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 56
Startpoint: n9902.Q[0] (.latch clocked by pclk)
Endpoint  : n5674.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9902.clk[0] (.latch)                                            1.014     1.014
n9902.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n10417.in[0] (.names)                                            1.014     2.070
n10417.out[0] (.names)                                           0.261     2.331
n10418.in[2] (.names)                                            1.014     3.344
n10418.out[0] (.names)                                           0.261     3.605
n10419.in[0] (.names)                                            1.014     4.619
n10419.out[0] (.names)                                           0.261     4.880
n10420.in[0] (.names)                                            1.014     5.894
n10420.out[0] (.names)                                           0.261     6.155
n10430.in[1] (.names)                                            1.014     7.169
n10430.out[0] (.names)                                           0.261     7.430
n10431.in[0] (.names)                                            1.014     8.444
n10431.out[0] (.names)                                           0.261     8.705
n10432.in[0] (.names)                                            1.014     9.719
n10432.out[0] (.names)                                           0.261     9.980
n10437.in[0] (.names)                                            1.014    10.993
n10437.out[0] (.names)                                           0.261    11.254
n10434.in[0] (.names)                                            1.014    12.268
n10434.out[0] (.names)                                           0.261    12.529
n10435.in[0] (.names)                                            1.014    13.543
n10435.out[0] (.names)                                           0.261    13.804
n10436.in[1] (.names)                                            1.014    14.818
n10436.out[0] (.names)                                           0.261    15.079
n10513.in[0] (.names)                                            1.014    16.093
n10513.out[0] (.names)                                           0.261    16.354
n10517.in[3] (.names)                                            1.014    17.367
n10517.out[0] (.names)                                           0.261    17.628
n10519.in[0] (.names)                                            1.014    18.642
n10519.out[0] (.names)                                           0.261    18.903
n10547.in[2] (.names)                                            1.014    19.917
n10547.out[0] (.names)                                           0.261    20.178
n10548.in[0] (.names)                                            1.014    21.192
n10548.out[0] (.names)                                           0.261    21.453
n10549.in[0] (.names)                                            1.014    22.467
n10549.out[0] (.names)                                           0.261    22.728
n10550.in[0] (.names)                                            1.014    23.742
n10550.out[0] (.names)                                           0.261    24.003
n10551.in[1] (.names)                                            1.014    25.016
n10551.out[0] (.names)                                           0.261    25.277
n10552.in[1] (.names)                                            1.014    26.291
n10552.out[0] (.names)                                           0.261    26.552
n10553.in[0] (.names)                                            1.014    27.566
n10553.out[0] (.names)                                           0.261    27.827
n10534.in[0] (.names)                                            1.014    28.841
n10534.out[0] (.names)                                           0.261    29.102
n10528.in[1] (.names)                                            1.014    30.116
n10528.out[0] (.names)                                           0.261    30.377
n10529.in[1] (.names)                                            1.014    31.390
n10529.out[0] (.names)                                           0.261    31.651
n10413.in[1] (.names)                                            1.014    32.665
n10413.out[0] (.names)                                           0.261    32.926
n9772.in[1] (.names)                                             1.014    33.940
n9772.out[0] (.names)                                            0.261    34.201
n9729.in[1] (.names)                                             1.014    35.215
n9729.out[0] (.names)                                            0.261    35.476
n9774.in[1] (.names)                                             1.014    36.490
n9774.out[0] (.names)                                            0.261    36.751
n9775.in[0] (.names)                                             1.014    37.765
n9775.out[0] (.names)                                            0.261    38.026
n9771.in[2] (.names)                                             1.014    39.039
n9771.out[0] (.names)                                            0.261    39.300
n9773.in[1] (.names)                                             1.014    40.314
n9773.out[0] (.names)                                            0.261    40.575
n9778.in[1] (.names)                                             1.014    41.589
n9778.out[0] (.names)                                            0.261    41.850
n9779.in[2] (.names)                                             1.014    42.864
n9779.out[0] (.names)                                            0.261    43.125
n9782.in[2] (.names)                                             1.014    44.139
n9782.out[0] (.names)                                            0.261    44.400
n9783.in[0] (.names)                                             1.014    45.413
n9783.out[0] (.names)                                            0.261    45.674
n5682.in[0] (.names)                                             1.014    46.688
n5682.out[0] (.names)                                            0.261    46.949
n9785.in[2] (.names)                                             1.014    47.963
n9785.out[0] (.names)                                            0.261    48.224
n5673.in[1] (.names)                                             1.014    49.238
n5673.out[0] (.names)                                            0.261    49.499
n5674.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5674.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 57
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n7244.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9199.in[1] (.names)                                             1.014    26.291
n9199.out[0] (.names)                                            0.261    26.552
n9206.in[2] (.names)                                             1.014    27.566
n9206.out[0] (.names)                                            0.261    27.827
n9214.in[0] (.names)                                             1.014    28.841
n9214.out[0] (.names)                                            0.261    29.102
n9216.in[2] (.names)                                             1.014    30.116
n9216.out[0] (.names)                                            0.261    30.377
n9217.in[1] (.names)                                             1.014    31.390
n9217.out[0] (.names)                                            0.261    31.651
n9218.in[0] (.names)                                             1.014    32.665
n9218.out[0] (.names)                                            0.261    32.926
n9221.in[0] (.names)                                             1.014    33.940
n9221.out[0] (.names)                                            0.261    34.201
n9222.in[1] (.names)                                             1.014    35.215
n9222.out[0] (.names)                                            0.261    35.476
n9223.in[0] (.names)                                             1.014    36.490
n9223.out[0] (.names)                                            0.261    36.751
n9224.in[0] (.names)                                             1.014    37.765
n9224.out[0] (.names)                                            0.261    38.026
n9200.in[0] (.names)                                             1.014    39.039
n9200.out[0] (.names)                                            0.261    39.300
n9203.in[0] (.names)                                             1.014    40.314
n9203.out[0] (.names)                                            0.261    40.575
n9205.in[0] (.names)                                             1.014    41.589
n9205.out[0] (.names)                                            0.261    41.850
n7217.in[1] (.names)                                             1.014    42.864
n7217.out[0] (.names)                                            0.261    43.125
n5735.in[0] (.names)                                             1.014    44.139
n5735.out[0] (.names)                                            0.261    44.400
n9226.in[0] (.names)                                             1.014    45.413
n9226.out[0] (.names)                                            0.261    45.674
n9227.in[0] (.names)                                             1.014    46.688
n9227.out[0] (.names)                                            0.261    46.949
n7237.in[0] (.names)                                             1.014    47.963
n7237.out[0] (.names)                                            0.261    48.224
n7243.in[0] (.names)                                             1.014    49.238
n7243.out[0] (.names)                                            0.261    49.499
n7244.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7244.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 58
Startpoint: n7831.Q[0] (.latch clocked by pclk)
Endpoint  : n7805.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7831.clk[0] (.latch)                                            1.014     1.014
n7831.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8235.in[0] (.names)                                             1.014     2.070
n8235.out[0] (.names)                                            0.261     2.331
n8237.in[0] (.names)                                             1.014     3.344
n8237.out[0] (.names)                                            0.261     3.605
n8238.in[2] (.names)                                             1.014     4.619
n8238.out[0] (.names)                                            0.261     4.880
n8240.in[1] (.names)                                             1.014     5.894
n8240.out[0] (.names)                                            0.261     6.155
n8241.in[0] (.names)                                             1.014     7.169
n8241.out[0] (.names)                                            0.261     7.430
n8243.in[1] (.names)                                             1.014     8.444
n8243.out[0] (.names)                                            0.261     8.705
n8244.in[0] (.names)                                             1.014     9.719
n8244.out[0] (.names)                                            0.261     9.980
n8571.in[0] (.names)                                             1.014    10.993
n8571.out[0] (.names)                                            0.261    11.254
n8572.in[1] (.names)                                             1.014    12.268
n8572.out[0] (.names)                                            0.261    12.529
n8573.in[1] (.names)                                             1.014    13.543
n8573.out[0] (.names)                                            0.261    13.804
n8575.in[1] (.names)                                             1.014    14.818
n8575.out[0] (.names)                                            0.261    15.079
n8576.in[0] (.names)                                             1.014    16.093
n8576.out[0] (.names)                                            0.261    16.354
n8578.in[1] (.names)                                             1.014    17.367
n8578.out[0] (.names)                                            0.261    17.628
n8579.in[0] (.names)                                             1.014    18.642
n8579.out[0] (.names)                                            0.261    18.903
n8608.in[1] (.names)                                             1.014    19.917
n8608.out[0] (.names)                                            0.261    20.178
n8585.in[0] (.names)                                             1.014    21.192
n8585.out[0] (.names)                                            0.261    21.453
n8609.in[0] (.names)                                             1.014    22.467
n8609.out[0] (.names)                                            0.261    22.728
n8610.in[0] (.names)                                             1.014    23.742
n8610.out[0] (.names)                                            0.261    24.003
n8586.in[0] (.names)                                             1.014    25.016
n8586.out[0] (.names)                                            0.261    25.277
n8536.in[0] (.names)                                             1.014    26.291
n8536.out[0] (.names)                                            0.261    26.552
n8588.in[0] (.names)                                             1.014    27.566
n8588.out[0] (.names)                                            0.261    27.827
n8590.in[1] (.names)                                             1.014    28.841
n8590.out[0] (.names)                                            0.261    29.102
n8584.in[0] (.names)                                             1.014    30.116
n8584.out[0] (.names)                                            0.261    30.377
n8587.in[0] (.names)                                             1.014    31.390
n8587.out[0] (.names)                                            0.261    31.651
n8589.in[1] (.names)                                             1.014    32.665
n8589.out[0] (.names)                                            0.261    32.926
n8591.in[1] (.names)                                             1.014    33.940
n8591.out[0] (.names)                                            0.261    34.201
n8592.in[1] (.names)                                             1.014    35.215
n8592.out[0] (.names)                                            0.261    35.476
n8593.in[0] (.names)                                             1.014    36.490
n8593.out[0] (.names)                                            0.261    36.751
n8595.in[2] (.names)                                             1.014    37.765
n8595.out[0] (.names)                                            0.261    38.026
n8596.in[0] (.names)                                             1.014    39.039
n8596.out[0] (.names)                                            0.261    39.300
n8597.in[0] (.names)                                             1.014    40.314
n8597.out[0] (.names)                                            0.261    40.575
n7806.in[2] (.names)                                             1.014    41.589
n7806.out[0] (.names)                                            0.261    41.850
n8600.in[1] (.names)                                             1.014    42.864
n8600.out[0] (.names)                                            0.261    43.125
n7981.in[1] (.names)                                             1.014    44.139
n7981.out[0] (.names)                                            0.261    44.400
n8604.in[1] (.names)                                             1.014    45.413
n8604.out[0] (.names)                                            0.261    45.674
n8605.in[0] (.names)                                             1.014    46.688
n8605.out[0] (.names)                                            0.261    46.949
n8606.in[0] (.names)                                             1.014    47.963
n8606.out[0] (.names)                                            0.261    48.224
n7804.in[0] (.names)                                             1.014    49.238
n7804.out[0] (.names)                                            0.261    49.499
n7805.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7805.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 59
Startpoint: n7831.Q[0] (.latch clocked by pclk)
Endpoint  : n7837.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7831.clk[0] (.latch)                                            1.014     1.014
n7831.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8235.in[0] (.names)                                             1.014     2.070
n8235.out[0] (.names)                                            0.261     2.331
n8237.in[0] (.names)                                             1.014     3.344
n8237.out[0] (.names)                                            0.261     3.605
n8238.in[2] (.names)                                             1.014     4.619
n8238.out[0] (.names)                                            0.261     4.880
n8240.in[1] (.names)                                             1.014     5.894
n8240.out[0] (.names)                                            0.261     6.155
n8241.in[0] (.names)                                             1.014     7.169
n8241.out[0] (.names)                                            0.261     7.430
n8243.in[1] (.names)                                             1.014     8.444
n8243.out[0] (.names)                                            0.261     8.705
n8244.in[0] (.names)                                             1.014     9.719
n8244.out[0] (.names)                                            0.261     9.980
n8571.in[0] (.names)                                             1.014    10.993
n8571.out[0] (.names)                                            0.261    11.254
n8572.in[1] (.names)                                             1.014    12.268
n8572.out[0] (.names)                                            0.261    12.529
n8573.in[1] (.names)                                             1.014    13.543
n8573.out[0] (.names)                                            0.261    13.804
n8575.in[1] (.names)                                             1.014    14.818
n8575.out[0] (.names)                                            0.261    15.079
n8576.in[0] (.names)                                             1.014    16.093
n8576.out[0] (.names)                                            0.261    16.354
n8578.in[1] (.names)                                             1.014    17.367
n8578.out[0] (.names)                                            0.261    17.628
n8579.in[0] (.names)                                             1.014    18.642
n8579.out[0] (.names)                                            0.261    18.903
n8608.in[1] (.names)                                             1.014    19.917
n8608.out[0] (.names)                                            0.261    20.178
n8585.in[0] (.names)                                             1.014    21.192
n8585.out[0] (.names)                                            0.261    21.453
n8609.in[0] (.names)                                             1.014    22.467
n8609.out[0] (.names)                                            0.261    22.728
n8610.in[0] (.names)                                             1.014    23.742
n8610.out[0] (.names)                                            0.261    24.003
n8586.in[0] (.names)                                             1.014    25.016
n8586.out[0] (.names)                                            0.261    25.277
n8536.in[0] (.names)                                             1.014    26.291
n8536.out[0] (.names)                                            0.261    26.552
n8537.in[2] (.names)                                             1.014    27.566
n8537.out[0] (.names)                                            0.261    27.827
n8540.in[1] (.names)                                             1.014    28.841
n8540.out[0] (.names)                                            0.261    29.102
n8542.in[1] (.names)                                             1.014    30.116
n8542.out[0] (.names)                                            0.261    30.377
n7879.in[0] (.names)                                             1.014    31.390
n7879.out[0] (.names)                                            0.261    31.651
n7880.in[0] (.names)                                             1.014    32.665
n7880.out[0] (.names)                                            0.261    32.926
n7828.in[3] (.names)                                             1.014    33.940
n7828.out[0] (.names)                                            0.261    34.201
n7882.in[0] (.names)                                             1.014    35.215
n7882.out[0] (.names)                                            0.261    35.476
n7867.in[1] (.names)                                             1.014    36.490
n7867.out[0] (.names)                                            0.261    36.751
n7869.in[0] (.names)                                             1.014    37.765
n7869.out[0] (.names)                                            0.261    38.026
n7886.in[3] (.names)                                             1.014    39.039
n7886.out[0] (.names)                                            0.261    39.300
n7889.in[0] (.names)                                             1.014    40.314
n7889.out[0] (.names)                                            0.261    40.575
n7887.in[1] (.names)                                             1.014    41.589
n7887.out[0] (.names)                                            0.261    41.850
n7890.in[0] (.names)                                             1.014    42.864
n7890.out[0] (.names)                                            0.261    43.125
n7891.in[0] (.names)                                             1.014    44.139
n7891.out[0] (.names)                                            0.261    44.400
n7892.in[0] (.names)                                             1.014    45.413
n7892.out[0] (.names)                                            0.261    45.674
n7894.in[1] (.names)                                             1.014    46.688
n7894.out[0] (.names)                                            0.261    46.949
n7895.in[0] (.names)                                             1.014    47.963
n7895.out[0] (.names)                                            0.261    48.224
n7836.in[1] (.names)                                             1.014    49.238
n7836.out[0] (.names)                                            0.261    49.499
n7837.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7837.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 60
Startpoint: n7831.Q[0] (.latch clocked by pclk)
Endpoint  : n8020.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7831.clk[0] (.latch)                                            1.014     1.014
n7831.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8235.in[0] (.names)                                             1.014     2.070
n8235.out[0] (.names)                                            0.261     2.331
n8237.in[0] (.names)                                             1.014     3.344
n8237.out[0] (.names)                                            0.261     3.605
n8238.in[2] (.names)                                             1.014     4.619
n8238.out[0] (.names)                                            0.261     4.880
n8240.in[1] (.names)                                             1.014     5.894
n8240.out[0] (.names)                                            0.261     6.155
n8241.in[0] (.names)                                             1.014     7.169
n8241.out[0] (.names)                                            0.261     7.430
n8242.in[0] (.names)                                             1.014     8.444
n8242.out[0] (.names)                                            0.261     8.705
n8628.in[1] (.names)                                             1.014     9.719
n8628.out[0] (.names)                                            0.261     9.980
n8629.in[1] (.names)                                             1.014    10.993
n8629.out[0] (.names)                                            0.261    11.254
n8630.in[0] (.names)                                             1.014    12.268
n8630.out[0] (.names)                                            0.261    12.529
n8633.in[2] (.names)                                             1.014    13.543
n8633.out[0] (.names)                                            0.261    13.804
n8634.in[0] (.names)                                             1.014    14.818
n8634.out[0] (.names)                                            0.261    15.079
n8623.in[0] (.names)                                             1.014    16.093
n8623.out[0] (.names)                                            0.261    16.354
n8635.in[0] (.names)                                             1.014    17.367
n8635.out[0] (.names)                                            0.261    17.628
n8637.in[0] (.names)                                             1.014    18.642
n8637.out[0] (.names)                                            0.261    18.903
n8638.in[1] (.names)                                             1.014    19.917
n8638.out[0] (.names)                                            0.261    20.178
n8639.in[0] (.names)                                             1.014    21.192
n8639.out[0] (.names)                                            0.261    21.453
n8532.in[0] (.names)                                             1.014    22.467
n8532.out[0] (.names)                                            0.261    22.728
n8497.in[1] (.names)                                             1.014    23.742
n8497.out[0] (.names)                                            0.261    24.003
n8498.in[0] (.names)                                             1.014    25.016
n8498.out[0] (.names)                                            0.261    25.277
n8499.in[2] (.names)                                             1.014    26.291
n8499.out[0] (.names)                                            0.261    26.552
n8501.in[1] (.names)                                             1.014    27.566
n8501.out[0] (.names)                                            0.261    27.827
n8502.in[0] (.names)                                             1.014    28.841
n8502.out[0] (.names)                                            0.261    29.102
n8503.in[0] (.names)                                             1.014    30.116
n8503.out[0] (.names)                                            0.261    30.377
n8506.in[1] (.names)                                             1.014    31.390
n8506.out[0] (.names)                                            0.261    31.651
n8507.in[2] (.names)                                             1.014    32.665
n8507.out[0] (.names)                                            0.261    32.926
n8508.in[1] (.names)                                             1.014    33.940
n8508.out[0] (.names)                                            0.261    34.201
n8509.in[0] (.names)                                             1.014    35.215
n8509.out[0] (.names)                                            0.261    35.476
n8510.in[0] (.names)                                             1.014    36.490
n8510.out[0] (.names)                                            0.261    36.751
n8512.in[2] (.names)                                             1.014    37.765
n8512.out[0] (.names)                                            0.261    38.026
n8513.in[0] (.names)                                             1.014    39.039
n8513.out[0] (.names)                                            0.261    39.300
n8504.in[0] (.names)                                             1.014    40.314
n8504.out[0] (.names)                                            0.261    40.575
n8505.in[0] (.names)                                             1.014    41.589
n8505.out[0] (.names)                                            0.261    41.850
n8518.in[0] (.names)                                             1.014    42.864
n8518.out[0] (.names)                                            0.261    43.125
n8519.in[0] (.names)                                             1.014    44.139
n8519.out[0] (.names)                                            0.261    44.400
n8520.in[0] (.names)                                             1.014    45.413
n8520.out[0] (.names)                                            0.261    45.674
n8521.in[0] (.names)                                             1.014    46.688
n8521.out[0] (.names)                                            0.261    46.949
n7995.in[1] (.names)                                             1.014    47.963
n7995.out[0] (.names)                                            0.261    48.224
n8019.in[0] (.names)                                             1.014    49.238
n8019.out[0] (.names)                                            0.261    49.499
n8020.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8020.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 61
Startpoint: n7200.Q[0] (.latch clocked by pclk)
Endpoint  : n8868.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7200.clk[0] (.latch)                                            1.014     1.014
n7200.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8811.in[0] (.names)                                             1.014     2.070
n8811.out[0] (.names)                                            0.261     2.331
n8812.in[2] (.names)                                             1.014     3.344
n8812.out[0] (.names)                                            0.261     3.605
n8878.in[1] (.names)                                             1.014     4.619
n8878.out[0] (.names)                                            0.261     4.880
n8880.in[0] (.names)                                             1.014     5.894
n8880.out[0] (.names)                                            0.261     6.155
n8881.in[0] (.names)                                             1.014     7.169
n8881.out[0] (.names)                                            0.261     7.430
n8877.in[0] (.names)                                             1.014     8.444
n8877.out[0] (.names)                                            0.261     8.705
n8815.in[0] (.names)                                             1.014     9.719
n8815.out[0] (.names)                                            0.261     9.980
n8816.in[3] (.names)                                             1.014    10.993
n8816.out[0] (.names)                                            0.261    11.254
n8817.in[1] (.names)                                             1.014    12.268
n8817.out[0] (.names)                                            0.261    12.529
n8819.in[1] (.names)                                             1.014    13.543
n8819.out[0] (.names)                                            0.261    13.804
n8820.in[0] (.names)                                             1.014    14.818
n8820.out[0] (.names)                                            0.261    15.079
n8821.in[0] (.names)                                             1.014    16.093
n8821.out[0] (.names)                                            0.261    16.354
n8822.in[2] (.names)                                             1.014    17.367
n8822.out[0] (.names)                                            0.261    17.628
n8823.in[2] (.names)                                             1.014    18.642
n8823.out[0] (.names)                                            0.261    18.903
n8824.in[2] (.names)                                             1.014    19.917
n8824.out[0] (.names)                                            0.261    20.178
n8825.in[0] (.names)                                             1.014    21.192
n8825.out[0] (.names)                                            0.261    21.453
n8826.in[0] (.names)                                             1.014    22.467
n8826.out[0] (.names)                                            0.261    22.728
n8827.in[1] (.names)                                             1.014    23.742
n8827.out[0] (.names)                                            0.261    24.003
n8828.in[0] (.names)                                             1.014    25.016
n8828.out[0] (.names)                                            0.261    25.277
n8829.in[0] (.names)                                             1.014    26.291
n8829.out[0] (.names)                                            0.261    26.552
n8830.in[0] (.names)                                             1.014    27.566
n8830.out[0] (.names)                                            0.261    27.827
n8838.in[3] (.names)                                             1.014    28.841
n8838.out[0] (.names)                                            0.261    29.102
n8840.in[1] (.names)                                             1.014    30.116
n8840.out[0] (.names)                                            0.261    30.377
n8843.in[2] (.names)                                             1.014    31.390
n8843.out[0] (.names)                                            0.261    31.651
n8832.in[1] (.names)                                             1.014    32.665
n8832.out[0] (.names)                                            0.261    32.926
n8842.in[0] (.names)                                             1.014    33.940
n8842.out[0] (.names)                                            0.261    34.201
n8845.in[0] (.names)                                             1.014    35.215
n8845.out[0] (.names)                                            0.261    35.476
n8847.in[1] (.names)                                             1.014    36.490
n8847.out[0] (.names)                                            0.261    36.751
n8850.in[0] (.names)                                             1.014    37.765
n8850.out[0] (.names)                                            0.261    38.026
n8852.in[3] (.names)                                             1.014    39.039
n8852.out[0] (.names)                                            0.261    39.300
n7219.in[2] (.names)                                             1.014    40.314
n7219.out[0] (.names)                                            0.261    40.575
n8853.in[0] (.names)                                             1.014    41.589
n8853.out[0] (.names)                                            0.261    41.850
n8854.in[0] (.names)                                             1.014    42.864
n8854.out[0] (.names)                                            0.261    43.125
n8855.in[0] (.names)                                             1.014    44.139
n8855.out[0] (.names)                                            0.261    44.400
n8856.in[0] (.names)                                             1.014    45.413
n8856.out[0] (.names)                                            0.261    45.674
n8857.in[2] (.names)                                             1.014    46.688
n8857.out[0] (.names)                                            0.261    46.949
n8858.in[1] (.names)                                             1.014    47.963
n8858.out[0] (.names)                                            0.261    48.224
n8859.in[0] (.names)                                             1.014    49.238
n8859.out[0] (.names)                                            0.261    49.499
n8868.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n8868.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 62
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n5690.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9286.in[0] (.names)                                             1.014    26.291
n9286.out[0] (.names)                                            0.261    26.552
n9287.in[1] (.names)                                             1.014    27.566
n9287.out[0] (.names)                                            0.261    27.827
n9289.in[2] (.names)                                             1.014    28.841
n9289.out[0] (.names)                                            0.261    29.102
n8912.in[1] (.names)                                             1.014    30.116
n8912.out[0] (.names)                                            0.261    30.377
n8913.in[1] (.names)                                             1.014    31.390
n8913.out[0] (.names)                                            0.261    31.651
n8917.in[1] (.names)                                             1.014    32.665
n8917.out[0] (.names)                                            0.261    32.926
n8918.in[1] (.names)                                             1.014    33.940
n8918.out[0] (.names)                                            0.261    34.201
n8919.in[0] (.names)                                             1.014    35.215
n8919.out[0] (.names)                                            0.261    35.476
n8920.in[0] (.names)                                             1.014    36.490
n8920.out[0] (.names)                                            0.261    36.751
n8921.in[0] (.names)                                             1.014    37.765
n8921.out[0] (.names)                                            0.261    38.026
n8938.in[0] (.names)                                             1.014    39.039
n8938.out[0] (.names)                                            0.261    39.300
n8939.in[2] (.names)                                             1.014    40.314
n8939.out[0] (.names)                                            0.261    40.575
n8940.in[0] (.names)                                             1.014    41.589
n8940.out[0] (.names)                                            0.261    41.850
n8943.in[0] (.names)                                             1.014    42.864
n8943.out[0] (.names)                                            0.261    43.125
n8944.in[0] (.names)                                             1.014    44.139
n8944.out[0] (.names)                                            0.261    44.400
n8945.in[3] (.names)                                             1.014    45.413
n8945.out[0] (.names)                                            0.261    45.674
n8946.in[0] (.names)                                             1.014    46.688
n8946.out[0] (.names)                                            0.261    46.949
n8947.in[1] (.names)                                             1.014    47.963
n8947.out[0] (.names)                                            0.261    48.224
n5689.in[0] (.names)                                             1.014    49.238
n5689.out[0] (.names)                                            0.261    49.499
n5690.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5690.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 63
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9003.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9158.in[2] (.names)                                             1.014    32.665
n9158.out[0] (.names)                                            0.261    32.926
n9159.in[2] (.names)                                             1.014    33.940
n9159.out[0] (.names)                                            0.261    34.201
n9160.in[0] (.names)                                             1.014    35.215
n9160.out[0] (.names)                                            0.261    35.476
n9162.in[1] (.names)                                             1.014    36.490
n9162.out[0] (.names)                                            0.261    36.751
n9168.in[1] (.names)                                             1.014    37.765
n9168.out[0] (.names)                                            0.261    38.026
n9171.in[0] (.names)                                             1.014    39.039
n9171.out[0] (.names)                                            0.261    39.300
n9172.in[0] (.names)                                             1.014    40.314
n9172.out[0] (.names)                                            0.261    40.575
n9173.in[0] (.names)                                             1.014    41.589
n9173.out[0] (.names)                                            0.261    41.850
n9174.in[0] (.names)                                             1.014    42.864
n9174.out[0] (.names)                                            0.261    43.125
n9175.in[0] (.names)                                             1.014    44.139
n9175.out[0] (.names)                                            0.261    44.400
n9178.in[0] (.names)                                             1.014    45.413
n9178.out[0] (.names)                                            0.261    45.674
n9179.in[0] (.names)                                             1.014    46.688
n9179.out[0] (.names)                                            0.261    46.949
n9001.in[0] (.names)                                             1.014    47.963
n9001.out[0] (.names)                                            0.261    48.224
n9002.in[2] (.names)                                             1.014    49.238
n9002.out[0] (.names)                                            0.261    49.499
n9003.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9003.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 64
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9164.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9177.in[0] (.names)                                             1.014    47.963
n9177.out[0] (.names)                                            0.261    48.224
n5667.in[1] (.names)                                             1.014    49.238
n5667.out[0] (.names)                                            0.261    49.499
n9164.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9164.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 65
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n5668.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9177.in[0] (.names)                                             1.014    47.963
n9177.out[0] (.names)                                            0.261    48.224
n5667.in[1] (.names)                                             1.014    49.238
n5667.out[0] (.names)                                            0.261    49.499
n5668.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5668.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 66
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n7196.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9132.in[1] (.names)                                             1.014    47.963
n9132.out[0] (.names)                                            0.261    48.224
n7195.in[0] (.names)                                             1.014    49.238
n7195.out[0] (.names)                                            0.261    49.499
n7196.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7196.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 67
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9120.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9132.in[1] (.names)                                             1.014    47.963
n9132.out[0] (.names)                                            0.261    48.224
n7195.in[0] (.names)                                             1.014    49.238
n7195.out[0] (.names)                                            0.261    49.499
n9120.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9120.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 68
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n4866.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5139.in[0] (.names)                                             1.014     2.070
n5139.out[0] (.names)                                            0.261     2.331
n5144.in[1] (.names)                                             1.014     3.344
n5144.out[0] (.names)                                            0.261     3.605
n5145.in[0] (.names)                                             1.014     4.619
n5145.out[0] (.names)                                            0.261     4.880
n5149.in[0] (.names)                                             1.014     5.894
n5149.out[0] (.names)                                            0.261     6.155
n5146.in[0] (.names)                                             1.014     7.169
n5146.out[0] (.names)                                            0.261     7.430
n4827.in[0] (.names)                                             1.014     8.444
n4827.out[0] (.names)                                            0.261     8.705
n4828.in[0] (.names)                                             1.014     9.719
n4828.out[0] (.names)                                            0.261     9.980
n4829.in[0] (.names)                                             1.014    10.993
n4829.out[0] (.names)                                            0.261    11.254
n4821.in[0] (.names)                                             1.014    12.268
n4821.out[0] (.names)                                            0.261    12.529
n5103.in[3] (.names)                                             1.014    13.543
n5103.out[0] (.names)                                            0.261    13.804
n5105.in[0] (.names)                                             1.014    14.818
n5105.out[0] (.names)                                            0.261    15.079
n5106.in[0] (.names)                                             1.014    16.093
n5106.out[0] (.names)                                            0.261    16.354
n5121.in[0] (.names)                                             1.014    17.367
n5121.out[0] (.names)                                            0.261    17.628
n5122.in[0] (.names)                                             1.014    18.642
n5122.out[0] (.names)                                            0.261    18.903
n5129.in[0] (.names)                                             1.014    19.917
n5129.out[0] (.names)                                            0.261    20.178
n4848.in[0] (.names)                                             1.014    21.192
n4848.out[0] (.names)                                            0.261    21.453
n4850.in[0] (.names)                                             1.014    22.467
n4850.out[0] (.names)                                            0.261    22.728
n4851.in[0] (.names)                                             1.014    23.742
n4851.out[0] (.names)                                            0.261    24.003
n4852.in[1] (.names)                                             1.014    25.016
n4852.out[0] (.names)                                            0.261    25.277
n4853.in[1] (.names)                                             1.014    26.291
n4853.out[0] (.names)                                            0.261    26.552
n4854.in[0] (.names)                                             1.014    27.566
n4854.out[0] (.names)                                            0.261    27.827
n4855.in[3] (.names)                                             1.014    28.841
n4855.out[0] (.names)                                            0.261    29.102
n4856.in[0] (.names)                                             1.014    30.116
n4856.out[0] (.names)                                            0.261    30.377
n4857.in[0] (.names)                                             1.014    31.390
n4857.out[0] (.names)                                            0.261    31.651
n4858.in[0] (.names)                                             1.014    32.665
n4858.out[0] (.names)                                            0.261    32.926
n4859.in[0] (.names)                                             1.014    33.940
n4859.out[0] (.names)                                            0.261    34.201
n4861.in[2] (.names)                                             1.014    35.215
n4861.out[0] (.names)                                            0.261    35.476
n4862.in[0] (.names)                                             1.014    36.490
n4862.out[0] (.names)                                            0.261    36.751
n4863.in[0] (.names)                                             1.014    37.765
n4863.out[0] (.names)                                            0.261    38.026
n4867.in[3] (.names)                                             1.014    39.039
n4867.out[0] (.names)                                            0.261    39.300
n4868.in[0] (.names)                                             1.014    40.314
n4868.out[0] (.names)                                            0.261    40.575
n4869.in[2] (.names)                                             1.014    41.589
n4869.out[0] (.names)                                            0.261    41.850
n4872.in[1] (.names)                                             1.014    42.864
n4872.out[0] (.names)                                            0.261    43.125
n4870.in[1] (.names)                                             1.014    44.139
n4870.out[0] (.names)                                            0.261    44.400
n4865.in[0] (.names)                                             1.014    45.413
n4865.out[0] (.names)                                            0.261    45.674
n4385.in[1] (.names)                                             1.014    46.688
n4385.out[0] (.names)                                            0.261    46.949
n4389.in[1] (.names)                                             1.014    47.963
n4389.out[0] (.names)                                            0.261    48.224
n4381.in[1] (.names)                                             1.014    49.238
n4381.out[0] (.names)                                            0.261    49.499
n4866.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4866.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 69
Startpoint: n5287.Q[0] (.latch clocked by pclk)
Endpoint  : n2704.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5287.clk[0] (.latch)                                            1.014     1.014
n5287.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5288.in[0] (.names)                                             1.014     2.070
n5288.out[0] (.names)                                            0.261     2.331
n5289.in[1] (.names)                                             1.014     3.344
n5289.out[0] (.names)                                            0.261     3.605
n5290.in[2] (.names)                                             1.014     4.619
n5290.out[0] (.names)                                            0.261     4.880
n5291.in[0] (.names)                                             1.014     5.894
n5291.out[0] (.names)                                            0.261     6.155
n5297.in[1] (.names)                                             1.014     7.169
n5297.out[0] (.names)                                            0.261     7.430
n5294.in[0] (.names)                                             1.014     8.444
n5294.out[0] (.names)                                            0.261     8.705
n5295.in[0] (.names)                                             1.014     9.719
n5295.out[0] (.names)                                            0.261     9.980
n5296.in[3] (.names)                                             1.014    10.993
n5296.out[0] (.names)                                            0.261    11.254
n5298.in[2] (.names)                                             1.014    12.268
n5298.out[0] (.names)                                            0.261    12.529
n5302.in[1] (.names)                                             1.014    13.543
n5302.out[0] (.names)                                            0.261    13.804
n5245.in[0] (.names)                                             1.014    14.818
n5245.out[0] (.names)                                            0.261    15.079
n5303.in[0] (.names)                                             1.014    16.093
n5303.out[0] (.names)                                            0.261    16.354
n5314.in[0] (.names)                                             1.014    17.367
n5314.out[0] (.names)                                            0.261    17.628
n5315.in[1] (.names)                                             1.014    18.642
n5315.out[0] (.names)                                            0.261    18.903
n5317.in[1] (.names)                                             1.014    19.917
n5317.out[0] (.names)                                            0.261    20.178
n5318.in[0] (.names)                                             1.014    21.192
n5318.out[0] (.names)                                            0.261    21.453
n5319.in[0] (.names)                                             1.014    22.467
n5319.out[0] (.names)                                            0.261    22.728
n5448.in[2] (.names)                                             1.014    23.742
n5448.out[0] (.names)                                            0.261    24.003
n5464.in[0] (.names)                                             1.014    25.016
n5464.out[0] (.names)                                            0.261    25.277
n5466.in[0] (.names)                                             1.014    26.291
n5466.out[0] (.names)                                            0.261    26.552
n5467.in[0] (.names)                                             1.014    27.566
n5467.out[0] (.names)                                            0.261    27.827
n5468.in[0] (.names)                                             1.014    28.841
n5468.out[0] (.names)                                            0.261    29.102
n5469.in[2] (.names)                                             1.014    30.116
n5469.out[0] (.names)                                            0.261    30.377
n5470.in[0] (.names)                                             1.014    31.390
n5470.out[0] (.names)                                            0.261    31.651
n5471.in[0] (.names)                                             1.014    32.665
n5471.out[0] (.names)                                            0.261    32.926
n5472.in[2] (.names)                                             1.014    33.940
n5472.out[0] (.names)                                            0.261    34.201
n5473.in[0] (.names)                                             1.014    35.215
n5473.out[0] (.names)                                            0.261    35.476
n5475.in[1] (.names)                                             1.014    36.490
n5475.out[0] (.names)                                            0.261    36.751
n5476.in[0] (.names)                                             1.014    37.765
n5476.out[0] (.names)                                            0.261    38.026
n5477.in[0] (.names)                                             1.014    39.039
n5477.out[0] (.names)                                            0.261    39.300
n5458.in[0] (.names)                                             1.014    40.314
n5458.out[0] (.names)                                            0.261    40.575
n5479.in[0] (.names)                                             1.014    41.589
n5479.out[0] (.names)                                            0.261    41.850
n5481.in[3] (.names)                                             1.014    42.864
n5481.out[0] (.names)                                            0.261    43.125
n5484.in[1] (.names)                                             1.014    44.139
n5484.out[0] (.names)                                            0.261    44.400
n5485.in[0] (.names)                                             1.014    45.413
n5485.out[0] (.names)                                            0.261    45.674
n5486.in[1] (.names)                                             1.014    46.688
n5486.out[0] (.names)                                            0.261    46.949
n3382.in[0] (.names)                                             1.014    47.963
n3382.out[0] (.names)                                            0.261    48.224
n2703.in[0] (.names)                                             1.014    49.238
n2703.out[0] (.names)                                            0.261    49.499
n2704.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2704.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 70
Startpoint: n5287.Q[0] (.latch clocked by pclk)
Endpoint  : n3373.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5287.clk[0] (.latch)                                            1.014     1.014
n5287.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5288.in[0] (.names)                                             1.014     2.070
n5288.out[0] (.names)                                            0.261     2.331
n5289.in[1] (.names)                                             1.014     3.344
n5289.out[0] (.names)                                            0.261     3.605
n5290.in[2] (.names)                                             1.014     4.619
n5290.out[0] (.names)                                            0.261     4.880
n5291.in[0] (.names)                                             1.014     5.894
n5291.out[0] (.names)                                            0.261     6.155
n5297.in[1] (.names)                                             1.014     7.169
n5297.out[0] (.names)                                            0.261     7.430
n5294.in[0] (.names)                                             1.014     8.444
n5294.out[0] (.names)                                            0.261     8.705
n5295.in[0] (.names)                                             1.014     9.719
n5295.out[0] (.names)                                            0.261     9.980
n5296.in[3] (.names)                                             1.014    10.993
n5296.out[0] (.names)                                            0.261    11.254
n5298.in[2] (.names)                                             1.014    12.268
n5298.out[0] (.names)                                            0.261    12.529
n5302.in[1] (.names)                                             1.014    13.543
n5302.out[0] (.names)                                            0.261    13.804
n5245.in[0] (.names)                                             1.014    14.818
n5245.out[0] (.names)                                            0.261    15.079
n5303.in[0] (.names)                                             1.014    16.093
n5303.out[0] (.names)                                            0.261    16.354
n5314.in[0] (.names)                                             1.014    17.367
n5314.out[0] (.names)                                            0.261    17.628
n5315.in[1] (.names)                                             1.014    18.642
n5315.out[0] (.names)                                            0.261    18.903
n5317.in[1] (.names)                                             1.014    19.917
n5317.out[0] (.names)                                            0.261    20.178
n5318.in[0] (.names)                                             1.014    21.192
n5318.out[0] (.names)                                            0.261    21.453
n5319.in[0] (.names)                                             1.014    22.467
n5319.out[0] (.names)                                            0.261    22.728
n5448.in[2] (.names)                                             1.014    23.742
n5448.out[0] (.names)                                            0.261    24.003
n5464.in[0] (.names)                                             1.014    25.016
n5464.out[0] (.names)                                            0.261    25.277
n5466.in[0] (.names)                                             1.014    26.291
n5466.out[0] (.names)                                            0.261    26.552
n5467.in[0] (.names)                                             1.014    27.566
n5467.out[0] (.names)                                            0.261    27.827
n5468.in[0] (.names)                                             1.014    28.841
n5468.out[0] (.names)                                            0.261    29.102
n5469.in[2] (.names)                                             1.014    30.116
n5469.out[0] (.names)                                            0.261    30.377
n5470.in[0] (.names)                                             1.014    31.390
n5470.out[0] (.names)                                            0.261    31.651
n5471.in[0] (.names)                                             1.014    32.665
n5471.out[0] (.names)                                            0.261    32.926
n5472.in[2] (.names)                                             1.014    33.940
n5472.out[0] (.names)                                            0.261    34.201
n5473.in[0] (.names)                                             1.014    35.215
n5473.out[0] (.names)                                            0.261    35.476
n5487.in[0] (.names)                                             1.014    36.490
n5487.out[0] (.names)                                            0.261    36.751
n5480.in[1] (.names)                                             1.014    37.765
n5480.out[0] (.names)                                            0.261    38.026
n5350.in[0] (.names)                                             1.014    39.039
n5350.out[0] (.names)                                            0.261    39.300
n5502.in[2] (.names)                                             1.014    40.314
n5502.out[0] (.names)                                            0.261    40.575
n5503.in[0] (.names)                                             1.014    41.589
n5503.out[0] (.names)                                            0.261    41.850
n5505.in[0] (.names)                                             1.014    42.864
n5505.out[0] (.names)                                            0.261    43.125
n5506.in[0] (.names)                                             1.014    44.139
n5506.out[0] (.names)                                            0.261    44.400
n5509.in[1] (.names)                                             1.014    45.413
n5509.out[0] (.names)                                            0.261    45.674
n5510.in[0] (.names)                                             1.014    46.688
n5510.out[0] (.names)                                            0.261    46.949
n3949.in[0] (.names)                                             1.014    47.963
n3949.out[0] (.names)                                            0.261    48.224
n3372.in[0] (.names)                                             1.014    49.238
n3372.out[0] (.names)                                            0.261    49.499
n3373.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3373.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 71
Startpoint: n124.Q[0] (.latch clocked by pclk)
Endpoint  : n6327.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n124.clk[0] (.latch)                                             1.014     1.014
n124.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n6648.in[0] (.names)                                             1.014     2.070
n6648.out[0] (.names)                                            0.261     2.331
n6649.in[2] (.names)                                             1.014     3.344
n6649.out[0] (.names)                                            0.261     3.605
n6650.in[3] (.names)                                             1.014     4.619
n6650.out[0] (.names)                                            0.261     4.880
n6651.in[1] (.names)                                             1.014     5.894
n6651.out[0] (.names)                                            0.261     6.155
n6653.in[0] (.names)                                             1.014     7.169
n6653.out[0] (.names)                                            0.261     7.430
n6654.in[0] (.names)                                             1.014     8.444
n6654.out[0] (.names)                                            0.261     8.705
n6747.in[1] (.names)                                             1.014     9.719
n6747.out[0] (.names)                                            0.261     9.980
n6753.in[0] (.names)                                             1.014    10.993
n6753.out[0] (.names)                                            0.261    11.254
n6754.in[0] (.names)                                             1.014    12.268
n6754.out[0] (.names)                                            0.261    12.529
n6755.in[0] (.names)                                             1.014    13.543
n6755.out[0] (.names)                                            0.261    13.804
n6748.in[0] (.names)                                             1.014    14.818
n6748.out[0] (.names)                                            0.261    15.079
n6750.in[0] (.names)                                             1.014    16.093
n6750.out[0] (.names)                                            0.261    16.354
n6761.in[1] (.names)                                             1.014    17.367
n6761.out[0] (.names)                                            0.261    17.628
n6762.in[0] (.names)                                             1.014    18.642
n6762.out[0] (.names)                                            0.261    18.903
n6763.in[0] (.names)                                             1.014    19.917
n6763.out[0] (.names)                                            0.261    20.178
n6764.in[0] (.names)                                             1.014    21.192
n6764.out[0] (.names)                                            0.261    21.453
n6688.in[1] (.names)                                             1.014    22.467
n6688.out[0] (.names)                                            0.261    22.728
n6678.in[0] (.names)                                             1.014    23.742
n6678.out[0] (.names)                                            0.261    24.003
n6721.in[2] (.names)                                             1.014    25.016
n6721.out[0] (.names)                                            0.261    25.277
n6722.in[0] (.names)                                             1.014    26.291
n6722.out[0] (.names)                                            0.261    26.552
n6725.in[2] (.names)                                             1.014    27.566
n6725.out[0] (.names)                                            0.261    27.827
n6726.in[0] (.names)                                             1.014    28.841
n6726.out[0] (.names)                                            0.261    29.102
n6727.in[0] (.names)                                             1.014    30.116
n6727.out[0] (.names)                                            0.261    30.377
n6728.in[2] (.names)                                             1.014    31.390
n6728.out[0] (.names)                                            0.261    31.651
n6729.in[0] (.names)                                             1.014    32.665
n6729.out[0] (.names)                                            0.261    32.926
n6723.in[0] (.names)                                             1.014    33.940
n6723.out[0] (.names)                                            0.261    34.201
n6724.in[0] (.names)                                             1.014    35.215
n6724.out[0] (.names)                                            0.261    35.476
n6730.in[1] (.names)                                             1.014    36.490
n6730.out[0] (.names)                                            0.261    36.751
n6733.in[0] (.names)                                             1.014    37.765
n6733.out[0] (.names)                                            0.261    38.026
n6734.in[0] (.names)                                             1.014    39.039
n6734.out[0] (.names)                                            0.261    39.300
n6735.in[3] (.names)                                             1.014    40.314
n6735.out[0] (.names)                                            0.261    40.575
n6736.in[0] (.names)                                             1.014    41.589
n6736.out[0] (.names)                                            0.261    41.850
n6737.in[0] (.names)                                             1.014    42.864
n6737.out[0] (.names)                                            0.261    43.125
n6742.in[1] (.names)                                             1.014    44.139
n6742.out[0] (.names)                                            0.261    44.400
n6743.in[0] (.names)                                             1.014    45.413
n6743.out[0] (.names)                                            0.261    45.674
n6745.in[1] (.names)                                             1.014    46.688
n6745.out[0] (.names)                                            0.261    46.949
n6342.in[1] (.names)                                             1.014    47.963
n6342.out[0] (.names)                                            0.261    48.224
n6326.in[0] (.names)                                             1.014    49.238
n6326.out[0] (.names)                                            0.261    49.499
n6327.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6327.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 72
Startpoint: n124.Q[0] (.latch clocked by pclk)
Endpoint  : n5798.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n124.clk[0] (.latch)                                             1.014     1.014
n124.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n6648.in[0] (.names)                                             1.014     2.070
n6648.out[0] (.names)                                            0.261     2.331
n6649.in[2] (.names)                                             1.014     3.344
n6649.out[0] (.names)                                            0.261     3.605
n6650.in[3] (.names)                                             1.014     4.619
n6650.out[0] (.names)                                            0.261     4.880
n6651.in[1] (.names)                                             1.014     5.894
n6651.out[0] (.names)                                            0.261     6.155
n6653.in[0] (.names)                                             1.014     7.169
n6653.out[0] (.names)                                            0.261     7.430
n6654.in[0] (.names)                                             1.014     8.444
n6654.out[0] (.names)                                            0.261     8.705
n6747.in[1] (.names)                                             1.014     9.719
n6747.out[0] (.names)                                            0.261     9.980
n6753.in[0] (.names)                                             1.014    10.993
n6753.out[0] (.names)                                            0.261    11.254
n6754.in[0] (.names)                                             1.014    12.268
n6754.out[0] (.names)                                            0.261    12.529
n6755.in[0] (.names)                                             1.014    13.543
n6755.out[0] (.names)                                            0.261    13.804
n6748.in[0] (.names)                                             1.014    14.818
n6748.out[0] (.names)                                            0.261    15.079
n6750.in[0] (.names)                                             1.014    16.093
n6750.out[0] (.names)                                            0.261    16.354
n6761.in[1] (.names)                                             1.014    17.367
n6761.out[0] (.names)                                            0.261    17.628
n6762.in[0] (.names)                                             1.014    18.642
n6762.out[0] (.names)                                            0.261    18.903
n6765.in[2] (.names)                                             1.014    19.917
n6765.out[0] (.names)                                            0.261    20.178
n6776.in[0] (.names)                                             1.014    21.192
n6776.out[0] (.names)                                            0.261    21.453
n6777.in[1] (.names)                                             1.014    22.467
n6777.out[0] (.names)                                            0.261    22.728
n6778.in[0] (.names)                                             1.014    23.742
n6778.out[0] (.names)                                            0.261    24.003
n6779.in[0] (.names)                                             1.014    25.016
n6779.out[0] (.names)                                            0.261    25.277
n6751.in[0] (.names)                                             1.014    26.291
n6751.out[0] (.names)                                            0.261    26.552
n6781.in[0] (.names)                                             1.014    27.566
n6781.out[0] (.names)                                            0.261    27.827
n6783.in[3] (.names)                                             1.014    28.841
n6783.out[0] (.names)                                            0.261    29.102
n6786.in[1] (.names)                                             1.014    30.116
n6786.out[0] (.names)                                            0.261    30.377
n6787.in[1] (.names)                                             1.014    31.390
n6787.out[0] (.names)                                            0.261    31.651
n6744.in[2] (.names)                                             1.014    32.665
n6744.out[0] (.names)                                            0.261    32.926
n6796.in[1] (.names)                                             1.014    33.940
n6796.out[0] (.names)                                            0.261    34.201
n6799.in[0] (.names)                                             1.014    35.215
n6799.out[0] (.names)                                            0.261    35.476
n6802.in[0] (.names)                                             1.014    36.490
n6802.out[0] (.names)                                            0.261    36.751
n6803.in[0] (.names)                                             1.014    37.765
n6803.out[0] (.names)                                            0.261    38.026
n6790.in[0] (.names)                                             1.014    39.039
n6790.out[0] (.names)                                            0.261    39.300
n6800.in[0] (.names)                                             1.014    40.314
n6800.out[0] (.names)                                            0.261    40.575
n6805.in[0] (.names)                                             1.014    41.589
n6805.out[0] (.names)                                            0.261    41.850
n6806.in[0] (.names)                                             1.014    42.864
n6806.out[0] (.names)                                            0.261    43.125
n6820.in[0] (.names)                                             1.014    44.139
n6820.out[0] (.names)                                            0.261    44.400
n6821.in[2] (.names)                                             1.014    45.413
n6821.out[0] (.names)                                            0.261    45.674
n6822.in[1] (.names)                                             1.014    46.688
n6822.out[0] (.names)                                            0.261    46.949
n6348.in[1] (.names)                                             1.014    47.963
n6348.out[0] (.names)                                            0.261    48.224
n5797.in[0] (.names)                                             1.014    49.238
n5797.out[0] (.names)                                            0.261    49.499
n5798.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5798.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 73
Startpoint: n6178.Q[0] (.latch clocked by pclk)
Endpoint  : n5788.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6178.clk[0] (.latch)                                            1.014     1.014
n6178.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n6189.in[0] (.names)                                             1.014     2.070
n6189.out[0] (.names)                                            0.261     2.331
n6190.in[0] (.names)                                             1.014     3.344
n6190.out[0] (.names)                                            0.261     3.605
n6192.in[0] (.names)                                             1.014     4.619
n6192.out[0] (.names)                                            0.261     4.880
n6180.in[0] (.names)                                             1.014     5.894
n6180.out[0] (.names)                                            0.261     6.155
n6181.in[1] (.names)                                             1.014     7.169
n6181.out[0] (.names)                                            0.261     7.430
n6183.in[2] (.names)                                             1.014     8.444
n6183.out[0] (.names)                                            0.261     8.705
n6184.in[0] (.names)                                             1.014     9.719
n6184.out[0] (.names)                                            0.261     9.980
n6106.in[0] (.names)                                             1.014    10.993
n6106.out[0] (.names)                                            0.261    11.254
n6059.in[1] (.names)                                             1.014    12.268
n6059.out[0] (.names)                                            0.261    12.529
n6061.in[2] (.names)                                             1.014    13.543
n6061.out[0] (.names)                                            0.261    13.804
n6062.in[0] (.names)                                             1.014    14.818
n6062.out[0] (.names)                                            0.261    15.079
n6067.in[0] (.names)                                             1.014    16.093
n6067.out[0] (.names)                                            0.261    16.354
n6069.in[1] (.names)                                             1.014    17.367
n6069.out[0] (.names)                                            0.261    17.628
n6070.in[1] (.names)                                             1.014    18.642
n6070.out[0] (.names)                                            0.261    18.903
n6072.in[0] (.names)                                             1.014    19.917
n6072.out[0] (.names)                                            0.261    20.178
n6114.in[3] (.names)                                             1.014    21.192
n6114.out[0] (.names)                                            0.261    21.453
n6104.in[3] (.names)                                             1.014    22.467
n6104.out[0] (.names)                                            0.261    22.728
n6074.in[0] (.names)                                             1.014    23.742
n6074.out[0] (.names)                                            0.261    24.003
n6115.in[1] (.names)                                             1.014    25.016
n6115.out[0] (.names)                                            0.261    25.277
n6116.in[0] (.names)                                             1.014    26.291
n6116.out[0] (.names)                                            0.261    26.552
n6117.in[1] (.names)                                             1.014    27.566
n6117.out[0] (.names)                                            0.261    27.827
n6087.in[0] (.names)                                             1.014    28.841
n6087.out[0] (.names)                                            0.261    29.102
n6088.in[2] (.names)                                             1.014    30.116
n6088.out[0] (.names)                                            0.261    30.377
n6083.in[2] (.names)                                             1.014    31.390
n6083.out[0] (.names)                                            0.261    31.651
n6084.in[0] (.names)                                             1.014    32.665
n6084.out[0] (.names)                                            0.261    32.926
n6085.in[0] (.names)                                             1.014    33.940
n6085.out[0] (.names)                                            0.261    34.201
n6006.in[2] (.names)                                             1.014    35.215
n6006.out[0] (.names)                                            0.261    35.476
n6103.in[0] (.names)                                             1.014    36.490
n6103.out[0] (.names)                                            0.261    36.751
n6073.in[0] (.names)                                             1.014    37.765
n6073.out[0] (.names)                                            0.261    38.026
n6075.in[0] (.names)                                             1.014    39.039
n6075.out[0] (.names)                                            0.261    39.300
n6095.in[0] (.names)                                             1.014    40.314
n6095.out[0] (.names)                                            0.261    40.575
n6096.in[0] (.names)                                             1.014    41.589
n6096.out[0] (.names)                                            0.261    41.850
n6097.in[0] (.names)                                             1.014    42.864
n6097.out[0] (.names)                                            0.261    43.125
n6098.in[0] (.names)                                             1.014    44.139
n6098.out[0] (.names)                                            0.261    44.400
n5791.in[0] (.names)                                             1.014    45.413
n5791.out[0] (.names)                                            0.261    45.674
n5769.in[1] (.names)                                             1.014    46.688
n5769.out[0] (.names)                                            0.261    46.949
n6099.in[2] (.names)                                             1.014    47.963
n6099.out[0] (.names)                                            0.261    48.224
n5787.in[1] (.names)                                             1.014    49.238
n5787.out[0] (.names)                                            0.261    49.499
n5788.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5788.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 74
Startpoint: n6321.Q[0] (.latch clocked by pclk)
Endpoint  : n7020.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n6321.clk[0] (.latch)                                            1.014     1.014
n6321.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n7163.in[0] (.names)                                             1.014     2.070
n7163.out[0] (.names)                                            0.261     2.331
n7154.in[0] (.names)                                             1.014     3.344
n7154.out[0] (.names)                                            0.261     3.605
n7167.in[0] (.names)                                             1.014     4.619
n7167.out[0] (.names)                                            0.261     4.880
n7168.in[1] (.names)                                             1.014     5.894
n7168.out[0] (.names)                                            0.261     6.155
n7169.in[1] (.names)                                             1.014     7.169
n7169.out[0] (.names)                                            0.261     7.430
n7177.in[1] (.names)                                             1.014     8.444
n7177.out[0] (.names)                                            0.261     8.705
n7178.in[0] (.names)                                             1.014     9.719
n7178.out[0] (.names)                                            0.261     9.980
n7179.in[0] (.names)                                             1.014    10.993
n7179.out[0] (.names)                                            0.261    11.254
n6893.in[0] (.names)                                             1.014    12.268
n6893.out[0] (.names)                                            0.261    12.529
n6894.in[2] (.names)                                             1.014    13.543
n6894.out[0] (.names)                                            0.261    13.804
n6948.in[1] (.names)                                             1.014    14.818
n6948.out[0] (.names)                                            0.261    15.079
n6949.in[0] (.names)                                             1.014    16.093
n6949.out[0] (.names)                                            0.261    16.354
n6951.in[0] (.names)                                             1.014    17.367
n6951.out[0] (.names)                                            0.261    17.628
n6952.in[0] (.names)                                             1.014    18.642
n6952.out[0] (.names)                                            0.261    18.903
n6957.in[1] (.names)                                             1.014    19.917
n6957.out[0] (.names)                                            0.261    20.178
n6958.in[1] (.names)                                             1.014    21.192
n6958.out[0] (.names)                                            0.261    21.453
n6962.in[0] (.names)                                             1.014    22.467
n6962.out[0] (.names)                                            0.261    22.728
n6963.in[1] (.names)                                             1.014    23.742
n6963.out[0] (.names)                                            0.261    24.003
n6964.in[0] (.names)                                             1.014    25.016
n6964.out[0] (.names)                                            0.261    25.277
n6936.in[0] (.names)                                             1.014    26.291
n6936.out[0] (.names)                                            0.261    26.552
n6937.in[0] (.names)                                             1.014    27.566
n6937.out[0] (.names)                                            0.261    27.827
n6931.in[0] (.names)                                             1.014    28.841
n6931.out[0] (.names)                                            0.261    29.102
n6967.in[2] (.names)                                             1.014    30.116
n6967.out[0] (.names)                                            0.261    30.377
n7036.in[2] (.names)                                             1.014    31.390
n7036.out[0] (.names)                                            0.261    31.651
n7025.in[0] (.names)                                             1.014    32.665
n7025.out[0] (.names)                                            0.261    32.926
n7040.in[0] (.names)                                             1.014    33.940
n7040.out[0] (.names)                                            0.261    34.201
n7041.in[1] (.names)                                             1.014    35.215
n7041.out[0] (.names)                                            0.261    35.476
n7039.in[0] (.names)                                             1.014    36.490
n7039.out[0] (.names)                                            0.261    36.751
n7028.in[0] (.names)                                             1.014    37.765
n7028.out[0] (.names)                                            0.261    38.026
n7029.in[0] (.names)                                             1.014    39.039
n7029.out[0] (.names)                                            0.261    39.300
n7024.in[0] (.names)                                             1.014    40.314
n7024.out[0] (.names)                                            0.261    40.575
n7027.in[0] (.names)                                             1.014    41.589
n7027.out[0] (.names)                                            0.261    41.850
n7031.in[0] (.names)                                             1.014    42.864
n7031.out[0] (.names)                                            0.261    43.125
n7032.in[1] (.names)                                             1.014    44.139
n7032.out[0] (.names)                                            0.261    44.400
n5753.in[1] (.names)                                             1.014    45.413
n5753.out[0] (.names)                                            0.261    45.674
n7033.in[0] (.names)                                             1.014    46.688
n7033.out[0] (.names)                                            0.261    46.949
n6324.in[0] (.names)                                             1.014    47.963
n6324.out[0] (.names)                                            0.261    48.224
n7019.in[1] (.names)                                             1.014    49.238
n7019.out[0] (.names)                                            0.261    49.499
n7020.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7020.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 75
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n7214.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9090.in[1] (.names)                                             1.014    44.139
n9090.out[0] (.names)                                            0.261    44.400
n9092.in[1] (.names)                                             1.014    45.413
n9092.out[0] (.names)                                            0.261    45.674
n9093.in[2] (.names)                                             1.014    46.688
n9093.out[0] (.names)                                            0.261    46.949
n9019.in[1] (.names)                                             1.014    47.963
n9019.out[0] (.names)                                            0.261    48.224
n7213.in[0] (.names)                                             1.014    49.238
n7213.out[0] (.names)                                            0.261    49.499
n7214.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7214.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 76
Startpoint: n5696.Q[0] (.latch clocked by pclk)
Endpoint  : n9127.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5696.clk[0] (.latch)                                            1.014     1.014
n5696.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9265.in[0] (.names)                                             1.014     2.070
n9265.out[0] (.names)                                            0.261     2.331
n9266.in[3] (.names)                                             1.014     3.344
n9266.out[0] (.names)                                            0.261     3.605
n9267.in[1] (.names)                                             1.014     4.619
n9267.out[0] (.names)                                            0.261     4.880
n9268.in[0] (.names)                                             1.014     5.894
n9268.out[0] (.names)                                            0.261     6.155
n9269.in[0] (.names)                                             1.014     7.169
n9269.out[0] (.names)                                            0.261     7.430
n9270.in[0] (.names)                                             1.014     8.444
n9270.out[0] (.names)                                            0.261     8.705
n9271.in[1] (.names)                                             1.014     9.719
n9271.out[0] (.names)                                            0.261     9.980
n9273.in[0] (.names)                                             1.014    10.993
n9273.out[0] (.names)                                            0.261    11.254
n9263.in[0] (.names)                                             1.014    12.268
n9263.out[0] (.names)                                            0.261    12.529
n9264.in[0] (.names)                                             1.014    13.543
n9264.out[0] (.names)                                            0.261    13.804
n8907.in[2] (.names)                                             1.014    14.818
n8907.out[0] (.names)                                            0.261    15.079
n9274.in[1] (.names)                                             1.014    16.093
n9274.out[0] (.names)                                            0.261    16.354
n9276.in[1] (.names)                                             1.014    17.367
n9276.out[0] (.names)                                            0.261    17.628
n9279.in[1] (.names)                                             1.014    18.642
n9279.out[0] (.names)                                            0.261    18.903
n9281.in[1] (.names)                                             1.014    19.917
n9281.out[0] (.names)                                            0.261    20.178
n9282.in[0] (.names)                                             1.014    21.192
n9282.out[0] (.names)                                            0.261    21.453
n9283.in[0] (.names)                                             1.014    22.467
n9283.out[0] (.names)                                            0.261    22.728
n9284.in[0] (.names)                                             1.014    23.742
n9284.out[0] (.names)                                            0.261    24.003
n9180.in[1] (.names)                                             1.014    25.016
n9180.out[0] (.names)                                            0.261    25.277
n9184.in[2] (.names)                                             1.014    26.291
n9184.out[0] (.names)                                            0.261    26.552
n9185.in[1] (.names)                                             1.014    27.566
n9185.out[0] (.names)                                            0.261    27.827
n9186.in[0] (.names)                                             1.014    28.841
n9186.out[0] (.names)                                            0.261    29.102
n9156.in[0] (.names)                                             1.014    30.116
n9156.out[0] (.names)                                            0.261    30.377
n9079.in[3] (.names)                                             1.014    31.390
n9079.out[0] (.names)                                            0.261    31.651
n9080.in[1] (.names)                                             1.014    32.665
n9080.out[0] (.names)                                            0.261    32.926
n9081.in[1] (.names)                                             1.014    33.940
n9081.out[0] (.names)                                            0.261    34.201
n9083.in[0] (.names)                                             1.014    35.215
n9083.out[0] (.names)                                            0.261    35.476
n9085.in[1] (.names)                                             1.014    36.490
n9085.out[0] (.names)                                            0.261    36.751
n9086.in[2] (.names)                                             1.014    37.765
n9086.out[0] (.names)                                            0.261    38.026
n9087.in[0] (.names)                                             1.014    39.039
n9087.out[0] (.names)                                            0.261    39.300
n9116.in[1] (.names)                                             1.014    40.314
n9116.out[0] (.names)                                            0.261    40.575
n9117.in[0] (.names)                                             1.014    41.589
n9117.out[0] (.names)                                            0.261    41.850
n9088.in[0] (.names)                                             1.014    42.864
n9088.out[0] (.names)                                            0.261    43.125
n9119.in[3] (.names)                                             1.014    44.139
n9119.out[0] (.names)                                            0.261    44.400
n9121.in[1] (.names)                                             1.014    45.413
n9121.out[0] (.names)                                            0.261    45.674
n9027.in[0] (.names)                                             1.014    46.688
n9027.out[0] (.names)                                            0.261    46.949
n9124.in[2] (.names)                                             1.014    47.963
n9124.out[0] (.names)                                            0.261    48.224
n9126.in[1] (.names)                                             1.014    49.238
n9126.out[0] (.names)                                            0.261    49.499
n9127.D[0] (.latch)                                              1.014    50.513
data arrival time                                                         50.513

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9127.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -50.513
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.565


#Path 77
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : out:n110.outpad[0] (.output clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n352.in[1] (.names)                                              1.014    18.642
n352.out[0] (.names)                                             0.261    18.903
n353.in[0] (.names)                                              1.014    19.917
n353.out[0] (.names)                                             0.261    20.178
n345.in[0] (.names)                                              1.014    21.192
n345.out[0] (.names)                                             0.261    21.453
n360.in[2] (.names)                                              1.014    22.467
n360.out[0] (.names)                                             0.261    22.728
n361.in[0] (.names)                                              1.014    23.742
n361.out[0] (.names)                                             0.261    24.003
n363.in[2] (.names)                                              1.014    25.016
n363.out[0] (.names)                                             0.261    25.277
n365.in[2] (.names)                                              1.014    26.291
n365.out[0] (.names)                                             0.261    26.552
n366.in[0] (.names)                                              1.014    27.566
n366.out[0] (.names)                                             0.261    27.827
n367.in[0] (.names)                                              1.014    28.841
n367.out[0] (.names)                                             0.261    29.102
n368.in[1] (.names)                                              1.014    30.116
n368.out[0] (.names)                                             0.261    30.377
n355.in[0] (.names)                                              1.014    31.390
n355.out[0] (.names)                                             0.261    31.651
n378.in[1] (.names)                                              1.014    32.665
n378.out[0] (.names)                                             0.261    32.926
n380.in[3] (.names)                                              1.014    33.940
n380.out[0] (.names)                                             0.261    34.201
n381.in[2] (.names)                                              1.014    35.215
n381.out[0] (.names)                                             0.261    35.476
n382.in[1] (.names)                                              1.014    36.490
n382.out[0] (.names)                                             0.261    36.751
n383.in[0] (.names)                                              1.014    37.765
n383.out[0] (.names)                                             0.261    38.026
n385.in[0] (.names)                                              1.014    39.039
n385.out[0] (.names)                                             0.261    39.300
n375.in[0] (.names)                                              1.014    40.314
n375.out[0] (.names)                                             0.261    40.575
n372.in[0] (.names)                                              1.014    41.589
n372.out[0] (.names)                                             0.261    41.850
n373.in[0] (.names)                                              1.014    42.864
n373.out[0] (.names)                                             0.261    43.125
n374.in[0] (.names)                                              1.014    44.139
n374.out[0] (.names)                                             0.261    44.400
n357.in[0] (.names)                                              1.014    45.413
n357.out[0] (.names)                                             0.261    45.674
n358.in[0] (.names)                                              1.014    46.688
n358.out[0] (.names)                                             0.261    46.949
n110.in[1] (.names)                                              1.014    47.963
n110.out[0] (.names)                                             0.261    48.224
out:n110.outpad[0] (.output)                                     1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
clock uncertainty                                                0.000     0.000
output external delay                                            0.000     0.000
data required time                                                         0.000
--------------------------------------------------------------------------------
data required time                                                         0.000
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -49.238


#Path 78
Startpoint: n49.inpad[0] (.input clocked by pclk)
Endpoint  : n1123.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
input external delay                                             0.000     0.000
n49.inpad[0] (.input)                                            0.000     0.000
n1784.in[0] (.names)                                             1.014     1.014
n1784.out[0] (.names)                                            0.261     1.275
n1786.in[1] (.names)                                             1.014     2.289
n1786.out[0] (.names)                                            0.261     2.550
n1787.in[0] (.names)                                             1.014     3.563
n1787.out[0] (.names)                                            0.261     3.824
n1788.in[1] (.names)                                             1.014     4.838
n1788.out[0] (.names)                                            0.261     5.099
n1789.in[2] (.names)                                             1.014     6.113
n1789.out[0] (.names)                                            0.261     6.374
n1790.in[1] (.names)                                             1.014     7.388
n1790.out[0] (.names)                                            0.261     7.649
n1761.in[0] (.names)                                             1.014     8.663
n1761.out[0] (.names)                                            0.261     8.924
n1791.in[0] (.names)                                             1.014     9.938
n1791.out[0] (.names)                                            0.261    10.199
n1792.in[3] (.names)                                             1.014    11.212
n1792.out[0] (.names)                                            0.261    11.473
n1794.in[0] (.names)                                             1.014    12.487
n1794.out[0] (.names)                                            0.261    12.748
n1762.in[0] (.names)                                             1.014    13.762
n1762.out[0] (.names)                                            0.261    14.023
n1763.in[1] (.names)                                             1.014    15.037
n1763.out[0] (.names)                                            0.261    15.298
n1765.in[2] (.names)                                             1.014    16.312
n1765.out[0] (.names)                                            0.261    16.573
n1766.in[0] (.names)                                             1.014    17.586
n1766.out[0] (.names)                                            0.261    17.847
n1768.in[0] (.names)                                             1.014    18.861
n1768.out[0] (.names)                                            0.261    19.122
n1769.in[0] (.names)                                             1.014    20.136
n1769.out[0] (.names)                                            0.261    20.397
n1770.in[2] (.names)                                             1.014    21.411
n1770.out[0] (.names)                                            0.261    21.672
n1771.in[0] (.names)                                             1.014    22.686
n1771.out[0] (.names)                                            0.261    22.947
n1775.in[0] (.names)                                             1.014    23.961
n1775.out[0] (.names)                                            0.261    24.222
n1776.in[1] (.names)                                             1.014    25.235
n1776.out[0] (.names)                                            0.261    25.496
n1752.in[2] (.names)                                             1.014    26.510
n1752.out[0] (.names)                                            0.261    26.771
n1753.in[1] (.names)                                             1.014    27.785
n1753.out[0] (.names)                                            0.261    28.046
n1754.in[1] (.names)                                             1.014    29.060
n1754.out[0] (.names)                                            0.261    29.321
n2073.in[2] (.names)                                             1.014    30.335
n2073.out[0] (.names)                                            0.261    30.596
n2074.in[0] (.names)                                             1.014    31.609
n2074.out[0] (.names)                                            0.261    31.870
n2068.in[0] (.names)                                             1.014    32.884
n2068.out[0] (.names)                                            0.261    33.145
n2069.in[0] (.names)                                             1.014    34.159
n2069.out[0] (.names)                                            0.261    34.420
n2070.in[0] (.names)                                             1.014    35.434
n2070.out[0] (.names)                                            0.261    35.695
n2086.in[1] (.names)                                             1.014    36.709
n2086.out[0] (.names)                                            0.261    36.970
n2092.in[1] (.names)                                             1.014    37.984
n2092.out[0] (.names)                                            0.261    38.245
n2087.in[1] (.names)                                             1.014    39.258
n2087.out[0] (.names)                                            0.261    39.519
n2085.in[0] (.names)                                             1.014    40.533
n2085.out[0] (.names)                                            0.261    40.794
n2093.in[0] (.names)                                             1.014    41.808
n2093.out[0] (.names)                                            0.261    42.069
n2094.in[0] (.names)                                             1.014    43.083
n2094.out[0] (.names)                                            0.261    43.344
n2095.in[0] (.names)                                             1.014    44.358
n2095.out[0] (.names)                                            0.261    44.619
n2096.in[1] (.names)                                             1.014    45.632
n2096.out[0] (.names)                                            0.261    45.893
n2079.in[0] (.names)                                             1.014    46.907
n2079.out[0] (.names)                                            0.261    47.168
n1122.in[1] (.names)                                             1.014    48.182
n1122.out[0] (.names)                                            0.261    48.443
n1123.D[0] (.latch)                                              1.014    49.457
data arrival time                                                         49.457

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1123.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.457
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.509


#Path 79
Startpoint: n614.Q[0] (.latch clocked by pclk)
Endpoint  : n3375.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n614.clk[0] (.latch)                                             1.014     1.014
n614.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3553.in[0] (.names)                                             1.014     2.070
n3553.out[0] (.names)                                            0.261     2.331
n3554.in[0] (.names)                                             1.014     3.344
n3554.out[0] (.names)                                            0.261     3.605
n3412.in[1] (.names)                                             1.014     4.619
n3412.out[0] (.names)                                            0.261     4.880
n3426.in[0] (.names)                                             1.014     5.894
n3426.out[0] (.names)                                            0.261     6.155
n3462.in[2] (.names)                                             1.014     7.169
n3462.out[0] (.names)                                            0.261     7.430
n3524.in[0] (.names)                                             1.014     8.444
n3524.out[0] (.names)                                            0.261     8.705
n3526.in[0] (.names)                                             1.014     9.719
n3526.out[0] (.names)                                            0.261     9.980
n3527.in[0] (.names)                                             1.014    10.993
n3527.out[0] (.names)                                            0.261    11.254
n3528.in[0] (.names)                                             1.014    12.268
n3528.out[0] (.names)                                            0.261    12.529
n3532.in[2] (.names)                                             1.014    13.543
n3532.out[0] (.names)                                            0.261    13.804
n3533.in[0] (.names)                                             1.014    14.818
n3533.out[0] (.names)                                            0.261    15.079
n3529.in[0] (.names)                                             1.014    16.093
n3529.out[0] (.names)                                            0.261    16.354
n3530.in[0] (.names)                                             1.014    17.367
n3530.out[0] (.names)                                            0.261    17.628
n3437.in[0] (.names)                                             1.014    18.642
n3437.out[0] (.names)                                            0.261    18.903
n3438.in[0] (.names)                                             1.014    19.917
n3438.out[0] (.names)                                            0.261    20.178
n3447.in[1] (.names)                                             1.014    21.192
n3447.out[0] (.names)                                            0.261    21.453
n3443.in[0] (.names)                                             1.014    22.467
n3443.out[0] (.names)                                            0.261    22.728
n3444.in[0] (.names)                                             1.014    23.742
n3444.out[0] (.names)                                            0.261    24.003
n3445.in[0] (.names)                                             1.014    25.016
n3445.out[0] (.names)                                            0.261    25.277
n3452.in[1] (.names)                                             1.014    26.291
n3452.out[0] (.names)                                            0.261    26.552
n3454.in[0] (.names)                                             1.014    27.566
n3454.out[0] (.names)                                            0.261    27.827
n3455.in[0] (.names)                                             1.014    28.841
n3455.out[0] (.names)                                            0.261    29.102
n3456.in[0] (.names)                                             1.014    30.116
n3456.out[0] (.names)                                            0.261    30.377
n3458.in[0] (.names)                                             1.014    31.390
n3458.out[0] (.names)                                            0.261    31.651
n3464.in[0] (.names)                                             1.014    32.665
n3464.out[0] (.names)                                            0.261    32.926
n3465.in[2] (.names)                                             1.014    33.940
n3465.out[0] (.names)                                            0.261    34.201
n3466.in[0] (.names)                                             1.014    35.215
n3466.out[0] (.names)                                            0.261    35.476
n3459.in[0] (.names)                                             1.014    36.490
n3459.out[0] (.names)                                            0.261    36.751
n3460.in[0] (.names)                                             1.014    37.765
n3460.out[0] (.names)                                            0.261    38.026
n3502.in[2] (.names)                                             1.014    39.039
n3502.out[0] (.names)                                            0.261    39.300
n3503.in[2] (.names)                                             1.014    40.314
n3503.out[0] (.names)                                            0.261    40.575
n3504.in[1] (.names)                                             1.014    41.589
n3504.out[0] (.names)                                            0.261    41.850
n3505.in[0] (.names)                                             1.014    42.864
n3505.out[0] (.names)                                            0.261    43.125
n3506.in[0] (.names)                                             1.014    44.139
n3506.out[0] (.names)                                            0.261    44.400
n3507.in[1] (.names)                                             1.014    45.413
n3507.out[0] (.names)                                            0.261    45.674
n3508.in[1] (.names)                                             1.014    46.688
n3508.out[0] (.names)                                            0.261    46.949
n3374.in[0] (.names)                                             1.014    47.963
n3374.out[0] (.names)                                            0.261    48.224
n3375.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3375.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 80
Startpoint: n614.Q[0] (.latch clocked by pclk)
Endpoint  : n3501.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n614.clk[0] (.latch)                                             1.014     1.014
n614.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3553.in[0] (.names)                                             1.014     2.070
n3553.out[0] (.names)                                            0.261     2.331
n3554.in[0] (.names)                                             1.014     3.344
n3554.out[0] (.names)                                            0.261     3.605
n3412.in[1] (.names)                                             1.014     4.619
n3412.out[0] (.names)                                            0.261     4.880
n3426.in[0] (.names)                                             1.014     5.894
n3426.out[0] (.names)                                            0.261     6.155
n3462.in[2] (.names)                                             1.014     7.169
n3462.out[0] (.names)                                            0.261     7.430
n3524.in[0] (.names)                                             1.014     8.444
n3524.out[0] (.names)                                            0.261     8.705
n3526.in[0] (.names)                                             1.014     9.719
n3526.out[0] (.names)                                            0.261     9.980
n3527.in[0] (.names)                                             1.014    10.993
n3527.out[0] (.names)                                            0.261    11.254
n3528.in[0] (.names)                                             1.014    12.268
n3528.out[0] (.names)                                            0.261    12.529
n3532.in[2] (.names)                                             1.014    13.543
n3532.out[0] (.names)                                            0.261    13.804
n3533.in[0] (.names)                                             1.014    14.818
n3533.out[0] (.names)                                            0.261    15.079
n3529.in[0] (.names)                                             1.014    16.093
n3529.out[0] (.names)                                            0.261    16.354
n3530.in[0] (.names)                                             1.014    17.367
n3530.out[0] (.names)                                            0.261    17.628
n3437.in[0] (.names)                                             1.014    18.642
n3437.out[0] (.names)                                            0.261    18.903
n3438.in[0] (.names)                                             1.014    19.917
n3438.out[0] (.names)                                            0.261    20.178
n3447.in[1] (.names)                                             1.014    21.192
n3447.out[0] (.names)                                            0.261    21.453
n3443.in[0] (.names)                                             1.014    22.467
n3443.out[0] (.names)                                            0.261    22.728
n3444.in[0] (.names)                                             1.014    23.742
n3444.out[0] (.names)                                            0.261    24.003
n3445.in[0] (.names)                                             1.014    25.016
n3445.out[0] (.names)                                            0.261    25.277
n3452.in[1] (.names)                                             1.014    26.291
n3452.out[0] (.names)                                            0.261    26.552
n3454.in[0] (.names)                                             1.014    27.566
n3454.out[0] (.names)                                            0.261    27.827
n3455.in[0] (.names)                                             1.014    28.841
n3455.out[0] (.names)                                            0.261    29.102
n3456.in[0] (.names)                                             1.014    30.116
n3456.out[0] (.names)                                            0.261    30.377
n3458.in[0] (.names)                                             1.014    31.390
n3458.out[0] (.names)                                            0.261    31.651
n3464.in[0] (.names)                                             1.014    32.665
n3464.out[0] (.names)                                            0.261    32.926
n3465.in[2] (.names)                                             1.014    33.940
n3465.out[0] (.names)                                            0.261    34.201
n3466.in[0] (.names)                                             1.014    35.215
n3466.out[0] (.names)                                            0.261    35.476
n3459.in[0] (.names)                                             1.014    36.490
n3459.out[0] (.names)                                            0.261    36.751
n3460.in[0] (.names)                                             1.014    37.765
n3460.out[0] (.names)                                            0.261    38.026
n3502.in[2] (.names)                                             1.014    39.039
n3502.out[0] (.names)                                            0.261    39.300
n3503.in[2] (.names)                                             1.014    40.314
n3503.out[0] (.names)                                            0.261    40.575
n3504.in[1] (.names)                                             1.014    41.589
n3504.out[0] (.names)                                            0.261    41.850
n3505.in[0] (.names)                                             1.014    42.864
n3505.out[0] (.names)                                            0.261    43.125
n3506.in[0] (.names)                                             1.014    44.139
n3506.out[0] (.names)                                            0.261    44.400
n3507.in[1] (.names)                                             1.014    45.413
n3507.out[0] (.names)                                            0.261    45.674
n3508.in[1] (.names)                                             1.014    46.688
n3508.out[0] (.names)                                            0.261    46.949
n3374.in[0] (.names)                                             1.014    47.963
n3374.out[0] (.names)                                            0.261    48.224
n3501.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3501.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 81
Startpoint: n3603.Q[0] (.latch clocked by pclk)
Endpoint  : n4378.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3603.clk[0] (.latch)                                            1.014     1.014
n3603.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3588.in[0] (.names)                                             1.014     2.070
n3588.out[0] (.names)                                            0.261     2.331
n3599.in[0] (.names)                                             1.014     3.344
n3599.out[0] (.names)                                            0.261     3.605
n3596.in[0] (.names)                                             1.014     4.619
n3596.out[0] (.names)                                            0.261     4.880
n3600.in[2] (.names)                                             1.014     5.894
n3600.out[0] (.names)                                            0.261     6.155
n3611.in[1] (.names)                                             1.014     7.169
n3611.out[0] (.names)                                            0.261     7.430
n3612.in[0] (.names)                                             1.014     8.444
n3612.out[0] (.names)                                            0.261     8.705
n3613.in[0] (.names)                                             1.014     9.719
n3613.out[0] (.names)                                            0.261     9.980
n3614.in[0] (.names)                                             1.014    10.993
n3614.out[0] (.names)                                            0.261    11.254
n3615.in[0] (.names)                                             1.014    12.268
n3615.out[0] (.names)                                            0.261    12.529
n3617.in[0] (.names)                                             1.014    13.543
n3617.out[0] (.names)                                            0.261    13.804
n3566.in[2] (.names)                                             1.014    14.818
n3566.out[0] (.names)                                            0.261    15.079
n3567.in[2] (.names)                                             1.014    16.093
n3567.out[0] (.names)                                            0.261    16.354
n3560.in[0] (.names)                                             1.014    17.367
n3560.out[0] (.names)                                            0.261    17.628
n3563.in[0] (.names)                                             1.014    18.642
n3563.out[0] (.names)                                            0.261    18.903
n3571.in[1] (.names)                                             1.014    19.917
n3571.out[0] (.names)                                            0.261    20.178
n3572.in[1] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n3580.in[1] (.names)                                             1.014    23.742
n3580.out[0] (.names)                                            0.261    24.003
n3583.in[1] (.names)                                             1.014    25.016
n3583.out[0] (.names)                                            0.261    25.277
n3585.in[0] (.names)                                             1.014    26.291
n3585.out[0] (.names)                                            0.261    26.552
n149.in[1] (.names)                                              1.014    27.566
n149.out[0] (.names)                                             0.261    27.827
n4689.in[2] (.names)                                             1.014    28.841
n4689.out[0] (.names)                                            0.261    29.102
n4692.in[2] (.names)                                             1.014    30.116
n4692.out[0] (.names)                                            0.261    30.377
n4696.in[2] (.names)                                             1.014    31.390
n4696.out[0] (.names)                                            0.261    31.651
n4697.in[0] (.names)                                             1.014    32.665
n4697.out[0] (.names)                                            0.261    32.926
n4700.in[0] (.names)                                             1.014    33.940
n4700.out[0] (.names)                                            0.261    34.201
n4701.in[0] (.names)                                             1.014    35.215
n4701.out[0] (.names)                                            0.261    35.476
n4702.in[0] (.names)                                             1.014    36.490
n4702.out[0] (.names)                                            0.261    36.751
n4704.in[1] (.names)                                             1.014    37.765
n4704.out[0] (.names)                                            0.261    38.026
n4705.in[1] (.names)                                             1.014    39.039
n4705.out[0] (.names)                                            0.261    39.300
n4698.in[0] (.names)                                             1.014    40.314
n4698.out[0] (.names)                                            0.261    40.575
n4706.in[0] (.names)                                             1.014    41.589
n4706.out[0] (.names)                                            0.261    41.850
n4751.in[2] (.names)                                             1.014    42.864
n4751.out[0] (.names)                                            0.261    43.125
n4752.in[0] (.names)                                             1.014    44.139
n4752.out[0] (.names)                                            0.261    44.400
n4747.in[0] (.names)                                             1.014    45.413
n4747.out[0] (.names)                                            0.261    45.674
n3985.in[0] (.names)                                             1.014    46.688
n3985.out[0] (.names)                                            0.261    46.949
n4377.in[0] (.names)                                             1.014    47.963
n4377.out[0] (.names)                                            0.261    48.224
n4378.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4378.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 82
Startpoint: n3603.Q[0] (.latch clocked by pclk)
Endpoint  : n4743.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3603.clk[0] (.latch)                                            1.014     1.014
n3603.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3588.in[0] (.names)                                             1.014     2.070
n3588.out[0] (.names)                                            0.261     2.331
n3599.in[0] (.names)                                             1.014     3.344
n3599.out[0] (.names)                                            0.261     3.605
n3596.in[0] (.names)                                             1.014     4.619
n3596.out[0] (.names)                                            0.261     4.880
n3600.in[2] (.names)                                             1.014     5.894
n3600.out[0] (.names)                                            0.261     6.155
n3611.in[1] (.names)                                             1.014     7.169
n3611.out[0] (.names)                                            0.261     7.430
n3612.in[0] (.names)                                             1.014     8.444
n3612.out[0] (.names)                                            0.261     8.705
n3613.in[0] (.names)                                             1.014     9.719
n3613.out[0] (.names)                                            0.261     9.980
n3614.in[0] (.names)                                             1.014    10.993
n3614.out[0] (.names)                                            0.261    11.254
n3615.in[0] (.names)                                             1.014    12.268
n3615.out[0] (.names)                                            0.261    12.529
n3617.in[0] (.names)                                             1.014    13.543
n3617.out[0] (.names)                                            0.261    13.804
n3566.in[2] (.names)                                             1.014    14.818
n3566.out[0] (.names)                                            0.261    15.079
n3567.in[2] (.names)                                             1.014    16.093
n3567.out[0] (.names)                                            0.261    16.354
n3560.in[0] (.names)                                             1.014    17.367
n3560.out[0] (.names)                                            0.261    17.628
n3563.in[0] (.names)                                             1.014    18.642
n3563.out[0] (.names)                                            0.261    18.903
n3571.in[1] (.names)                                             1.014    19.917
n3571.out[0] (.names)                                            0.261    20.178
n3572.in[1] (.names)                                             1.014    21.192
n3572.out[0] (.names)                                            0.261    21.453
n3575.in[0] (.names)                                             1.014    22.467
n3575.out[0] (.names)                                            0.261    22.728
n3580.in[1] (.names)                                             1.014    23.742
n3580.out[0] (.names)                                            0.261    24.003
n3583.in[1] (.names)                                             1.014    25.016
n3583.out[0] (.names)                                            0.261    25.277
n3585.in[0] (.names)                                             1.014    26.291
n3585.out[0] (.names)                                            0.261    26.552
n149.in[1] (.names)                                              1.014    27.566
n149.out[0] (.names)                                             0.261    27.827
n4689.in[2] (.names)                                             1.014    28.841
n4689.out[0] (.names)                                            0.261    29.102
n4692.in[2] (.names)                                             1.014    30.116
n4692.out[0] (.names)                                            0.261    30.377
n4696.in[2] (.names)                                             1.014    31.390
n4696.out[0] (.names)                                            0.261    31.651
n4697.in[0] (.names)                                             1.014    32.665
n4697.out[0] (.names)                                            0.261    32.926
n4700.in[0] (.names)                                             1.014    33.940
n4700.out[0] (.names)                                            0.261    34.201
n4701.in[0] (.names)                                             1.014    35.215
n4701.out[0] (.names)                                            0.261    35.476
n4702.in[0] (.names)                                             1.014    36.490
n4702.out[0] (.names)                                            0.261    36.751
n4704.in[1] (.names)                                             1.014    37.765
n4704.out[0] (.names)                                            0.261    38.026
n4705.in[1] (.names)                                             1.014    39.039
n4705.out[0] (.names)                                            0.261    39.300
n4698.in[0] (.names)                                             1.014    40.314
n4698.out[0] (.names)                                            0.261    40.575
n4706.in[0] (.names)                                             1.014    41.589
n4706.out[0] (.names)                                            0.261    41.850
n4751.in[2] (.names)                                             1.014    42.864
n4751.out[0] (.names)                                            0.261    43.125
n4752.in[0] (.names)                                             1.014    44.139
n4752.out[0] (.names)                                            0.261    44.400
n4747.in[0] (.names)                                             1.014    45.413
n4747.out[0] (.names)                                            0.261    45.674
n3985.in[0] (.names)                                             1.014    46.688
n3985.out[0] (.names)                                            0.261    46.949
n4377.in[0] (.names)                                             1.014    47.963
n4377.out[0] (.names)                                            0.261    48.224
n4743.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4743.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 83
Startpoint: n127.Q[0] (.latch clocked by pclk)
Endpoint  : n2667.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n127.clk[0] (.latch)                                             1.014     1.014
n127.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n3733.in[0] (.names)                                             1.014     2.070
n3733.out[0] (.names)                                            0.261     2.331
n3734.in[0] (.names)                                             1.014     3.344
n3734.out[0] (.names)                                            0.261     3.605
n3737.in[1] (.names)                                             1.014     4.619
n3737.out[0] (.names)                                            0.261     4.880
n3739.in[0] (.names)                                             1.014     5.894
n3739.out[0] (.names)                                            0.261     6.155
n3740.in[3] (.names)                                             1.014     7.169
n3740.out[0] (.names)                                            0.261     7.430
n3742.in[1] (.names)                                             1.014     8.444
n3742.out[0] (.names)                                            0.261     8.705
n3743.in[1] (.names)                                             1.014     9.719
n3743.out[0] (.names)                                            0.261     9.980
n3729.in[0] (.names)                                             1.014    10.993
n3729.out[0] (.names)                                            0.261    11.254
n3730.in[0] (.names)                                             1.014    12.268
n3730.out[0] (.names)                                            0.261    12.529
n3920.in[0] (.names)                                             1.014    13.543
n3920.out[0] (.names)                                            0.261    13.804
n3917.in[0] (.names)                                             1.014    14.818
n3917.out[0] (.names)                                            0.261    15.079
n3919.in[0] (.names)                                             1.014    16.093
n3919.out[0] (.names)                                            0.261    16.354
n3922.in[0] (.names)                                             1.014    17.367
n3922.out[0] (.names)                                            0.261    17.628
n3923.in[0] (.names)                                             1.014    18.642
n3923.out[0] (.names)                                            0.261    18.903
n3927.in[1] (.names)                                             1.014    19.917
n3927.out[0] (.names)                                            0.261    20.178
n3930.in[1] (.names)                                             1.014    21.192
n3930.out[0] (.names)                                            0.261    21.453
n3932.in[1] (.names)                                             1.014    22.467
n3932.out[0] (.names)                                            0.261    22.728
n3933.in[1] (.names)                                             1.014    23.742
n3933.out[0] (.names)                                            0.261    24.003
n3934.in[0] (.names)                                             1.014    25.016
n3934.out[0] (.names)                                            0.261    25.277
n3935.in[1] (.names)                                             1.014    26.291
n3935.out[0] (.names)                                            0.261    26.552
n3936.in[0] (.names)                                             1.014    27.566
n3936.out[0] (.names)                                            0.261    27.827
n3924.in[0] (.names)                                             1.014    28.841
n3924.out[0] (.names)                                            0.261    29.102
n3925.in[0] (.names)                                             1.014    30.116
n3925.out[0] (.names)                                            0.261    30.377
n3947.in[1] (.names)                                             1.014    31.390
n3947.out[0] (.names)                                            0.261    31.651
n3766.in[1] (.names)                                             1.014    32.665
n3766.out[0] (.names)                                            0.261    32.926
n3767.in[2] (.names)                                             1.014    33.940
n3767.out[0] (.names)                                            0.261    34.201
n3774.in[2] (.names)                                             1.014    35.215
n3774.out[0] (.names)                                            0.261    35.476
n3775.in[1] (.names)                                             1.014    36.490
n3775.out[0] (.names)                                            0.261    36.751
n3764.in[0] (.names)                                             1.014    37.765
n3764.out[0] (.names)                                            0.261    38.026
n3765.in[2] (.names)                                             1.014    39.039
n3765.out[0] (.names)                                            0.261    39.300
n2640.in[0] (.names)                                             1.014    40.314
n2640.out[0] (.names)                                            0.261    40.575
n3777.in[2] (.names)                                             1.014    41.589
n3777.out[0] (.names)                                            0.261    41.850
n3778.in[1] (.names)                                             1.014    42.864
n3778.out[0] (.names)                                            0.261    43.125
n3780.in[2] (.names)                                             1.014    44.139
n3780.out[0] (.names)                                            0.261    44.400
n3781.in[2] (.names)                                             1.014    45.413
n3781.out[0] (.names)                                            0.261    45.674
n3388.in[0] (.names)                                             1.014    46.688
n3388.out[0] (.names)                                            0.261    46.949
n2666.in[0] (.names)                                             1.014    47.963
n2666.out[0] (.names)                                            0.261    48.224
n2667.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2667.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 84
Startpoint: n3996.Q[0] (.latch clocked by pclk)
Endpoint  : n3984.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3996.clk[0] (.latch)                                            1.014     1.014
n3996.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n3993.in[0] (.names)                                             1.014     2.070
n3993.out[0] (.names)                                            0.261     2.331
n3994.in[0] (.names)                                             1.014     3.344
n3994.out[0] (.names)                                            0.261     3.605
n4099.in[1] (.names)                                             1.014     4.619
n4099.out[0] (.names)                                            0.261     4.880
n4100.in[0] (.names)                                             1.014     5.894
n4100.out[0] (.names)                                            0.261     6.155
n4101.in[0] (.names)                                             1.014     7.169
n4101.out[0] (.names)                                            0.261     7.430
n4102.in[1] (.names)                                             1.014     8.444
n4102.out[0] (.names)                                            0.261     8.705
n4103.in[0] (.names)                                             1.014     9.719
n4103.out[0] (.names)                                            0.261     9.980
n4104.in[0] (.names)                                             1.014    10.993
n4104.out[0] (.names)                                            0.261    11.254
n4105.in[0] (.names)                                             1.014    12.268
n4105.out[0] (.names)                                            0.261    12.529
n4106.in[0] (.names)                                             1.014    13.543
n4106.out[0] (.names)                                            0.261    13.804
n4167.in[3] (.names)                                             1.014    14.818
n4167.out[0] (.names)                                            0.261    15.079
n4168.in[0] (.names)                                             1.014    16.093
n4168.out[0] (.names)                                            0.261    16.354
n4171.in[1] (.names)                                             1.014    17.367
n4171.out[0] (.names)                                            0.261    17.628
n4172.in[0] (.names)                                             1.014    18.642
n4172.out[0] (.names)                                            0.261    18.903
n4019.in[0] (.names)                                             1.014    19.917
n4019.out[0] (.names)                                            0.261    20.178
n4122.in[2] (.names)                                             1.014    21.192
n4122.out[0] (.names)                                            0.261    21.453
n4123.in[0] (.names)                                             1.014    22.467
n4123.out[0] (.names)                                            0.261    22.728
n4124.in[0] (.names)                                             1.014    23.742
n4124.out[0] (.names)                                            0.261    24.003
n4125.in[0] (.names)                                             1.014    25.016
n4125.out[0] (.names)                                            0.261    25.277
n4129.in[0] (.names)                                             1.014    26.291
n4129.out[0] (.names)                                            0.261    26.552
n4130.in[0] (.names)                                             1.014    27.566
n4130.out[0] (.names)                                            0.261    27.827
n4134.in[0] (.names)                                             1.014    28.841
n4134.out[0] (.names)                                            0.261    29.102
n4132.in[0] (.names)                                             1.014    30.116
n4132.out[0] (.names)                                            0.261    30.377
n4131.in[0] (.names)                                             1.014    31.390
n4131.out[0] (.names)                                            0.261    31.651
n4144.in[0] (.names)                                             1.014    32.665
n4144.out[0] (.names)                                            0.261    32.926
n4146.in[0] (.names)                                             1.014    33.940
n4146.out[0] (.names)                                            0.261    34.201
n4147.in[1] (.names)                                             1.014    35.215
n4147.out[0] (.names)                                            0.261    35.476
n4148.in[0] (.names)                                             1.014    36.490
n4148.out[0] (.names)                                            0.261    36.751
n4149.in[1] (.names)                                             1.014    37.765
n4149.out[0] (.names)                                            0.261    38.026
n4150.in[0] (.names)                                             1.014    39.039
n4150.out[0] (.names)                                            0.261    39.300
n4154.in[0] (.names)                                             1.014    40.314
n4154.out[0] (.names)                                            0.261    40.575
n4155.in[0] (.names)                                             1.014    41.589
n4155.out[0] (.names)                                            0.261    41.850
n4158.in[2] (.names)                                             1.014    42.864
n4158.out[0] (.names)                                            0.261    43.125
n4159.in[0] (.names)                                             1.014    44.139
n4159.out[0] (.names)                                            0.261    44.400
n4160.in[0] (.names)                                             1.014    45.413
n4160.out[0] (.names)                                            0.261    45.674
n4161.in[0] (.names)                                             1.014    46.688
n4161.out[0] (.names)                                            0.261    46.949
n3983.in[0] (.names)                                             1.014    47.963
n3983.out[0] (.names)                                            0.261    48.224
n3984.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3984.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 85
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4632.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4570.in[3] (.names)                                             1.014     9.719
n4570.out[0] (.names)                                            0.261     9.980
n4572.in[1] (.names)                                             1.014    10.993
n4572.out[0] (.names)                                            0.261    11.254
n4525.in[0] (.names)                                             1.014    12.268
n4525.out[0] (.names)                                            0.261    12.529
n4646.in[1] (.names)                                             1.014    13.543
n4646.out[0] (.names)                                            0.261    13.804
n4656.in[0] (.names)                                             1.014    14.818
n4656.out[0] (.names)                                            0.261    15.079
n4657.in[0] (.names)                                             1.014    16.093
n4657.out[0] (.names)                                            0.261    16.354
n4658.in[1] (.names)                                             1.014    17.367
n4658.out[0] (.names)                                            0.261    17.628
n4659.in[1] (.names)                                             1.014    18.642
n4659.out[0] (.names)                                            0.261    18.903
n4660.in[0] (.names)                                             1.014    19.917
n4660.out[0] (.names)                                            0.261    20.178
n4616.in[1] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[1] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[0] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4665.in[0] (.names)                                             1.014    25.016
n4665.out[0] (.names)                                            0.261    25.277
n4666.in[2] (.names)                                             1.014    26.291
n4666.out[0] (.names)                                            0.261    26.552
n4667.in[0] (.names)                                             1.014    27.566
n4667.out[0] (.names)                                            0.261    27.827
n4669.in[1] (.names)                                             1.014    28.841
n4669.out[0] (.names)                                            0.261    29.102
n4670.in[0] (.names)                                             1.014    30.116
n4670.out[0] (.names)                                            0.261    30.377
n4671.in[0] (.names)                                             1.014    31.390
n4671.out[0] (.names)                                            0.261    31.651
n4672.in[1] (.names)                                             1.014    32.665
n4672.out[0] (.names)                                            0.261    32.926
n4673.in[0] (.names)                                             1.014    33.940
n4673.out[0] (.names)                                            0.261    34.201
n4674.in[3] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n4676.in[0] (.names)                                             1.014    36.490
n4676.out[0] (.names)                                            0.261    36.751
n4605.in[0] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4625.in[1] (.names)                                             1.014    39.039
n4625.out[0] (.names)                                            0.261    39.300
n4588.in[0] (.names)                                             1.014    40.314
n4588.out[0] (.names)                                            0.261    40.575
n4638.in[1] (.names)                                             1.014    41.589
n4638.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n4639.in[1] (.names)                                             1.014    44.139
n4639.out[0] (.names)                                            0.261    44.400
n4628.in[0] (.names)                                             1.014    45.413
n4628.out[0] (.names)                                            0.261    45.674
n4630.in[0] (.names)                                             1.014    46.688
n4630.out[0] (.names)                                            0.261    46.949
n4631.in[1] (.names)                                             1.014    47.963
n4631.out[0] (.names)                                            0.261    48.224
n4632.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4632.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 86
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4644.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4570.in[3] (.names)                                             1.014     9.719
n4570.out[0] (.names)                                            0.261     9.980
n4572.in[1] (.names)                                             1.014    10.993
n4572.out[0] (.names)                                            0.261    11.254
n4525.in[0] (.names)                                             1.014    12.268
n4525.out[0] (.names)                                            0.261    12.529
n4646.in[1] (.names)                                             1.014    13.543
n4646.out[0] (.names)                                            0.261    13.804
n4656.in[0] (.names)                                             1.014    14.818
n4656.out[0] (.names)                                            0.261    15.079
n4657.in[0] (.names)                                             1.014    16.093
n4657.out[0] (.names)                                            0.261    16.354
n4658.in[1] (.names)                                             1.014    17.367
n4658.out[0] (.names)                                            0.261    17.628
n4659.in[1] (.names)                                             1.014    18.642
n4659.out[0] (.names)                                            0.261    18.903
n4660.in[0] (.names)                                             1.014    19.917
n4660.out[0] (.names)                                            0.261    20.178
n4616.in[1] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[1] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[0] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4665.in[0] (.names)                                             1.014    25.016
n4665.out[0] (.names)                                            0.261    25.277
n4666.in[2] (.names)                                             1.014    26.291
n4666.out[0] (.names)                                            0.261    26.552
n4667.in[0] (.names)                                             1.014    27.566
n4667.out[0] (.names)                                            0.261    27.827
n4669.in[1] (.names)                                             1.014    28.841
n4669.out[0] (.names)                                            0.261    29.102
n4670.in[0] (.names)                                             1.014    30.116
n4670.out[0] (.names)                                            0.261    30.377
n4671.in[0] (.names)                                             1.014    31.390
n4671.out[0] (.names)                                            0.261    31.651
n4672.in[1] (.names)                                             1.014    32.665
n4672.out[0] (.names)                                            0.261    32.926
n4673.in[0] (.names)                                             1.014    33.940
n4673.out[0] (.names)                                            0.261    34.201
n4674.in[3] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n4676.in[0] (.names)                                             1.014    36.490
n4676.out[0] (.names)                                            0.261    36.751
n4605.in[0] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4625.in[1] (.names)                                             1.014    39.039
n4625.out[0] (.names)                                            0.261    39.300
n4588.in[0] (.names)                                             1.014    40.314
n4588.out[0] (.names)                                            0.261    40.575
n4638.in[1] (.names)                                             1.014    41.589
n4638.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n4639.in[1] (.names)                                             1.014    44.139
n4639.out[0] (.names)                                            0.261    44.400
n4641.in[0] (.names)                                             1.014    45.413
n4641.out[0] (.names)                                            0.261    45.674
n4642.in[1] (.names)                                             1.014    46.688
n4642.out[0] (.names)                                            0.261    46.949
n4643.in[1] (.names)                                             1.014    47.963
n4643.out[0] (.names)                                            0.261    48.224
n4644.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4644.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 87
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n3558.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4570.in[3] (.names)                                             1.014     9.719
n4570.out[0] (.names)                                            0.261     9.980
n4572.in[1] (.names)                                             1.014    10.993
n4572.out[0] (.names)                                            0.261    11.254
n4525.in[0] (.names)                                             1.014    12.268
n4525.out[0] (.names)                                            0.261    12.529
n4646.in[1] (.names)                                             1.014    13.543
n4646.out[0] (.names)                                            0.261    13.804
n4656.in[0] (.names)                                             1.014    14.818
n4656.out[0] (.names)                                            0.261    15.079
n4657.in[0] (.names)                                             1.014    16.093
n4657.out[0] (.names)                                            0.261    16.354
n4658.in[1] (.names)                                             1.014    17.367
n4658.out[0] (.names)                                            0.261    17.628
n4659.in[1] (.names)                                             1.014    18.642
n4659.out[0] (.names)                                            0.261    18.903
n4660.in[0] (.names)                                             1.014    19.917
n4660.out[0] (.names)                                            0.261    20.178
n4616.in[1] (.names)                                             1.014    21.192
n4616.out[0] (.names)                                            0.261    21.453
n4617.in[1] (.names)                                             1.014    22.467
n4617.out[0] (.names)                                            0.261    22.728
n4618.in[0] (.names)                                             1.014    23.742
n4618.out[0] (.names)                                            0.261    24.003
n4665.in[0] (.names)                                             1.014    25.016
n4665.out[0] (.names)                                            0.261    25.277
n4666.in[2] (.names)                                             1.014    26.291
n4666.out[0] (.names)                                            0.261    26.552
n4667.in[0] (.names)                                             1.014    27.566
n4667.out[0] (.names)                                            0.261    27.827
n4669.in[1] (.names)                                             1.014    28.841
n4669.out[0] (.names)                                            0.261    29.102
n4670.in[0] (.names)                                             1.014    30.116
n4670.out[0] (.names)                                            0.261    30.377
n4671.in[0] (.names)                                             1.014    31.390
n4671.out[0] (.names)                                            0.261    31.651
n4672.in[1] (.names)                                             1.014    32.665
n4672.out[0] (.names)                                            0.261    32.926
n4673.in[0] (.names)                                             1.014    33.940
n4673.out[0] (.names)                                            0.261    34.201
n4674.in[3] (.names)                                             1.014    35.215
n4674.out[0] (.names)                                            0.261    35.476
n4676.in[0] (.names)                                             1.014    36.490
n4676.out[0] (.names)                                            0.261    36.751
n4605.in[0] (.names)                                             1.014    37.765
n4605.out[0] (.names)                                            0.261    38.026
n4625.in[1] (.names)                                             1.014    39.039
n4625.out[0] (.names)                                            0.261    39.300
n4588.in[0] (.names)                                             1.014    40.314
n4588.out[0] (.names)                                            0.261    40.575
n4638.in[1] (.names)                                             1.014    41.589
n4638.out[0] (.names)                                            0.261    41.850
n4640.in[0] (.names)                                             1.014    42.864
n4640.out[0] (.names)                                            0.261    43.125
n4639.in[1] (.names)                                             1.014    44.139
n4639.out[0] (.names)                                            0.261    44.400
n4641.in[0] (.names)                                             1.014    45.413
n4641.out[0] (.names)                                            0.261    45.674
n4642.in[1] (.names)                                             1.014    46.688
n4642.out[0] (.names)                                            0.261    46.949
n3963.in[1] (.names)                                             1.014    47.963
n3963.out[0] (.names)                                            0.261    48.224
n3558.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3558.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 88
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4408.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4558.in[0] (.names)                                             1.014     9.719
n4558.out[0] (.names)                                            0.261     9.980
n4559.in[1] (.names)                                             1.014    10.993
n4559.out[0] (.names)                                            0.261    11.254
n4562.in[1] (.names)                                             1.014    12.268
n4562.out[0] (.names)                                            0.261    12.529
n4560.in[0] (.names)                                             1.014    13.543
n4560.out[0] (.names)                                            0.261    13.804
n4526.in[0] (.names)                                             1.014    14.818
n4526.out[0] (.names)                                            0.261    15.079
n4440.in[2] (.names)                                             1.014    16.093
n4440.out[0] (.names)                                            0.261    16.354
n4477.in[1] (.names)                                             1.014    17.367
n4477.out[0] (.names)                                            0.261    17.628
n4478.in[2] (.names)                                             1.014    18.642
n4478.out[0] (.names)                                            0.261    18.903
n4482.in[0] (.names)                                             1.014    19.917
n4482.out[0] (.names)                                            0.261    20.178
n4479.in[0] (.names)                                             1.014    21.192
n4479.out[0] (.names)                                            0.261    21.453
n4481.in[0] (.names)                                             1.014    22.467
n4481.out[0] (.names)                                            0.261    22.728
n4483.in[1] (.names)                                             1.014    23.742
n4483.out[0] (.names)                                            0.261    24.003
n4484.in[2] (.names)                                             1.014    25.016
n4484.out[0] (.names)                                            0.261    25.277
n4485.in[2] (.names)                                             1.014    26.291
n4485.out[0] (.names)                                            0.261    26.552
n4487.in[2] (.names)                                             1.014    27.566
n4487.out[0] (.names)                                            0.261    27.827
n4488.in[1] (.names)                                             1.014    28.841
n4488.out[0] (.names)                                            0.261    29.102
n4489.in[0] (.names)                                             1.014    30.116
n4489.out[0] (.names)                                            0.261    30.377
n4491.in[0] (.names)                                             1.014    31.390
n4491.out[0] (.names)                                            0.261    31.651
n4500.in[1] (.names)                                             1.014    32.665
n4500.out[0] (.names)                                            0.261    32.926
n4503.in[0] (.names)                                             1.014    33.940
n4503.out[0] (.names)                                            0.261    34.201
n4504.in[1] (.names)                                             1.014    35.215
n4504.out[0] (.names)                                            0.261    35.476
n4507.in[0] (.names)                                             1.014    36.490
n4507.out[0] (.names)                                            0.261    36.751
n4514.in[0] (.names)                                             1.014    37.765
n4514.out[0] (.names)                                            0.261    38.026
n4516.in[1] (.names)                                             1.014    39.039
n4516.out[0] (.names)                                            0.261    39.300
n4517.in[1] (.names)                                             1.014    40.314
n4517.out[0] (.names)                                            0.261    40.575
n4512.in[0] (.names)                                             1.014    41.589
n4512.out[0] (.names)                                            0.261    41.850
n4521.in[0] (.names)                                             1.014    42.864
n4521.out[0] (.names)                                            0.261    43.125
n4495.in[1] (.names)                                             1.014    44.139
n4495.out[0] (.names)                                            0.261    44.400
n4518.in[0] (.names)                                             1.014    45.413
n4518.out[0] (.names)                                            0.261    45.674
n4519.in[0] (.names)                                             1.014    46.688
n4519.out[0] (.names)                                            0.261    46.949
n4407.in[0] (.names)                                             1.014    47.963
n4407.out[0] (.names)                                            0.261    48.224
n4408.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4408.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 89
Startpoint: n104.Q[0] (.latch clocked by pclk)
Endpoint  : n4515.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n104.clk[0] (.latch)                                             1.014     1.014
n104.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n4576.in[0] (.names)                                             1.014     2.070
n4576.out[0] (.names)                                            0.261     2.331
n4578.in[0] (.names)                                             1.014     3.344
n4578.out[0] (.names)                                            0.261     3.605
n4583.in[1] (.names)                                             1.014     4.619
n4583.out[0] (.names)                                            0.261     4.880
n4584.in[1] (.names)                                             1.014     5.894
n4584.out[0] (.names)                                            0.261     6.155
n4585.in[0] (.names)                                             1.014     7.169
n4585.out[0] (.names)                                            0.261     7.430
n4569.in[1] (.names)                                             1.014     8.444
n4569.out[0] (.names)                                            0.261     8.705
n4558.in[0] (.names)                                             1.014     9.719
n4558.out[0] (.names)                                            0.261     9.980
n4559.in[1] (.names)                                             1.014    10.993
n4559.out[0] (.names)                                            0.261    11.254
n4562.in[1] (.names)                                             1.014    12.268
n4562.out[0] (.names)                                            0.261    12.529
n4560.in[0] (.names)                                             1.014    13.543
n4560.out[0] (.names)                                            0.261    13.804
n4526.in[0] (.names)                                             1.014    14.818
n4526.out[0] (.names)                                            0.261    15.079
n4440.in[2] (.names)                                             1.014    16.093
n4440.out[0] (.names)                                            0.261    16.354
n4477.in[1] (.names)                                             1.014    17.367
n4477.out[0] (.names)                                            0.261    17.628
n4478.in[2] (.names)                                             1.014    18.642
n4478.out[0] (.names)                                            0.261    18.903
n4482.in[0] (.names)                                             1.014    19.917
n4482.out[0] (.names)                                            0.261    20.178
n4479.in[0] (.names)                                             1.014    21.192
n4479.out[0] (.names)                                            0.261    21.453
n4481.in[0] (.names)                                             1.014    22.467
n4481.out[0] (.names)                                            0.261    22.728
n4483.in[1] (.names)                                             1.014    23.742
n4483.out[0] (.names)                                            0.261    24.003
n4484.in[2] (.names)                                             1.014    25.016
n4484.out[0] (.names)                                            0.261    25.277
n4485.in[2] (.names)                                             1.014    26.291
n4485.out[0] (.names)                                            0.261    26.552
n4487.in[2] (.names)                                             1.014    27.566
n4487.out[0] (.names)                                            0.261    27.827
n4488.in[1] (.names)                                             1.014    28.841
n4488.out[0] (.names)                                            0.261    29.102
n4489.in[0] (.names)                                             1.014    30.116
n4489.out[0] (.names)                                            0.261    30.377
n4491.in[0] (.names)                                             1.014    31.390
n4491.out[0] (.names)                                            0.261    31.651
n4500.in[1] (.names)                                             1.014    32.665
n4500.out[0] (.names)                                            0.261    32.926
n4503.in[0] (.names)                                             1.014    33.940
n4503.out[0] (.names)                                            0.261    34.201
n4504.in[1] (.names)                                             1.014    35.215
n4504.out[0] (.names)                                            0.261    35.476
n4507.in[0] (.names)                                             1.014    36.490
n4507.out[0] (.names)                                            0.261    36.751
n4514.in[0] (.names)                                             1.014    37.765
n4514.out[0] (.names)                                            0.261    38.026
n4516.in[1] (.names)                                             1.014    39.039
n4516.out[0] (.names)                                            0.261    39.300
n4517.in[1] (.names)                                             1.014    40.314
n4517.out[0] (.names)                                            0.261    40.575
n4512.in[0] (.names)                                             1.014    41.589
n4512.out[0] (.names)                                            0.261    41.850
n4521.in[0] (.names)                                             1.014    42.864
n4521.out[0] (.names)                                            0.261    43.125
n4495.in[1] (.names)                                             1.014    44.139
n4495.out[0] (.names)                                            0.261    44.400
n4518.in[0] (.names)                                             1.014    45.413
n4518.out[0] (.names)                                            0.261    45.674
n4519.in[0] (.names)                                             1.014    46.688
n4519.out[0] (.names)                                            0.261    46.949
n4407.in[0] (.names)                                             1.014    47.963
n4407.out[0] (.names)                                            0.261    48.224
n4515.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4515.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 90
Startpoint: n2654.Q[0] (.latch clocked by pclk)
Endpoint  : n4390.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2654.clk[0] (.latch)                                            1.014     1.014
n2654.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5139.in[0] (.names)                                             1.014     2.070
n5139.out[0] (.names)                                            0.261     2.331
n5144.in[1] (.names)                                             1.014     3.344
n5144.out[0] (.names)                                            0.261     3.605
n5145.in[0] (.names)                                             1.014     4.619
n5145.out[0] (.names)                                            0.261     4.880
n5149.in[0] (.names)                                             1.014     5.894
n5149.out[0] (.names)                                            0.261     6.155
n5146.in[0] (.names)                                             1.014     7.169
n5146.out[0] (.names)                                            0.261     7.430
n4827.in[0] (.names)                                             1.014     8.444
n4827.out[0] (.names)                                            0.261     8.705
n4828.in[0] (.names)                                             1.014     9.719
n4828.out[0] (.names)                                            0.261     9.980
n4829.in[0] (.names)                                             1.014    10.993
n4829.out[0] (.names)                                            0.261    11.254
n4821.in[0] (.names)                                             1.014    12.268
n4821.out[0] (.names)                                            0.261    12.529
n5103.in[3] (.names)                                             1.014    13.543
n5103.out[0] (.names)                                            0.261    13.804
n5105.in[0] (.names)                                             1.014    14.818
n5105.out[0] (.names)                                            0.261    15.079
n5106.in[0] (.names)                                             1.014    16.093
n5106.out[0] (.names)                                            0.261    16.354
n5121.in[0] (.names)                                             1.014    17.367
n5121.out[0] (.names)                                            0.261    17.628
n5122.in[0] (.names)                                             1.014    18.642
n5122.out[0] (.names)                                            0.261    18.903
n5129.in[0] (.names)                                             1.014    19.917
n5129.out[0] (.names)                                            0.261    20.178
n4848.in[0] (.names)                                             1.014    21.192
n4848.out[0] (.names)                                            0.261    21.453
n4850.in[0] (.names)                                             1.014    22.467
n4850.out[0] (.names)                                            0.261    22.728
n4851.in[0] (.names)                                             1.014    23.742
n4851.out[0] (.names)                                            0.261    24.003
n4852.in[1] (.names)                                             1.014    25.016
n4852.out[0] (.names)                                            0.261    25.277
n4853.in[1] (.names)                                             1.014    26.291
n4853.out[0] (.names)                                            0.261    26.552
n4854.in[0] (.names)                                             1.014    27.566
n4854.out[0] (.names)                                            0.261    27.827
n4855.in[3] (.names)                                             1.014    28.841
n4855.out[0] (.names)                                            0.261    29.102
n4856.in[0] (.names)                                             1.014    30.116
n4856.out[0] (.names)                                            0.261    30.377
n4857.in[0] (.names)                                             1.014    31.390
n4857.out[0] (.names)                                            0.261    31.651
n4858.in[0] (.names)                                             1.014    32.665
n4858.out[0] (.names)                                            0.261    32.926
n4859.in[0] (.names)                                             1.014    33.940
n4859.out[0] (.names)                                            0.261    34.201
n4861.in[2] (.names)                                             1.014    35.215
n4861.out[0] (.names)                                            0.261    35.476
n4862.in[0] (.names)                                             1.014    36.490
n4862.out[0] (.names)                                            0.261    36.751
n4863.in[0] (.names)                                             1.014    37.765
n4863.out[0] (.names)                                            0.261    38.026
n4867.in[3] (.names)                                             1.014    39.039
n4867.out[0] (.names)                                            0.261    39.300
n4868.in[0] (.names)                                             1.014    40.314
n4868.out[0] (.names)                                            0.261    40.575
n4869.in[2] (.names)                                             1.014    41.589
n4869.out[0] (.names)                                            0.261    41.850
n4872.in[1] (.names)                                             1.014    42.864
n4872.out[0] (.names)                                            0.261    43.125
n4870.in[1] (.names)                                             1.014    44.139
n4870.out[0] (.names)                                            0.261    44.400
n4865.in[0] (.names)                                             1.014    45.413
n4865.out[0] (.names)                                            0.261    45.674
n4385.in[1] (.names)                                             1.014    46.688
n4385.out[0] (.names)                                            0.261    46.949
n4389.in[1] (.names)                                             1.014    47.963
n4389.out[0] (.names)                                            0.261    48.224
n4390.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4390.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 91
Startpoint: n4406.Q[0] (.latch clocked by pclk)
Endpoint  : n3976.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4406.clk[0] (.latch)                                            1.014     1.014
n4406.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n4793.in[1] (.names)                                             1.014     2.070
n4793.out[0] (.names)                                            0.261     2.331
n4611.in[2] (.names)                                             1.014     3.344
n4611.out[0] (.names)                                            0.261     3.605
n4794.in[3] (.names)                                             1.014     4.619
n4794.out[0] (.names)                                            0.261     4.880
n4796.in[1] (.names)                                             1.014     5.894
n4796.out[0] (.names)                                            0.261     6.155
n4797.in[0] (.names)                                             1.014     7.169
n4797.out[0] (.names)                                            0.261     7.430
n4798.in[0] (.names)                                             1.014     8.444
n4798.out[0] (.names)                                            0.261     8.705
n4800.in[1] (.names)                                             1.014     9.719
n4800.out[0] (.names)                                            0.261     9.980
n4802.in[0] (.names)                                             1.014    10.993
n4802.out[0] (.names)                                            0.261    11.254
n4804.in[0] (.names)                                             1.014    12.268
n4804.out[0] (.names)                                            0.261    12.529
n4805.in[2] (.names)                                             1.014    13.543
n4805.out[0] (.names)                                            0.261    13.804
n4806.in[0] (.names)                                             1.014    14.818
n4806.out[0] (.names)                                            0.261    15.079
n4807.in[1] (.names)                                             1.014    16.093
n4807.out[0] (.names)                                            0.261    16.354
n4810.in[0] (.names)                                             1.014    17.367
n4810.out[0] (.names)                                            0.261    17.628
n4811.in[0] (.names)                                             1.014    18.642
n4811.out[0] (.names)                                            0.261    18.903
n4812.in[0] (.names)                                             1.014    19.917
n4812.out[0] (.names)                                            0.261    20.178
n4813.in[0] (.names)                                             1.014    21.192
n4813.out[0] (.names)                                            0.261    21.453
n4637.in[0] (.names)                                             1.014    22.467
n4637.out[0] (.names)                                            0.261    22.728
n4815.in[1] (.names)                                             1.014    23.742
n4815.out[0] (.names)                                            0.261    24.003
n4336.in[1] (.names)                                             1.014    25.016
n4336.out[0] (.names)                                            0.261    25.277
n4338.in[0] (.names)                                             1.014    26.291
n4338.out[0] (.names)                                            0.261    26.552
n4340.in[1] (.names)                                             1.014    27.566
n4340.out[0] (.names)                                            0.261    27.827
n4341.in[1] (.names)                                             1.014    28.841
n4341.out[0] (.names)                                            0.261    29.102
n4342.in[0] (.names)                                             1.014    30.116
n4342.out[0] (.names)                                            0.261    30.377
n4343.in[0] (.names)                                             1.014    31.390
n4343.out[0] (.names)                                            0.261    31.651
n4348.in[1] (.names)                                             1.014    32.665
n4348.out[0] (.names)                                            0.261    32.926
n4264.in[0] (.names)                                             1.014    33.940
n4264.out[0] (.names)                                            0.261    34.201
n4314.in[1] (.names)                                             1.014    35.215
n4314.out[0] (.names)                                            0.261    35.476
n4305.in[0] (.names)                                             1.014    36.490
n4305.out[0] (.names)                                            0.261    36.751
n4306.in[0] (.names)                                             1.014    37.765
n4306.out[0] (.names)                                            0.261    38.026
n4308.in[1] (.names)                                             1.014    39.039
n4308.out[0] (.names)                                            0.261    39.300
n4320.in[1] (.names)                                             1.014    40.314
n4320.out[0] (.names)                                            0.261    40.575
n4321.in[1] (.names)                                             1.014    41.589
n4321.out[0] (.names)                                            0.261    41.850
n4323.in[0] (.names)                                             1.014    42.864
n4323.out[0] (.names)                                            0.261    43.125
n4325.in[0] (.names)                                             1.014    44.139
n4325.out[0] (.names)                                            0.261    44.400
n4326.in[0] (.names)                                             1.014    45.413
n4326.out[0] (.names)                                            0.261    45.674
n4327.in[1] (.names)                                             1.014    46.688
n4327.out[0] (.names)                                            0.261    46.949
n3975.in[0] (.names)                                             1.014    47.963
n3975.out[0] (.names)                                            0.261    48.224
n3976.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n3976.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 92
Startpoint: n7200.Q[0] (.latch clocked by pclk)
Endpoint  : n7821.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7200.clk[0] (.latch)                                            1.014     1.014
n7200.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n8811.in[0] (.names)                                             1.014     2.070
n8811.out[0] (.names)                                            0.261     2.331
n9005.in[1] (.names)                                             1.014     3.344
n9005.out[0] (.names)                                            0.261     3.605
n9007.in[0] (.names)                                             1.014     4.619
n9007.out[0] (.names)                                            0.261     4.880
n9008.in[0] (.names)                                             1.014     5.894
n9008.out[0] (.names)                                            0.261     6.155
n8997.in[0] (.names)                                             1.014     7.169
n8997.out[0] (.names)                                            0.261     7.430
n8998.in[1] (.names)                                             1.014     8.444
n8998.out[0] (.names)                                            0.261     8.705
n9038.in[2] (.names)                                             1.014     9.719
n9038.out[0] (.names)                                            0.261     9.980
n9040.in[2] (.names)                                             1.014    10.993
n9040.out[0] (.names)                                            0.261    11.254
n9042.in[1] (.names)                                             1.014    12.268
n9042.out[0] (.names)                                            0.261    12.529
n9044.in[2] (.names)                                             1.014    13.543
n9044.out[0] (.names)                                            0.261    13.804
n9045.in[2] (.names)                                             1.014    14.818
n9045.out[0] (.names)                                            0.261    15.079
n9046.in[0] (.names)                                             1.014    16.093
n9046.out[0] (.names)                                            0.261    16.354
n9047.in[0] (.names)                                             1.014    17.367
n9047.out[0] (.names)                                            0.261    17.628
n9048.in[0] (.names)                                             1.014    18.642
n9048.out[0] (.names)                                            0.261    18.903
n9050.in[0] (.names)                                             1.014    19.917
n9050.out[0] (.names)                                            0.261    20.178
n9030.in[0] (.names)                                             1.014    21.192
n9030.out[0] (.names)                                            0.261    21.453
n9056.in[1] (.names)                                             1.014    22.467
n9056.out[0] (.names)                                            0.261    22.728
n9057.in[0] (.names)                                             1.014    23.742
n9057.out[0] (.names)                                            0.261    24.003
n9058.in[1] (.names)                                             1.014    25.016
n9058.out[0] (.names)                                            0.261    25.277
n9059.in[1] (.names)                                             1.014    26.291
n9059.out[0] (.names)                                            0.261    26.552
n9054.in[0] (.names)                                             1.014    27.566
n9054.out[0] (.names)                                            0.261    27.827
n9055.in[0] (.names)                                             1.014    28.841
n9055.out[0] (.names)                                            0.261    29.102
n9062.in[0] (.names)                                             1.014    30.116
n9062.out[0] (.names)                                            0.261    30.377
n9063.in[0] (.names)                                             1.014    31.390
n9063.out[0] (.names)                                            0.261    31.651
n9065.in[0] (.names)                                             1.014    32.665
n9065.out[0] (.names)                                            0.261    32.926
n9067.in[0] (.names)                                             1.014    33.940
n9067.out[0] (.names)                                            0.261    34.201
n9068.in[0] (.names)                                             1.014    35.215
n9068.out[0] (.names)                                            0.261    35.476
n9069.in[2] (.names)                                             1.014    36.490
n9069.out[0] (.names)                                            0.261    36.751
n9071.in[2] (.names)                                             1.014    37.765
n9071.out[0] (.names)                                            0.261    38.026
n9072.in[0] (.names)                                             1.014    39.039
n9072.out[0] (.names)                                            0.261    39.300
n9073.in[0] (.names)                                             1.014    40.314
n9073.out[0] (.names)                                            0.261    40.575
n9075.in[0] (.names)                                             1.014    41.589
n9075.out[0] (.names)                                            0.261    41.850
n9076.in[1] (.names)                                             1.014    42.864
n9076.out[0] (.names)                                            0.261    43.125
n9077.in[0] (.names)                                             1.014    44.139
n9077.out[0] (.names)                                            0.261    44.400
n9078.in[0] (.names)                                             1.014    45.413
n9078.out[0] (.names)                                            0.261    45.674
n7822.in[0] (.names)                                             1.014    46.688
n7822.out[0] (.names)                                            0.261    46.949
n7820.in[0] (.names)                                             1.014    47.963
n7820.out[0] (.names)                                            0.261    48.224
n7821.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n7821.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 93
Startpoint: n4412.Q[0] (.latch clocked by pclk)
Endpoint  : n4394.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4412.clk[0] (.latch)                                            1.014     1.014
n4412.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n5075.in[0] (.names)                                             1.014     2.070
n5075.out[0] (.names)                                            0.261     2.331
n5077.in[0] (.names)                                             1.014     3.344
n5077.out[0] (.names)                                            0.261     3.605
n5078.in[0] (.names)                                             1.014     4.619
n5078.out[0] (.names)                                            0.261     4.880
n5020.in[1] (.names)                                             1.014     5.894
n5020.out[0] (.names)                                            0.261     6.155
n5009.in[3] (.names)                                             1.014     7.169
n5009.out[0] (.names)                                            0.261     7.430
n5010.in[1] (.names)                                             1.014     8.444
n5010.out[0] (.names)                                            0.261     8.705
n5013.in[0] (.names)                                             1.014     9.719
n5013.out[0] (.names)                                            0.261     9.980
n5016.in[0] (.names)                                             1.014    10.993
n5016.out[0] (.names)                                            0.261    11.254
n5011.in[0] (.names)                                             1.014    12.268
n5011.out[0] (.names)                                            0.261    12.529
n5012.in[0] (.names)                                             1.014    13.543
n5012.out[0] (.names)                                            0.261    13.804
n5017.in[2] (.names)                                             1.014    14.818
n5017.out[0] (.names)                                            0.261    15.079
n5014.in[0] (.names)                                             1.014    16.093
n5014.out[0] (.names)                                            0.261    16.354
n4968.in[0] (.names)                                             1.014    17.367
n4968.out[0] (.names)                                            0.261    17.628
n4973.in[1] (.names)                                             1.014    18.642
n4973.out[0] (.names)                                            0.261    18.903
n4971.in[0] (.names)                                             1.014    19.917
n4971.out[0] (.names)                                            0.261    20.178
n4972.in[0] (.names)                                             1.014    21.192
n4972.out[0] (.names)                                            0.261    21.453
n4974.in[1] (.names)                                             1.014    22.467
n4974.out[0] (.names)                                            0.261    22.728
n4967.in[0] (.names)                                             1.014    23.742
n4967.out[0] (.names)                                            0.261    24.003
n4969.in[0] (.names)                                             1.014    25.016
n4969.out[0] (.names)                                            0.261    25.277
n4976.in[0] (.names)                                             1.014    26.291
n4976.out[0] (.names)                                            0.261    26.552
n4977.in[0] (.names)                                             1.014    27.566
n4977.out[0] (.names)                                            0.261    27.827
n4979.in[3] (.names)                                             1.014    28.841
n4979.out[0] (.names)                                            0.261    29.102
n4981.in[1] (.names)                                             1.014    30.116
n4981.out[0] (.names)                                            0.261    30.377
n4982.in[0] (.names)                                             1.014    31.390
n4982.out[0] (.names)                                            0.261    31.651
n4984.in[1] (.names)                                             1.014    32.665
n4984.out[0] (.names)                                            0.261    32.926
n4985.in[0] (.names)                                             1.014    33.940
n4985.out[0] (.names)                                            0.261    34.201
n4962.in[0] (.names)                                             1.014    35.215
n4962.out[0] (.names)                                            0.261    35.476
n4995.in[1] (.names)                                             1.014    36.490
n4995.out[0] (.names)                                            0.261    36.751
n4996.in[1] (.names)                                             1.014    37.765
n4996.out[0] (.names)                                            0.261    38.026
n4997.in[0] (.names)                                             1.014    39.039
n4997.out[0] (.names)                                            0.261    39.300
n4998.in[0] (.names)                                             1.014    40.314
n4998.out[0] (.names)                                            0.261    40.575
n4999.in[0] (.names)                                             1.014    41.589
n4999.out[0] (.names)                                            0.261    41.850
n5000.in[1] (.names)                                             1.014    42.864
n5000.out[0] (.names)                                            0.261    43.125
n5001.in[0] (.names)                                             1.014    44.139
n5001.out[0] (.names)                                            0.261    44.400
n5002.in[1] (.names)                                             1.014    45.413
n5002.out[0] (.names)                                            0.261    45.674
n3966.in[0] (.names)                                             1.014    46.688
n3966.out[0] (.names)                                            0.261    46.949
n4393.in[0] (.names)                                             1.014    47.963
n4393.out[0] (.names)                                            0.261    48.224
n4394.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n4394.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 94
Startpoint: n208.Q[0] (.latch clocked by pclk)
Endpoint  : n123.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n208.clk[0] (.latch)                                             1.014     1.014
n208.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n210.in[0] (.names)                                              1.014     2.070
n210.out[0] (.names)                                             0.261     2.331
n214.in[2] (.names)                                              1.014     3.344
n214.out[0] (.names)                                             0.261     3.605
n215.in[1] (.names)                                              1.014     4.619
n215.out[0] (.names)                                             0.261     4.880
n216.in[0] (.names)                                              1.014     5.894
n216.out[0] (.names)                                             0.261     6.155
n217.in[0] (.names)                                              1.014     7.169
n217.out[0] (.names)                                             0.261     7.430
n219.in[0] (.names)                                              1.014     8.444
n219.out[0] (.names)                                             0.261     8.705
n560.in[3] (.names)                                              1.014     9.719
n560.out[0] (.names)                                             0.261     9.980
n561.in[0] (.names)                                              1.014    10.993
n561.out[0] (.names)                                             0.261    11.254
n564.in[2] (.names)                                              1.014    12.268
n564.out[0] (.names)                                             0.261    12.529
n565.in[0] (.names)                                              1.014    13.543
n565.out[0] (.names)                                             0.261    13.804
n566.in[3] (.names)                                              1.014    14.818
n566.out[0] (.names)                                             0.261    15.079
n567.in[1] (.names)                                              1.014    16.093
n567.out[0] (.names)                                             0.261    16.354
n568.in[0] (.names)                                              1.014    17.367
n568.out[0] (.names)                                             0.261    17.628
n569.in[0] (.names)                                              1.014    18.642
n569.out[0] (.names)                                             0.261    18.903
n541.in[1] (.names)                                              1.014    19.917
n541.out[0] (.names)                                             0.261    20.178
n532.in[0] (.names)                                              1.014    21.192
n532.out[0] (.names)                                             0.261    21.453
n570.in[3] (.names)                                              1.014    22.467
n570.out[0] (.names)                                             0.261    22.728
n571.in[0] (.names)                                              1.014    23.742
n571.out[0] (.names)                                             0.261    24.003
n573.in[2] (.names)                                              1.014    25.016
n573.out[0] (.names)                                             0.261    25.277
n574.in[0] (.names)                                              1.014    26.291
n574.out[0] (.names)                                             0.261    26.552
n575.in[0] (.names)                                              1.014    27.566
n575.out[0] (.names)                                             0.261    27.827
n577.in[0] (.names)                                              1.014    28.841
n577.out[0] (.names)                                             0.261    29.102
n578.in[0] (.names)                                              1.014    30.116
n578.out[0] (.names)                                             0.261    30.377
n585.in[0] (.names)                                              1.014    31.390
n585.out[0] (.names)                                             0.261    31.651
n584.in[0] (.names)                                              1.014    32.665
n584.out[0] (.names)                                             0.261    32.926
n484.in[0] (.names)                                              1.014    33.940
n484.out[0] (.names)                                             0.261    34.201
n486.in[0] (.names)                                              1.014    35.215
n486.out[0] (.names)                                             0.261    35.476
n487.in[0] (.names)                                              1.014    36.490
n487.out[0] (.names)                                             0.261    36.751
n506.in[2] (.names)                                              1.014    37.765
n506.out[0] (.names)                                             0.261    38.026
n507.in[1] (.names)                                              1.014    39.039
n507.out[0] (.names)                                             0.261    39.300
n508.in[0] (.names)                                              1.014    40.314
n508.out[0] (.names)                                             0.261    40.575
n509.in[1] (.names)                                              1.014    41.589
n509.out[0] (.names)                                             0.261    41.850
n510.in[0] (.names)                                              1.014    42.864
n510.out[0] (.names)                                             0.261    43.125
n511.in[0] (.names)                                              1.014    44.139
n511.out[0] (.names)                                             0.261    44.400
n512.in[1] (.names)                                              1.014    45.413
n512.out[0] (.names)                                             0.261    45.674
n513.in[0] (.names)                                              1.014    46.688
n513.out[0] (.names)                                             0.261    46.949
n188.in[0] (.names)                                              1.014    47.963
n188.out[0] (.names)                                             0.261    48.224
n123.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n123.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 95
Startpoint: n173.Q[0] (.latch clocked by pclk)
Endpoint  : n133.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n173.clk[0] (.latch)                                             1.014     1.014
n173.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n321.in[0] (.names)                                              1.014     2.070
n321.out[0] (.names)                                             0.261     2.331
n322.in[0] (.names)                                              1.014     3.344
n322.out[0] (.names)                                             0.261     3.605
n324.in[0] (.names)                                              1.014     4.619
n324.out[0] (.names)                                             0.261     4.880
n326.in[0] (.names)                                              1.014     5.894
n326.out[0] (.names)                                             0.261     6.155
n211.in[0] (.names)                                              1.014     7.169
n211.out[0] (.names)                                             0.261     7.430
n327.in[0] (.names)                                              1.014     8.444
n327.out[0] (.names)                                             0.261     8.705
n328.in[0] (.names)                                              1.014     9.719
n328.out[0] (.names)                                             0.261     9.980
n330.in[0] (.names)                                              1.014    10.993
n330.out[0] (.names)                                             0.261    11.254
n334.in[0] (.names)                                              1.014    12.268
n334.out[0] (.names)                                             0.261    12.529
n333.in[0] (.names)                                              1.014    13.543
n333.out[0] (.names)                                             0.261    13.804
n305.in[0] (.names)                                              1.014    14.818
n305.out[0] (.names)                                             0.261    15.079
n476.in[1] (.names)                                              1.014    16.093
n476.out[0] (.names)                                             0.261    16.354
n350.in[2] (.names)                                              1.014    17.367
n350.out[0] (.names)                                             0.261    17.628
n352.in[1] (.names)                                              1.014    18.642
n352.out[0] (.names)                                             0.261    18.903
n353.in[0] (.names)                                              1.014    19.917
n353.out[0] (.names)                                             0.261    20.178
n345.in[0] (.names)                                              1.014    21.192
n345.out[0] (.names)                                             0.261    21.453
n360.in[2] (.names)                                              1.014    22.467
n360.out[0] (.names)                                             0.261    22.728
n361.in[0] (.names)                                              1.014    23.742
n361.out[0] (.names)                                             0.261    24.003
n363.in[2] (.names)                                              1.014    25.016
n363.out[0] (.names)                                             0.261    25.277
n365.in[2] (.names)                                              1.014    26.291
n365.out[0] (.names)                                             0.261    26.552
n366.in[0] (.names)                                              1.014    27.566
n366.out[0] (.names)                                             0.261    27.827
n367.in[0] (.names)                                              1.014    28.841
n367.out[0] (.names)                                             0.261    29.102
n368.in[1] (.names)                                              1.014    30.116
n368.out[0] (.names)                                             0.261    30.377
n355.in[0] (.names)                                              1.014    31.390
n355.out[0] (.names)                                             0.261    31.651
n378.in[1] (.names)                                              1.014    32.665
n378.out[0] (.names)                                             0.261    32.926
n380.in[3] (.names)                                              1.014    33.940
n380.out[0] (.names)                                             0.261    34.201
n381.in[2] (.names)                                              1.014    35.215
n381.out[0] (.names)                                             0.261    35.476
n382.in[1] (.names)                                              1.014    36.490
n382.out[0] (.names)                                             0.261    36.751
n383.in[0] (.names)                                              1.014    37.765
n383.out[0] (.names)                                             0.261    38.026
n385.in[0] (.names)                                              1.014    39.039
n385.out[0] (.names)                                             0.261    39.300
n375.in[0] (.names)                                              1.014    40.314
n375.out[0] (.names)                                             0.261    40.575
n372.in[0] (.names)                                              1.014    41.589
n372.out[0] (.names)                                             0.261    41.850
n388.in[1] (.names)                                              1.014    42.864
n388.out[0] (.names)                                             0.261    43.125
n389.in[2] (.names)                                              1.014    44.139
n389.out[0] (.names)                                             0.261    44.400
n390.in[0] (.names)                                              1.014    45.413
n390.out[0] (.names)                                             0.261    45.674
n183.in[0] (.names)                                              1.014    46.688
n183.out[0] (.names)                                             0.261    46.949
n168.in[0] (.names)                                              1.014    47.963
n168.out[0] (.names)                                             0.261    48.224
n133.D[0] (.latch)                                               1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n133.clk[0] (.latch)                                             1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 96
Startpoint: n2641.Q[0] (.latch clocked by pclk)
Endpoint  : n9477.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2641.clk[0] (.latch)                                            1.014     1.014
n2641.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9498.in[0] (.names)                                             1.014     2.070
n9498.out[0] (.names)                                            0.261     2.331
n9499.in[0] (.names)                                             1.014     3.344
n9499.out[0] (.names)                                            0.261     3.605
n9500.in[0] (.names)                                             1.014     4.619
n9500.out[0] (.names)                                            0.261     4.880
n9501.in[0] (.names)                                             1.014     5.894
n9501.out[0] (.names)                                            0.261     6.155
n9503.in[1] (.names)                                             1.014     7.169
n9503.out[0] (.names)                                            0.261     7.430
n9506.in[2] (.names)                                             1.014     8.444
n9506.out[0] (.names)                                            0.261     8.705
n9507.in[0] (.names)                                             1.014     9.719
n9507.out[0] (.names)                                            0.261     9.980
n9508.in[0] (.names)                                             1.014    10.993
n9508.out[0] (.names)                                            0.261    11.254
n9509.in[1] (.names)                                             1.014    12.268
n9509.out[0] (.names)                                            0.261    12.529
n9510.in[0] (.names)                                             1.014    13.543
n9510.out[0] (.names)                                            0.261    13.804
n9511.in[0] (.names)                                             1.014    14.818
n9511.out[0] (.names)                                            0.261    15.079
n9512.in[0] (.names)                                             1.014    16.093
n9512.out[0] (.names)                                            0.261    16.354
n9513.in[0] (.names)                                             1.014    17.367
n9513.out[0] (.names)                                            0.261    17.628
n9438.in[0] (.names)                                             1.014    18.642
n9438.out[0] (.names)                                            0.261    18.903
n9439.in[0] (.names)                                             1.014    19.917
n9439.out[0] (.names)                                            0.261    20.178
n9442.in[1] (.names)                                             1.014    21.192
n9442.out[0] (.names)                                            0.261    21.453
n9443.in[0] (.names)                                             1.014    22.467
n9443.out[0] (.names)                                            0.261    22.728
n9423.in[1] (.names)                                             1.014    23.742
n9423.out[0] (.names)                                            0.261    24.003
n9424.in[2] (.names)                                             1.014    25.016
n9424.out[0] (.names)                                            0.261    25.277
n9425.in[3] (.names)                                             1.014    26.291
n9425.out[0] (.names)                                            0.261    26.552
n9426.in[3] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9427.in[1] (.names)                                             1.014    28.841
n9427.out[0] (.names)                                            0.261    29.102
n9428.in[1] (.names)                                             1.014    30.116
n9428.out[0] (.names)                                            0.261    30.377
n9429.in[1] (.names)                                             1.014    31.390
n9429.out[0] (.names)                                            0.261    31.651
n9430.in[0] (.names)                                             1.014    32.665
n9430.out[0] (.names)                                            0.261    32.926
n9403.in[0] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9404.in[1] (.names)                                             1.014    35.215
n9404.out[0] (.names)                                            0.261    35.476
n9405.in[0] (.names)                                             1.014    36.490
n9405.out[0] (.names)                                            0.261    36.751
n9406.in[0] (.names)                                             1.014    37.765
n9406.out[0] (.names)                                            0.261    38.026
n9407.in[1] (.names)                                             1.014    39.039
n9407.out[0] (.names)                                            0.261    39.300
n9408.in[0] (.names)                                             1.014    40.314
n9408.out[0] (.names)                                            0.261    40.575
n9409.in[0] (.names)                                             1.014    41.589
n9409.out[0] (.names)                                            0.261    41.850
n9412.in[1] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n2662.in[1] (.names)                                             1.014    44.139
n2662.out[0] (.names)                                            0.261    44.400
n9413.in[2] (.names)                                             1.014    45.413
n9413.out[0] (.names)                                            0.261    45.674
n9414.in[1] (.names)                                             1.014    46.688
n9414.out[0] (.names)                                            0.261    46.949
n9415.in[0] (.names)                                             1.014    47.963
n9415.out[0] (.names)                                            0.261    48.224
n9477.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n9477.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 97
Startpoint: n2641.Q[0] (.latch clocked by pclk)
Endpoint  : n5676.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n2641.clk[0] (.latch)                                            1.014     1.014
n2641.Q[0] (.latch) [clock-to-output]                            0.042     1.056
n9498.in[0] (.names)                                             1.014     2.070
n9498.out[0] (.names)                                            0.261     2.331
n9499.in[0] (.names)                                             1.014     3.344
n9499.out[0] (.names)                                            0.261     3.605
n9500.in[0] (.names)                                             1.014     4.619
n9500.out[0] (.names)                                            0.261     4.880
n9501.in[0] (.names)                                             1.014     5.894
n9501.out[0] (.names)                                            0.261     6.155
n9503.in[1] (.names)                                             1.014     7.169
n9503.out[0] (.names)                                            0.261     7.430
n9506.in[2] (.names)                                             1.014     8.444
n9506.out[0] (.names)                                            0.261     8.705
n9507.in[0] (.names)                                             1.014     9.719
n9507.out[0] (.names)                                            0.261     9.980
n9508.in[0] (.names)                                             1.014    10.993
n9508.out[0] (.names)                                            0.261    11.254
n9509.in[1] (.names)                                             1.014    12.268
n9509.out[0] (.names)                                            0.261    12.529
n9510.in[0] (.names)                                             1.014    13.543
n9510.out[0] (.names)                                            0.261    13.804
n9511.in[0] (.names)                                             1.014    14.818
n9511.out[0] (.names)                                            0.261    15.079
n9512.in[0] (.names)                                             1.014    16.093
n9512.out[0] (.names)                                            0.261    16.354
n9513.in[0] (.names)                                             1.014    17.367
n9513.out[0] (.names)                                            0.261    17.628
n9438.in[0] (.names)                                             1.014    18.642
n9438.out[0] (.names)                                            0.261    18.903
n9439.in[0] (.names)                                             1.014    19.917
n9439.out[0] (.names)                                            0.261    20.178
n9442.in[1] (.names)                                             1.014    21.192
n9442.out[0] (.names)                                            0.261    21.453
n9443.in[0] (.names)                                             1.014    22.467
n9443.out[0] (.names)                                            0.261    22.728
n9423.in[1] (.names)                                             1.014    23.742
n9423.out[0] (.names)                                            0.261    24.003
n9424.in[2] (.names)                                             1.014    25.016
n9424.out[0] (.names)                                            0.261    25.277
n9425.in[3] (.names)                                             1.014    26.291
n9425.out[0] (.names)                                            0.261    26.552
n9426.in[3] (.names)                                             1.014    27.566
n9426.out[0] (.names)                                            0.261    27.827
n9427.in[1] (.names)                                             1.014    28.841
n9427.out[0] (.names)                                            0.261    29.102
n9428.in[1] (.names)                                             1.014    30.116
n9428.out[0] (.names)                                            0.261    30.377
n9429.in[1] (.names)                                             1.014    31.390
n9429.out[0] (.names)                                            0.261    31.651
n9430.in[0] (.names)                                             1.014    32.665
n9430.out[0] (.names)                                            0.261    32.926
n9403.in[0] (.names)                                             1.014    33.940
n9403.out[0] (.names)                                            0.261    34.201
n9404.in[1] (.names)                                             1.014    35.215
n9404.out[0] (.names)                                            0.261    35.476
n9405.in[0] (.names)                                             1.014    36.490
n9405.out[0] (.names)                                            0.261    36.751
n9406.in[0] (.names)                                             1.014    37.765
n9406.out[0] (.names)                                            0.261    38.026
n9407.in[1] (.names)                                             1.014    39.039
n9407.out[0] (.names)                                            0.261    39.300
n9408.in[0] (.names)                                             1.014    40.314
n9408.out[0] (.names)                                            0.261    40.575
n9409.in[0] (.names)                                             1.014    41.589
n9409.out[0] (.names)                                            0.261    41.850
n9412.in[1] (.names)                                             1.014    42.864
n9412.out[0] (.names)                                            0.261    43.125
n2662.in[1] (.names)                                             1.014    44.139
n2662.out[0] (.names)                                            0.261    44.400
n9413.in[2] (.names)                                             1.014    45.413
n9413.out[0] (.names)                                            0.261    45.674
n9414.in[1] (.names)                                             1.014    46.688
n9414.out[0] (.names)                                            0.261    46.949
n5675.in[0] (.names)                                             1.014    47.963
n5675.out[0] (.names)                                            0.261    48.224
n5676.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n5676.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 98
Startpoint: n637.Q[0] (.latch clocked by pclk)
Endpoint  : n1048.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n637.clk[0] (.latch)                                             1.014     1.014
n637.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2003.in[1] (.names)                                             1.014     2.070
n2003.out[0] (.names)                                            0.261     2.331
n1983.in[2] (.names)                                             1.014     3.344
n1983.out[0] (.names)                                            0.261     3.605
n2001.in[0] (.names)                                             1.014     4.619
n2001.out[0] (.names)                                            0.261     4.880
n2005.in[0] (.names)                                             1.014     5.894
n2005.out[0] (.names)                                            0.261     6.155
n2010.in[0] (.names)                                             1.014     7.169
n2010.out[0] (.names)                                            0.261     7.430
n2006.in[0] (.names)                                             1.014     8.444
n2006.out[0] (.names)                                            0.261     8.705
n2007.in[1] (.names)                                             1.014     9.719
n2007.out[0] (.names)                                            0.261     9.980
n2008.in[0] (.names)                                             1.014    10.993
n2008.out[0] (.names)                                            0.261    11.254
n2009.in[0] (.names)                                             1.014    12.268
n2009.out[0] (.names)                                            0.261    12.529
n2012.in[0] (.names)                                             1.014    13.543
n2012.out[0] (.names)                                            0.261    13.804
n2013.in[0] (.names)                                             1.014    14.818
n2013.out[0] (.names)                                            0.261    15.079
n2014.in[1] (.names)                                             1.014    16.093
n2014.out[0] (.names)                                            0.261    16.354
n2018.in[1] (.names)                                             1.014    17.367
n2018.out[0] (.names)                                            0.261    17.628
n2016.in[0] (.names)                                             1.014    18.642
n2016.out[0] (.names)                                            0.261    18.903
n2017.in[0] (.names)                                             1.014    19.917
n2017.out[0] (.names)                                            0.261    20.178
n1884.in[0] (.names)                                             1.014    21.192
n1884.out[0] (.names)                                            0.261    21.453
n1886.in[0] (.names)                                             1.014    22.467
n1886.out[0] (.names)                                            0.261    22.728
n1887.in[0] (.names)                                             1.014    23.742
n1887.out[0] (.names)                                            0.261    24.003
n1880.in[1] (.names)                                             1.014    25.016
n1880.out[0] (.names)                                            0.261    25.277
n1883.in[0] (.names)                                             1.014    26.291
n1883.out[0] (.names)                                            0.261    26.552
n1896.in[0] (.names)                                             1.014    27.566
n1896.out[0] (.names)                                            0.261    27.827
n1897.in[0] (.names)                                             1.014    28.841
n1897.out[0] (.names)                                            0.261    29.102
n1899.in[2] (.names)                                             1.014    30.116
n1899.out[0] (.names)                                            0.261    30.377
n1900.in[2] (.names)                                             1.014    31.390
n1900.out[0] (.names)                                            0.261    31.651
n1901.in[0] (.names)                                             1.014    32.665
n1901.out[0] (.names)                                            0.261    32.926
n1902.in[0] (.names)                                             1.014    33.940
n1902.out[0] (.names)                                            0.261    34.201
n1903.in[1] (.names)                                             1.014    35.215
n1903.out[0] (.names)                                            0.261    35.476
n1904.in[0] (.names)                                             1.014    36.490
n1904.out[0] (.names)                                            0.261    36.751
n1905.in[1] (.names)                                             1.014    37.765
n1905.out[0] (.names)                                            0.261    38.026
n1906.in[0] (.names)                                             1.014    39.039
n1906.out[0] (.names)                                            0.261    39.300
n1910.in[0] (.names)                                             1.014    40.314
n1910.out[0] (.names)                                            0.261    40.575
n1912.in[1] (.names)                                             1.014    41.589
n1912.out[0] (.names)                                            0.261    41.850
n1913.in[0] (.names)                                             1.014    42.864
n1913.out[0] (.names)                                            0.261    43.125
n1914.in[1] (.names)                                             1.014    44.139
n1914.out[0] (.names)                                            0.261    44.400
n1917.in[1] (.names)                                             1.014    45.413
n1917.out[0] (.names)                                            0.261    45.674
n1105.in[0] (.names)                                             1.014    46.688
n1105.out[0] (.names)                                            0.261    46.949
n1047.in[0] (.names)                                             1.014    47.963
n1047.out[0] (.names)                                            0.261    48.224
n1048.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1048.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 99
Startpoint: n637.Q[0] (.latch clocked by pclk)
Endpoint  : n1044.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n637.clk[0] (.latch)                                             1.014     1.014
n637.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n2003.in[1] (.names)                                             1.014     2.070
n2003.out[0] (.names)                                            0.261     2.331
n1983.in[2] (.names)                                             1.014     3.344
n1983.out[0] (.names)                                            0.261     3.605
n1984.in[1] (.names)                                             1.014     4.619
n1984.out[0] (.names)                                            0.261     4.880
n1988.in[0] (.names)                                             1.014     5.894
n1988.out[0] (.names)                                            0.261     6.155
n1986.in[1] (.names)                                             1.014     7.169
n1986.out[0] (.names)                                            0.261     7.430
n1816.in[1] (.names)                                             1.014     8.444
n1816.out[0] (.names)                                            0.261     8.705
n1815.in[0] (.names)                                             1.014     9.719
n1815.out[0] (.names)                                            0.261     9.980
n1818.in[3] (.names)                                             1.014    10.993
n1818.out[0] (.names)                                            0.261    11.254
n1826.in[2] (.names)                                             1.014    12.268
n1826.out[0] (.names)                                            0.261    12.529
n1821.in[0] (.names)                                             1.014    13.543
n1821.out[0] (.names)                                            0.261    13.804
n1822.in[0] (.names)                                             1.014    14.818
n1822.out[0] (.names)                                            0.261    15.079
n1823.in[0] (.names)                                             1.014    16.093
n1823.out[0] (.names)                                            0.261    16.354
n1824.in[0] (.names)                                             1.014    17.367
n1824.out[0] (.names)                                            0.261    17.628
n1830.in[0] (.names)                                             1.014    18.642
n1830.out[0] (.names)                                            0.261    18.903
n1831.in[2] (.names)                                             1.014    19.917
n1831.out[0] (.names)                                            0.261    20.178
n1832.in[1] (.names)                                             1.014    21.192
n1832.out[0] (.names)                                            0.261    21.453
n1833.in[0] (.names)                                             1.014    22.467
n1833.out[0] (.names)                                            0.261    22.728
n1834.in[1] (.names)                                             1.014    23.742
n1834.out[0] (.names)                                            0.261    24.003
n1835.in[0] (.names)                                             1.014    25.016
n1835.out[0] (.names)                                            0.261    25.277
n1836.in[0] (.names)                                             1.014    26.291
n1836.out[0] (.names)                                            0.261    26.552
n1838.in[0] (.names)                                             1.014    27.566
n1838.out[0] (.names)                                            0.261    27.827
n1839.in[1] (.names)                                             1.014    28.841
n1839.out[0] (.names)                                            0.261    29.102
n1842.in[0] (.names)                                             1.014    30.116
n1842.out[0] (.names)                                            0.261    30.377
n1843.in[0] (.names)                                             1.014    31.390
n1843.out[0] (.names)                                            0.261    31.651
n1851.in[3] (.names)                                             1.014    32.665
n1851.out[0] (.names)                                            0.261    32.926
n1852.in[0] (.names)                                             1.014    33.940
n1852.out[0] (.names)                                            0.261    34.201
n1853.in[0] (.names)                                             1.014    35.215
n1853.out[0] (.names)                                            0.261    35.476
n1854.in[0] (.names)                                             1.014    36.490
n1854.out[0] (.names)                                            0.261    36.751
n1855.in[1] (.names)                                             1.014    37.765
n1855.out[0] (.names)                                            0.261    38.026
n1856.in[1] (.names)                                             1.014    39.039
n1856.out[0] (.names)                                            0.261    39.300
n1857.in[0] (.names)                                             1.014    40.314
n1857.out[0] (.names)                                            0.261    40.575
n1859.in[0] (.names)                                             1.014    41.589
n1859.out[0] (.names)                                            0.261    41.850
n1867.in[0] (.names)                                             1.014    42.864
n1867.out[0] (.names)                                            0.261    43.125
n1868.in[0] (.names)                                             1.014    44.139
n1868.out[0] (.names)                                            0.261    44.400
n1117.in[0] (.names)                                             1.014    45.413
n1117.out[0] (.names)                                            0.261    45.674
n1871.in[0] (.names)                                             1.014    46.688
n1871.out[0] (.names)                                            0.261    46.949
n1043.in[1] (.names)                                             1.014    47.963
n1043.out[0] (.names)                                            0.261    48.224
n1044.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1044.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#Path 100
Startpoint: n789.Q[0] (.latch clocked by pclk)
Endpoint  : n1094.D[0] (.latch clocked by pclk)
Path Type : setup

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n789.clk[0] (.latch)                                             1.014     1.014
n789.Q[0] (.latch) [clock-to-output]                             0.042     1.056
n1552.in[0] (.names)                                             1.014     2.070
n1552.out[0] (.names)                                            0.261     2.331
n1553.in[0] (.names)                                             1.014     3.344
n1553.out[0] (.names)                                            0.261     3.605
n1554.in[0] (.names)                                             1.014     4.619
n1554.out[0] (.names)                                            0.261     4.880
n1558.in[0] (.names)                                             1.014     5.894
n1558.out[0] (.names)                                            0.261     6.155
n1559.in[1] (.names)                                             1.014     7.169
n1559.out[0] (.names)                                            0.261     7.430
n1560.in[0] (.names)                                             1.014     8.444
n1560.out[0] (.names)                                            0.261     8.705
n1504.in[0] (.names)                                             1.014     9.719
n1504.out[0] (.names)                                            0.261     9.980
n1565.in[1] (.names)                                             1.014    10.993
n1565.out[0] (.names)                                            0.261    11.254
n1473.in[0] (.names)                                             1.014    12.268
n1473.out[0] (.names)                                            0.261    12.529
n1426.in[0] (.names)                                             1.014    13.543
n1426.out[0] (.names)                                            0.261    13.804
n1593.in[3] (.names)                                             1.014    14.818
n1593.out[0] (.names)                                            0.261    15.079
n1594.in[1] (.names)                                             1.014    16.093
n1594.out[0] (.names)                                            0.261    16.354
n1597.in[2] (.names)                                             1.014    17.367
n1597.out[0] (.names)                                            0.261    17.628
n1305.in[0] (.names)                                             1.014    18.642
n1305.out[0] (.names)                                            0.261    18.903
n1357.in[0] (.names)                                             1.014    19.917
n1357.out[0] (.names)                                            0.261    20.178
n1358.in[2] (.names)                                             1.014    21.192
n1358.out[0] (.names)                                            0.261    21.453
n1359.in[2] (.names)                                             1.014    22.467
n1359.out[0] (.names)                                            0.261    22.728
n1361.in[3] (.names)                                             1.014    23.742
n1361.out[0] (.names)                                            0.261    24.003
n1362.in[0] (.names)                                             1.014    25.016
n1362.out[0] (.names)                                            0.261    25.277
n1363.in[1] (.names)                                             1.014    26.291
n1363.out[0] (.names)                                            0.261    26.552
n1364.in[0] (.names)                                             1.014    27.566
n1364.out[0] (.names)                                            0.261    27.827
n1366.in[0] (.names)                                             1.014    28.841
n1366.out[0] (.names)                                            0.261    29.102
n1368.in[1] (.names)                                             1.014    30.116
n1368.out[0] (.names)                                            0.261    30.377
n1369.in[2] (.names)                                             1.014    31.390
n1369.out[0] (.names)                                            0.261    31.651
n638.in[0] (.names)                                              1.014    32.665
n638.out[0] (.names)                                             0.261    32.926
n1371.in[0] (.names)                                             1.014    33.940
n1371.out[0] (.names)                                            0.261    34.201
n1297.in[0] (.names)                                             1.014    35.215
n1297.out[0] (.names)                                            0.261    35.476
n1354.in[1] (.names)                                             1.014    36.490
n1354.out[0] (.names)                                            0.261    36.751
n1372.in[2] (.names)                                             1.014    37.765
n1372.out[0] (.names)                                            0.261    38.026
n1373.in[1] (.names)                                             1.014    39.039
n1373.out[0] (.names)                                            0.261    39.300
n1374.in[1] (.names)                                             1.014    40.314
n1374.out[0] (.names)                                            0.261    40.575
n1375.in[0] (.names)                                             1.014    41.589
n1375.out[0] (.names)                                            0.261    41.850
n1377.in[0] (.names)                                             1.014    42.864
n1377.out[0] (.names)                                            0.261    43.125
n1378.in[1] (.names)                                             1.014    44.139
n1378.out[0] (.names)                                            0.261    44.400
n1379.in[1] (.names)                                             1.014    45.413
n1379.out[0] (.names)                                            0.261    45.674
n1380.in[0] (.names)                                             1.014    46.688
n1380.out[0] (.names)                                            0.261    46.949
n1093.in[0] (.names)                                             1.014    47.963
n1093.out[0] (.names)                                            0.261    48.224
n1094.D[0] (.latch)                                              1.014    49.238
data arrival time                                                         49.238

clock pclk (rise edge)                                           0.000     0.000
clock source latency                                             0.000     0.000
pclk.inpad[0] (.input)                                           0.000     0.000
n1094.clk[0] (.latch)                                            1.014     1.014
clock uncertainty                                                0.000     1.014
cell setup time                                                 -0.066     0.948
data required time                                                         0.948
--------------------------------------------------------------------------------
data required time                                                         0.948
data arrival time                                                        -49.238
--------------------------------------------------------------------------------
slack (VIOLATED)                                                         -48.290


#End of timing report
