<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.3"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>M480 BSP: PDMA_T Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectlogo"><img alt="Logo" src="m4.jpg"/></td>
  <td id="projectalign">
   <div id="projectname">M480 BSP<span id="projectnumber">&#160;V3.0.7000</span>
   </div>
   <div id="projectbrief">The Board Support Package for M480 Series</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.3 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle"><div class="title">PDMA_T Struct Reference<div class="ingroups"><a class="el" href="group___r_e_g_i_s_t_e_r.html">Control Register</a></div></div></div>
</div><!--header-->
<div class="contents">

<p><code>#include &lt;<a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="pub-attribs" name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a27c01a067eafa21a18cda3569e11582d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_d_s_c_t___t.html">DSCT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a27c01a067eafa21a18cda3569e11582d">DSCT</a> [16]</td></tr>
<tr class="separator:a27c01a067eafa21a18cda3569e11582d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47058775bad7f7e2b999a8540282f42b"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a47058775bad7f7e2b999a8540282f42b">CURSCAT</a> [16]</td></tr>
<tr class="separator:a47058775bad7f7e2b999a8540282f42b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae050800b100683f4a4c5b2a815d167df"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ae050800b100683f4a4c5b2a815d167df">CHCTL</a></td></tr>
<tr class="separator:ae050800b100683f4a4c5b2a815d167df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a255667d3b9cce063c503ed0617716f60"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a255667d3b9cce063c503ed0617716f60">PAUSE</a></td></tr>
<tr class="separator:a255667d3b9cce063c503ed0617716f60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b45b43fc022732d557ea2fe8cdf679"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a70b45b43fc022732d557ea2fe8cdf679">SWREQ</a></td></tr>
<tr class="separator:a70b45b43fc022732d557ea2fe8cdf679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a5ccaf5ec5bed25f4c15a7c0c5930b6e4">TRGSTS</a></td></tr>
<tr class="separator:a5ccaf5ec5bed25f4c15a7c0c5930b6e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1525e243fb57c5ff22e2a05f128a2cfd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a1525e243fb57c5ff22e2a05f128a2cfd">PRISET</a></td></tr>
<tr class="separator:a1525e243fb57c5ff22e2a05f128a2cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5495cffc865f3e565eb8f14b8bbf63df"><td class="memItemLeft" align="right" valign="top">__O uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a5495cffc865f3e565eb8f14b8bbf63df">PRICLR</a></td></tr>
<tr class="separator:a5495cffc865f3e565eb8f14b8bbf63df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ac2be1f8b8e6e7179b7c5ec502f3e87dd">INTEN</a></td></tr>
<tr class="separator:ac2be1f8b8e6e7179b7c5ec502f3e87dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abca3f483870c56da0d2200491b0a9148"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#abca3f483870c56da0d2200491b0a9148">INTSTS</a></td></tr>
<tr class="separator:abca3f483870c56da0d2200491b0a9148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaab837f8e4611f05d3441ba8437030d6"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#aaab837f8e4611f05d3441ba8437030d6">ABTSTS</a></td></tr>
<tr class="separator:aaab837f8e4611f05d3441ba8437030d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a365bc8529e808782af26a16839c67c5c"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a365bc8529e808782af26a16839c67c5c">TDSTS</a></td></tr>
<tr class="separator:a365bc8529e808782af26a16839c67c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4c6b18662c89a276c198eb47cad8e0"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a2f4c6b18662c89a276c198eb47cad8e0">ALIGN</a></td></tr>
<tr class="separator:a2f4c6b18662c89a276c198eb47cad8e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28efe5dd3adddfadc3f03908e9780cd3"><td class="memItemLeft" align="right" valign="top">__I uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a28efe5dd3adddfadc3f03908e9780cd3">TACTSTS</a></td></tr>
<tr class="separator:a28efe5dd3adddfadc3f03908e9780cd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a9548bceb1320e24cc5b5639484dd0b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a8a9548bceb1320e24cc5b5639484dd0b">TOUTPSC</a></td></tr>
<tr class="separator:a8a9548bceb1320e24cc5b5639484dd0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0910876c0888cee29c43c5942bd834e5"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0910876c0888cee29c43c5942bd834e5">TOUTEN</a></td></tr>
<tr class="separator:a0910876c0888cee29c43c5942bd834e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0fa019371f8e28d1f5b13695f1f6402a"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0fa019371f8e28d1f5b13695f1f6402a">TOUTIEN</a></td></tr>
<tr class="separator:a0fa019371f8e28d1f5b13695f1f6402a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c133b0cb18c03b980afd210ad73a192"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a8c133b0cb18c03b980afd210ad73a192">SCATBA</a></td></tr>
<tr class="separator:a8c133b0cb18c03b980afd210ad73a192"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be215aac734529811219eec999f03eb"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a4be215aac734529811219eec999f03eb">TOC0_1</a></td></tr>
<tr class="separator:a4be215aac734529811219eec999f03eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab299b940bae572a6041f37e84206d054"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ab299b940bae572a6041f37e84206d054">CHRST</a></td></tr>
<tr class="separator:ab299b940bae572a6041f37e84206d054"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf7d99c2385a39621865d3b2571ab8cd"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#acf7d99c2385a39621865d3b2571ab8cd">REQSEL0_3</a></td></tr>
<tr class="separator:acf7d99c2385a39621865d3b2571ab8cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8969fe98bb07eb45a5fc9f813fde926b"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a8969fe98bb07eb45a5fc9f813fde926b">REQSEL4_7</a></td></tr>
<tr class="separator:a8969fe98bb07eb45a5fc9f813fde926b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11850cfe7da1ff8fef22415b492d8143"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a11850cfe7da1ff8fef22415b492d8143">REQSEL8_11</a></td></tr>
<tr class="separator:a11850cfe7da1ff8fef22415b492d8143"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d55a01f1cee4d2f6dbcbda9a412d476"><td class="memItemLeft" align="right" valign="top">__IO uint32_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a0d55a01f1cee4d2f6dbcbda9a412d476">REQSEL12_15</a></td></tr>
<tr class="separator:a0d55a01f1cee4d2f6dbcbda9a412d476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58a633ad82de33389f3db8669dcf7df2"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_s_t_r_i_d_e___t.html">STRIDE_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#a58a633ad82de33389f3db8669dcf7df2">STRIDE</a> [6]</td></tr>
<tr class="separator:a58a633ad82de33389f3db8669dcf7df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52623a322bcd5a3aee37795c52a421d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="struct_r_e_p_e_a_t___t.html">REPEAT_T</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_p_d_m_a___t.html#ad52623a322bcd5a3aee37795c52a421d">REPEAT</a> [2]</td></tr>
<tr class="separator:ad52623a322bcd5a3aee37795c52a421d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l00336">336</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="aaab837f8e4611f05d3441ba8437030d6" name="aaab837f8e4611f05d3441ba8437030d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaab837f8e4611f05d3441ba8437030d6">&#9670;&nbsp;</a></span>ABTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::ABTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0420] PDMA Channel Read/Write Target Abort Flag Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ABTSTS
</font><br><p> <font size="2">
Offset: 0x420  PDMA Channel Read/Write Target Abort Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>ABTIFn</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Status Flag
</b><br>
This bit indicates which PDMA controller has target abort error; User can write 1 to clear these bits.
<br>
0 = No AHB bus ERROR response received when channel n transfer.
<br>
1 = AHB bus ERROR response received when channel n transfer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01224">1224</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a2f4c6b18662c89a276c198eb47cad8e0" name="a2f4c6b18662c89a276c198eb47cad8e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f4c6b18662c89a276c198eb47cad8e0">&#9670;&nbsp;</a></span>ALIGN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::ALIGN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0428] PDMA Transfer Alignment Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">ALIGN
</font><br><p> <font size="2">
Offset: 0x428  PDMA Transfer Alignment Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>ALIGNn</td><td><div style="word-wrap: break-word;"><b>Transfer Alignment Flag Register
</b><br>
0 = PDMA channel source address and destination address both follow transfer width setting.
<br>
1 = PDMA channel source address or destination address is not follow transfer width setting.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01226">1226</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="ae050800b100683f4a4c5b2a815d167df" name="ae050800b100683f4a4c5b2a815d167df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae050800b100683f4a4c5b2a815d167df">&#9670;&nbsp;</a></span>CHCTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CHCTL</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0400] PDMA Channel Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHCTL
</font><br><p> <font size="2">
Offset: 0x400  PDMA Channel Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CHENn</td><td><div style="word-wrap: break-word;"><b>PDMA Channel Enable Bit
</b><br>
Set this bit to 1 to enable PDMAn operation. Channel cannot be active if it is not set as enabled.
<br>
0 = PDMA channel [n] Disabled.
<br>
1 = PDMA channel [n] Enabled.
<br>
Note: Set corresponding bit of PDMA_PAUSE or PDMA_CHRST register will also clear this bit.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01216">1216</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="ab299b940bae572a6041f37e84206d054" name="ab299b940bae572a6041f37e84206d054"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab299b940bae572a6041f37e84206d054">&#9670;&nbsp;</a></span>CHRST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CHRST</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0460] PDMA Channel Reset Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CHRST
</font><br><p> <font size="2">
Offset: 0x460  PDMA Channel Reset Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>CHnRST</td><td><div style="word-wrap: break-word;"><b>Channel N Reset
</b><br>
0 = corresponding channel n not reset.
<br>
1 = corresponding channel n is reset.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01236">1236</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a47058775bad7f7e2b999a8540282f42b" name="a47058775bad7f7e2b999a8540282f42b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47058775bad7f7e2b999a8540282f42b">&#9670;&nbsp;</a></span>CURSCAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::CURSCAT</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0100] Current Scatter-Gather Descriptor Table Address of PDMA Channel n</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">CURSCAT
</font><br><p> <font size="2">
Offset: 0x100  Current Scatter-Gather Descriptor Table Address of PDMA Channel n
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:0]</td><td>CURADDR</td><td><div style="word-wrap: break-word;"><b>PDMA Current Description Address Register (Read Only)
</b><br>
This field indicates a 32-bit current external description address of PDMA controller.
<br>
Note: This field is read only and only used for Scatter-Gather mode to indicate the current external description address.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01212">1212</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a27c01a067eafa21a18cda3569e11582d" name="a27c01a067eafa21a18cda3569e11582d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27c01a067eafa21a18cda3569e11582d">&#9670;&nbsp;</a></span>DSCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_d_s_c_t___t.html">DSCT_T</a> PDMA_T::DSCT[16]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01211">1211</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="ac2be1f8b8e6e7179b7c5ec502f3e87dd" name="ac2be1f8b8e6e7179b7c5ec502f3e87dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac2be1f8b8e6e7179b7c5ec502f3e87dd">&#9670;&nbsp;</a></span>INTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0418] PDMA Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTEN
</font><br><p> <font size="2">
Offset: 0x418  PDMA Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>INTENn</td><td><div style="word-wrap: break-word;"><b>PDMA Interrupt Enable Register
</b><br>
This field is used for enabling PDMA channel[n] interrupt.
<br>
0 = PDMA channel n interrupt Disabled.
<br>
1 = PDMA channel n interrupt Enabled.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01222">1222</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="abca3f483870c56da0d2200491b0a9148" name="abca3f483870c56da0d2200491b0a9148"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abca3f483870c56da0d2200491b0a9148">&#9670;&nbsp;</a></span>INTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::INTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x041c] PDMA Interrupt Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">INTSTS
</font><br><p> <font size="2">
Offset: 0x41C  PDMA Interrupt Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[0]</td><td>ABTIF</td><td><div style="word-wrap: break-word;"><b>PDMA Read/Write Target Abort Interrupt Flag (Read-only)
</b><br>
This bit indicates that PDMA has target abort error; Software can read PDMA_ABTSTS register to find which channel has target abort error.
<br>
0 = No AHB bus ERROR response received.
<br>
1 = AHB bus ERROR response received.
<br>
</div></td></tr><tr><td>
[1]</td><td>TDIF</td><td><div style="word-wrap: break-word;"><b>Transfer Done Interrupt Flag (Read Only)
</b><br>
This bit indicates that PDMA controller has finished transmission; User can read PDMA_TDSTS register to indicate which channel finished transfer.
<br>
0 = Not finished yet.
<br>
1 = PDMA channel has finished transmission.
<br>
</div></td></tr><tr><td>
[2]</td><td>ALIGNF</td><td><div style="word-wrap: break-word;"><b>Transfer Alignment Interrupt Flag (Read Only)
</b><br>
0 = PDMA channel source address and destination address both follow transfer width setting.
<br>
1 = PDMA channel source address or destination address is not follow transfer width setting.
<br>
</div></td></tr><tr><td>
[8]</td><td>REQTOF0</td><td><div style="word-wrap: break-word;"><b>Request Time-out Flag for Channel 0
</b><br>
This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOC0, user can write 1 to clear these bits.
<br>
0 = No request time-out.
<br>
1 = Peripheral request time-out.
<br>
</div></td></tr><tr><td>
[9]</td><td>REQTOF1</td><td><div style="word-wrap: break-word;"><b>Request Time-out Flag for Channel 1
</b><br>
This flag indicates that PDMA controller has waited peripheral request for a period defined by PDMA_TOC1, user can write 1 to clear these bits.
<br>
0 = No request time-out.
<br>
1 = Peripheral request time-out.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01223">1223</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a255667d3b9cce063c503ed0617716f60" name="a255667d3b9cce063c503ed0617716f60"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a255667d3b9cce063c503ed0617716f60">&#9670;&nbsp;</a></span>PAUSE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PAUSE</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0404] PDMA Transfer Pause Control Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PAUSE
</font><br><p> <font size="2">
Offset: 0x404  PDMA Transfer Stop Control Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>PAUSEn</td><td><div style="word-wrap: break-word;"><b>PDMA Transfer Pause Control Register (Write Only)
</b><br>
User can set PAUSEn bit field to pause the PDMA transfer
<br>
When user sets PAUSEn bit, the PDMA controller will pause the on-going transfer, then clear the channel enable bit CHEN(PDMA_CHCTL [n], n=0,1..7) and clear request active flag
<br>
If re-enable the paused channel again, the remaining transfers will be processed.
<br>
0 = No effect.
<br>
1 = Pause PDMA channel n transfer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01217">1217</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a5495cffc865f3e565eb8f14b8bbf63df" name="a5495cffc865f3e565eb8f14b8bbf63df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5495cffc865f3e565eb8f14b8bbf63df">&#9670;&nbsp;</a></span>PRICLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRICLR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0414] PDMA Fixed Priority Clear Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRICLR
</font><br><p> <font size="2">
Offset: 0x414  PDMA Fixed Priority Clear Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FPRICLRn</td><td><div style="word-wrap: break-word;"><b>PDMA Fixed Priority Clear Register (Write Only)
</b><br>
Set this bit to 1 to clear fixed priority level.
<br>
0 = No effect.
<br>
1 = Clear PDMA channel [n] fixed priority setting.
<br>
Note: User can read PDMA_PRISET register to know the channel priority.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01221">1221</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a1525e243fb57c5ff22e2a05f128a2cfd" name="a1525e243fb57c5ff22e2a05f128a2cfd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1525e243fb57c5ff22e2a05f128a2cfd">&#9670;&nbsp;</a></span>PRISET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::PRISET</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0410] PDMA Fixed Priority Setting Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">PRISET
</font><br><p> <font size="2">
Offset: 0x410  PDMA Fixed Priority Setting Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>FPRISETn</td><td><div style="word-wrap: break-word;"><b>PDMA Fixed Priority Setting Register
</b><br>
Set this bit to 1 to enable fixed priority level.
<br>
Write Operation:
<br>
0 = No effect.
<br>
1 = Set PDMA channel [n] to fixed priority channel.
<br>
Read Operation:
<br>
0 = Corresponding PDMA channel is round-robin priority.
<br>
1 = Corresponding PDMA channel is fixed priority.
<br>
Note: This field only set to fixed priority, clear fixed priority use PDMA_PRICLR register.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01220">1220</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="ad52623a322bcd5a3aee37795c52a421d" name="ad52623a322bcd5a3aee37795c52a421d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52623a322bcd5a3aee37795c52a421d">&#9670;&nbsp;</a></span>REPEAT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_r_e_p_e_a_t___t.html">REPEAT_T</a> PDMA_T::REPEAT[2]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01251">1251</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="acf7d99c2385a39621865d3b2571ab8cd" name="acf7d99c2385a39621865d3b2571ab8cd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf7d99c2385a39621865d3b2571ab8cd">&#9670;&nbsp;</a></span>REQSEL0_3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL0_3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0480] PDMA Request Source Select Register 0 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL0_3
</font><br><p> <font size="2">
Offset: 0x480  PDMA Request Source Select Register 0
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>REQSRC0</td><td><div style="word-wrap: break-word;"><b>Channel 0 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 0
<br>
User can configure the peripheral by setting REQSRC0.
<br>
0 = Disable PDMA peripheral request.
<br>
1 = Reserved.
<br>
2 = Channel connects to USB_TX.
<br>
3 = Channel connects to USB_RX.
<br>
4 = Channel connects to UART0_TX.
<br>
5 = Channel connects to UART0_RX.
<br>
6 = Channel connects to UART1_TX.
<br>
7 = Channel connects to UART1_RX.
<br>
8 = Channel connects to UART2_TX.
<br>
9 = Channel connects to UART2_RX.
<br>
10=Channel connects to UART3_TX.
<br>
11 = Channel connects to UART3_RX.
<br>
12 = Channel connects to UART4_TX.
<br>
13 = Channel connects to UART4_RX.
<br>
14 = Channel connects to UART5_TX.
<br>
15 = Channel connects to UART5_RX.
<br>
16 = Channel connects to USCI0_TX.
<br>
17 = Channel connects to USCI0_RX.
<br>
18 = Channel connects to USCI1_TX.
<br>
19 = Channel connects to USCI1_RX.
<br>
20 = Channel connects to QSPI0_TX.
<br>
21 = Channel connects to QSPI0_RX.
<br>
22 = Channel connects to SPI0_TX.
<br>
23 = Channel connects to SPI0_RX.
<br>
24 = Channel connects to SPI1_TX.
<br>
25 = Channel connects to SPI1_RX.
<br>
26 = Channel connects to SPI2_TX.
<br>
27 = Channel connects to SPI2_RX.
<br>
28 = Channel connects to SPI3_TX.
<br>
29 = Channel connects to SPI3_RX.
<br>
30 = Reserved.
<br>
31 = Reserved.
<br>
32 = Channel connects to EPWM0_P1_RX.
<br>
33 = Channel connects to EPWM0_P2_RX.
<br>
34 = Channel connects to EPWM0_P3_RX.
<br>
35 = Channel connects to EPWM1_P1_RX.
<br>
36 = Channel connects to EPWM1_P2_RX.
<br>
37 = Channel connects to EPWM1_P3_RX.
<br>
38 = Channel connects to I2C0_TX.
<br>
39 = Channel connects to I2C0_RX.
<br>
40 = Channel connects to I2C1_TX.
<br>
41 = Channel connects to I2C1_RX.
<br>
42 = Channel connects to I2C2_TX.
<br>
43 = Channel connects to I2C2_RX.
<br>
44 = Channel connects to I2S0_TX.
<br>
45 = Channel connects to I2S0_RX.
<br>
46 = Channel connects to TMR0.
<br>
47 = Channel connects to TMR1.
<br>
48 = Channel connects to TMR2.
<br>
49 = Channel connects to TMR3.
<br>
50 = Channel connects to ADC_RX.
<br>
51 = Channel connects to DAC0_TX.
<br>
52 = Channel connects to DAC1_TX.
<br>
53 = Channel connects to EPWM0_CH0_TX.
<br>
54 = Channel connects to EPWM0_CH1_TX.
<br>
55 = Channel connects to EPWM0_CH2_TX.
<br>
56 = Channel connects to EPWM0_CH3_TX.
<br>
57 = Channel connects to EPWM0_CH4_TX.
<br>
58 = Channel connects to EPWM0_CH5_TX.
<br>
59 = Channel connects to EPWM1_CH0_TX.
<br>
60 = Channel connects to EPWM1_CH1_TX.
<br>
61 = Channel connects to EPWM1_CH2_TX.
<br>
62 = Channel connects to EPWM1_CH3_TX.
<br>
63 = Channel connects to EPWM1_CH4_TX.
<br>
64 = Channel connects to EPWM1_CH5_TX.
<br>
65 = Channel connects to ETMC_RX.
<br>
Others = Reserved.
<br>
Note 1: A peripheral can't assign to two channels at the same time.
<br>
Note 2: This field is useless when transfer between memory and memory.
<br>
</div></td></tr><tr><td>
[14:8]</td><td>REQSRC1</td><td><div style="word-wrap: break-word;"><b>Channel 1 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 1
<br>
User can configure the peripheral setting by REQSRC1.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[22:16]</td><td>REQSRC2</td><td><div style="word-wrap: break-word;"><b>Channel 2 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 2
<br>
User can configure the peripheral setting by REQSRC2.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[30:24]</td><td>REQSRC3</td><td><div style="word-wrap: break-word;"><b>Channel 3 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 3
<br>
User can configure the peripheral setting by REQSRC3.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01240">1240</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a0d55a01f1cee4d2f6dbcbda9a412d476" name="a0d55a01f1cee4d2f6dbcbda9a412d476"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d55a01f1cee4d2f6dbcbda9a412d476">&#9670;&nbsp;</a></span>REQSEL12_15</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL12_15</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x048c] PDMA Request Source Select Register 3 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL12_15
</font><br><p> <font size="2">
Offset: 0x48C  PDMA Request Source Select Register 3
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>REQSRC12</td><td><div style="word-wrap: break-word;"><b>Channel 12 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 12
<br>
User can configure the peripheral setting by REQSRC12.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[14:8]</td><td>REQSRC13</td><td><div style="word-wrap: break-word;"><b>Channel 13 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 13
<br>
User can configure the peripheral setting by REQSRC13.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[22:16]</td><td>REQSRC14</td><td><div style="word-wrap: break-word;"><b>Channel 14 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 14
<br>
User can configure the peripheral setting by REQSRC14.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[30:24]</td><td>REQSRC15</td><td><div style="word-wrap: break-word;"><b>Channel 15 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 15
<br>
User can configure the peripheral setting by REQSRC15.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01243">1243</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a8969fe98bb07eb45a5fc9f813fde926b" name="a8969fe98bb07eb45a5fc9f813fde926b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8969fe98bb07eb45a5fc9f813fde926b">&#9670;&nbsp;</a></span>REQSEL4_7</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL4_7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0484] PDMA Request Source Select Register 1 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL4_7
</font><br><p> <font size="2">
Offset: 0x484  PDMA Request Source Select Register 1
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>REQSRC4</td><td><div style="word-wrap: break-word;"><b>Channel 4 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 4
<br>
User can configure the peripheral setting by REQSRC4.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[14:8]</td><td>REQSRC5</td><td><div style="word-wrap: break-word;"><b>Channel 5 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 5
<br>
User can configure the peripheral setting by REQSRC5.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[22:16]</td><td>REQSRC6</td><td><div style="word-wrap: break-word;"><b>Channel 6 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 6
<br>
User can configure the peripheral setting by REQSRC6.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[30:24]</td><td>REQSRC7</td><td><div style="word-wrap: break-word;"><b>Channel 7 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 7
<br>
User can configure the peripheral setting by REQSRC7.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01241">1241</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a11850cfe7da1ff8fef22415b492d8143" name="a11850cfe7da1ff8fef22415b492d8143"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11850cfe7da1ff8fef22415b492d8143">&#9670;&nbsp;</a></span>REQSEL8_11</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::REQSEL8_11</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0488] PDMA Request Source Select Register 2 <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">REQSEL8_11
</font><br><p> <font size="2">
Offset: 0x488  PDMA Request Source Select Register 2
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[6:0]</td><td>REQSRC8</td><td><div style="word-wrap: break-word;"><b>Channel 8 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 8
<br>
User can configure the peripheral setting by REQSRC8.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[14:8]</td><td>REQSRC9</td><td><div style="word-wrap: break-word;"><b>Channel 9 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 9
<br>
User can configure the peripheral setting by REQSRC9.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[22:16]</td><td>REQSRC10</td><td><div style="word-wrap: break-word;"><b>Channel 10 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 10
<br>
User can configure the peripheral setting by REQSRC10.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr><tr><td>
[30:24]</td><td>REQSRC11</td><td><div style="word-wrap: break-word;"><b>Channel 11 Request Source Selection
</b><br>
This filed defines which peripheral is connected to PDMA channel 11
<br>
User can configure the peripheral setting by REQSRC11.
<br>
Note: The channel configuration is the same as REQSRC0 field
<br>
Please refer to the explanation of REQSRC0.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01242">1242</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a8c133b0cb18c03b980afd210ad73a192" name="a8c133b0cb18c03b980afd210ad73a192"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8c133b0cb18c03b980afd210ad73a192">&#9670;&nbsp;</a></span>SCATBA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SCATBA</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x043c] PDMA Scatter-Gather Descriptor Table Base Address Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SCATBA
</font><br><p> <font size="2">
Offset: 0x43C  PDMA Scatter-Gather Descriptor Table Base Address Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[31:16]</td><td>SCATBA</td><td><div style="word-wrap: break-word;"><b>PDMA Scatter-gather Descriptor Table Address Register
</b><br>
In Scatter-Gather mode, this is the base address for calculating the next link - list address
<br>
The next link address equation is
<br>
Next Link Address = PDMA_SCATBA + PDMA_DSCT_NEXT.
<br>
Note: Only useful in Scatter-Gather mode.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01231">1231</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a58a633ad82de33389f3db8669dcf7df2" name="a58a633ad82de33389f3db8669dcf7df2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58a633ad82de33389f3db8669dcf7df2">&#9670;&nbsp;</a></span>STRIDE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="struct_s_t_r_i_d_e___t.html">STRIDE_T</a> PDMA_T::STRIDE[6]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01247">1247</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a70b45b43fc022732d557ea2fe8cdf679" name="a70b45b43fc022732d557ea2fe8cdf679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70b45b43fc022732d557ea2fe8cdf679">&#9670;&nbsp;</a></span>SWREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::SWREQ</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0408] PDMA Software Request Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">SWREQ
</font><br><p> <font size="2">
Offset: 0x408  PDMA Software Request Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>SWREQn</td><td><div style="word-wrap: break-word;"><b>PDMA Software Request Register (Write Only)
</b><br>
Set this bit to 1 to generate a software request to PDMA [n].
<br>
0 = No effect.
<br>
1 = Generate a software request.
<br>
Note1: User can read PDMA_TRGSTS register to know which channel is on active
<br>
Active flag may be triggered by software request or peripheral request.
<br>
Note2: If user does not enable corresponding PDMA channel, the software request will be ignored.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01218">1218</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a28efe5dd3adddfadc3f03908e9780cd3" name="a28efe5dd3adddfadc3f03908e9780cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28efe5dd3adddfadc3f03908e9780cd3">&#9670;&nbsp;</a></span>TACTSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TACTSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x042c] PDMA Transfer Active Flag Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TACTSTS
</font><br><p> <font size="2">
Offset: 0x42C  PDMA Transfer Active Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TXACTFn</td><td><div style="word-wrap: break-word;"><b>Transfer on Active Flag Register (Read Only)
</b><br>
This bit indicates which PDMA channel is in active.
<br>
0 = PDMA channel is not finished.
<br>
1 = PDMA channel is active.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01227">1227</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a365bc8529e808782af26a16839c67c5c" name="a365bc8529e808782af26a16839c67c5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a365bc8529e808782af26a16839c67c5c">&#9670;&nbsp;</a></span>TDSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TDSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0424] PDMA Channel Transfer Done Flag Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TDSTS
</font><br><p> <font size="2">
Offset: 0x424  PDMA Channel Transfer Done Flag Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TDIFn</td><td><div style="word-wrap: break-word;"><b>Transfer Done Flag Register
</b><br>
This bit indicates whether PDMA controller channel transfer has been finished or not, user can write 1 to clear these bits.
<br>
0 = PDMA channel transfer has not finished.
<br>
1 = PDMA channel has finished transmission.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01225">1225</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a4be215aac734529811219eec999f03eb" name="a4be215aac734529811219eec999f03eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4be215aac734529811219eec999f03eb">&#9670;&nbsp;</a></span>TOC0_1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOC0_1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0440] PDMA Time-out Counter Ch1 and Ch0 Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOC0_1
</font><br><p> <font size="2">
Offset: 0x440  PDMA Time-out Counter Ch1 and Ch0 Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>TOC0</td><td><div style="word-wrap: break-word;"><b>Time-out Counter for Channel 0
</b><br>
This controls the period of time-out function for channel 0
<br>
The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr><tr><td>
[31:16]</td><td>TOC1</td><td><div style="word-wrap: break-word;"><b>Time-out Counter for Channel 1
</b><br>
This controls the period of time-out function for channel 1
<br>
The calculation unit is based on 10 kHz clock.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01232">1232</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a0910876c0888cee29c43c5942bd834e5" name="a0910876c0888cee29c43c5942bd834e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0910876c0888cee29c43c5942bd834e5">&#9670;&nbsp;</a></span>TOUTEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0434] PDMA Time-out Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUTEN
</font><br><p> <font size="2">
Offset: 0x434  PDMA Time-out Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>TOUTENn</td><td><div style="word-wrap: break-word;"><b>PDMA Time-out Enable Bits
</b><br>
0 = PDMA Channel n time-out function Disable.
<br>
1 = PDMA Channel n time-out function Enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01229">1229</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a0fa019371f8e28d1f5b13695f1f6402a" name="a0fa019371f8e28d1f5b13695f1f6402a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0fa019371f8e28d1f5b13695f1f6402a">&#9670;&nbsp;</a></span>TOUTIEN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTIEN</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0438] PDMA Time-out Interrupt Enable Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUTIEN
</font><br><p> <font size="2">
Offset: 0x438  PDMA Time-out Interrupt Enable Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[1:0]</td><td>TOUTIENn</td><td><div style="word-wrap: break-word;"><b>PDMA Time-out Interrupt Enable Bits
</b><br>
0 = PDMA Channel n time-out interrupt Disable.
<br>
1 = PDMA Channel n time-out interrupt Enable.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01230">1230</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a8a9548bceb1320e24cc5b5639484dd0b" name="a8a9548bceb1320e24cc5b5639484dd0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a9548bceb1320e24cc5b5639484dd0b">&#9670;&nbsp;</a></span>TOUTPSC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TOUTPSC</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x0430] PDMA Time-out Prescaler Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TOUTPSC
</font><br><p> <font size="2">
Offset: 0x430  PDMA Time-out Prescaler Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[2:0]</td><td>TOUTPSC0</td><td><div style="word-wrap: break-word;"><b>PDMA Channel 0 Time-out Clock Source Prescaler Bits
</b><br>
000 = PDMA channel 0 time-out clock source is HCLK/28.
<br>
001 = PDMA channel 0 time-out clock source is HCLK/29.
<br>
010 = PDMA channel 0 time-out clock source is HCLK/210.
<br>
011 = PDMA channel 0 time-out clock source is HCLK/211.
<br>
100 = PDMA channel 0 time-out clock source is HCLK/212.
<br>
101 = PDMA channel 0 time-out clock source is HCLK/213.
<br>
110 = PDMA channel 0 time-out clock source is HCLK/214.
<br>
111 = PDMA channel 0 time-out clock source is HCLK/215.
<br>
</div></td></tr><tr><td>
[6:4]</td><td>TOUTPSC1</td><td><div style="word-wrap: break-word;"><b>PDMA Channel 1 Time-out Clock Source Prescaler Bits
</b><br>
000 = PDMA channel 1 time-out clock source is HCLK/28.
<br>
001 = PDMA channel 1 time-out clock source is HCLK/29.
<br>
010 = PDMA channel 1 time-out clock source is HCLK/210.
<br>
011 = PDMA channel 1 time-out clock source is HCLK/211.
<br>
100 = PDMA channel 1 time-out clock source is HCLK/212.
<br>
101 = PDMA channel 1 time-out clock source is HCLK/213.
<br>
110 = PDMA channel 1 time-out clock source is HCLK/214.
<br>
111 = PDMA channel 1 time-out clock source is HCLK/215.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01228">1228</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<a id="a5ccaf5ec5bed25f4c15a7c0c5930b6e4" name="a5ccaf5ec5bed25f4c15a7c0c5930b6e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5ccaf5ec5bed25f4c15a7c0c5930b6e4">&#9670;&nbsp;</a></span>TRGSTS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">PDMA_T::TRGSTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >[0x040c] PDMA Channel Request Status Register <br  />
</p>
<p > 

<html><table class="fixed" border="1" style="border-collapse:collapse;" borderColor=black ><col width="75px" /><col width="125px" /><col width="700px" /><caption align="left"><font size="3">TRGSTS
</font><br><p> <font size="2">
Offset: 0x40C  PDMA Channel Request Status Register
</font></caption><thread><tr bgcolor="#8A0808" ><td><font color=white><b>Bits</b></font></td><td><font color=white><b>Field</b></font></td><td><font color=white><b>Descriptions</b></font></td></tr></thread><tbody>
<tr><td>
[15:0]</td><td>REQSTSn</td><td><div style="word-wrap: break-word;"><b>PDMA Channel Request Status (Read Only)
</b><br>
This flag indicates whether channel[n] have a request or not, no matter request from software or peripheral
<br>
When PDMA controller finishes channel transfer, this bit will be cleared automatically.
<br>
0 = PDMA Channel n has no request.
<br>
1 = PDMA Channel n has a request.
<br>
Note: If user pauses or resets each PDMA transfer by setting PDMA_PAUSE or PDMA_CHRST register respectively, this bit will be cleared automatically after finishing current transfer.
<br>
</div></td></tr></tbody></table></html>

 </p>

<p class="definition">Definition at line <a class="el" href="pdma__reg_8h_source.html#l01219">1219</a> of file <a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following file:<ul>
<li>Library/Device/Nuvoton/M480/Include/<a class="el" href="pdma__reg_8h_source.html">pdma_reg.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Thu Sep 18 2025 10:07:26 for M480 BSP by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.3
</small></address>
</body>
</html>
