{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Fitter" 0 -1 1549119774568 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1549119774592 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1549119774592 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Midi EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Midi\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1549119774606 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549119774679 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1549119774679 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[0\] 5 24 0 0 " "Implementing clock multiplication of 5, clock division of 24, and phase shift of 0 degrees (0 ps) for pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_Mario_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549119774735 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[1\] 35 246 0 0 " "Implementing clock multiplication of 35, clock division of 246, and phase shift of 0 degrees (0 ps) for pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_Mario_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 223 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1549119774735 ""}  } { { "db/pll_Mario_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v" 46 -1 0 } } { "" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1549119774735 ""}
{ "Info" "IFITCC_FITCC_INFO_STANDARD_FIT_COMPILATION_ON" "" "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" {  } {  } 0 171004 "Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance" 0 0 "Fitter" 0 -1 1549119774824 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1549119774829 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549119774911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549119774911 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1549119774911 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1549119774911 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 1449 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549119774916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 1451 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549119774916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 1453 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549119774916 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 1455 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1549119774916 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1549119774916 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1549119774918 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1549119774930 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Midi.sdc " "Synopsys Design Constraints File file not found: 'Midi.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1549119775386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549119775386 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1549119775390 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1549119775395 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1549119775396 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1549119775397 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1549119775397 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.833        clk48 " "  20.833        clk48" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay_unit:delay_unit\[0\].du\|waiting " "   1.000 delay_unit:delay_unit\[0\].du\|waiting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 delay_unit:delay_unit\[1\].du\|waiting " "   1.000 delay_unit:delay_unit\[1\].du\|waiting" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  99.998 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 146.426 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 146.426 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1549119775397 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1549119775397 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549119775473 ""}  } { { "db/pll_Mario_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549119775473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll_Mario:pll\|altpll:altpll_component\|pll_Mario_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549119775473 ""}  } { { "db/pll_Mario_altpll.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/db/pll_Mario_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 222 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549119775473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "delay_unit:delay_unit\[0\].du\|waiting  " "Automatically promoted node delay_unit:delay_unit\[0\].du\|waiting " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549119775473 ""}  } { { "../modules/delay_unit.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 195 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549119775473 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "delay_unit:delay_unit\[1\].du\|waiting  " "Automatically promoted node delay_unit:delay_unit\[1\].du\|waiting " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1549119775473 ""}  } { { "../modules/delay_unit.v" "" { Text "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/modules/delay_unit.v" 9 -1 0 } } { "temporary_test_loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 0 { 0 ""} 0 295 14176 15139 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1549119775473 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1549119775710 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549119775711 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1549119775712 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549119775713 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1549119775715 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1549119775716 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1549119775716 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1549119775717 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1549119775717 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1549119775718 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1549119775718 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1549119775749 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:00 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:00" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1549119776096 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_LEFT " "Node \"KEY_LEFT\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_LEFT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_RIGHT " "Node \"KEY_RIGHT\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_RIGHT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_START " "Node \"KEY_START\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_START" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY_UP " "Node \"KEY_UP\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY_UP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[0\] " "Node \"an\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[1\] " "Node \"an\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[2\] " "Node \"an\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "an\[3\] " "Node \"an\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "an\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "hsync " "Node \"hsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "hsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[0\] " "Node \"rgb\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[10\] " "Node \"rgb\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[11\] " "Node \"rgb\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[1\] " "Node \"rgb\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[2\] " "Node \"rgb\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[3\] " "Node \"rgb\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[4\] " "Node \"rgb\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[5\] " "Node \"rgb\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[6\] " "Node \"rgb\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[7\] " "Node \"rgb\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[8\] " "Node \"rgb\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "rgb\[9\] " "Node \"rgb\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "rgb\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[0\] " "Node \"sseg\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[1\] " "Node \"sseg\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[2\] " "Node \"sseg\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[3\] " "Node \"sseg\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[4\] " "Node \"sseg\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[5\] " "Node \"sseg\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[6\] " "Node \"sseg\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "sseg\[7\] " "Node \"sseg\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "sseg\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "vsync " "Node \"vsync\" is assigned to location or region, but does not exist in design" {  } { { "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/abbakus/intelFPGA_lite/16.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "vsync" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1549119776113 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1549119776113 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549119776114 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1549119776120 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1549119776692 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549119776817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1549119776838 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1549119778824 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549119778825 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1549119779089 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1549119779875 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1549119779875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549119782365 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.73 " "Total time spent on timing analysis during the Fitter is 0.73 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1549119782500 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549119782510 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549119782717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1549119782718 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1549119782958 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1549119783452 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1549119783686 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/output_files/Midi.fit.smsg " "Generated suppressed messages file /home/abbakus/2ndhome/abbakus/Develop/src/Midi-Altera/src/quartus/output_files/Midi.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1549119783758 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 36 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1549119784110 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb  2 16:03:04 2019 " "Processing ended: Sat Feb  2 16:03:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1549119784110 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1549119784110 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1549119784110 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1549119784110 ""}
