// Seed: 2656406774
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  logic [7:0] id_3 = !id_3[1 : 'd0];
  wire id_4, id_5;
  localparam integer id_6 = -1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  always if (1) id_1 <= 1;
  bit  id_7;
  wire id_8;
  module_0 modCall_1 (
      id_3,
      id_8
  );
  always id_1 <= id_7;
  wire id_9;
  parameter id_10 = -1'b0;
endmodule : SymbolIdentifier
