di_start_ready 1 
Cut #0: 1
	mem_controller1.control.memIdle
end_valid 2
Cut #0: 2
	fork0.regBlock[1].regblock.transmitValue
	start_valid
Cut #1: 2
	fork0.regBlock[1].regblock.transmitValue
	start_valid
idx_start_ready 1
Cut #0: 1
	mem_controller0.control.memIdle
extsi12_outs[0] 1
Cut #0: 1
	constant8_outs[0]
buffer0_outs[0] 1
Cut #0: 1
	buffer0.outs[0]
buffer1_outs[0] 2
Cut #0: 3
	buffer0_outs[0]
	buffer1.control.fullReg
	buffer1.dataReg[0]
Cut #1: 3
	buffer0_outs[0]
	buffer1.control.fullReg
	buffer1.dataReg[0]
fork1_outs_0 1
Cut #0: 1
	constant0_outs
extsi5_outs[0] 1
Cut #0: 1
	fork1_outs_0
buffer0_outs_valid 1
Cut #0: 1
	buffer0.control.outputValid
buffer1_outs_valid 2
Cut #0: 2
	buffer0_outs_valid
	buffer1.control.fullReg
Cut #1: 2
	buffer0_outs_valid
	buffer1.control.fullReg
fork3_outs_0 1
Cut #0: 1
	control_merge0_index
fork3_outs_0_valid 2
Cut #0: 2
	fork3.control.regBlock[0].regblock.transmitValue
	control_merge0_index_valid
Cut #1: 2
	fork3.control.regBlock[0].regblock.transmitValue
	control_merge0_index_valid
new_n3120 2
Cut #0: 3
	fork3_outs_0_valid
	fork3_outs_0
	buffer1_outs_valid
Cut #1: 5
	buffer1.control.fullReg
	buffer0.control.outputValid
	control_merge0_index
	fork3.control.regBlock[0].regblock.transmitValue
	control_merge0_index_valid
fork0_outs_0_valid 2
Cut #0: 2
	fork0.regBlock[0].regblock.transmitValue
	start_valid
Cut #1: 2
	fork0.regBlock[0].regblock.transmitValue
	start_valid
constant0_outs_valid 1
Cut #0: 1
	fork0_outs_0_valid
fork1_outs_0_valid 2
Cut #0: 2
	fork1.control.regBlock[0].regblock.transmitValue
	constant0_outs_valid
Cut #1: 2
	fork1.control.regBlock[0].regblock.transmitValue
	constant0_outs_valid