INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nvluc/Desktop/Electronic and Telecomunication/KY 5/Digital Design/Sosanh/Sosanh.srcs/sources_1/new/code_Sosanh.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_Sosanh
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nvluc/Desktop/Electronic and Telecomunication/KY 5/Digital Design/Sosanh/Sosanh.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
