<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>xilinx.com</spirit:vendor>
  <spirit:library>user</spirit:library>
  <spirit:name>vector_acc</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="aximm_rtl" spirit:version="1.0"/>
      <spirit:slave>
        <spirit:memoryMapRef spirit:memoryMapRef="S00_AXI"/>
      </spirit:slave>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awaddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>AWREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_awready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>WREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_wready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>BREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_bready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARADDR</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_araddr</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARPROT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arprot</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ARREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_arready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RRESP</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rresp</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_rready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>WIZ_NUM_REG</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.WIZ_NUM_REG" spirit:minimum="4" spirit:maximum="512" spirit:rangeType="long">4</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>SUPPORTS_NARROW_BURST</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXI.SUPPORTS_NARROW_BURST" spirit:choiceRef="choice_pairs_ce1226b1">0</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.S00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="interface" spirit:name="axis_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TDATA</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tdata</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TSTRB</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tstrb</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TLAST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tlast</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TVALID</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tvalid</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>TREADY</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_tready</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>WIZ_DATA_WIDTH</spirit:name>
          <spirit:value spirit:format="long" spirit:id="BUSIFPARAM_VALUE.M00_AXIS.WIZ_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197">32</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_BUSIF">S00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXIS_CLK.ASSOCIATED_RESET">s00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>M00_AXIS_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>m00_axis_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_BUSIF">M00_AXIS</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.M00_AXIS_CLK.ASSOCIATED_RESET">m00_axis_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_RST</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="reset_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>RST</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aresetn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>POLARITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_RST.POLARITY" spirit:choiceRef="choice_list_9d8b0d81">ACTIVE_LOW</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>S00_AXI_CLK</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="clock_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>CLK</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>s00_axi_aclk</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_BUSIF</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_BUSIF">S00_AXI</spirit:value>
        </spirit:parameter>
        <spirit:parameter>
          <spirit:name>ASSOCIATED_RESET</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.S00_AXI_CLK.ASSOCIATED_RESET">s00_axi_aresetn</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:memoryMaps>
    <spirit:memoryMap>
      <spirit:name>S00_AXI</spirit:name>
      <spirit:addressBlock>
        <spirit:name>S00_AXI_reg</spirit:name>
        <spirit:baseAddress spirit:format="long" spirit:resolve="user">0</spirit:baseAddress>
        <spirit:range spirit:format="long">4096</spirit:range>
        <spirit:width spirit:format="long">32</spirit:width>
        <spirit:usage>register</spirit:usage>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>OFFSET_BASE_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_BASE_PARAM">C_S00_AXI_BASEADDR</spirit:value>
          </spirit:parameter>
          <spirit:parameter>
            <spirit:name>OFFSET_HIGH_PARAM</spirit:name>
            <spirit:value spirit:id="ADDRBLOCKPARAM_VALUE.S00_AXI.S00_AXI_REG.OFFSET_HIGH_PARAM">C_S00_AXI_HIGHADDR</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:addressBlock>
    </spirit:memoryMap>
  </spirit:memoryMaps>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_verilogsynthesis</spirit:name>
        <spirit:displayName>Verilog Synthesis</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>vector_acc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogsynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54c49d79</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_verilogbehavioralsimulation</spirit:name>
        <spirit:displayName>Verilog Simulation</spirit:displayName>
        <spirit:envIdentifier>verilogSource:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>verilog</spirit:language>
        <spirit:modelName>vector_acc_v1_0</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_verilogbehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>54c49d79</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_softwaredriver</spirit:name>
        <spirit:displayName>Software Driver</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:sw.driver</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_softwaredriver_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b5f3342a</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>e3b41307</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>bd_tcl</spirit:name>
        <spirit:displayName>Block Diagram</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:block.diagram</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>bd_tcl_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>16328387</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_testbench</spirit:name>
        <spirit:displayName>Test Bench</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation.testbench</spirit:envIdentifier>
        <spirit:modelName>accelerator_tb</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_testbench_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>8b6f4520</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>s00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tlast</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_tready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>m00_axis_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awaddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_awready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wdata</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wstrb</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="((spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) / 8) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_wready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_bready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_araddr</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH&apos;)) - 1)">3</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arprot</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">2</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_arready</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rdata</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long" spirit:resolve="dependent" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH&apos;)) - 1)">31</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rresp</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left spirit:format="long">1</spirit:left>
            <spirit:right spirit:format="long">0</spirit:right>
          </spirit:vector>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rvalid</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_rready</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aclk</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>s00_axi_aresetn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>wire</spirit:typeName>
              <spirit:viewNameRef>xilinx_verilogsynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_verilogbehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
    <spirit:modelParameters>
      <spirit:modelParameter xsi:type="spirit:nameValueTypeType" spirit:dataType="integer">
        <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>AXI4Stream sink: Data Width</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:order="3" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
        <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:order="4" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
        <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
        <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI data bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:order="6" spirit:rangeType="long">32</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
        <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
        <spirit:description>Width of S_AXI address bus</spirit:description>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">4</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_SIZE</spirit:name>
        <spirit:displayName>Input Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_SIZE">49</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESULT_SIZE</spirit:name>
        <spirit:displayName>Result Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESULT_SIZE">1</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WEIGHT_SIZE</spirit:name>
        <spirit:displayName>Weight Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="dependent" spirit:id="MODELPARAM_VALUE.WEIGHT_SIZE" spirit:dependency="(spirit:decode(id(&apos;MODELPARAM_VALUE.INPUT_SIZE&apos;)) * spirit:decode(id(&apos;MODELPARAM_VALUE.RESULT_SIZE&apos;)))">49</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>INPUT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Input Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.INPUT_ADDR_SIZE">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>RESULT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Result Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.RESULT_ADDR_SIZE">2</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>WEIGHT_ADDR_SIZE</spirit:name>
        <spirit:displayName>Weight Addr Size</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.WEIGHT_ADDR_SIZE">10</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>FIXED_POINT_AMOUNT</spirit:name>
        <spirit:displayName>Fixed Point Amount</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.FIXED_POINT_AMOUNT">12</spirit:value>
      </spirit:modelParameter>
      <spirit:modelParameter spirit:dataType="integer">
        <spirit:name>DATA_WIDTH</spirit:name>
        <spirit:displayName>Data Width</spirit:displayName>
        <spirit:value spirit:format="long" spirit:resolve="generated" spirit:id="MODELPARAM_VALUE.DATA_WIDTH">32</spirit:value>
      </spirit:modelParameter>
    </spirit:modelParameters>
  </spirit:model>
  <spirit:choices>
    <spirit:choice>
      <spirit:name>choice_list_6fc15197</spirit:name>
      <spirit:enumeration>32</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_list_9d8b0d81</spirit:name>
      <spirit:enumeration>ACTIVE_HIGH</spirit:enumeration>
      <spirit:enumeration>ACTIVE_LOW</spirit:enumeration>
    </spirit:choice>
    <spirit:choice>
      <spirit:name>choice_pairs_ce1226b1</spirit:name>
      <spirit:enumeration spirit:text="true">1</spirit:enumeration>
      <spirit:enumeration spirit:text="false">0</spirit:enumeration>
    </spirit:choice>
  </spirit:choices>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogsynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MatMul_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mat_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vector_acc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_ba2c91b3</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_verilogbehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/MatMul_v1_0_S00_AXI.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/mat_mul.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>hdl/vector_acc_v1_0.v</spirit:name>
        <spirit:fileType>verilogSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_softwaredriver_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/data/vector_acc.mdd</spirit:name>
        <spirit:userFileType>mdd</spirit:userFileType>
        <spirit:userFileType>driver_mdd</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/data/vector_acc.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>driver_tcl</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/src/Makefile</spirit:name>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/src/vector_acc.h</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/src/vector_acc.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
      <spirit:file>
        <spirit:name>drivers/vector_acc_v1_0/src/vector_acc_selftest.c</spirit:name>
        <spirit:fileType>cSource</spirit:fileType>
        <spirit:userFileType>driver_src</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/vector_acc_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_e3b41307</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>bd_tcl_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>bd/bd.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_testbench_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>hdl/accelerator_tb.v</spirit:name>
        <spirit:fileType>systemVerilogSource</spirit:fileType>
        <spirit:userFileType>USED_IN_simulation</spirit:userFileType>
        <spirit:userFileType>USED_IN_testbench</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>My new AXI IP</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>C_S00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>AXI4Stream sink: Data Width</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="3">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_TDATA_WIDTH</spirit:name>
      <spirit:displayName>C M00 AXIS TDATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXIS address bus. The slave accepts the read and write addresses of width C_M_AXIS_TDATA_WIDTH.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_TDATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="4">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_M00_AXIS_TDATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_M00_AXIS_START_COUNT</spirit:name>
      <spirit:displayName>C M00 AXIS START COUNT</spirit:displayName>
      <spirit:description>Start count is the number of clock cycles the master will wait before initiating/issuing any transaction.</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_M00_AXIS_START_COUNT" spirit:order="5" spirit:minimum="1" spirit:rangeType="long">32</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_DATA_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI DATA WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI data bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_DATA_WIDTH" spirit:choiceRef="choice_list_6fc15197" spirit:order="6">32</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_DATA_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_ADDR_WIDTH</spirit:name>
      <spirit:displayName>C S00 AXI ADDR WIDTH</spirit:displayName>
      <spirit:description>Width of S_AXI address bus</spirit:description>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_ADDR_WIDTH" spirit:order="7" spirit:rangeType="long">4</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_ADDR_WIDTH">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_BASEADDR</spirit:name>
      <spirit:displayName>C S00 AXI BASEADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_BASEADDR" spirit:order="8" spirit:bitStringLength="32">0xFFFFFFFF</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_BASEADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>C_S00_AXI_HIGHADDR</spirit:name>
      <spirit:displayName>C S00 AXI HIGHADDR</spirit:displayName>
      <spirit:value spirit:format="bitString" spirit:resolve="user" spirit:id="PARAM_VALUE.C_S00_AXI_HIGHADDR" spirit:order="9" spirit:bitStringLength="32">0x00000000</spirit:value>
      <spirit:vendorExtensions>
        <xilinx:parameterInfo>
          <xilinx:enablement>
            <xilinx:isEnabled xilinx:id="PARAM_ENABLEMENT.C_S00_AXI_HIGHADDR">false</xilinx:isEnabled>
          </xilinx:enablement>
        </xilinx:parameterInfo>
      </spirit:vendorExtensions>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">vector_acc_v1_0</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_SIZE</spirit:name>
      <spirit:displayName>Input Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_SIZE">49</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESULT_SIZE</spirit:name>
      <spirit:displayName>Result Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESULT_SIZE">1</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WEIGHT_SIZE</spirit:name>
      <spirit:displayName>Weight Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WEIGHT_SIZE">49</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>INPUT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Input Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.INPUT_ADDR_SIZE">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>RESULT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Result Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.RESULT_ADDR_SIZE">2</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>WEIGHT_ADDR_SIZE</spirit:name>
      <spirit:displayName>Weight Addr Size</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.WEIGHT_ADDR_SIZE">10</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>FIXED_POINT_AMOUNT</spirit:name>
      <spirit:displayName>Fixed Point Amount</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.FIXED_POINT_AMOUNT">12</spirit:value>
    </spirit:parameter>
    <spirit:parameter>
      <spirit:name>DATA_WIDTH</spirit:name>
      <spirit:displayName>Data Width</spirit:displayName>
      <spirit:value spirit:format="long" spirit:resolve="user" spirit:id="PARAM_VALUE.DATA_WIDTH">32</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Pre-Production">zynq</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>AXI_Peripheral</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>vector_acc_v1.0</xilinx:displayName>
      <xilinx:coreRevision>23</xilinx:coreRevision>
      <xilinx:coreCreationDateTime>2022-12-16T20:08:28Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@130fb71c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7471c02d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23294e6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@527e6b77_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d1caee9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6594b91f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6a274c7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60ddbc76_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@68ca95a2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e90a46_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79463ec1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@728d86a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4e2291e9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10528c3e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d073de3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6379d31a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@251037a5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bd34ff3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7693642c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@155bbc91_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@531d2d6a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3036f2e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10a766e1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b675a2b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5dae7a8b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4d8fcf3f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d77570a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@107b5ef8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@60283e6c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@766a816b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@612de84_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a972d6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a48086_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a828024_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78bafd2e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e26a4eb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ccb94dd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d278bc9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42db413c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6b79a62c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@20d37959_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77dcad61_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1334c583_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11068436_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@831b726_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@208e7f96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77b69f9d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4bbad518_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1181fc4f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bff826_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15feafb6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74fafd90_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e197734_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70a1e3f2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5ae36fa8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11030ead_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@289c0615_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@765add5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d8d168e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2052a49d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b900999_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6af96f33_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45e1bd0c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5f38ec50_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@464bf759_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a59eaeb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6368b174_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7860817f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b42737d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a859f3b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2d60c3ad_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13ae3b24_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@33e6335_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7e57ab1e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57ea570f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319e226c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c574406_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@48fb3a03_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d48509_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43e88427_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f96642a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c22ed24_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6442f2da_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cbdfc3b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7168ba96_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24e9dd8e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@473762e9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@199576b8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7858606d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4790e9ba_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5a623155_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29f9c6f6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c29b33b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f706cc5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@452c16f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7f4daa2a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@432ce262_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57181421_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6e0198b8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ff98d17_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f49d912_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61d55e13_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@201c32da_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d384158_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6c8de8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@24354f8c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e2826db_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62adde7d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56b4a35d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@799856e4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@61e0efe7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc7aee0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2acd5787_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@120a8de4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b65a680_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3b9afd2e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4dd560cf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@fb4f3a2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@226df035_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11517ab5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f556c9f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3a4ef474_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@134072dd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6bb6e915_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7718b326_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62865114_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@191a5a2b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@343ae269_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c28222c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac0c9a4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cfcb095_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62573643_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fb2a589_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5533f25e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e0faca2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@73fb026c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5affc7dc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2e904a0b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4728b3d8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2241e266_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@431a1cb8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62ad65b2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@8d60eb6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@b382c31_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@128ab727_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9167a4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@51a34a9c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@638d37f7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@c51fc78_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@78d91cb7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cd0ba8a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64916bde_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@523be528_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22e87adf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6cc149a6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@407797da_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7c6e5e8a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3167d065_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ea9885f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@751ae6da_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c53c12_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19264774_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d57cb51_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6109cd3e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2fe6bd87_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57db7e13_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9352069_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@426f4672_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d541229_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b766bb5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@49423348_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@76efee2c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@21ca1e1d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18e3d6e2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72c6169a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22b43a55_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2bfd17f7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@681283a5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e43e32f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5d978a8d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54e8ae66_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79780af5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@94f0515_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@11a5a8b5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@172aa9ab_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72911b19_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c3e86ef_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4338049e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ced472c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@644d31f4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1533145c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@715734ac_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3873a544_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@211b4810_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3c89f903_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c72e4a3_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a692936_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54404a56_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5795337c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a71ff92_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@10da05f5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d22a99b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4558121_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@32a6c323_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bcc0147_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23fa15ce_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a480622_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2cc7bc7b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a688d48_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ef59995_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@647b142_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a6a0286_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@90fef1c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2b8ca874_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e01789_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3fdac777_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72cbdf2c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3bed6510_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f789b55_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@250c4d81_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5464031_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16f5ddff_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@f26b55e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@38452aee_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7a71dd0e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d4de66_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3aa37e6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58854fa2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4ac93e45_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79ef5c1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@565e74ba_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6ec9a484_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7def9b1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4b6d7aa8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6938febd_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f9c4f2e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@a56973d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6c62c5d6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6d3fd959_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1f0575c8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@29cc06b7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23f1ac48_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3dcccce8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75be39f1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65949b6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31b94f74_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@682b4ce1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@177d0dd5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43ddbe4a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@23831e44_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@722d1f12_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1aaba8e5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7d02c49d_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5aa365e5_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2a4f51cc_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@9ba36cb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3e87852e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@64d65a2a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dc614ab_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1a320918_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43016338_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@740f530a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@775425c4_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@708363e7_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7828c1c1_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@31e12c77_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@392cb2d0_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@732a21cf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@43b7f55a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5358c889_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@66a887ce_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77c2f49a_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@56fff690_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@62e558fb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2966577f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@15926b52_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57f35e75_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19834217_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@233f19c2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5e7f47a2_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@18cea1ca_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@450c68f6_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1ee4dc6e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@729f976f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42bfbdb8_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d458859_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1d5bf2bb_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@19761413_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@57aec8b9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5cd0e171_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d52215f_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ee35ac_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3f577506_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1412b499_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@42b1db1e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@75b31a19_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@368f7224_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4cc93085_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@22310925_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f69f42e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@27bb3e37_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4c7c015b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4a5151c9_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37aaf48e_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@72a21f05_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@319b3f3c_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4efb8bf_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@14bd5388_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1c092a45_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5306d477_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@58eebf4b_ARCHIVE_LOCATION">c:/ASPLC_Projects/ip_repo/vector_acc_1.0</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2018.3</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="c3d2d5e3"/>
      <xilinx:checksum xilinx:scope="memoryMaps" xilinx:value="ed1368d5"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="91401153"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="ca8d7071"/>
      <xilinx:checksum xilinx:scope="hdlParameters" xilinx:value="f5f70c0d"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="594d0207"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
