// Special bits
#define CCXX00_BURST_BIT               (0x40)
#define CCXX00_READ_BIT                (0x80)

// Strobe commands
#define CCXX00_STROBE_SRES             (0x30)
#define CCXX00_STROBE_SFSTXON          (0x31)
#define CCXX00_STROBE_SXOFF            (0x32)
#define CCXX00_STROBE_SCAL             (0x33)
#define CCXX00_STROBE_SRX              (0x34)
#define CCXX00_STROBE_STX              (0x35)
#define CCXX00_STROBE_SIDLE            (0x36)
#define CCXX00_STROBE_SWOR             (0x38)
#define CCXX00_STROBE_SPWD             (0x39)
#define CCXX00_STROBE_SFRX             (0x3A)
#define CCXX00_STROBE_SFTX             (0x3B)
#define CCXX00_STROBE_SWORRST          (0x3C)
#define CCXX00_STROBE_SNOP             (0x3D)

// Status register
#define CCXX00_REG_PARTNUM             (0x30)
#define CCXX00_REG_VERSION             (0x31)
#define CCXX00_REG_FREQUEST            (0x32)
#define CCXX00_REG_LQI                 (0x33)
#define CCXX00_REG_RSSI                (0x34)
#define CCXX00_REG_MARCSTATE           (0x35)
#define CCXX00_REG_WORTIME1            (0x36)
#define CCXX00_REG_WORTIME0            (0x37)
#define CCXX00_REG_PKTSTATUS           (0x38)
#define CCXX00_REG_VCO_VC_DAC          (0x39)
#define CCXX00_REG_TXBYTES             (0x3A)
#define CCXX00_REG_RXBYTES             (0x3B)

// Configuration registers
#define CCXX00_REG_IOCFG2              (0x00)
#define CCXX00_REG_IOCFG1              (0x01)
#define CCXX00_REG_IOCFG0              (0x02)
#define CCXX00_REG_FIFOTHR             (0x03)
#define CCXX00_REG_SYNC1               (0x04)
#define CCXX00_REG_SYNC0               (0x05)
#define CCXX00_REG_PKTLEN              (0x06)
#define CCXX00_REG_PKTCTRL1            (0x07)
#define CCXX00_REG_PKTCTRL0            (0x08)
#define CCXX00_REG_ADDR                (0x09)
#define CCXX00_REG_CHANNR              (0x0A)
#define CCXX00_REG_FSCTRL1             (0x0B)
#define CCXX00_REG_FSCTRL0             (0x0C)
#define CCXX00_REG_FREQ2               (0x0D)
#define CCXX00_REG_FREQ1               (0x0E)
#define CCXX00_REG_FREQ0               (0x0F)
#define CCXX00_REG_MDMCFG4             (0x10)
#define CCXX00_REG_MDMCFG3             (0x11)
#define CCXX00_REG_MDMCFG2             (0x12)
#define CCXX00_REG_MDMCFG1             (0x13)
#define CCXX00_REG_MDMCFG0             (0x14)
#define CCXX00_REG_DEVIATN             (0x15)
#define CCXX00_REG_MCSM2               (0x16)
#define CCXX00_REG_MCSM1               (0x17)
#define CCXX00_REG_MCSM0               (0x18)
#define CCXX00_REG_FOCCFG              (0x19)
#define CCXX00_REG_BSCFG               (0x1A)
#define CCXX00_REG_AGCCTRL2            (0x1B)
#define CCXX00_REG_AGCCTRL1            (0x1C)
#define CCXX00_REG_AGCCTRL0            (0x1D)
#define CCXX00_REG_WOREVT1             (0x1E)
#define CCXX00_REG_WOREVT0             (0x1F)
#define CCXX00_REG_WORCTRL             (0x20)
#define CCXX00_REG_FREND1              (0x21)
#define CCXX00_REG_FREND0              (0x22)
#define CCXX00_REG_FSCAL3              (0x23)
#define CCXX00_REG_FSCAL2              (0x24)
#define CCXX00_REG_FSCAL1              (0x25)
#define CCXX00_REG_FSCAL0              (0x26)
#define CCXX00_REG_RCCTRL1             (0x27)
#define CCXX00_REG_RCCTRL0             (0x28)
#define CCXX00_REG_FSTEST              (0x29)
#define CCXX00_REG_PTEST               (0x2A)
#define CCXX00_REG_AGCTEST             (0x2B)
#define CCXX00_REG_TEST2               (0x2C)
#define CCXX00_REG_TEST1               (0x2D)
#define CCXX00_REG_TEST0               (0x2E)

// Output power control
#define CCXX00_PATABLE                 (0x3E)

// Fifo
#define CCXX00_FIFO                    (0x3F)
