// Seed: 3625714706
module module_0 (
    id_1
);
  input wire id_1;
  assign id_2 = id_2 ? {-1{id_2}} * -1 : (!-1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4 = id_3;
  supply0 id_5 = -1;
  notif1 primCall (id_2, id_5, id_6);
  wire id_6;
  module_0 modCall_1 (id_3);
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    output supply1 id_2,
    input wor id_3,
    input supply1 id_4,
    output uwire id_5,
    output wor id_6,
    input supply1 id_7,
    input tri1 id_8,
    output supply0 id_9,
    output uwire id_10,
    output tri id_11,
    input supply0 id_12,
    output supply1 id_13,
    id_15
);
  module_0 modCall_1 (id_15);
  assign modCall_1.id_2 = 0;
  wire id_16;
endmodule
