{
  "module_name": "mt8183-reg.h",
  "hash_id": "392ca1e4472112575036e159fe4aed32baf929e05212afa291fdc626ed55955d",
  "original_prompt": "Ingested from linux-6.6.14/sound/soc/mediatek/mt8183/mt8183-reg.h",
  "human_readable_source": " \n \n\n#ifndef _MT8183_REG_H_\n#define _MT8183_REG_H_\n\n#define AUDIO_TOP_CON0              0x0000\n#define AUDIO_TOP_CON1              0x0004\n#define AUDIO_TOP_CON3              0x000c\n#define AFE_DAC_CON0                0x0010\n#define AFE_DAC_CON1                0x0014\n#define AFE_I2S_CON                 0x0018\n#define AFE_DAIBT_CON0              0x001c\n#define AFE_CONN0                   0x0020\n#define AFE_CONN1                   0x0024\n#define AFE_CONN2                   0x0028\n#define AFE_CONN3                   0x002c\n#define AFE_CONN4                   0x0030\n#define AFE_I2S_CON1                0x0034\n#define AFE_I2S_CON2                0x0038\n#define AFE_MRGIF_CON               0x003c\n#define AFE_DL1_BASE                0x0040\n#define AFE_DL1_CUR                 0x0044\n#define AFE_DL1_END                 0x0048\n#define AFE_I2S_CON3                0x004c\n#define AFE_DL2_BASE                0x0050\n#define AFE_DL2_CUR                 0x0054\n#define AFE_DL2_END                 0x0058\n#define AFE_CONN5                   0x005c\n#define AFE_CONN_24BIT              0x006c\n#define AFE_AWB_BASE                0x0070\n#define AFE_AWB_END                 0x0078\n#define AFE_AWB_CUR                 0x007c\n#define AFE_VUL_BASE                0x0080\n#define AFE_VUL_END                 0x0088\n#define AFE_VUL_CUR                 0x008c\n#define AFE_CONN6                   0x00bc\n#define AFE_MEMIF_MSB               0x00cc\n#define AFE_MEMIF_MON0              0x00d0\n#define AFE_MEMIF_MON1              0x00d4\n#define AFE_MEMIF_MON2              0x00d8\n#define AFE_MEMIF_MON3              0x00dc\n#define AFE_MEMIF_MON4              0x00e0\n#define AFE_MEMIF_MON5              0x00e4\n#define AFE_MEMIF_MON6              0x00e8\n#define AFE_MEMIF_MON7              0x00ec\n#define AFE_MEMIF_MON8              0x00f0\n#define AFE_MEMIF_MON9              0x00f4\n#define AFE_ADDA_DL_SRC2_CON0       0x0108\n#define AFE_ADDA_DL_SRC2_CON1       0x010c\n#define AFE_ADDA_UL_SRC_CON0        0x0114\n#define AFE_ADDA_UL_SRC_CON1        0x0118\n#define AFE_ADDA_TOP_CON0           0x0120\n#define AFE_ADDA_UL_DL_CON0         0x0124\n#define AFE_ADDA_SRC_DEBUG          0x012c\n#define AFE_ADDA_SRC_DEBUG_MON0     0x0130\n#define AFE_ADDA_SRC_DEBUG_MON1     0x0134\n#define AFE_ADDA_UL_SRC_MON0        0x0148\n#define AFE_ADDA_UL_SRC_MON1        0x014c\n#define AFE_SIDETONE_DEBUG          0x01d0\n#define AFE_SIDETONE_MON            0x01d4\n#define AFE_SINEGEN_CON2            0x01dc\n#define AFE_SIDETONE_CON0           0x01e0\n#define AFE_SIDETONE_COEFF          0x01e4\n#define AFE_SIDETONE_CON1           0x01e8\n#define AFE_SIDETONE_GAIN           0x01ec\n#define AFE_SINEGEN_CON0            0x01f0\n#define AFE_TOP_CON0                0x0200\n#define AFE_BUS_CFG                 0x0240\n#define AFE_BUS_MON0                0x0244\n#define AFE_ADDA_PREDIS_CON0        0x0260\n#define AFE_ADDA_PREDIS_CON1        0x0264\n#define AFE_MRGIF_MON0              0x0270\n#define AFE_MRGIF_MON1              0x0274\n#define AFE_MRGIF_MON2              0x0278\n#define AFE_I2S_MON                 0x027c\n#define AFE_ADDA_IIR_COEF_02_01     0x0290\n#define AFE_ADDA_IIR_COEF_04_03     0x0294\n#define AFE_ADDA_IIR_COEF_06_05     0x0298\n#define AFE_ADDA_IIR_COEF_08_07     0x029c\n#define AFE_ADDA_IIR_COEF_10_09     0x02a0\n#define AFE_DAC_CON2                0x02e0\n#define AFE_IRQ_MCU_CON1            0x02e4\n#define AFE_IRQ_MCU_CON2            0x02e8\n#define AFE_DAC_MON                 0x02ec\n#define AFE_VUL2_BASE               0x02f0\n#define AFE_VUL2_END                0x02f8\n#define AFE_VUL2_CUR                0x02fc\n#define AFE_IRQ_MCU_CNT0            0x0300\n#define AFE_IRQ_MCU_CNT6            0x0304\n#define AFE_IRQ_MCU_CNT8            0x0308\n#define AFE_IRQ_MCU_EN1             0x030c\n#define AFE_IRQ0_MCU_CNT_MON        0x0310\n#define AFE_IRQ6_MCU_CNT_MON        0x0314\n#define AFE_MOD_DAI_BASE            0x0330\n#define AFE_MOD_DAI_END             0x0338\n#define AFE_MOD_DAI_CUR             0x033c\n#define AFE_VUL_D2_BASE             0x0350\n#define AFE_VUL_D2_END              0x0358\n#define AFE_VUL_D2_CUR              0x035c\n#define AFE_DL3_BASE                0x0360\n#define AFE_DL3_CUR                 0x0364\n#define AFE_DL3_END                 0x0368\n#define AFE_HDMI_OUT_CON0           0x0370\n#define AFE_HDMI_OUT_BASE           0x0374\n#define AFE_HDMI_OUT_CUR            0x0378\n#define AFE_HDMI_OUT_END            0x037c\n#define AFE_HDMI_CONN0              0x0390\n#define AFE_IRQ3_MCU_CNT_MON        0x0398\n#define AFE_IRQ4_MCU_CNT_MON        0x039c\n#define AFE_IRQ_MCU_CON0            0x03a0\n#define AFE_IRQ_MCU_STATUS          0x03a4\n#define AFE_IRQ_MCU_CLR             0x03a8\n#define AFE_IRQ_MCU_CNT1            0x03ac\n#define AFE_IRQ_MCU_CNT2            0x03b0\n#define AFE_IRQ_MCU_EN              0x03b4\n#define AFE_IRQ_MCU_MON2            0x03b8\n#define AFE_IRQ_MCU_CNT5            0x03bc\n#define AFE_IRQ1_MCU_CNT_MON        0x03c0\n#define AFE_IRQ2_MCU_CNT_MON        0x03c4\n#define AFE_IRQ1_MCU_EN_CNT_MON     0x03c8\n#define AFE_IRQ5_MCU_CNT_MON        0x03cc\n#define AFE_MEMIF_MINLEN            0x03d0\n#define AFE_MEMIF_MAXLEN            0x03d4\n#define AFE_MEMIF_PBUF_SIZE         0x03d8\n#define AFE_IRQ_MCU_CNT7            0x03dc\n#define AFE_IRQ7_MCU_CNT_MON        0x03e0\n#define AFE_IRQ_MCU_CNT3            0x03e4\n#define AFE_IRQ_MCU_CNT4            0x03e8\n#define AFE_IRQ_MCU_CNT11           0x03ec\n#define AFE_APLL1_TUNER_CFG         0x03f0\n#define AFE_APLL2_TUNER_CFG         0x03f4\n#define AFE_MEMIF_HD_MODE           0x03f8\n#define AFE_MEMIF_HDALIGN           0x03fc\n#define AFE_CONN33                  0x0408\n#define AFE_IRQ_MCU_CNT12           0x040c\n#define AFE_GAIN1_CON0              0x0410\n#define AFE_GAIN1_CON1              0x0414\n#define AFE_GAIN1_CON2              0x0418\n#define AFE_GAIN1_CON3              0x041c\n#define AFE_CONN7                   0x0420\n#define AFE_GAIN1_CUR               0x0424\n#define AFE_GAIN2_CON0              0x0428\n#define AFE_GAIN2_CON1              0x042c\n#define AFE_GAIN2_CON2              0x0430\n#define AFE_GAIN2_CON3              0x0434\n#define AFE_CONN8                   0x0438\n#define AFE_GAIN2_CUR               0x043c\n#define AFE_CONN9                   0x0440\n#define AFE_CONN10                  0x0444\n#define AFE_CONN11                  0x0448\n#define AFE_CONN12                  0x044c\n#define AFE_CONN13                  0x0450\n#define AFE_CONN14                  0x0454\n#define AFE_CONN15                  0x0458\n#define AFE_CONN16                  0x045c\n#define AFE_CONN17                  0x0460\n#define AFE_CONN18                  0x0464\n#define AFE_CONN19                  0x0468\n#define AFE_CONN20                  0x046c\n#define AFE_CONN21                  0x0470\n#define AFE_CONN22                  0x0474\n#define AFE_CONN23                  0x0478\n#define AFE_CONN24                  0x047c\n#define AFE_CONN_RS                 0x0494\n#define AFE_CONN_DI                 0x0498\n#define AFE_CONN25                  0x04b0\n#define AFE_CONN26                  0x04b4\n#define AFE_CONN27                  0x04b8\n#define AFE_CONN28                  0x04bc\n#define AFE_CONN29                  0x04c0\n#define AFE_CONN30                  0x04c4\n#define AFE_CONN31                  0x04c8\n#define AFE_CONN32                  0x04cc\n#define AFE_SRAM_DELSEL_CON0        0x04f0\n#define AFE_SRAM_DELSEL_CON2        0x04f8\n#define AFE_SRAM_DELSEL_CON3        0x04fc\n#define AFE_ASRC_2CH_CON12          0x0528\n#define AFE_ASRC_2CH_CON13          0x052c\n#define PCM_INTF_CON1               0x0530\n#define PCM_INTF_CON2               0x0538\n#define PCM2_INTF_CON               0x053c\n#define AFE_TDM_CON1                0x0548\n#define AFE_TDM_CON2                0x054c\n#define AFE_CONN34                  0x0580\n#define FPGA_CFG0                   0x05b0\n#define FPGA_CFG1                   0x05b4\n#define FPGA_CFG2                   0x05c0\n#define FPGA_CFG3                   0x05c4\n#define AUDIO_TOP_DBG_CON           0x05c8\n#define AUDIO_TOP_DBG_MON0          0x05cc\n#define AUDIO_TOP_DBG_MON1          0x05d0\n#define AFE_IRQ8_MCU_CNT_MON        0x05e4\n#define AFE_IRQ11_MCU_CNT_MON       0x05e8\n#define AFE_IRQ12_MCU_CNT_MON       0x05ec\n#define AFE_GENERAL_REG0            0x0800\n#define AFE_GENERAL_REG1            0x0804\n#define AFE_GENERAL_REG2            0x0808\n#define AFE_GENERAL_REG3            0x080c\n#define AFE_GENERAL_REG4            0x0810\n#define AFE_GENERAL_REG5            0x0814\n#define AFE_GENERAL_REG6            0x0818\n#define AFE_GENERAL_REG7            0x081c\n#define AFE_GENERAL_REG8            0x0820\n#define AFE_GENERAL_REG9            0x0824\n#define AFE_GENERAL_REG10           0x0828\n#define AFE_GENERAL_REG11           0x082c\n#define AFE_GENERAL_REG12           0x0830\n#define AFE_GENERAL_REG13           0x0834\n#define AFE_GENERAL_REG14           0x0838\n#define AFE_GENERAL_REG15           0x083c\n#define AFE_CBIP_CFG0               0x0840\n#define AFE_CBIP_MON0               0x0844\n#define AFE_CBIP_SLV_MUX_MON0       0x0848\n#define AFE_CBIP_SLV_DECODER_MON0   0x084c\n#define AFE_CONN0_1                 0x0900\n#define AFE_CONN1_1                 0x0904\n#define AFE_CONN2_1                 0x0908\n#define AFE_CONN3_1                 0x090c\n#define AFE_CONN4_1                 0x0910\n#define AFE_CONN5_1                 0x0914\n#define AFE_CONN6_1                 0x0918\n#define AFE_CONN7_1                 0x091c\n#define AFE_CONN8_1                 0x0920\n#define AFE_CONN9_1                 0x0924\n#define AFE_CONN10_1                0x0928\n#define AFE_CONN11_1                0x092c\n#define AFE_CONN12_1                0x0930\n#define AFE_CONN13_1                0x0934\n#define AFE_CONN14_1                0x0938\n#define AFE_CONN15_1                0x093c\n#define AFE_CONN16_1                0x0940\n#define AFE_CONN17_1                0x0944\n#define AFE_CONN18_1                0x0948\n#define AFE_CONN19_1                0x094c\n#define AFE_CONN20_1                0x0950\n#define AFE_CONN21_1                0x0954\n#define AFE_CONN22_1                0x0958\n#define AFE_CONN23_1                0x095c\n#define AFE_CONN24_1                0x0960\n#define AFE_CONN25_1                0x0964\n#define AFE_CONN26_1                0x0968\n#define AFE_CONN27_1                0x096c\n#define AFE_CONN28_1                0x0970\n#define AFE_CONN29_1                0x0974\n#define AFE_CONN30_1                0x0978\n#define AFE_CONN31_1                0x097c\n#define AFE_CONN32_1                0x0980\n#define AFE_CONN33_1                0x0984\n#define AFE_CONN34_1                0x0988\n#define AFE_CONN_RS_1               0x098c\n#define AFE_CONN_DI_1               0x0990\n#define AFE_CONN_24BIT_1            0x0994\n#define AFE_CONN_REG                0x0998\n#define AFE_CONN35                  0x09a0\n#define AFE_CONN36                  0x09a4\n#define AFE_CONN37                  0x09a8\n#define AFE_CONN38                  0x09ac\n#define AFE_CONN35_1                0x09b0\n#define AFE_CONN36_1                0x09b4\n#define AFE_CONN37_1                0x09b8\n#define AFE_CONN38_1                0x09bc\n#define AFE_CONN39                  0x09c0\n#define AFE_CONN40                  0x09c4\n#define AFE_CONN41                  0x09c8\n#define AFE_CONN42                  0x09cc\n#define AFE_CONN39_1                0x09e0\n#define AFE_CONN40_1                0x09e4\n#define AFE_CONN41_1                0x09e8\n#define AFE_CONN42_1                0x09ec\n#define AFE_I2S_CON4                0x09f8\n#define AFE_ADDA6_TOP_CON0          0x0a80\n#define AFE_ADDA6_UL_SRC_CON0       0x0a84\n#define AFE_ADD6_UL_SRC_CON1        0x0a88\n#define AFE_ADDA6_SRC_DEBUG         0x0a8c\n#define AFE_ADDA6_SRC_DEBUG_MON0    0x0a90\n#define AFE_ADDA6_ULCF_CFG_02_01    0x0aa0\n#define AFE_ADDA6_ULCF_CFG_04_03    0x0aa4\n#define AFE_ADDA6_ULCF_CFG_06_05    0x0aa8\n#define AFE_ADDA6_ULCF_CFG_08_07    0x0aac\n#define AFE_ADDA6_ULCF_CFG_10_09    0x0ab0\n#define AFE_ADDA6_ULCF_CFG_12_11    0x0ab4\n#define AFE_ADDA6_ULCF_CFG_14_13    0x0ab8\n#define AFE_ADDA6_ULCF_CFG_16_15    0x0abc\n#define AFE_ADDA6_ULCF_CFG_18_17    0x0ac0\n#define AFE_ADDA6_ULCF_CFG_20_19    0x0ac4\n#define AFE_ADDA6_ULCF_CFG_22_21    0x0ac8\n#define AFE_ADDA6_ULCF_CFG_24_23    0x0acc\n#define AFE_ADDA6_ULCF_CFG_26_25    0x0ad0\n#define AFE_ADDA6_ULCF_CFG_28_27    0x0ad4\n#define AFE_ADDA6_ULCF_CFG_30_29    0x0ad8\n#define AFE_ADD6A_UL_SRC_MON0       0x0ae4\n#define AFE_ADDA6_UL_SRC_MON1       0x0ae8\n#define AFE_CONN43                  0x0af8\n#define AFE_CONN43_1                0x0afc\n#define AFE_DL1_BASE_MSB            0x0b00\n#define AFE_DL1_CUR_MSB             0x0b04\n#define AFE_DL1_END_MSB             0x0b08\n#define AFE_DL2_BASE_MSB            0x0b10\n#define AFE_DL2_CUR_MSB             0x0b14\n#define AFE_DL2_END_MSB             0x0b18\n#define AFE_AWB_BASE_MSB            0x0b20\n#define AFE_AWB_END_MSB             0x0b28\n#define AFE_AWB_CUR_MSB             0x0b2c\n#define AFE_VUL_BASE_MSB            0x0b30\n#define AFE_VUL_END_MSB             0x0b38\n#define AFE_VUL_CUR_MSB             0x0b3c\n#define AFE_VUL2_BASE_MSB           0x0b50\n#define AFE_VUL2_END_MSB            0x0b58\n#define AFE_VUL2_CUR_MSB            0x0b5c\n#define AFE_MOD_DAI_BASE_MSB        0x0b60\n#define AFE_MOD_DAI_END_MSB         0x0b68\n#define AFE_MOD_DAI_CUR_MSB         0x0b6c\n#define AFE_VUL_D2_BASE_MSB         0x0b80\n#define AFE_VUL_D2_END_MSB          0x0b88\n#define AFE_VUL_D2_CUR_MSB          0x0b8c\n#define AFE_DL3_BASE_MSB            0x0b90\n#define AFE_DL3_CUR_MSB             0x0b94\n#define AFE_DL3_END_MSB             0x0b98\n#define AFE_HDMI_OUT_BASE_MSB       0x0ba4\n#define AFE_HDMI_OUT_CUR_MSB        0x0ba8\n#define AFE_HDMI_OUT_END_MSB        0x0bac\n#define AFE_AWB2_BASE               0x0bd0\n#define AFE_AWB2_END                0x0bd8\n#define AFE_AWB2_CUR                0x0bdc\n#define AFE_AWB2_BASE_MSB           0x0be0\n#define AFE_AWB2_END_MSB            0x0be8\n#define AFE_AWB2_CUR_MSB            0x0bec\n#define AFE_ADDA_DL_SDM_DCCOMP_CON  0x0c50\n#define AFE_ADDA_DL_SDM_TEST        0x0c54\n#define AFE_ADDA_DL_DC_COMP_CFG0    0x0c58\n#define AFE_ADDA_DL_DC_COMP_CFG1    0x0c5c\n#define AFE_ADDA_DL_SDM_FIFO_MON    0x0c60\n#define AFE_ADDA_DL_SRC_LCH_MON     0x0c64\n#define AFE_ADDA_DL_SRC_RCH_MON     0x0c68\n#define AFE_ADDA_DL_SDM_OUT_MON     0x0c6c\n#define AFE_CONNSYS_I2S_CON         0x0c78\n#define AFE_CONNSYS_I2S_MON         0x0c7c\n#define AFE_ASRC_2CH_CON0           0x0c80\n#define AFE_ASRC_2CH_CON1           0x0c84\n#define AFE_ASRC_2CH_CON2           0x0c88\n#define AFE_ASRC_2CH_CON3           0x0c8c\n#define AFE_ASRC_2CH_CON4           0x0c90\n#define AFE_ASRC_2CH_CON5           0x0c94\n#define AFE_ASRC_2CH_CON6           0x0c98\n#define AFE_ASRC_2CH_CON7           0x0c9c\n#define AFE_ASRC_2CH_CON8           0x0ca0\n#define AFE_ASRC_2CH_CON9           0x0ca4\n#define AFE_ASRC_2CH_CON10          0x0ca8\n#define AFE_ADDA6_IIR_COEF_02_01    0x0ce0\n#define AFE_ADDA6_IIR_COEF_04_03    0x0ce4\n#define AFE_ADDA6_IIR_COEF_06_05    0x0ce8\n#define AFE_ADDA6_IIR_COEF_08_07    0x0cec\n#define AFE_ADDA6_IIR_COEF_10_09    0x0cf0\n#define AFE_ADDA_PREDIS_CON2        0x0d40\n#define AFE_ADDA_PREDIS_CON3        0x0d44\n#define AFE_MEMIF_MON12             0x0d70\n#define AFE_MEMIF_MON13             0x0d74\n#define AFE_MEMIF_MON14             0x0d78\n#define AFE_MEMIF_MON15             0x0d7c\n#define AFE_MEMIF_MON16             0x0d80\n#define AFE_MEMIF_MON17             0x0d84\n#define AFE_MEMIF_MON18             0x0d88\n#define AFE_MEMIF_MON19             0x0d8c\n#define AFE_MEMIF_MON20             0x0d90\n#define AFE_MEMIF_MON21             0x0d94\n#define AFE_MEMIF_MON22             0x0d98\n#define AFE_MEMIF_MON23             0x0d9c\n#define AFE_MEMIF_MON24             0x0da0\n#define AFE_HD_ENGEN_ENABLE         0x0dd0\n#define AFE_ADDA_MTKAIF_CFG0        0x0e00\n#define AFE_ADDA_MTKAIF_TX_CFG1     0x0e14\n#define AFE_ADDA_MTKAIF_RX_CFG0     0x0e20\n#define AFE_ADDA_MTKAIF_RX_CFG1     0x0e24\n#define AFE_ADDA_MTKAIF_RX_CFG2     0x0e28\n#define AFE_ADDA_MTKAIF_MON0        0x0e34\n#define AFE_ADDA_MTKAIF_MON1        0x0e38\n#define AFE_AUD_PAD_TOP             0x0e40\n#define AFE_GENERAL1_ASRC_2CH_CON0  0x0e80\n#define AFE_GENERAL1_ASRC_2CH_CON1  0x0e84\n#define AFE_GENERAL1_ASRC_2CH_CON2  0x0e88\n#define AFE_GENERAL1_ASRC_2CH_CON3  0x0e8c\n#define AFE_GENERAL1_ASRC_2CH_CON4  0x0e90\n#define AFE_GENERAL1_ASRC_2CH_CON5  0x0e94\n#define AFE_GENERAL1_ASRC_2CH_CON6  0x0e98\n#define AFE_GENERAL1_ASRC_2CH_CON7  0x0e9c\n#define AFE_GENERAL1_ASRC_2CH_CON8  0x0ea0\n#define AFE_GENERAL1_ASRC_2CH_CON9  0x0ea4\n#define AFE_GENERAL1_ASRC_2CH_CON10 0x0ea8\n#define AFE_GENERAL1_ASRC_2CH_CON12 0x0eb0\n#define AFE_GENERAL1_ASRC_2CH_CON13 0x0eb4\n#define GENERAL_ASRC_MODE           0x0eb8\n#define GENERAL_ASRC_EN_ON          0x0ebc\n#define AFE_GENERAL2_ASRC_2CH_CON0  0x0f00\n#define AFE_GENERAL2_ASRC_2CH_CON1  0x0f04\n#define AFE_GENERAL2_ASRC_2CH_CON2  0x0f08\n#define AFE_GENERAL2_ASRC_2CH_CON3  0x0f0c\n#define AFE_GENERAL2_ASRC_2CH_CON4  0x0f10\n#define AFE_GENERAL2_ASRC_2CH_CON5  0x0f14\n#define AFE_GENERAL2_ASRC_2CH_CON6  0x0f18\n#define AFE_GENERAL2_ASRC_2CH_CON7  0x0f1c\n#define AFE_GENERAL2_ASRC_2CH_CON8  0x0f20\n#define AFE_GENERAL2_ASRC_2CH_CON9  0x0f24\n#define AFE_GENERAL2_ASRC_2CH_CON10 0x0f28\n#define AFE_GENERAL2_ASRC_2CH_CON12 0x0f30\n#define AFE_GENERAL2_ASRC_2CH_CON13 0x0f34\n\n#define AFE_MAX_REGISTER AFE_GENERAL2_ASRC_2CH_CON13\n#define AFE_IRQ_STATUS_BITS 0x1fff\n\n \n#define BCK_INVERSE_SFT                              3\n#define BCK_INVERSE_MASK                             0x1\n#define BCK_INVERSE_MASK_SFT                         (0x1 << 3)\n\n \n#define AWB2_ON_SFT                                   29\n#define AWB2_ON_MASK                                  0x1\n#define AWB2_ON_MASK_SFT                              (0x1 << 29)\n#define VUL2_ON_SFT                                   27\n#define VUL2_ON_MASK                                  0x1\n#define VUL2_ON_MASK_SFT                              (0x1 << 27)\n#define MOD_DAI_DUP_WR_SFT                            26\n#define MOD_DAI_DUP_WR_MASK                           0x1\n#define MOD_DAI_DUP_WR_MASK_SFT                       (0x1 << 26)\n#define VUL12_MODE_SFT                                20\n#define VUL12_MODE_MASK                               0xf\n#define VUL12_MODE_MASK_SFT                           (0xf << 20)\n#define VUL12_R_MONO_SFT                              11\n#define VUL12_R_MONO_MASK                             0x1\n#define VUL12_R_MONO_MASK_SFT                         (0x1 << 11)\n#define VUL12_MONO_SFT                                10\n#define VUL12_MONO_MASK                               0x1\n#define VUL12_MONO_MASK_SFT                           (0x1 << 10)\n#define VUL12_ON_SFT                                  9\n#define VUL12_ON_MASK                                 0x1\n#define VUL12_ON_MASK_SFT                             (0x1 << 9)\n#define MOD_DAI_ON_SFT                                7\n#define MOD_DAI_ON_MASK                               0x1\n#define MOD_DAI_ON_MASK_SFT                           (0x1 << 7)\n#define AWB_ON_SFT                                    6\n#define AWB_ON_MASK                                   0x1\n#define AWB_ON_MASK_SFT                               (0x1 << 6)\n#define DL3_ON_SFT                                    5\n#define DL3_ON_MASK                                   0x1\n#define DL3_ON_MASK_SFT                               (0x1 << 5)\n#define VUL_ON_SFT                                    3\n#define VUL_ON_MASK                                   0x1\n#define VUL_ON_MASK_SFT                               (0x1 << 3)\n#define DL2_ON_SFT                                    2\n#define DL2_ON_MASK                                   0x1\n#define DL2_ON_MASK_SFT                               (0x1 << 2)\n#define DL1_ON_SFT                                    1\n#define DL1_ON_MASK                                   0x1\n#define DL1_ON_MASK_SFT                               (0x1 << 1)\n#define AFE_ON_SFT                                    0\n#define AFE_ON_MASK                                   0x1\n#define AFE_ON_MASK_SFT                               (0x1 << 0)\n\n \n#define MOD_DAI_MODE_SFT                              30\n#define MOD_DAI_MODE_MASK                             0x3\n#define MOD_DAI_MODE_MASK_SFT                         (0x3 << 30)\n#define VUL_R_MONO_SFT                                28\n#define VUL_R_MONO_MASK                               0x1\n#define VUL_R_MONO_MASK_SFT                           (0x1 << 28)\n#define VUL_DATA_SFT                                  27\n#define VUL_DATA_MASK                                 0x1\n#define VUL_DATA_MASK_SFT                             (0x1 << 27)\n#define AWB_R_MONO_SFT                                25\n#define AWB_R_MONO_MASK                               0x1\n#define AWB_R_MONO_MASK_SFT                           (0x1 << 25)\n#define AWB_DATA_SFT                                  24\n#define AWB_DATA_MASK                                 0x1\n#define AWB_DATA_MASK_SFT                             (0x1 << 24)\n#define DL3_DATA_SFT                                  23\n#define DL3_DATA_MASK                                 0x1\n#define DL3_DATA_MASK_SFT                             (0x1 << 23)\n#define DL2_DATA_SFT                                  22\n#define DL2_DATA_MASK                                 0x1\n#define DL2_DATA_MASK_SFT                             (0x1 << 22)\n#define DL1_DATA_SFT                                  21\n#define DL1_DATA_MASK                                 0x1\n#define DL1_DATA_MASK_SFT                             (0x1 << 21)\n#define VUL_MODE_SFT                                  16\n#define VUL_MODE_MASK                                 0xf\n#define VUL_MODE_MASK_SFT                             (0xf << 16)\n#define AWB_MODE_SFT                                  12\n#define AWB_MODE_MASK                                 0xf\n#define AWB_MODE_MASK_SFT                             (0xf << 12)\n#define I2S_MODE_SFT                                  8\n#define I2S_MODE_MASK                                 0xf\n#define I2S_MODE_MASK_SFT                             (0xf << 8)\n#define DL2_MODE_SFT                                  4\n#define DL2_MODE_MASK                                 0xf\n#define DL2_MODE_MASK_SFT                             (0xf << 4)\n#define DL1_MODE_SFT                                  0\n#define DL1_MODE_MASK                                 0xf\n#define DL1_MODE_MASK_SFT                             (0xf << 0)\n\n \n#define AWB2_R_MONO_SFT                               21\n#define AWB2_R_MONO_MASK                              0x1\n#define AWB2_R_MONO_MASK_SFT                          (0x1 << 21)\n#define AWB2_DATA_SFT                                 20\n#define AWB2_DATA_MASK                                0x1\n#define AWB2_DATA_MASK_SFT                            (0x1 << 20)\n#define AWB2_MODE_SFT                                 16\n#define AWB2_MODE_MASK                                0xf\n#define AWB2_MODE_MASK_SFT                            (0xf << 16)\n#define DL3_MODE_SFT                                  8\n#define DL3_MODE_MASK                                 0xf\n#define DL3_MODE_MASK_SFT                             (0xf << 8)\n#define VUL2_MODE_SFT                                 4\n#define VUL2_MODE_MASK                                0xf\n#define VUL2_MODE_MASK_SFT                            (0xf << 4)\n#define VUL2_R_MONO_SFT                               1\n#define VUL2_R_MONO_MASK                              0x1\n#define VUL2_R_MONO_MASK_SFT                          (0x1 << 1)\n#define VUL2_DATA_SFT                                 0\n#define VUL2_DATA_MASK                                0x1\n#define VUL2_DATA_MASK_SFT                            (0x1 << 0)\n\n \n#define AFE_ON_RETM_SFT                               0\n#define AFE_ON_RETM_MASK                              0x1\n#define AFE_ON_RETM_MASK_SFT                          (0x1 << 0)\n\n \n#define BCK_NEG_EG_LATCH_SFT                          30\n#define BCK_NEG_EG_LATCH_MASK                         0x1\n#define BCK_NEG_EG_LATCH_MASK_SFT                     (0x1 << 30)\n#define BCK_INV_SFT                                   29\n#define BCK_INV_MASK                                  0x1\n#define BCK_INV_MASK_SFT                              (0x1 << 29)\n#define I2SIN_PAD_SEL_SFT                             28\n#define I2SIN_PAD_SEL_MASK                            0x1\n#define I2SIN_PAD_SEL_MASK_SFT                        (0x1 << 28)\n#define I2S_LOOPBACK_SFT                              20\n#define I2S_LOOPBACK_MASK                             0x1\n#define I2S_LOOPBACK_MASK_SFT                         (0x1 << 20)\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT             17\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK            0x1\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT        (0x1 << 17)\n#define I2S1_HD_EN_SFT                                12\n#define I2S1_HD_EN_MASK                               0x1\n#define I2S1_HD_EN_MASK_SFT                           (0x1 << 12)\n#define INV_PAD_CTRL_SFT                              7\n#define INV_PAD_CTRL_MASK                             0x1\n#define INV_PAD_CTRL_MASK_SFT                         (0x1 << 7)\n#define I2S_BYPSRC_SFT                                6\n#define I2S_BYPSRC_MASK                               0x1\n#define I2S_BYPSRC_MASK_SFT                           (0x1 << 6)\n#define INV_LRCK_SFT                                  5\n#define INV_LRCK_MASK                                 0x1\n#define INV_LRCK_MASK_SFT                             (0x1 << 5)\n#define I2S_FMT_SFT                                   3\n#define I2S_FMT_MASK                                  0x1\n#define I2S_FMT_MASK_SFT                              (0x1 << 3)\n#define I2S_SRC_SFT                                   2\n#define I2S_SRC_MASK                                  0x1\n#define I2S_SRC_MASK_SFT                              (0x1 << 2)\n#define I2S_WLEN_SFT                                  1\n#define I2S_WLEN_MASK                                 0x1\n#define I2S_WLEN_MASK_SFT                             (0x1 << 1)\n#define I2S_EN_SFT                                    0\n#define I2S_EN_MASK                                   0x1\n#define I2S_EN_MASK_SFT                               (0x1 << 0)\n\n \n#define I2S2_LR_SWAP_SFT                              31\n#define I2S2_LR_SWAP_MASK                             0x1\n#define I2S2_LR_SWAP_MASK_SFT                         (0x1 << 31)\n#define I2S2_SEL_O19_O20_SFT                          18\n#define I2S2_SEL_O19_O20_MASK                         0x1\n#define I2S2_SEL_O19_O20_MASK_SFT                     (0x1 << 18)\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT             17\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK            0x1\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT        (0x1 << 17)\n#define I2S2_SEL_O03_O04_SFT                          16\n#define I2S2_SEL_O03_O04_MASK                         0x1\n#define I2S2_SEL_O03_O04_MASK_SFT                     (0x1 << 16)\n#define I2S2_32BIT_EN_SFT                             13\n#define I2S2_32BIT_EN_MASK                            0x1\n#define I2S2_32BIT_EN_MASK_SFT                        (0x1 << 13)\n#define I2S2_HD_EN_SFT                                12\n#define I2S2_HD_EN_MASK                               0x1\n#define I2S2_HD_EN_MASK_SFT                           (0x1 << 12)\n#define I2S2_OUT_MODE_SFT                             8\n#define I2S2_OUT_MODE_MASK                            0xf\n#define I2S2_OUT_MODE_MASK_SFT                        (0xf << 8)\n#define INV_LRCK_SFT                                  5\n#define INV_LRCK_MASK                                 0x1\n#define INV_LRCK_MASK_SFT                             (0x1 << 5)\n#define I2S2_FMT_SFT                                  3\n#define I2S2_FMT_MASK                                 0x1\n#define I2S2_FMT_MASK_SFT                             (0x1 << 3)\n#define I2S2_WLEN_SFT                                 1\n#define I2S2_WLEN_MASK                                0x1\n#define I2S2_WLEN_MASK_SFT                            (0x1 << 1)\n#define I2S2_EN_SFT                                   0\n#define I2S2_EN_MASK                                  0x1\n#define I2S2_EN_MASK_SFT                              (0x1 << 0)\n\n \n#define I2S3_LR_SWAP_SFT                              31\n#define I2S3_LR_SWAP_MASK                             0x1\n#define I2S3_LR_SWAP_MASK_SFT                         (0x1 << 31)\n#define I2S3_UPDATE_WORD_SFT                          24\n#define I2S3_UPDATE_WORD_MASK                         0x1f\n#define I2S3_UPDATE_WORD_MASK_SFT                     (0x1f << 24)\n#define I2S3_BCK_INV_SFT                              23\n#define I2S3_BCK_INV_MASK                             0x1\n#define I2S3_BCK_INV_MASK_SFT                         (0x1 << 23)\n#define I2S3_FPGA_BIT_TEST_SFT                        22\n#define I2S3_FPGA_BIT_TEST_MASK                       0x1\n#define I2S3_FPGA_BIT_TEST_MASK_SFT                   (0x1 << 22)\n#define I2S3_FPGA_BIT_SFT                             21\n#define I2S3_FPGA_BIT_MASK                            0x1\n#define I2S3_FPGA_BIT_MASK_SFT                        (0x1 << 21)\n#define I2S3_LOOPBACK_SFT                             20\n#define I2S3_LOOPBACK_MASK                            0x1\n#define I2S3_LOOPBACK_MASK_SFT                        (0x1 << 20)\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT             17\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK            0x1\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT        (0x1 << 17)\n#define I2S3_HD_EN_SFT                                12\n#define I2S3_HD_EN_MASK                               0x1\n#define I2S3_HD_EN_MASK_SFT                           (0x1 << 12)\n#define I2S3_OUT_MODE_SFT                             8\n#define I2S3_OUT_MODE_MASK                            0xf\n#define I2S3_OUT_MODE_MASK_SFT                        (0xf << 8)\n#define I2S3_FMT_SFT                                  3\n#define I2S3_FMT_MASK                                 0x1\n#define I2S3_FMT_MASK_SFT                             (0x1 << 3)\n#define I2S3_WLEN_SFT                                 1\n#define I2S3_WLEN_MASK                                0x1\n#define I2S3_WLEN_MASK_SFT                            (0x1 << 1)\n#define I2S3_EN_SFT                                   0\n#define I2S3_EN_MASK                                  0x1\n#define I2S3_EN_MASK_SFT                              (0x1 << 0)\n\n \n#define I2S4_LR_SWAP_SFT                              31\n#define I2S4_LR_SWAP_MASK                             0x1\n#define I2S4_LR_SWAP_MASK_SFT                         (0x1 << 31)\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT             17\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK            0x1\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT        (0x1 << 17)\n#define I2S4_32BIT_EN_SFT                             13\n#define I2S4_32BIT_EN_MASK                            0x1\n#define I2S4_32BIT_EN_MASK_SFT                        (0x1 << 13)\n#define I2S4_HD_EN_SFT                                12\n#define I2S4_HD_EN_MASK                               0x1\n#define I2S4_HD_EN_MASK_SFT                           (0x1 << 12)\n#define I2S4_OUT_MODE_SFT                             8\n#define I2S4_OUT_MODE_MASK                            0xf\n#define I2S4_OUT_MODE_MASK_SFT                        (0xf << 8)\n#define INV_LRCK_SFT                                  5\n#define INV_LRCK_MASK                                 0x1\n#define INV_LRCK_MASK_SFT                             (0x1 << 5)\n#define I2S4_FMT_SFT                                  3\n#define I2S4_FMT_MASK                                 0x1\n#define I2S4_FMT_MASK_SFT                             (0x1 << 3)\n#define I2S4_WLEN_SFT                                 1\n#define I2S4_WLEN_MASK                                0x1\n#define I2S4_WLEN_MASK_SFT                            (0x1 << 1)\n#define I2S4_EN_SFT                                   0\n#define I2S4_EN_MASK                                  0x1\n#define I2S4_EN_MASK_SFT                              (0x1 << 0)\n\n \n#define I2S5_LR_SWAP_SFT                              31\n#define I2S5_LR_SWAP_MASK                             0x1\n#define I2S5_LR_SWAP_MASK_SFT                         (0x1 << 31)\n#define I2S_LOOPBACK_SFT                              20\n#define I2S_LOOPBACK_MASK                             0x1\n#define I2S_LOOPBACK_MASK_SFT                         (0x1 << 20)\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_SFT             17\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK            0x1\n#define I2S_ONOFF_NOT_RESET_CK_ENABLE_MASK_SFT        (0x1 << 17)\n#define I2S5_32BIT_EN_SFT                             13\n#define I2S5_32BIT_EN_MASK                            0x1\n#define I2S5_32BIT_EN_MASK_SFT                        (0x1 << 13)\n#define I2S5_HD_EN_SFT                                12\n#define I2S5_HD_EN_MASK                               0x1\n#define I2S5_HD_EN_MASK_SFT                           (0x1 << 12)\n#define I2S5_OUT_MODE_SFT                             8\n#define I2S5_OUT_MODE_MASK                            0xf\n#define I2S5_OUT_MODE_MASK_SFT                        (0xf << 8)\n#define INV_LRCK_SFT                                  5\n#define INV_LRCK_MASK                                 0x1\n#define INV_LRCK_MASK_SFT                             (0x1 << 5)\n#define I2S5_FMT_SFT                                  3\n#define I2S5_FMT_MASK                                 0x1\n#define I2S5_FMT_MASK_SFT                             (0x1 << 3)\n#define I2S5_WLEN_SFT                                 1\n#define I2S5_WLEN_MASK                                0x1\n#define I2S5_WLEN_MASK_SFT                            (0x1 << 1)\n#define I2S5_EN_SFT                                   0\n#define I2S5_EN_MASK                                  0x1\n#define I2S5_EN_MASK_SFT                              (0x1 << 0)\n\n \n#define GAIN1_SAMPLE_PER_STEP_SFT                     8\n#define GAIN1_SAMPLE_PER_STEP_MASK                    0xff\n#define GAIN1_SAMPLE_PER_STEP_MASK_SFT                (0xff << 8)\n#define GAIN1_MODE_SFT                                4\n#define GAIN1_MODE_MASK                               0xf\n#define GAIN1_MODE_MASK_SFT                           (0xf << 4)\n#define GAIN1_ON_SFT                                  0\n#define GAIN1_ON_MASK                                 0x1\n#define GAIN1_ON_MASK_SFT                             (0x1 << 0)\n\n \n#define GAIN1_TARGET_SFT                              0\n#define GAIN1_TARGET_MASK                             0xfffff\n#define GAIN1_TARGET_MASK_SFT                         (0xfffff << 0)\n\n \n#define GAIN2_SAMPLE_PER_STEP_SFT                     8\n#define GAIN2_SAMPLE_PER_STEP_MASK                    0xff\n#define GAIN2_SAMPLE_PER_STEP_MASK_SFT                (0xff << 8)\n#define GAIN2_MODE_SFT                                4\n#define GAIN2_MODE_MASK                               0xf\n#define GAIN2_MODE_MASK_SFT                           (0xf << 4)\n#define GAIN2_ON_SFT                                  0\n#define GAIN2_ON_MASK                                 0x1\n#define GAIN2_ON_MASK_SFT                             (0x1 << 0)\n\n \n#define GAIN2_TARGET_SFT                              0\n#define GAIN2_TARGET_MASK                             0xfffff\n#define GAIN2_TARGET_MASK_SFT                         (0xfffff << 0)\n\n \n#define AFE_GAIN1_CUR_SFT                             0\n#define AFE_GAIN1_CUR_MASK                            0xfffff\n#define AFE_GAIN1_CUR_MASK_SFT                        (0xfffff << 0)\n\n \n#define AFE_GAIN2_CUR_SFT                             0\n#define AFE_GAIN2_CUR_MASK                            0xfffff\n#define AFE_GAIN2_CUR_MASK_SFT                        (0xfffff << 0)\n\n \n#define AWB2_HD_SFT                                   28\n#define AWB2_HD_MASK                                  0x3\n#define AWB2_HD_MASK_SFT                              (0x3 << 28)\n#define HDMI_HD_SFT                                   20\n#define HDMI_HD_MASK                                  0x3\n#define HDMI_HD_MASK_SFT                              (0x3 << 20)\n#define MOD_DAI_HD_SFT                                18\n#define MOD_DAI_HD_MASK                               0x3\n#define MOD_DAI_HD_MASK_SFT                           (0x3 << 18)\n#define DAI_HD_SFT                                    16\n#define DAI_HD_MASK                                   0x3\n#define DAI_HD_MASK_SFT                               (0x3 << 16)\n#define VUL2_HD_SFT                                   14\n#define VUL2_HD_MASK                                  0x3\n#define VUL2_HD_MASK_SFT                              (0x3 << 14)\n#define VUL12_HD_SFT                                  12\n#define VUL12_HD_MASK                                 0x3\n#define VUL12_HD_MASK_SFT                             (0x3 << 12)\n#define VUL_HD_SFT                                    10\n#define VUL_HD_MASK                                   0x3\n#define VUL_HD_MASK_SFT                               (0x3 << 10)\n#define AWB_HD_SFT                                    8\n#define AWB_HD_MASK                                   0x3\n#define AWB_HD_MASK_SFT                               (0x3 << 8)\n#define DL3_HD_SFT                                    6\n#define DL3_HD_MASK                                   0x3\n#define DL3_HD_MASK_SFT                               (0x3 << 6)\n#define DL2_HD_SFT                                    4\n#define DL2_HD_MASK                                   0x3\n#define DL2_HD_MASK_SFT                               (0x3 << 4)\n#define DL1_HD_SFT                                    0\n#define DL1_HD_MASK                                   0x3\n#define DL1_HD_MASK_SFT                               (0x3 << 0)\n\n \n#define AWB2_NORMAL_MODE_SFT                          30\n#define AWB2_NORMAL_MODE_MASK                         0x1\n#define AWB2_NORMAL_MODE_MASK_SFT                     (0x1 << 30)\n#define HDMI_NORMAL_MODE_SFT                          26\n#define HDMI_NORMAL_MODE_MASK                         0x1\n#define HDMI_NORMAL_MODE_MASK_SFT                     (0x1 << 26)\n#define MOD_DAI_NORMAL_MODE_SFT                       25\n#define MOD_DAI_NORMAL_MODE_MASK                      0x1\n#define MOD_DAI_NORMAL_MODE_MASK_SFT                  (0x1 << 25)\n#define DAI_NORMAL_MODE_SFT                           24\n#define DAI_NORMAL_MODE_MASK                          0x1\n#define DAI_NORMAL_MODE_MASK_SFT                      (0x1 << 24)\n#define VUL2_NORMAL_MODE_SFT                          23\n#define VUL2_NORMAL_MODE_MASK                         0x1\n#define VUL2_NORMAL_MODE_MASK_SFT                     (0x1 << 23)\n#define VUL12_NORMAL_MODE_SFT                         22\n#define VUL12_NORMAL_MODE_MASK                        0x1\n#define VUL12_NORMAL_MODE_MASK_SFT                    (0x1 << 22)\n#define VUL_NORMAL_MODE_SFT                           21\n#define VUL_NORMAL_MODE_MASK                          0x1\n#define VUL_NORMAL_MODE_MASK_SFT                      (0x1 << 21)\n#define AWB_NORMAL_MODE_SFT                           20\n#define AWB_NORMAL_MODE_MASK                          0x1\n#define AWB_NORMAL_MODE_MASK_SFT                      (0x1 << 20)\n#define DL3_NORMAL_MODE_SFT                           19\n#define DL3_NORMAL_MODE_MASK                          0x1\n#define DL3_NORMAL_MODE_MASK_SFT                      (0x1 << 19)\n#define DL2_NORMAL_MODE_SFT                           18\n#define DL2_NORMAL_MODE_MASK                          0x1\n#define DL2_NORMAL_MODE_MASK_SFT                      (0x1 << 18)\n#define DL1_NORMAL_MODE_SFT                           16\n#define DL1_NORMAL_MODE_MASK                          0x1\n#define DL1_NORMAL_MODE_MASK_SFT                      (0x1 << 16)\n#define RESERVED1_SFT                                 15\n#define RESERVED1_MASK                                0x1\n#define RESERVED1_MASK_SFT                            (0x1 << 15)\n#define AWB2_ALIGN_SFT                                14\n#define AWB2_ALIGN_MASK                               0x1\n#define AWB2_ALIGN_MASK_SFT                           (0x1 << 14)\n#define HDMI_HD_ALIGN_SFT                             10\n#define HDMI_HD_ALIGN_MASK                            0x1\n#define HDMI_HD_ALIGN_MASK_SFT                        (0x1 << 10)\n#define MOD_DAI_HD_ALIGN_SFT                          9\n#define MOD_DAI_HD_ALIGN_MASK                         0x1\n#define MOD_DAI_HD_ALIGN_MASK_SFT                     (0x1 << 9)\n#define VUL2_HD_ALIGN_SFT                             7\n#define VUL2_HD_ALIGN_MASK                            0x1\n#define VUL2_HD_ALIGN_MASK_SFT                        (0x1 << 7)\n#define VUL12_HD_ALIGN_SFT                            6\n#define VUL12_HD_ALIGN_MASK                           0x1\n#define VUL12_HD_ALIGN_MASK_SFT                       (0x1 << 6)\n#define VUL_HD_ALIGN_SFT                              5\n#define VUL_HD_ALIGN_MASK                             0x1\n#define VUL_HD_ALIGN_MASK_SFT                         (0x1 << 5)\n#define AWB_HD_ALIGN_SFT                              4\n#define AWB_HD_ALIGN_MASK                             0x1\n#define AWB_HD_ALIGN_MASK_SFT                         (0x1 << 4)\n#define DL3_HD_ALIGN_SFT                              3\n#define DL3_HD_ALIGN_MASK                             0x1\n#define DL3_HD_ALIGN_MASK_SFT                         (0x1 << 3)\n#define DL2_HD_ALIGN_SFT                              2\n#define DL2_HD_ALIGN_MASK                             0x1\n#define DL2_HD_ALIGN_MASK_SFT                         (0x1 << 2)\n#define DL1_HD_ALIGN_SFT                              0\n#define DL1_HD_ALIGN_MASK                             0x1\n#define DL1_HD_ALIGN_MASK_SFT                         (0x1 << 0)\n\n \n#define PCM_FIX_VALUE_SEL_SFT                         31\n#define PCM_FIX_VALUE_SEL_MASK                        0x1\n#define PCM_FIX_VALUE_SEL_MASK_SFT                    (0x1 << 31)\n#define PCM_BUFFER_LOOPBACK_SFT                       30\n#define PCM_BUFFER_LOOPBACK_MASK                      0x1\n#define PCM_BUFFER_LOOPBACK_MASK_SFT                  (0x1 << 30)\n#define PCM_PARALLEL_LOOPBACK_SFT                     29\n#define PCM_PARALLEL_LOOPBACK_MASK                    0x1\n#define PCM_PARALLEL_LOOPBACK_MASK_SFT                (0x1 << 29)\n#define PCM_SERIAL_LOOPBACK_SFT                       28\n#define PCM_SERIAL_LOOPBACK_MASK                      0x1\n#define PCM_SERIAL_LOOPBACK_MASK_SFT                  (0x1 << 28)\n#define PCM_DAI_PCM_LOOPBACK_SFT                      27\n#define PCM_DAI_PCM_LOOPBACK_MASK                     0x1\n#define PCM_DAI_PCM_LOOPBACK_MASK_SFT                 (0x1 << 27)\n#define PCM_I2S_PCM_LOOPBACK_SFT                      26\n#define PCM_I2S_PCM_LOOPBACK_MASK                     0x1\n#define PCM_I2S_PCM_LOOPBACK_MASK_SFT                 (0x1 << 26)\n#define PCM_SYNC_DELSEL_SFT                           25\n#define PCM_SYNC_DELSEL_MASK                          0x1\n#define PCM_SYNC_DELSEL_MASK_SFT                      (0x1 << 25)\n#define PCM_TX_LR_SWAP_SFT                            24\n#define PCM_TX_LR_SWAP_MASK                           0x1\n#define PCM_TX_LR_SWAP_MASK_SFT                       (0x1 << 24)\n#define PCM_SYNC_OUT_INV_SFT                          23\n#define PCM_SYNC_OUT_INV_MASK                         0x1\n#define PCM_SYNC_OUT_INV_MASK_SFT                     (0x1 << 23)\n#define PCM_BCLK_OUT_INV_SFT                          22\n#define PCM_BCLK_OUT_INV_MASK                         0x1\n#define PCM_BCLK_OUT_INV_MASK_SFT                     (0x1 << 22)\n#define PCM_SYNC_IN_INV_SFT                           21\n#define PCM_SYNC_IN_INV_MASK                          0x1\n#define PCM_SYNC_IN_INV_MASK_SFT                      (0x1 << 21)\n#define PCM_BCLK_IN_INV_SFT                           20\n#define PCM_BCLK_IN_INV_MASK                          0x1\n#define PCM_BCLK_IN_INV_MASK_SFT                      (0x1 << 20)\n#define PCM_TX_LCH_RPT_SFT                            19\n#define PCM_TX_LCH_RPT_MASK                           0x1\n#define PCM_TX_LCH_RPT_MASK_SFT                       (0x1 << 19)\n#define PCM_VBT_16K_MODE_SFT                          18\n#define PCM_VBT_16K_MODE_MASK                         0x1\n#define PCM_VBT_16K_MODE_MASK_SFT                     (0x1 << 18)\n#define PCM_EXT_MODEM_SFT                             17\n#define PCM_EXT_MODEM_MASK                            0x1\n#define PCM_EXT_MODEM_MASK_SFT                        (0x1 << 17)\n#define PCM_24BIT_SFT                                 16\n#define PCM_24BIT_MASK                                0x1\n#define PCM_24BIT_MASK_SFT                            (0x1 << 16)\n#define PCM_WLEN_SFT                                  14\n#define PCM_WLEN_MASK                                 0x3\n#define PCM_WLEN_MASK_SFT                             (0x3 << 14)\n#define PCM_SYNC_LENGTH_SFT                           9\n#define PCM_SYNC_LENGTH_MASK                          0x1f\n#define PCM_SYNC_LENGTH_MASK_SFT                      (0x1f << 9)\n#define PCM_SYNC_TYPE_SFT                             8\n#define PCM_SYNC_TYPE_MASK                            0x1\n#define PCM_SYNC_TYPE_MASK_SFT                        (0x1 << 8)\n#define PCM_BT_MODE_SFT                               7\n#define PCM_BT_MODE_MASK                              0x1\n#define PCM_BT_MODE_MASK_SFT                          (0x1 << 7)\n#define PCM_BYP_ASRC_SFT                              6\n#define PCM_BYP_ASRC_MASK                             0x1\n#define PCM_BYP_ASRC_MASK_SFT                         (0x1 << 6)\n#define PCM_SLAVE_SFT                                 5\n#define PCM_SLAVE_MASK                                0x1\n#define PCM_SLAVE_MASK_SFT                            (0x1 << 5)\n#define PCM_MODE_SFT                                  3\n#define PCM_MODE_MASK                                 0x3\n#define PCM_MODE_MASK_SFT                             (0x3 << 3)\n#define PCM_FMT_SFT                                   1\n#define PCM_FMT_MASK                                  0x3\n#define PCM_FMT_MASK_SFT                              (0x3 << 1)\n#define PCM_EN_SFT                                    0\n#define PCM_EN_MASK                                   0x1\n#define PCM_EN_MASK_SFT                               (0x1 << 0)\n\n \n#define PCM1_TX_FIFO_OV_SFT                           31\n#define PCM1_TX_FIFO_OV_MASK                          0x1\n#define PCM1_TX_FIFO_OV_MASK_SFT                      (0x1 << 31)\n#define PCM1_RX_FIFO_OV_SFT                           30\n#define PCM1_RX_FIFO_OV_MASK                          0x1\n#define PCM1_RX_FIFO_OV_MASK_SFT                      (0x1 << 30)\n#define PCM2_TX_FIFO_OV_SFT                           29\n#define PCM2_TX_FIFO_OV_MASK                          0x1\n#define PCM2_TX_FIFO_OV_MASK_SFT                      (0x1 << 29)\n#define PCM2_RX_FIFO_OV_SFT                           28\n#define PCM2_RX_FIFO_OV_MASK                          0x1\n#define PCM2_RX_FIFO_OV_MASK_SFT                      (0x1 << 28)\n#define PCM1_SYNC_GLITCH_SFT                          27\n#define PCM1_SYNC_GLITCH_MASK                         0x1\n#define PCM1_SYNC_GLITCH_MASK_SFT                     (0x1 << 27)\n#define PCM2_SYNC_GLITCH_SFT                          26\n#define PCM2_SYNC_GLITCH_MASK                         0x1\n#define PCM2_SYNC_GLITCH_MASK_SFT                     (0x1 << 26)\n#define TX3_RCH_DBG_MODE_SFT                          17\n#define TX3_RCH_DBG_MODE_MASK                         0x1\n#define TX3_RCH_DBG_MODE_MASK_SFT                     (0x1 << 17)\n#define PCM1_PCM2_LOOPBACK_SFT                        16\n#define PCM1_PCM2_LOOPBACK_MASK                       0x1\n#define PCM1_PCM2_LOOPBACK_MASK_SFT                   (0x1 << 16)\n#define DAI_PCM_LOOPBACK_CH_SFT                       14\n#define DAI_PCM_LOOPBACK_CH_MASK                      0x3\n#define DAI_PCM_LOOPBACK_CH_MASK_SFT                  (0x3 << 14)\n#define I2S_PCM_LOOPBACK_CH_SFT                       12\n#define I2S_PCM_LOOPBACK_CH_MASK                      0x3\n#define I2S_PCM_LOOPBACK_CH_MASK_SFT                  (0x3 << 12)\n#define TX_FIX_VALUE_SFT                              0\n#define TX_FIX_VALUE_MASK                             0xff\n#define TX_FIX_VALUE_MASK_SFT                         (0xff << 0)\n\n \n#define PCM2_TX_FIX_VALUE_SFT                         24\n#define PCM2_TX_FIX_VALUE_MASK                        0xff\n#define PCM2_TX_FIX_VALUE_MASK_SFT                    (0xff << 24)\n#define PCM2_FIX_VALUE_SEL_SFT                        23\n#define PCM2_FIX_VALUE_SEL_MASK                       0x1\n#define PCM2_FIX_VALUE_SEL_MASK_SFT                   (0x1 << 23)\n#define PCM2_BUFFER_LOOPBACK_SFT                      22\n#define PCM2_BUFFER_LOOPBACK_MASK                     0x1\n#define PCM2_BUFFER_LOOPBACK_MASK_SFT                 (0x1 << 22)\n#define PCM2_PARALLEL_LOOPBACK_SFT                    21\n#define PCM2_PARALLEL_LOOPBACK_MASK                   0x1\n#define PCM2_PARALLEL_LOOPBACK_MASK_SFT               (0x1 << 21)\n#define PCM2_SERIAL_LOOPBACK_SFT                      20\n#define PCM2_SERIAL_LOOPBACK_MASK                     0x1\n#define PCM2_SERIAL_LOOPBACK_MASK_SFT                 (0x1 << 20)\n#define PCM2_DAI_PCM_LOOPBACK_SFT                     19\n#define PCM2_DAI_PCM_LOOPBACK_MASK                    0x1\n#define PCM2_DAI_PCM_LOOPBACK_MASK_SFT                (0x1 << 19)\n#define PCM2_I2S_PCM_LOOPBACK_SFT                     18\n#define PCM2_I2S_PCM_LOOPBACK_MASK                    0x1\n#define PCM2_I2S_PCM_LOOPBACK_MASK_SFT                (0x1 << 18)\n#define PCM2_SYNC_DELSEL_SFT                          17\n#define PCM2_SYNC_DELSEL_MASK                         0x1\n#define PCM2_SYNC_DELSEL_MASK_SFT                     (0x1 << 17)\n#define PCM2_TX_LR_SWAP_SFT                           16\n#define PCM2_TX_LR_SWAP_MASK                          0x1\n#define PCM2_TX_LR_SWAP_MASK_SFT                      (0x1 << 16)\n#define PCM2_SYNC_IN_INV_SFT                          15\n#define PCM2_SYNC_IN_INV_MASK                         0x1\n#define PCM2_SYNC_IN_INV_MASK_SFT                     (0x1 << 15)\n#define PCM2_BCLK_IN_INV_SFT                          14\n#define PCM2_BCLK_IN_INV_MASK                         0x1\n#define PCM2_BCLK_IN_INV_MASK_SFT                     (0x1 << 14)\n#define PCM2_TX_LCH_RPT_SFT                           13\n#define PCM2_TX_LCH_RPT_MASK                          0x1\n#define PCM2_TX_LCH_RPT_MASK_SFT                      (0x1 << 13)\n#define PCM2_VBT_16K_MODE_SFT                         12\n#define PCM2_VBT_16K_MODE_MASK                        0x1\n#define PCM2_VBT_16K_MODE_MASK_SFT                    (0x1 << 12)\n#define PCM2_LOOPBACK_CH_SEL_SFT                      10\n#define PCM2_LOOPBACK_CH_SEL_MASK                     0x3\n#define PCM2_LOOPBACK_CH_SEL_MASK_SFT                 (0x3 << 10)\n#define PCM2_TX2_BT_MODE_SFT                          8\n#define PCM2_TX2_BT_MODE_MASK                         0x1\n#define PCM2_TX2_BT_MODE_MASK_SFT                     (0x1 << 8)\n#define PCM2_BT_MODE_SFT                              7\n#define PCM2_BT_MODE_MASK                             0x1\n#define PCM2_BT_MODE_MASK_SFT                         (0x1 << 7)\n#define PCM2_AFIFO_SFT                                6\n#define PCM2_AFIFO_MASK                               0x1\n#define PCM2_AFIFO_MASK_SFT                           (0x1 << 6)\n#define PCM2_WLEN_SFT                                 5\n#define PCM2_WLEN_MASK                                0x1\n#define PCM2_WLEN_MASK_SFT                            (0x1 << 5)\n#define PCM2_MODE_SFT                                 3\n#define PCM2_MODE_MASK                                0x3\n#define PCM2_MODE_MASK_SFT                            (0x3 << 3)\n#define PCM2_FMT_SFT                                  1\n#define PCM2_FMT_MASK                                 0x3\n#define PCM2_FMT_MASK_SFT                             (0x3 << 1)\n#define PCM2_EN_SFT                                   0\n#define PCM2_EN_MASK                                  0x1\n#define PCM2_EN_MASK_SFT                              (0x1 << 0)\n\n \n#define MTKAIF_RXIF_CLKINV_ADC_SFT                    31\n#define MTKAIF_RXIF_CLKINV_ADC_MASK                   0x1\n#define MTKAIF_RXIF_CLKINV_ADC_MASK_SFT               (0x1 << 31)\n#define MTKAIF_RXIF_BYPASS_SRC_SFT                    17\n#define MTKAIF_RXIF_BYPASS_SRC_MASK                   0x1\n#define MTKAIF_RXIF_BYPASS_SRC_MASK_SFT               (0x1 << 17)\n#define MTKAIF_RXIF_PROTOCOL2_SFT                     16\n#define MTKAIF_RXIF_PROTOCOL2_MASK                    0x1\n#define MTKAIF_RXIF_PROTOCOL2_MASK_SFT                (0x1 << 16)\n#define MTKAIF_TXIF_BYPASS_SRC_SFT                    5\n#define MTKAIF_TXIF_BYPASS_SRC_MASK                   0x1\n#define MTKAIF_TXIF_BYPASS_SRC_MASK_SFT               (0x1 << 5)\n#define MTKAIF_TXIF_PROTOCOL2_SFT                     4\n#define MTKAIF_TXIF_PROTOCOL2_MASK                    0x1\n#define MTKAIF_TXIF_PROTOCOL2_MASK_SFT                (0x1 << 4)\n#define MTKAIF_TXIF_8TO5_SFT                          2\n#define MTKAIF_TXIF_8TO5_MASK                         0x1\n#define MTKAIF_TXIF_8TO5_MASK_SFT                     (0x1 << 2)\n#define MTKAIF_RXIF_8TO5_SFT                          1\n#define MTKAIF_RXIF_8TO5_MASK                         0x1\n#define MTKAIF_RXIF_8TO5_MASK_SFT                     (0x1 << 1)\n#define MTKAIF_IF_LOOPBACK1_SFT                       0\n#define MTKAIF_IF_LOOPBACK1_MASK                      0x1\n#define MTKAIF_IF_LOOPBACK1_MASK_SFT                  (0x1 << 0)\n\n \n#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_SFT           16\n#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK          0x1\n#define MTKAIF_RXIF_DETECT_ON_PROTOCOL2_MASK_SFT      (0x1 << 16)\n#define MTKAIF_RXIF_DELAY_CYCLE_SFT                   12\n#define MTKAIF_RXIF_DELAY_CYCLE_MASK                  0xf\n#define MTKAIF_RXIF_DELAY_CYCLE_MASK_SFT              (0xf << 12)\n#define MTKAIF_RXIF_DELAY_DATA_SFT                    8\n#define MTKAIF_RXIF_DELAY_DATA_MASK                   0x1\n#define MTKAIF_RXIF_DELAY_DATA_MASK_SFT               (0x1 << 8)\n#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_SFT            4\n#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK           0x7\n#define MTKAIF_RXIF_FIFO_RSP_PROTOCOL2_MASK_SFT       (0x7 << 4)\n\n \n#define DL_2_INPUT_MODE_CTL_SFT                       28\n#define DL_2_INPUT_MODE_CTL_MASK                      0xf\n#define DL_2_INPUT_MODE_CTL_MASK_SFT                  (0xf << 28)\n#define DL_2_CH1_SATURATION_EN_CTL_SFT                27\n#define DL_2_CH1_SATURATION_EN_CTL_MASK               0x1\n#define DL_2_CH1_SATURATION_EN_CTL_MASK_SFT           (0x1 << 27)\n#define DL_2_CH2_SATURATION_EN_CTL_SFT                26\n#define DL_2_CH2_SATURATION_EN_CTL_MASK               0x1\n#define DL_2_CH2_SATURATION_EN_CTL_MASK_SFT           (0x1 << 26)\n#define DL_2_OUTPUT_SEL_CTL_SFT                       24\n#define DL_2_OUTPUT_SEL_CTL_MASK                      0x3\n#define DL_2_OUTPUT_SEL_CTL_MASK_SFT                  (0x3 << 24)\n#define DL_2_FADEIN_0START_EN_SFT                     16\n#define DL_2_FADEIN_0START_EN_MASK                    0x3\n#define DL_2_FADEIN_0START_EN_MASK_SFT                (0x3 << 16)\n#define DL_DISABLE_HW_CG_CTL_SFT                      15\n#define DL_DISABLE_HW_CG_CTL_MASK                     0x1\n#define DL_DISABLE_HW_CG_CTL_MASK_SFT                 (0x1 << 15)\n#define C_DATA_EN_SEL_CTL_PRE_SFT                     14\n#define C_DATA_EN_SEL_CTL_PRE_MASK                    0x1\n#define C_DATA_EN_SEL_CTL_PRE_MASK_SFT                (0x1 << 14)\n#define DL_2_SIDE_TONE_ON_CTL_PRE_SFT                 13\n#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK                0x1\n#define DL_2_SIDE_TONE_ON_CTL_PRE_MASK_SFT            (0x1 << 13)\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_SFT                 12\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK                0x1\n#define DL_2_MUTE_CH1_OFF_CTL_PRE_MASK_SFT            (0x1 << 12)\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_SFT                 11\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK                0x1\n#define DL_2_MUTE_CH2_OFF_CTL_PRE_MASK_SFT            (0x1 << 11)\n#define DL2_ARAMPSP_CTL_PRE_SFT                       9\n#define DL2_ARAMPSP_CTL_PRE_MASK                      0x3\n#define DL2_ARAMPSP_CTL_PRE_MASK_SFT                  (0x3 << 9)\n#define DL_2_IIRMODE_CTL_PRE_SFT                      6\n#define DL_2_IIRMODE_CTL_PRE_MASK                     0x7\n#define DL_2_IIRMODE_CTL_PRE_MASK_SFT                 (0x7 << 6)\n#define DL_2_VOICE_MODE_CTL_PRE_SFT                   5\n#define DL_2_VOICE_MODE_CTL_PRE_MASK                  0x1\n#define DL_2_VOICE_MODE_CTL_PRE_MASK_SFT              (0x1 << 5)\n#define D2_2_MUTE_CH1_ON_CTL_PRE_SFT                  4\n#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK                 0x1\n#define D2_2_MUTE_CH1_ON_CTL_PRE_MASK_SFT             (0x1 << 4)\n#define D2_2_MUTE_CH2_ON_CTL_PRE_SFT                  3\n#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK                 0x1\n#define D2_2_MUTE_CH2_ON_CTL_PRE_MASK_SFT             (0x1 << 3)\n#define DL_2_IIR_ON_CTL_PRE_SFT                       2\n#define DL_2_IIR_ON_CTL_PRE_MASK                      0x1\n#define DL_2_IIR_ON_CTL_PRE_MASK_SFT                  (0x1 << 2)\n#define DL_2_GAIN_ON_CTL_PRE_SFT                      1\n#define DL_2_GAIN_ON_CTL_PRE_MASK                     0x1\n#define DL_2_GAIN_ON_CTL_PRE_MASK_SFT                 (0x1 << 1)\n#define DL_2_SRC_ON_TMP_CTL_PRE_SFT                   0\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK                  0x1\n#define DL_2_SRC_ON_TMP_CTL_PRE_MASK_SFT              (0x1 << 0)\n\n \n#define DL_2_GAIN_CTL_PRE_SFT                         16\n#define DL_2_GAIN_CTL_PRE_MASK                        0xffff\n#define DL_2_GAIN_CTL_PRE_MASK_SFT                    (0xffff << 16)\n#define DL_2_GAIN_MODE_CTL_SFT                        0\n#define DL_2_GAIN_MODE_CTL_MASK                       0x1\n#define DL_2_GAIN_MODE_CTL_MASK_SFT                   (0x1 << 0)\n\n \n#define ULCF_CFG_EN_CTL_SFT                           31\n#define ULCF_CFG_EN_CTL_MASK                          0x1\n#define ULCF_CFG_EN_CTL_MASK_SFT                      (0x1 << 31)\n#define UL_MODE_3P25M_CH2_CTL_SFT                     22\n#define UL_MODE_3P25M_CH2_CTL_MASK                    0x1\n#define UL_MODE_3P25M_CH2_CTL_MASK_SFT                (0x1 << 22)\n#define UL_MODE_3P25M_CH1_CTL_SFT                     21\n#define UL_MODE_3P25M_CH1_CTL_MASK                    0x1\n#define UL_MODE_3P25M_CH1_CTL_MASK_SFT                (0x1 << 21)\n#define UL_VOICE_MODE_CH1_CH2_CTL_SFT                 17\n#define UL_VOICE_MODE_CH1_CH2_CTL_MASK                0x7\n#define UL_VOICE_MODE_CH1_CH2_CTL_MASK_SFT            (0x7 << 17)\n#define DMIC_LOW_POWER_MODE_CTL_SFT                   14\n#define DMIC_LOW_POWER_MODE_CTL_MASK                  0x3\n#define DMIC_LOW_POWER_MODE_CTL_MASK_SFT              (0x3 << 14)\n#define UL_DISABLE_HW_CG_CTL_SFT                      12\n#define UL_DISABLE_HW_CG_CTL_MASK                     0x1\n#define UL_DISABLE_HW_CG_CTL_MASK_SFT                 (0x1 << 12)\n#define UL_IIR_ON_TMP_CTL_SFT                         10\n#define UL_IIR_ON_TMP_CTL_MASK                        0x1\n#define UL_IIR_ON_TMP_CTL_MASK_SFT                    (0x1 << 10)\n#define UL_IIRMODE_CTL_SFT                            7\n#define UL_IIRMODE_CTL_MASK                           0x7\n#define UL_IIRMODE_CTL_MASK_SFT                       (0x7 << 7)\n#define DIGMIC_3P25M_1P625M_SEL_CTL_SFT               5\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK              0x1\n#define DIGMIC_3P25M_1P625M_SEL_CTL_MASK_SFT          (0x1 << 5)\n#define UL_LOOP_BACK_MODE_CTL_SFT                     2\n#define UL_LOOP_BACK_MODE_CTL_MASK                    0x1\n#define UL_LOOP_BACK_MODE_CTL_MASK_SFT                (0x1 << 2)\n#define UL_SDM_3_LEVEL_CTL_SFT                        1\n#define UL_SDM_3_LEVEL_CTL_MASK                       0x1\n#define UL_SDM_3_LEVEL_CTL_MASK_SFT                   (0x1 << 1)\n#define UL_SRC_ON_TMP_CTL_SFT                         0\n#define UL_SRC_ON_TMP_CTL_MASK                        0x1\n#define UL_SRC_ON_TMP_CTL_MASK_SFT                    (0x1 << 0)\n\n \n#define C_DAC_EN_CTL_SFT                              27\n#define C_DAC_EN_CTL_MASK                             0x1\n#define C_DAC_EN_CTL_MASK_SFT                         (0x1 << 27)\n#define C_MUTE_SW_CTL_SFT                             26\n#define C_MUTE_SW_CTL_MASK                            0x1\n#define C_MUTE_SW_CTL_MASK_SFT                        (0x1 << 26)\n#define ASDM_SRC_SEL_CTL_SFT                          25\n#define ASDM_SRC_SEL_CTL_MASK                         0x1\n#define ASDM_SRC_SEL_CTL_MASK_SFT                     (0x1 << 25)\n#define C_AMP_DIV_CH2_CTL_SFT                         21\n#define C_AMP_DIV_CH2_CTL_MASK                        0x7\n#define C_AMP_DIV_CH2_CTL_MASK_SFT                    (0x7 << 21)\n#define C_FREQ_DIV_CH2_CTL_SFT                        16\n#define C_FREQ_DIV_CH2_CTL_MASK                       0x1f\n#define C_FREQ_DIV_CH2_CTL_MASK_SFT                   (0x1f << 16)\n#define C_SINE_MODE_CH2_CTL_SFT                       12\n#define C_SINE_MODE_CH2_CTL_MASK                      0xf\n#define C_SINE_MODE_CH2_CTL_MASK_SFT                  (0xf << 12)\n#define C_AMP_DIV_CH1_CTL_SFT                         9\n#define C_AMP_DIV_CH1_CTL_MASK                        0x7\n#define C_AMP_DIV_CH1_CTL_MASK_SFT                    (0x7 << 9)\n#define C_FREQ_DIV_CH1_CTL_SFT                        4\n#define C_FREQ_DIV_CH1_CTL_MASK                       0x1f\n#define C_FREQ_DIV_CH1_CTL_MASK_SFT                   (0x1f << 4)\n#define C_SINE_MODE_CH1_CTL_SFT                       0\n#define C_SINE_MODE_CH1_CTL_MASK                      0xf\n#define C_SINE_MODE_CH1_CTL_MASK_SFT                  (0xf << 0)\n\n \n#define C_LOOP_BACK_MODE_CTL_SFT                      12\n#define C_LOOP_BACK_MODE_CTL_MASK                     0xf\n#define C_LOOP_BACK_MODE_CTL_MASK_SFT                 (0xf << 12)\n#define C_EXT_ADC_CTL_SFT                             0\n#define C_EXT_ADC_CTL_MASK                            0x1\n#define C_EXT_ADC_CTL_MASK_SFT                        (0x1 << 0)\n\n \n#define AFE_ADDA6_UL_LR_SWAP_SFT                      15\n#define AFE_ADDA6_UL_LR_SWAP_MASK                     0x1\n#define AFE_ADDA6_UL_LR_SWAP_MASK_SFT                 (0x1 << 15)\n#define AFE_ADDA6_CKDIV_RST_SFT                       14\n#define AFE_ADDA6_CKDIV_RST_MASK                      0x1\n#define AFE_ADDA6_CKDIV_RST_MASK_SFT                  (0x1 << 14)\n#define AFE_ADDA6_FIFO_AUTO_RST_SFT                   13\n#define AFE_ADDA6_FIFO_AUTO_RST_MASK                  0x1\n#define AFE_ADDA6_FIFO_AUTO_RST_MASK_SFT              (0x1 << 13)\n#define UL_FIFO_DIGMIC_TESTIN_SFT                     5\n#define UL_FIFO_DIGMIC_TESTIN_MASK                    0x3\n#define UL_FIFO_DIGMIC_TESTIN_MASK_SFT                (0x3 << 5)\n#define UL_FIFO_DIGMIC_WDATA_TESTEN_SFT               4\n#define UL_FIFO_DIGMIC_WDATA_TESTEN_MASK              0x1\n#define UL_FIFO_DIGMIC_WDATA_TESTEN_MASK_SFT          (0x1 << 4)\n#define ADDA_AFE_ON_SFT                               0\n#define ADDA_AFE_ON_MASK                              0x1\n#define ADDA_AFE_ON_MASK_SFT                          (0x1 << 0)\n\n \n#define R_RDY_SFT                                     30\n#define R_RDY_MASK                                    0x1\n#define R_RDY_MASK_SFT                                (0x1 << 30)\n#define W_RDY_SFT                                     29\n#define W_RDY_MASK                                    0x1\n#define W_RDY_MASK_SFT                                (0x1 << 29)\n#define R_W_EN_SFT                                    25\n#define R_W_EN_MASK                                   0x1\n#define R_W_EN_MASK_SFT                               (0x1 << 25)\n#define R_W_SEL_SFT                                   24\n#define R_W_SEL_MASK                                  0x1\n#define R_W_SEL_MASK_SFT                              (0x1 << 24)\n#define SEL_CH2_SFT                                   23\n#define SEL_CH2_MASK                                  0x1\n#define SEL_CH2_MASK_SFT                              (0x1 << 23)\n#define SIDE_TONE_COEFFICIENT_ADDR_SFT                16\n#define SIDE_TONE_COEFFICIENT_ADDR_MASK               0x1f\n#define SIDE_TONE_COEFFICIENT_ADDR_MASK_SFT           (0x1f << 16)\n#define SIDE_TONE_COEFFICIENT_SFT                     0\n#define SIDE_TONE_COEFFICIENT_MASK                    0xffff\n#define SIDE_TONE_COEFFICIENT_MASK_SFT                (0xffff << 0)\n\n \n#define SIDE_TONE_COEFF_SFT                           0\n#define SIDE_TONE_COEFF_MASK                          0xffff\n#define SIDE_TONE_COEFF_MASK_SFT                      (0xffff << 0)\n\n \n#define STF_BYPASS_MODE_SFT                           31\n#define STF_BYPASS_MODE_MASK                          0x1\n#define STF_BYPASS_MODE_MASK_SFT                      (0x1 << 31)\n#define STF_BYPASS_MODE_O28_O29_SFT                   30\n#define STF_BYPASS_MODE_O28_O29_MASK                  0x1\n#define STF_BYPASS_MODE_O28_O29_MASK_SFT              (0x1 << 30)\n#define STF_BYPASS_MODE_I2S4_SFT                      29\n#define STF_BYPASS_MODE_I2S4_MASK                     0x1\n#define STF_BYPASS_MODE_I2S4_MASK_SFT                 (0x1 << 29)\n#define STF_BYPASS_MODE_I2S5_SFT                      28\n#define STF_BYPASS_MODE_I2S5_MASK                     0x1\n#define STF_BYPASS_MODE_I2S5_MASK_SFT                 (0x1 << 28)\n#define STF_INPUT_EN_SEL_SFT                          13\n#define STF_INPUT_EN_SEL_MASK                         0x1\n#define STF_INPUT_EN_SEL_MASK_SFT                     (0x1 << 13)\n#define STF_SOURCE_FROM_O19O20_SFT                    12\n#define STF_SOURCE_FROM_O19O20_MASK                   0x1\n#define STF_SOURCE_FROM_O19O20_MASK_SFT               (0x1 << 12)\n#define SIDE_TONE_ON_SFT                              8\n#define SIDE_TONE_ON_MASK                             0x1\n#define SIDE_TONE_ON_MASK_SFT                         (0x1 << 8)\n#define SIDE_TONE_HALF_TAP_NUM_SFT                    0\n#define SIDE_TONE_HALF_TAP_NUM_MASK                   0x3f\n#define SIDE_TONE_HALF_TAP_NUM_MASK_SFT               (0x3f << 0)\n\n \n#define POSITIVE_GAIN_SFT                             16\n#define POSITIVE_GAIN_MASK                            0x7\n#define POSITIVE_GAIN_MASK_SFT                        (0x7 << 16)\n#define SIDE_TONE_GAIN_SFT                            0\n#define SIDE_TONE_GAIN_MASK                           0xffff\n#define SIDE_TONE_GAIN_MASK_SFT                       (0xffff << 0)\n\n \n#define AUD_DC_COMP_EN_SFT                            8\n#define AUD_DC_COMP_EN_MASK                           0x1\n#define AUD_DC_COMP_EN_MASK_SFT                       (0x1 << 8)\n#define ATTGAIN_CTL_SFT                               0\n#define ATTGAIN_CTL_MASK                              0x3f\n#define ATTGAIN_CTL_MASK_SFT                          (0x3f << 0)\n\n \n#define DAC_EN_SFT                                    26\n#define DAC_EN_MASK                                   0x1\n#define DAC_EN_MASK_SFT                               (0x1 << 26)\n#define MUTE_SW_CH2_SFT                               25\n#define MUTE_SW_CH2_MASK                              0x1\n#define MUTE_SW_CH2_MASK_SFT                          (0x1 << 25)\n#define MUTE_SW_CH1_SFT                               24\n#define MUTE_SW_CH1_MASK                              0x1\n#define MUTE_SW_CH1_MASK_SFT                          (0x1 << 24)\n#define SINE_MODE_CH2_SFT                             20\n#define SINE_MODE_CH2_MASK                            0xf\n#define SINE_MODE_CH2_MASK_SFT                        (0xf << 20)\n#define AMP_DIV_CH2_SFT                               17\n#define AMP_DIV_CH2_MASK                              0x7\n#define AMP_DIV_CH2_MASK_SFT                          (0x7 << 17)\n#define FREQ_DIV_CH2_SFT                              12\n#define FREQ_DIV_CH2_MASK                             0x1f\n#define FREQ_DIV_CH2_MASK_SFT                         (0x1f << 12)\n#define SINE_MODE_CH1_SFT                             8\n#define SINE_MODE_CH1_MASK                            0xf\n#define SINE_MODE_CH1_MASK_SFT                        (0xf << 8)\n#define AMP_DIV_CH1_SFT                               5\n#define AMP_DIV_CH1_MASK                              0x7\n#define AMP_DIV_CH1_MASK_SFT                          (0x7 << 5)\n#define FREQ_DIV_CH1_SFT                              0\n#define FREQ_DIV_CH1_MASK                             0x1f\n#define FREQ_DIV_CH1_MASK_SFT                         (0x1f << 0)\n\n \n#define INNER_LOOP_BACK_MODE_SFT                      0\n#define INNER_LOOP_BACK_MODE_MASK                     0x3f\n#define INNER_LOOP_BACK_MODE_MASK_SFT                 (0x3f << 0)\n\n \n#define HDMI_MINLEN_SFT                               24\n#define HDMI_MINLEN_MASK                              0xf\n#define HDMI_MINLEN_MASK_SFT                          (0xf << 24)\n#define DL3_MINLEN_SFT                                12\n#define DL3_MINLEN_MASK                               0xf\n#define DL3_MINLEN_MASK_SFT                           (0xf << 12)\n#define DL2_MINLEN_SFT                                8\n#define DL2_MINLEN_MASK                               0xf\n#define DL2_MINLEN_MASK_SFT                           (0xf << 8)\n#define DL1_DATA2_MINLEN_SFT                          4\n#define DL1_DATA2_MINLEN_MASK                         0xf\n#define DL1_DATA2_MINLEN_MASK_SFT                     (0xf << 4)\n#define DL1_MINLEN_SFT                                0\n#define DL1_MINLEN_MASK                               0xf\n#define DL1_MINLEN_MASK_SFT                           (0xf << 0)\n\n \n#define HDMI_MAXLEN_SFT                               24\n#define HDMI_MAXLEN_MASK                              0xf\n#define HDMI_MAXLEN_MASK_SFT                          (0xf << 24)\n#define DL3_MAXLEN_SFT                                8\n#define DL3_MAXLEN_MASK                               0xf\n#define DL3_MAXLEN_MASK_SFT                           (0xf << 8)\n#define DL2_MAXLEN_SFT                                4\n#define DL2_MAXLEN_MASK                               0xf\n#define DL2_MAXLEN_MASK_SFT                           (0xf << 4)\n#define DL1_MAXLEN_SFT                                0\n#define DL1_MAXLEN_MASK                               0x3\n#define DL1_MAXLEN_MASK_SFT                           (0x3 << 0)\n\n \n#define VUL12_4CH_SFT                                 17\n#define VUL12_4CH_MASK                                0x1\n#define VUL12_4CH_MASK_SFT                            (0x1 << 17)\n#define DL3_PBUF_SIZE_SFT                             10\n#define DL3_PBUF_SIZE_MASK                            0x3\n#define DL3_PBUF_SIZE_MASK_SFT                        (0x3 << 10)\n#define HDMI_PBUF_SIZE_SFT                            4\n#define HDMI_PBUF_SIZE_MASK                           0x3\n#define HDMI_PBUF_SIZE_MASK_SFT                       (0x3 << 4)\n#define DL2_PBUF_SIZE_SFT                             2\n#define DL2_PBUF_SIZE_MASK                            0x3\n#define DL2_PBUF_SIZE_MASK_SFT                        (0x3 << 2)\n#define DL1_PBUF_SIZE_SFT                             0\n#define DL1_PBUF_SIZE_MASK                            0x3\n#define DL1_PBUF_SIZE_MASK_SFT                        (0x3 << 0)\n\n \n#define AFE_24M_ON_SFT                                1\n#define AFE_24M_ON_MASK                               0x1\n#define AFE_24M_ON_MASK_SFT                           (0x1 << 1)\n#define AFE_22M_ON_SFT                                0\n#define AFE_22M_ON_MASK                               0x1\n#define AFE_22M_ON_MASK_SFT                           (0x1 << 0)\n\n \n#define IRQ12_MCU_ON_SFT                              12\n#define IRQ12_MCU_ON_MASK                             0x1\n#define IRQ12_MCU_ON_MASK_SFT                         (0x1 << 12)\n#define IRQ11_MCU_ON_SFT                              11\n#define IRQ11_MCU_ON_MASK                             0x1\n#define IRQ11_MCU_ON_MASK_SFT                         (0x1 << 11)\n#define IRQ10_MCU_ON_SFT                              10\n#define IRQ10_MCU_ON_MASK                             0x1\n#define IRQ10_MCU_ON_MASK_SFT                         (0x1 << 10)\n#define IRQ9_MCU_ON_SFT                               9\n#define IRQ9_MCU_ON_MASK                              0x1\n#define IRQ9_MCU_ON_MASK_SFT                          (0x1 << 9)\n#define IRQ8_MCU_ON_SFT                               8\n#define IRQ8_MCU_ON_MASK                              0x1\n#define IRQ8_MCU_ON_MASK_SFT                          (0x1 << 8)\n#define IRQ7_MCU_ON_SFT                               7\n#define IRQ7_MCU_ON_MASK                              0x1\n#define IRQ7_MCU_ON_MASK_SFT                          (0x1 << 7)\n#define IRQ6_MCU_ON_SFT                               6\n#define IRQ6_MCU_ON_MASK                              0x1\n#define IRQ6_MCU_ON_MASK_SFT                          (0x1 << 6)\n#define IRQ5_MCU_ON_SFT                               5\n#define IRQ5_MCU_ON_MASK                              0x1\n#define IRQ5_MCU_ON_MASK_SFT                          (0x1 << 5)\n#define IRQ4_MCU_ON_SFT                               4\n#define IRQ4_MCU_ON_MASK                              0x1\n#define IRQ4_MCU_ON_MASK_SFT                          (0x1 << 4)\n#define IRQ3_MCU_ON_SFT                               3\n#define IRQ3_MCU_ON_MASK                              0x1\n#define IRQ3_MCU_ON_MASK_SFT                          (0x1 << 3)\n#define IRQ2_MCU_ON_SFT                               2\n#define IRQ2_MCU_ON_MASK                              0x1\n#define IRQ2_MCU_ON_MASK_SFT                          (0x1 << 2)\n#define IRQ1_MCU_ON_SFT                               1\n#define IRQ1_MCU_ON_MASK                              0x1\n#define IRQ1_MCU_ON_MASK_SFT                          (0x1 << 1)\n#define IRQ0_MCU_ON_SFT                               0\n#define IRQ0_MCU_ON_MASK                              0x1\n#define IRQ0_MCU_ON_MASK_SFT                          (0x1 << 0)\n\n \n#define IRQ7_MCU_MODE_SFT                             28\n#define IRQ7_MCU_MODE_MASK                            0xf\n#define IRQ7_MCU_MODE_MASK_SFT                        (0xf << 28)\n#define IRQ6_MCU_MODE_SFT                             24\n#define IRQ6_MCU_MODE_MASK                            0xf\n#define IRQ6_MCU_MODE_MASK_SFT                        (0xf << 24)\n#define IRQ5_MCU_MODE_SFT                             20\n#define IRQ5_MCU_MODE_MASK                            0xf\n#define IRQ5_MCU_MODE_MASK_SFT                        (0xf << 20)\n#define IRQ4_MCU_MODE_SFT                             16\n#define IRQ4_MCU_MODE_MASK                            0xf\n#define IRQ4_MCU_MODE_MASK_SFT                        (0xf << 16)\n#define IRQ3_MCU_MODE_SFT                             12\n#define IRQ3_MCU_MODE_MASK                            0xf\n#define IRQ3_MCU_MODE_MASK_SFT                        (0xf << 12)\n#define IRQ2_MCU_MODE_SFT                             8\n#define IRQ2_MCU_MODE_MASK                            0xf\n#define IRQ2_MCU_MODE_MASK_SFT                        (0xf << 8)\n#define IRQ1_MCU_MODE_SFT                             4\n#define IRQ1_MCU_MODE_MASK                            0xf\n#define IRQ1_MCU_MODE_MASK_SFT                        (0xf << 4)\n#define IRQ0_MCU_MODE_SFT                             0\n#define IRQ0_MCU_MODE_MASK                            0xf\n#define IRQ0_MCU_MODE_MASK_SFT                        (0xf << 0)\n\n \n#define IRQ12_MCU_MODE_SFT                            4\n#define IRQ12_MCU_MODE_MASK                           0xf\n#define IRQ12_MCU_MODE_MASK_SFT                       (0xf << 4)\n#define IRQ11_MCU_MODE_SFT                            0\n#define IRQ11_MCU_MODE_MASK                           0xf\n#define IRQ11_MCU_MODE_MASK_SFT                       (0xf << 0)\n\n \n#define IRQ12_MCU_MISS_CNT_CLR_SFT                    28\n#define IRQ12_MCU_MISS_CNT_CLR_MASK                   0x1\n#define IRQ12_MCU_MISS_CNT_CLR_MASK_SFT               (0x1 << 28)\n#define IRQ11_MCU_MISS_CNT_CLR_SFT                    27\n#define IRQ11_MCU_MISS_CNT_CLR_MASK                   0x1\n#define IRQ11_MCU_MISS_CNT_CLR_MASK_SFT               (0x1 << 27)\n#define IRQ10_MCU_MISS_CLR_SFT                        26\n#define IRQ10_MCU_MISS_CLR_MASK                       0x1\n#define IRQ10_MCU_MISS_CLR_MASK_SFT                   (0x1 << 26)\n#define IRQ9_MCU_MISS_CLR_SFT                         25\n#define IRQ9_MCU_MISS_CLR_MASK                        0x1\n#define IRQ9_MCU_MISS_CLR_MASK_SFT                    (0x1 << 25)\n#define IRQ8_MCU_MISS_CLR_SFT                         24\n#define IRQ8_MCU_MISS_CLR_MASK                        0x1\n#define IRQ8_MCU_MISS_CLR_MASK_SFT                    (0x1 << 24)\n#define IRQ7_MCU_MISS_CLR_SFT                         23\n#define IRQ7_MCU_MISS_CLR_MASK                        0x1\n#define IRQ7_MCU_MISS_CLR_MASK_SFT                    (0x1 << 23)\n#define IRQ6_MCU_MISS_CLR_SFT                         22\n#define IRQ6_MCU_MISS_CLR_MASK                        0x1\n#define IRQ6_MCU_MISS_CLR_MASK_SFT                    (0x1 << 22)\n#define IRQ5_MCU_MISS_CLR_SFT                         21\n#define IRQ5_MCU_MISS_CLR_MASK                        0x1\n#define IRQ5_MCU_MISS_CLR_MASK_SFT                    (0x1 << 21)\n#define IRQ4_MCU_MISS_CLR_SFT                         20\n#define IRQ4_MCU_MISS_CLR_MASK                        0x1\n#define IRQ4_MCU_MISS_CLR_MASK_SFT                    (0x1 << 20)\n#define IRQ3_MCU_MISS_CLR_SFT                         19\n#define IRQ3_MCU_MISS_CLR_MASK                        0x1\n#define IRQ3_MCU_MISS_CLR_MASK_SFT                    (0x1 << 19)\n#define IRQ2_MCU_MISS_CLR_SFT                         18\n#define IRQ2_MCU_MISS_CLR_MASK                        0x1\n#define IRQ2_MCU_MISS_CLR_MASK_SFT                    (0x1 << 18)\n#define IRQ1_MCU_MISS_CLR_SFT                         17\n#define IRQ1_MCU_MISS_CLR_MASK                        0x1\n#define IRQ1_MCU_MISS_CLR_MASK_SFT                    (0x1 << 17)\n#define IRQ0_MCU_MISS_CLR_SFT                         16\n#define IRQ0_MCU_MISS_CLR_MASK                        0x1\n#define IRQ0_MCU_MISS_CLR_MASK_SFT                    (0x1 << 16)\n#define IRQ12_MCU_CLR_SFT                             12\n#define IRQ12_MCU_CLR_MASK                            0x1\n#define IRQ12_MCU_CLR_MASK_SFT                        (0x1 << 12)\n#define IRQ11_MCU_CLR_SFT                             11\n#define IRQ11_MCU_CLR_MASK                            0x1\n#define IRQ11_MCU_CLR_MASK_SFT                        (0x1 << 11)\n#define IRQ10_MCU_CLR_SFT                             10\n#define IRQ10_MCU_CLR_MASK                            0x1\n#define IRQ10_MCU_CLR_MASK_SFT                        (0x1 << 10)\n#define IRQ9_MCU_CLR_SFT                              9\n#define IRQ9_MCU_CLR_MASK                             0x1\n#define IRQ9_MCU_CLR_MASK_SFT                         (0x1 << 9)\n#define IRQ8_MCU_CLR_SFT                              8\n#define IRQ8_MCU_CLR_MASK                             0x1\n#define IRQ8_MCU_CLR_MASK_SFT                         (0x1 << 8)\n#define IRQ7_MCU_CLR_SFT                              7\n#define IRQ7_MCU_CLR_MASK                             0x1\n#define IRQ7_MCU_CLR_MASK_SFT                         (0x1 << 7)\n#define IRQ6_MCU_CLR_SFT                              6\n#define IRQ6_MCU_CLR_MASK                             0x1\n#define IRQ6_MCU_CLR_MASK_SFT                         (0x1 << 6)\n#define IRQ5_MCU_CLR_SFT                              5\n#define IRQ5_MCU_CLR_MASK                             0x1\n#define IRQ5_MCU_CLR_MASK_SFT                         (0x1 << 5)\n#define IRQ4_MCU_CLR_SFT                              4\n#define IRQ4_MCU_CLR_MASK                             0x1\n#define IRQ4_MCU_CLR_MASK_SFT                         (0x1 << 4)\n#define IRQ3_MCU_CLR_SFT                              3\n#define IRQ3_MCU_CLR_MASK                             0x1\n#define IRQ3_MCU_CLR_MASK_SFT                         (0x1 << 3)\n#define IRQ2_MCU_CLR_SFT                              2\n#define IRQ2_MCU_CLR_MASK                             0x1\n#define IRQ2_MCU_CLR_MASK_SFT                         (0x1 << 2)\n#define IRQ1_MCU_CLR_SFT                              1\n#define IRQ1_MCU_CLR_MASK                             0x1\n#define IRQ1_MCU_CLR_MASK_SFT                         (0x1 << 1)\n#define IRQ0_MCU_CLR_SFT                              0\n#define IRQ0_MCU_CLR_MASK                             0x1\n#define IRQ0_MCU_CLR_MASK_SFT                         (0x1 << 0)\n\n \n#define CPU_COMPACT_MODE_SFT                          29\n#define CPU_COMPACT_MODE_MASK                         0x1\n#define CPU_COMPACT_MODE_MASK_SFT                     (0x1 << 29)\n#define CPU_HD_ALIGN_SFT                              28\n#define CPU_HD_ALIGN_MASK                             0x1\n#define CPU_HD_ALIGN_MASK_SFT                         (0x1 << 28)\n#define AWB2_AXI_WR_SIGN_SFT                          24\n#define AWB2_AXI_WR_SIGN_MASK                         0x1\n#define AWB2_AXI_WR_SIGN_MASK_SFT                     (0x1 << 24)\n#define VUL2_AXI_WR_SIGN_SFT                          22\n#define VUL2_AXI_WR_SIGN_MASK                         0x1\n#define VUL2_AXI_WR_SIGN_MASK_SFT                     (0x1 << 22)\n#define VUL12_AXI_WR_SIGN_SFT                         21\n#define VUL12_AXI_WR_SIGN_MASK                        0x1\n#define VUL12_AXI_WR_SIGN_MASK_SFT                    (0x1 << 21)\n#define VUL_AXI_WR_SIGN_SFT                           20\n#define VUL_AXI_WR_SIGN_MASK                          0x1\n#define VUL_AXI_WR_SIGN_MASK_SFT                      (0x1 << 20)\n#define MOD_DAI_AXI_WR_SIGN_SFT                       18\n#define MOD_DAI_AXI_WR_SIGN_MASK                      0x1\n#define MOD_DAI_AXI_WR_SIGN_MASK_SFT                  (0x1 << 18)\n#define AWB_MSTR_SIGN_SFT                             17\n#define AWB_MSTR_SIGN_MASK                            0x1\n#define AWB_MSTR_SIGN_MASK_SFT                        (0x1 << 17)\n#define SYSRAM_SIGN_SFT                               16\n#define SYSRAM_SIGN_MASK                              0x1\n#define SYSRAM_SIGN_MASK_SFT                          (0x1 << 16)\n\n \n#define HDMI_O_7_SFT                                  21\n#define HDMI_O_7_MASK                                 0x7\n#define HDMI_O_7_MASK_SFT                             (0x7 << 21)\n#define HDMI_O_6_SFT                                  18\n#define HDMI_O_6_MASK                                 0x7\n#define HDMI_O_6_MASK_SFT                             (0x7 << 18)\n#define HDMI_O_5_SFT                                  15\n#define HDMI_O_5_MASK                                 0x7\n#define HDMI_O_5_MASK_SFT                             (0x7 << 15)\n#define HDMI_O_4_SFT                                  12\n#define HDMI_O_4_MASK                                 0x7\n#define HDMI_O_4_MASK_SFT                             (0x7 << 12)\n#define HDMI_O_3_SFT                                  9\n#define HDMI_O_3_MASK                                 0x7\n#define HDMI_O_3_MASK_SFT                             (0x7 << 9)\n#define HDMI_O_2_SFT                                  6\n#define HDMI_O_2_MASK                                 0x7\n#define HDMI_O_2_MASK_SFT                             (0x7 << 6)\n#define HDMI_O_1_SFT                                  3\n#define HDMI_O_1_MASK                                 0x7\n#define HDMI_O_1_MASK_SFT                             (0x7 << 3)\n#define HDMI_O_0_SFT                                  0\n#define HDMI_O_0_MASK                                 0x7\n#define HDMI_O_0_MASK_SFT                             (0x7 << 0)\n\n \n#define TDM_EN_SFT                                    0\n#define TDM_EN_MASK                                   0x1\n#define TDM_EN_MASK_SFT                               (0x1 << 0)\n#define LRCK_INVERSE_SFT                              2\n#define LRCK_INVERSE_MASK                             0x1\n#define LRCK_INVERSE_MASK_SFT                         (0x1 << 2)\n#define DELAY_DATA_SFT                                3\n#define DELAY_DATA_MASK                               0x1\n#define DELAY_DATA_MASK_SFT                           (0x1 << 3)\n#define LEFT_ALIGN_SFT                                4\n#define LEFT_ALIGN_MASK                               0x1\n#define LEFT_ALIGN_MASK_SFT                           (0x1 << 4)\n#define WLEN_SFT                                      8\n#define WLEN_MASK                                     0x3\n#define WLEN_MASK_SFT                                 (0x3 << 8)\n#define CHANNEL_NUM_SFT                               10\n#define CHANNEL_NUM_MASK                              0x3\n#define CHANNEL_NUM_MASK_SFT                          (0x3 << 10)\n#define CHANNEL_BCK_CYCLES_SFT                        12\n#define CHANNEL_BCK_CYCLES_MASK                       0x3\n#define CHANNEL_BCK_CYCLES_MASK_SFT                   (0x3 << 12)\n#define DAC_BIT_NUM_SFT                               16\n#define DAC_BIT_NUM_MASK                              0x1f\n#define DAC_BIT_NUM_MASK_SFT                          (0x1f << 16)\n#define LRCK_TDM_WIDTH_SFT                            24\n#define LRCK_TDM_WIDTH_MASK                           0xff\n#define LRCK_TDM_WIDTH_MASK_SFT                       (0xff << 24)\n\n \n#define ST_CH_PAIR_SOUT0_SFT                          0\n#define ST_CH_PAIR_SOUT0_MASK                         0x7\n#define ST_CH_PAIR_SOUT0_MASK_SFT                     (0x7 << 0)\n#define ST_CH_PAIR_SOUT1_SFT                          4\n#define ST_CH_PAIR_SOUT1_MASK                         0x7\n#define ST_CH_PAIR_SOUT1_MASK_SFT                     (0x7 << 4)\n#define ST_CH_PAIR_SOUT2_SFT                          8\n#define ST_CH_PAIR_SOUT2_MASK                         0x7\n#define ST_CH_PAIR_SOUT2_MASK_SFT                     (0x7 << 8)\n#define ST_CH_PAIR_SOUT3_SFT                          12\n#define ST_CH_PAIR_SOUT3_MASK                         0x7\n#define ST_CH_PAIR_SOUT3_MASK_SFT                     (0x7 << 12)\n#define TDM_FIX_VALUE_SEL_SFT                         16\n#define TDM_FIX_VALUE_SEL_MASK                        0x1\n#define TDM_FIX_VALUE_SEL_MASK_SFT                    (0x1 << 16)\n#define TDM_I2S_LOOPBACK_SFT                          20\n#define TDM_I2S_LOOPBACK_MASK                         0x1\n#define TDM_I2S_LOOPBACK_MASK_SFT                     (0x1 << 20)\n#define TDM_I2S_LOOPBACK_CH_SFT                       21\n#define TDM_I2S_LOOPBACK_CH_MASK                      0x3\n#define TDM_I2S_LOOPBACK_CH_MASK_SFT                  (0x3 << 21)\n#define TDM_FIX_VALUE_SFT                             24\n#define TDM_FIX_VALUE_MASK                            0xff\n#define TDM_FIX_VALUE_MASK_SFT                        (0xff << 24)\n\n \n#define AFE_HDMI_OUT_ON_RETM_SFT                      8\n#define AFE_HDMI_OUT_ON_RETM_MASK                     0x1\n#define AFE_HDMI_OUT_ON_RETM_MASK_SFT                 (0x1 << 8)\n#define AFE_HDMI_OUT_CH_NUM_SFT                       4\n#define AFE_HDMI_OUT_CH_NUM_MASK                      0xf\n#define AFE_HDMI_OUT_CH_NUM_MASK_SFT                  (0xf << 4)\n#define AFE_HDMI_OUT_BIT_WIDTH_SFT                    1\n#define AFE_HDMI_OUT_BIT_WIDTH_MASK                   0x1\n#define AFE_HDMI_OUT_BIT_WIDTH_MASK_SFT               (0x1 << 1)\n#define AFE_HDMI_OUT_ON_SFT                           0\n#define AFE_HDMI_OUT_ON_MASK                          0x1\n#define AFE_HDMI_OUT_ON_MASK_SFT                      (0x1 << 0)\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}