#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_0000018d450d72d0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 20;
 .timescale 0 0;
v0000018d451d8db0_0 .net "PC", 31 0, v0000018d451d2bb0_0;  1 drivers
v0000018d451d9c10_0 .var "clk", 0 0;
v0000018d451d7ff0_0 .net "clkout", 0 0, L_0000018d450d0dd0;  1 drivers
v0000018d451d8810_0 .net "cycles_consumed", 31 0, v0000018d451d5d70_0;  1 drivers
v0000018d451d83b0_0 .net "regs0", 31 0, L_0000018d450d0ba0;  1 drivers
v0000018d451d95d0_0 .net "regs1", 31 0, L_0000018d450d0350;  1 drivers
v0000018d451d8e50_0 .net "regs2", 31 0, L_0000018d450d0510;  1 drivers
v0000018d451d8450_0 .net "regs3", 31 0, L_0000018d450d0cf0;  1 drivers
v0000018d451d8a90_0 .net "regs4", 31 0, L_0000018d450d0d60;  1 drivers
v0000018d451d9530_0 .net "regs5", 31 0, L_0000018d450d1150;  1 drivers
v0000018d451d8590_0 .var "rst", 0 0;
S_0000018d45055c80 .scope module, "cpu" "processor" 2 33, 3 4 0, S_0000018d450d72d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_0000018d450d75f0 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d450d7628 .param/l "add" 0 4 5, C4<100000>;
P_0000018d450d7660 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d450d7698 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d450d76d0 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d450d7708 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d450d7740 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d450d7778 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d450d77b0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_0000018d450d77e8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d450d7820 .param/l "j" 0 4 12, C4<000010>;
P_0000018d450d7858 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d450d7890 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d450d78c8 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d450d7900 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d450d7938 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d450d7970 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d450d79a8 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d450d79e0 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d450d7a18 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d450d7a50 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d450d7a88 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d450d7ac0 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d450d7af8 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d450d7b30 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d450d7b68 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d450d7ba0 .param/l "xori" 0 4 8, C4<001110>;
L_0000018d450d0740 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0580 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d07b0 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0c80 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0f90 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d1000 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0a50 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0820 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0dd0 .functor OR 1, v0000018d451d9c10_0, v0000018d450c85d0_0, C4<0>, C4<0>;
L_0000018d450d0e40 .functor OR 1, L_0000018d451d9a30, L_0000018d451d9ad0, C4<0>, C4<0>;
L_0000018d450d02e0 .functor AND 1, L_0000018d45233ba0, L_0000018d452331a0, C4<1>, C4<1>;
L_0000018d450d0660 .functor NOT 1, v0000018d451d8590_0, C4<0>, C4<0>, C4<0>;
L_0000018d450d0900 .functor OR 1, L_0000018d45232e80, L_0000018d45233920, C4<0>, C4<0>;
L_0000018d450d03c0 .functor OR 1, L_0000018d450d0900, L_0000018d45233560, C4<0>, C4<0>;
L_0000018d450d0ac0 .functor OR 1, L_0000018d45232a20, L_0000018d45232660, C4<0>, C4<0>;
L_0000018d450d1070 .functor AND 1, L_0000018d45232fc0, L_0000018d450d0ac0, C4<1>, C4<1>;
L_0000018d450d04a0 .functor OR 1, L_0000018d45233740, L_0000018d45233060, C4<0>, C4<0>;
L_0000018d450d0430 .functor AND 1, L_0000018d45233600, L_0000018d450d04a0, C4<1>, C4<1>;
L_0000018d4508b1b0 .functor NOT 1, L_0000018d450d0dd0, C4<0>, C4<0>, C4<0>;
v0000018d451d2250_0 .net "ALUOp", 3 0, v0000018d450c9c50_0;  1 drivers
v0000018d451d30b0_0 .net "ALUResult", 31 0, v0000018d451c8430_0;  1 drivers
v0000018d451d2d90_0 .net "ALUSrc", 0 0, v0000018d450c92f0_0;  1 drivers
v0000018d451d1cb0_0 .net "ALUin2", 31 0, L_0000018d45232ac0;  1 drivers
v0000018d451d18f0_0 .net "MemReadEn", 0 0, v0000018d450c9cf0_0;  1 drivers
v0000018d451d33d0_0 .net "MemWriteEn", 0 0, v0000018d450c8710_0;  1 drivers
v0000018d451d3010_0 .net "MemtoReg", 0 0, v0000018d450c9570_0;  1 drivers
v0000018d451d1fd0_0 .net "PC", 31 0, v0000018d451d2bb0_0;  alias, 1 drivers
v0000018d451d2110_0 .net "PCPlus1", 31 0, L_0000018d451d9850;  1 drivers
v0000018d451d17b0_0 .net "PCsrc", 1 0, v0000018d451c90b0_0;  1 drivers
v0000018d451d2570_0 .net "RegDst", 0 0, v0000018d450c8ad0_0;  1 drivers
v0000018d451d1e90_0 .net "RegWriteEn", 0 0, v0000018d450c8fd0_0;  1 drivers
v0000018d451d2e30_0 .net "WriteRegister", 4 0, L_0000018d45232340;  1 drivers
v0000018d451d2430_0 .net *"_ivl_0", 0 0, L_0000018d450d0740;  1 drivers
L_0000018d451d9ec0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d451d26b0_0 .net/2u *"_ivl_10", 4 0, L_0000018d451d9ec0;  1 drivers
L_0000018d451da2b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d2610_0 .net *"_ivl_101", 15 0, L_0000018d451da2b0;  1 drivers
v0000018d451d1f30_0 .net *"_ivl_102", 31 0, L_0000018d45232c00;  1 drivers
L_0000018d451da2f8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d1a30_0 .net *"_ivl_105", 25 0, L_0000018d451da2f8;  1 drivers
L_0000018d451da340 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d2930_0 .net/2u *"_ivl_106", 31 0, L_0000018d451da340;  1 drivers
v0000018d451d2750_0 .net *"_ivl_108", 0 0, L_0000018d45233ba0;  1 drivers
L_0000018d451da388 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0000018d451d1ad0_0 .net/2u *"_ivl_110", 5 0, L_0000018d451da388;  1 drivers
v0000018d451d3150_0 .net *"_ivl_112", 0 0, L_0000018d452331a0;  1 drivers
v0000018d451d2070_0 .net *"_ivl_115", 0 0, L_0000018d450d02e0;  1 drivers
v0000018d451d22f0_0 .net *"_ivl_116", 47 0, L_0000018d45232840;  1 drivers
L_0000018d451da3d0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d2890_0 .net *"_ivl_119", 15 0, L_0000018d451da3d0;  1 drivers
L_0000018d451d9f08 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d451d3470_0 .net/2u *"_ivl_12", 5 0, L_0000018d451d9f08;  1 drivers
v0000018d451d1b70_0 .net *"_ivl_120", 47 0, L_0000018d45232d40;  1 drivers
L_0000018d451da418 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d2a70_0 .net *"_ivl_123", 15 0, L_0000018d451da418;  1 drivers
v0000018d451d2f70_0 .net *"_ivl_125", 0 0, L_0000018d45233b00;  1 drivers
v0000018d451d21b0_0 .net *"_ivl_126", 31 0, L_0000018d452332e0;  1 drivers
v0000018d451d1c10_0 .net *"_ivl_128", 47 0, L_0000018d45232020;  1 drivers
v0000018d451d3510_0 .net *"_ivl_130", 47 0, L_0000018d452322a0;  1 drivers
v0000018d451d29d0_0 .net *"_ivl_132", 47 0, L_0000018d45233c40;  1 drivers
v0000018d451d2cf0_0 .net *"_ivl_134", 47 0, L_0000018d45232b60;  1 drivers
L_0000018d451da460 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d451d2ed0_0 .net/2u *"_ivl_138", 1 0, L_0000018d451da460;  1 drivers
v0000018d451d31f0_0 .net *"_ivl_14", 0 0, L_0000018d451d90d0;  1 drivers
v0000018d451d3290_0 .net *"_ivl_140", 0 0, L_0000018d45233240;  1 drivers
L_0000018d451da4a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000018d451d1670_0 .net/2u *"_ivl_142", 1 0, L_0000018d451da4a8;  1 drivers
v0000018d451d1710_0 .net *"_ivl_144", 0 0, L_0000018d45233420;  1 drivers
L_0000018d451da4f0 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000018d451d1990_0 .net/2u *"_ivl_146", 1 0, L_0000018d451da4f0;  1 drivers
v0000018d451d1d50_0 .net *"_ivl_148", 0 0, L_0000018d45233ce0;  1 drivers
L_0000018d451da538 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018d451d1df0_0 .net/2u *"_ivl_150", 31 0, L_0000018d451da538;  1 drivers
L_0000018d451da580 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v0000018d451d4a80_0 .net/2u *"_ivl_152", 31 0, L_0000018d451da580;  1 drivers
v0000018d451d3d60_0 .net *"_ivl_154", 31 0, L_0000018d45232700;  1 drivers
v0000018d451d44e0_0 .net *"_ivl_156", 31 0, L_0000018d45232200;  1 drivers
L_0000018d451d9f50 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0000018d451d53e0_0 .net/2u *"_ivl_16", 4 0, L_0000018d451d9f50;  1 drivers
v0000018d451d3c20_0 .net *"_ivl_160", 0 0, L_0000018d450d0660;  1 drivers
L_0000018d451da610 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d4b20_0 .net/2u *"_ivl_162", 31 0, L_0000018d451da610;  1 drivers
L_0000018d451da6e8 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v0000018d451d4e40_0 .net/2u *"_ivl_166", 5 0, L_0000018d451da6e8;  1 drivers
v0000018d451d4bc0_0 .net *"_ivl_168", 0 0, L_0000018d45232e80;  1 drivers
L_0000018d451da730 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v0000018d451d3e00_0 .net/2u *"_ivl_170", 5 0, L_0000018d451da730;  1 drivers
v0000018d451d3cc0_0 .net *"_ivl_172", 0 0, L_0000018d45233920;  1 drivers
v0000018d451d4940_0 .net *"_ivl_175", 0 0, L_0000018d450d0900;  1 drivers
L_0000018d451da778 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v0000018d451d3f40_0 .net/2u *"_ivl_176", 5 0, L_0000018d451da778;  1 drivers
v0000018d451d4580_0 .net *"_ivl_178", 0 0, L_0000018d45233560;  1 drivers
v0000018d451d4c60_0 .net *"_ivl_181", 0 0, L_0000018d450d03c0;  1 drivers
L_0000018d451da7c0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d3a40_0 .net/2u *"_ivl_182", 15 0, L_0000018d451da7c0;  1 drivers
v0000018d451d4d00_0 .net *"_ivl_184", 31 0, L_0000018d452339c0;  1 drivers
v0000018d451d4300_0 .net *"_ivl_187", 0 0, L_0000018d452320c0;  1 drivers
v0000018d451d39a0_0 .net *"_ivl_188", 15 0, L_0000018d45233a60;  1 drivers
v0000018d451d3680_0 .net *"_ivl_19", 4 0, L_0000018d451d86d0;  1 drivers
v0000018d451d4620_0 .net *"_ivl_190", 31 0, L_0000018d45232480;  1 drivers
v0000018d451d4ee0_0 .net *"_ivl_194", 31 0, L_0000018d45231f80;  1 drivers
L_0000018d451da808 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5340_0 .net *"_ivl_197", 25 0, L_0000018d451da808;  1 drivers
L_0000018d451da850 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d49e0_0 .net/2u *"_ivl_198", 31 0, L_0000018d451da850;  1 drivers
L_0000018d451d9e78 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5480_0 .net/2u *"_ivl_2", 5 0, L_0000018d451d9e78;  1 drivers
v0000018d451d3900_0 .net *"_ivl_20", 4 0, L_0000018d451d8950;  1 drivers
v0000018d451d3ea0_0 .net *"_ivl_200", 0 0, L_0000018d45232fc0;  1 drivers
L_0000018d451da898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5200_0 .net/2u *"_ivl_202", 5 0, L_0000018d451da898;  1 drivers
v0000018d451d3ae0_0 .net *"_ivl_204", 0 0, L_0000018d45232a20;  1 drivers
L_0000018d451da8e0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d451d50c0_0 .net/2u *"_ivl_206", 5 0, L_0000018d451da8e0;  1 drivers
v0000018d451d4120_0 .net *"_ivl_208", 0 0, L_0000018d45232660;  1 drivers
v0000018d451d3b80_0 .net *"_ivl_211", 0 0, L_0000018d450d0ac0;  1 drivers
v0000018d451d3fe0_0 .net *"_ivl_213", 0 0, L_0000018d450d1070;  1 drivers
L_0000018d451da928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d451d46c0_0 .net/2u *"_ivl_214", 5 0, L_0000018d451da928;  1 drivers
v0000018d451d48a0_0 .net *"_ivl_216", 0 0, L_0000018d452328e0;  1 drivers
L_0000018d451da970 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d451d4da0_0 .net/2u *"_ivl_218", 31 0, L_0000018d451da970;  1 drivers
v0000018d451d4f80_0 .net *"_ivl_220", 31 0, L_0000018d45232160;  1 drivers
v0000018d451d41c0_0 .net *"_ivl_224", 31 0, L_0000018d452336a0;  1 drivers
L_0000018d451da9b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5520_0 .net *"_ivl_227", 25 0, L_0000018d451da9b8;  1 drivers
L_0000018d451daa00 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d3720_0 .net/2u *"_ivl_228", 31 0, L_0000018d451daa00;  1 drivers
v0000018d451d4080_0 .net *"_ivl_230", 0 0, L_0000018d45233600;  1 drivers
L_0000018d451daa48 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d52a0_0 .net/2u *"_ivl_232", 5 0, L_0000018d451daa48;  1 drivers
v0000018d451d5020_0 .net *"_ivl_234", 0 0, L_0000018d45233740;  1 drivers
L_0000018d451daa90 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d451d5160_0 .net/2u *"_ivl_236", 5 0, L_0000018d451daa90;  1 drivers
v0000018d451d4260_0 .net *"_ivl_238", 0 0, L_0000018d45233060;  1 drivers
v0000018d451d37c0_0 .net *"_ivl_24", 0 0, L_0000018d450d07b0;  1 drivers
v0000018d451d43a0_0 .net *"_ivl_241", 0 0, L_0000018d450d04a0;  1 drivers
v0000018d451d3860_0 .net *"_ivl_243", 0 0, L_0000018d450d0430;  1 drivers
L_0000018d451daad8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d451d4440_0 .net/2u *"_ivl_244", 5 0, L_0000018d451daad8;  1 drivers
v0000018d451d4760_0 .net *"_ivl_246", 0 0, L_0000018d45233100;  1 drivers
v0000018d451d4800_0 .net *"_ivl_248", 31 0, L_0000018d452370a0;  1 drivers
L_0000018d451d9f98 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d451d6810_0 .net/2u *"_ivl_26", 4 0, L_0000018d451d9f98;  1 drivers
v0000018d451d6270_0 .net *"_ivl_29", 4 0, L_0000018d451d8b30;  1 drivers
v0000018d451d5af0_0 .net *"_ivl_32", 0 0, L_0000018d450d0c80;  1 drivers
L_0000018d451d9fe0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5ff0_0 .net/2u *"_ivl_34", 4 0, L_0000018d451d9fe0;  1 drivers
v0000018d451d6130_0 .net *"_ivl_37", 4 0, L_0000018d451d8270;  1 drivers
v0000018d451d64f0_0 .net *"_ivl_40", 0 0, L_0000018d450d0f90;  1 drivers
L_0000018d451da028 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d6ef0_0 .net/2u *"_ivl_42", 15 0, L_0000018d451da028;  1 drivers
v0000018d451d5eb0_0 .net *"_ivl_45", 15 0, L_0000018d451d8310;  1 drivers
v0000018d451d61d0_0 .net *"_ivl_48", 0 0, L_0000018d450d1000;  1 drivers
v0000018d451d5f50_0 .net *"_ivl_5", 5 0, L_0000018d451d9210;  1 drivers
L_0000018d451da070 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d63b0_0 .net/2u *"_ivl_50", 36 0, L_0000018d451da070;  1 drivers
L_0000018d451da0b8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5690_0 .net/2u *"_ivl_52", 31 0, L_0000018d451da0b8;  1 drivers
v0000018d451d6450_0 .net *"_ivl_55", 4 0, L_0000018d451d8130;  1 drivers
v0000018d451d5b90_0 .net *"_ivl_56", 36 0, L_0000018d451d81d0;  1 drivers
v0000018d451d69f0_0 .net *"_ivl_58", 36 0, L_0000018d451d9030;  1 drivers
v0000018d451d6590_0 .net *"_ivl_62", 0 0, L_0000018d450d0a50;  1 drivers
L_0000018d451da100 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d5e10_0 .net/2u *"_ivl_64", 5 0, L_0000018d451da100;  1 drivers
v0000018d451d68b0_0 .net *"_ivl_67", 5 0, L_0000018d451d9710;  1 drivers
v0000018d451d6630_0 .net *"_ivl_70", 0 0, L_0000018d450d0820;  1 drivers
L_0000018d451da148 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d66d0_0 .net/2u *"_ivl_72", 57 0, L_0000018d451da148;  1 drivers
L_0000018d451da190 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451d7490_0 .net/2u *"_ivl_74", 31 0, L_0000018d451da190;  1 drivers
v0000018d451d5c30_0 .net *"_ivl_77", 25 0, L_0000018d451d92b0;  1 drivers
v0000018d451d6b30_0 .net *"_ivl_78", 57 0, L_0000018d451d9350;  1 drivers
v0000018d451d7030_0 .net *"_ivl_8", 0 0, L_0000018d450d0580;  1 drivers
v0000018d451d6310_0 .net *"_ivl_80", 57 0, L_0000018d451d97b0;  1 drivers
L_0000018d451da1d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000018d451d5cd0_0 .net/2u *"_ivl_84", 31 0, L_0000018d451da1d8;  1 drivers
L_0000018d451da220 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v0000018d451d6090_0 .net/2u *"_ivl_88", 5 0, L_0000018d451da220;  1 drivers
v0000018d451d6770_0 .net *"_ivl_90", 0 0, L_0000018d451d9a30;  1 drivers
L_0000018d451da268 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v0000018d451d6d10_0 .net/2u *"_ivl_92", 5 0, L_0000018d451da268;  1 drivers
v0000018d451d6950_0 .net *"_ivl_94", 0 0, L_0000018d451d9ad0;  1 drivers
v0000018d451d6f90_0 .net *"_ivl_97", 0 0, L_0000018d450d0e40;  1 drivers
v0000018d451d6a90_0 .net *"_ivl_98", 47 0, L_0000018d45232f20;  1 drivers
v0000018d451d6db0_0 .net "adderResult", 31 0, L_0000018d45233d80;  1 drivers
v0000018d451d5870_0 .net "address", 31 0, L_0000018d451d9670;  1 drivers
v0000018d451d6bd0_0 .net "clk", 0 0, L_0000018d450d0dd0;  alias, 1 drivers
v0000018d451d5d70_0 .var "cycles_consumed", 31 0;
o0000018d45181888 .functor BUFZ 1, C4<z>; HiZ drive
v0000018d451d6e50_0 .net "excep_flag", 0 0, o0000018d45181888;  0 drivers
v0000018d451d70d0_0 .net "extImm", 31 0, L_0000018d45232ca0;  1 drivers
v0000018d451d6c70_0 .net "funct", 5 0, L_0000018d451d9490;  1 drivers
v0000018d451d7170_0 .net "hlt", 0 0, v0000018d450c85d0_0;  1 drivers
v0000018d451d73f0_0 .net "imm", 15 0, L_0000018d451d8f90;  1 drivers
v0000018d451d7210_0 .net "immediate", 31 0, L_0000018d45232980;  1 drivers
v0000018d451d7350_0 .net "input_clk", 0 0, v0000018d451d9c10_0;  1 drivers
v0000018d451d72b0_0 .net "instruction", 31 0, L_0000018d45233880;  1 drivers
v0000018d451d5910_0 .net "memoryReadData", 31 0, v0000018d451d24d0_0;  1 drivers
v0000018d451d7530_0 .net "nextPC", 31 0, L_0000018d452323e0;  1 drivers
v0000018d451d5730_0 .net "opcode", 5 0, L_0000018d451d8ef0;  1 drivers
v0000018d451d57d0_0 .net "rd", 4 0, L_0000018d451d8630;  1 drivers
v0000018d451d59b0_0 .net "readData1", 31 0, L_0000018d450d11c0;  1 drivers
v0000018d451d5a50_0 .net "readData1_w", 31 0, L_0000018d45236a60;  1 drivers
v0000018d451d8d10_0 .net "readData2", 31 0, L_0000018d450d09e0;  1 drivers
v0000018d451d9b70_0 .net "regs0", 31 0, L_0000018d450d0ba0;  alias, 1 drivers
v0000018d451d8770_0 .net "regs1", 31 0, L_0000018d450d0350;  alias, 1 drivers
v0000018d451d8c70_0 .net "regs2", 31 0, L_0000018d450d0510;  alias, 1 drivers
v0000018d451d7eb0_0 .net "regs3", 31 0, L_0000018d450d0cf0;  alias, 1 drivers
v0000018d451d98f0_0 .net "regs4", 31 0, L_0000018d450d0d60;  alias, 1 drivers
v0000018d451d88b0_0 .net "regs5", 31 0, L_0000018d450d1150;  alias, 1 drivers
v0000018d451d9cb0_0 .net "rs", 4 0, L_0000018d451d8090;  1 drivers
v0000018d451d9d50_0 .net "rst", 0 0, v0000018d451d8590_0;  1 drivers
v0000018d451d7f50_0 .net "rt", 4 0, L_0000018d451d8bd0;  1 drivers
v0000018d451d84f0_0 .net "shamt", 31 0, L_0000018d451d9170;  1 drivers
v0000018d451d93f0_0 .net "wire_instruction", 31 0, L_0000018d450d0eb0;  1 drivers
v0000018d451d9990_0 .net "writeData", 31 0, L_0000018d45237be0;  1 drivers
v0000018d451d89f0_0 .net "zero", 0 0, L_0000018d45237d20;  1 drivers
L_0000018d451d9210 .part L_0000018d45233880, 26, 6;
L_0000018d451d8ef0 .functor MUXZ 6, L_0000018d451d9210, L_0000018d451d9e78, L_0000018d450d0740, C4<>;
L_0000018d451d90d0 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451d9f08;
L_0000018d451d86d0 .part L_0000018d45233880, 11, 5;
L_0000018d451d8950 .functor MUXZ 5, L_0000018d451d86d0, L_0000018d451d9f50, L_0000018d451d90d0, C4<>;
L_0000018d451d8630 .functor MUXZ 5, L_0000018d451d8950, L_0000018d451d9ec0, L_0000018d450d0580, C4<>;
L_0000018d451d8b30 .part L_0000018d45233880, 21, 5;
L_0000018d451d8090 .functor MUXZ 5, L_0000018d451d8b30, L_0000018d451d9f98, L_0000018d450d07b0, C4<>;
L_0000018d451d8270 .part L_0000018d45233880, 16, 5;
L_0000018d451d8bd0 .functor MUXZ 5, L_0000018d451d8270, L_0000018d451d9fe0, L_0000018d450d0c80, C4<>;
L_0000018d451d8310 .part L_0000018d45233880, 0, 16;
L_0000018d451d8f90 .functor MUXZ 16, L_0000018d451d8310, L_0000018d451da028, L_0000018d450d0f90, C4<>;
L_0000018d451d8130 .part L_0000018d45233880, 6, 5;
L_0000018d451d81d0 .concat [ 5 32 0 0], L_0000018d451d8130, L_0000018d451da0b8;
L_0000018d451d9030 .functor MUXZ 37, L_0000018d451d81d0, L_0000018d451da070, L_0000018d450d1000, C4<>;
L_0000018d451d9170 .part L_0000018d451d9030, 0, 32;
L_0000018d451d9710 .part L_0000018d45233880, 0, 6;
L_0000018d451d9490 .functor MUXZ 6, L_0000018d451d9710, L_0000018d451da100, L_0000018d450d0a50, C4<>;
L_0000018d451d92b0 .part L_0000018d45233880, 0, 26;
L_0000018d451d9350 .concat [ 26 32 0 0], L_0000018d451d92b0, L_0000018d451da190;
L_0000018d451d97b0 .functor MUXZ 58, L_0000018d451d9350, L_0000018d451da148, L_0000018d450d0820, C4<>;
L_0000018d451d9670 .part L_0000018d451d97b0, 0, 32;
L_0000018d451d9850 .arith/sum 32, v0000018d451d2bb0_0, L_0000018d451da1d8;
L_0000018d451d9a30 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da220;
L_0000018d451d9ad0 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da268;
L_0000018d45232f20 .concat [ 32 16 0 0], L_0000018d451d9670, L_0000018d451da2b0;
L_0000018d45232c00 .concat [ 6 26 0 0], L_0000018d451d8ef0, L_0000018d451da2f8;
L_0000018d45233ba0 .cmp/eq 32, L_0000018d45232c00, L_0000018d451da340;
L_0000018d452331a0 .cmp/eq 6, L_0000018d451d9490, L_0000018d451da388;
L_0000018d45232840 .concat [ 32 16 0 0], L_0000018d450d11c0, L_0000018d451da3d0;
L_0000018d45232d40 .concat [ 32 16 0 0], v0000018d451d2bb0_0, L_0000018d451da418;
L_0000018d45233b00 .part L_0000018d451d8f90, 15, 1;
LS_0000018d452332e0_0_0 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_4 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_8 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_12 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_16 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_20 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_24 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_0_28 .concat [ 1 1 1 1], L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00, L_0000018d45233b00;
LS_0000018d452332e0_1_0 .concat [ 4 4 4 4], LS_0000018d452332e0_0_0, LS_0000018d452332e0_0_4, LS_0000018d452332e0_0_8, LS_0000018d452332e0_0_12;
LS_0000018d452332e0_1_4 .concat [ 4 4 4 4], LS_0000018d452332e0_0_16, LS_0000018d452332e0_0_20, LS_0000018d452332e0_0_24, LS_0000018d452332e0_0_28;
L_0000018d452332e0 .concat [ 16 16 0 0], LS_0000018d452332e0_1_0, LS_0000018d452332e0_1_4;
L_0000018d45232020 .concat [ 16 32 0 0], L_0000018d451d8f90, L_0000018d452332e0;
L_0000018d452322a0 .arith/sum 48, L_0000018d45232d40, L_0000018d45232020;
L_0000018d45233c40 .functor MUXZ 48, L_0000018d452322a0, L_0000018d45232840, L_0000018d450d02e0, C4<>;
L_0000018d45232b60 .functor MUXZ 48, L_0000018d45233c40, L_0000018d45232f20, L_0000018d450d0e40, C4<>;
L_0000018d45233d80 .part L_0000018d45232b60, 0, 32;
L_0000018d45233240 .cmp/eq 2, v0000018d451c90b0_0, L_0000018d451da460;
L_0000018d45233420 .cmp/eq 2, v0000018d451c90b0_0, L_0000018d451da4a8;
L_0000018d45233ce0 .cmp/eq 2, v0000018d451c90b0_0, L_0000018d451da4f0;
L_0000018d45232700 .functor MUXZ 32, L_0000018d451da580, L_0000018d451da538, L_0000018d45233ce0, C4<>;
L_0000018d45232200 .functor MUXZ 32, L_0000018d45232700, L_0000018d45233d80, L_0000018d45233420, C4<>;
L_0000018d452323e0 .functor MUXZ 32, L_0000018d45232200, L_0000018d451d9850, L_0000018d45233240, C4<>;
L_0000018d45233880 .functor MUXZ 32, L_0000018d450d0eb0, L_0000018d451da610, L_0000018d450d0660, C4<>;
L_0000018d45232e80 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da6e8;
L_0000018d45233920 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da730;
L_0000018d45233560 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da778;
L_0000018d452339c0 .concat [ 16 16 0 0], L_0000018d451d8f90, L_0000018d451da7c0;
L_0000018d452320c0 .part L_0000018d451d8f90, 15, 1;
LS_0000018d45233a60_0_0 .concat [ 1 1 1 1], L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0;
LS_0000018d45233a60_0_4 .concat [ 1 1 1 1], L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0;
LS_0000018d45233a60_0_8 .concat [ 1 1 1 1], L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0;
LS_0000018d45233a60_0_12 .concat [ 1 1 1 1], L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0, L_0000018d452320c0;
L_0000018d45233a60 .concat [ 4 4 4 4], LS_0000018d45233a60_0_0, LS_0000018d45233a60_0_4, LS_0000018d45233a60_0_8, LS_0000018d45233a60_0_12;
L_0000018d45232480 .concat [ 16 16 0 0], L_0000018d451d8f90, L_0000018d45233a60;
L_0000018d45232ca0 .functor MUXZ 32, L_0000018d45232480, L_0000018d452339c0, L_0000018d450d03c0, C4<>;
L_0000018d45231f80 .concat [ 6 26 0 0], L_0000018d451d8ef0, L_0000018d451da808;
L_0000018d45232fc0 .cmp/eq 32, L_0000018d45231f80, L_0000018d451da850;
L_0000018d45232a20 .cmp/eq 6, L_0000018d451d9490, L_0000018d451da898;
L_0000018d45232660 .cmp/eq 6, L_0000018d451d9490, L_0000018d451da8e0;
L_0000018d452328e0 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451da928;
L_0000018d45232160 .functor MUXZ 32, L_0000018d45232ca0, L_0000018d451da970, L_0000018d452328e0, C4<>;
L_0000018d45232980 .functor MUXZ 32, L_0000018d45232160, L_0000018d451d9170, L_0000018d450d1070, C4<>;
L_0000018d452336a0 .concat [ 6 26 0 0], L_0000018d451d8ef0, L_0000018d451da9b8;
L_0000018d45233600 .cmp/eq 32, L_0000018d452336a0, L_0000018d451daa00;
L_0000018d45233740 .cmp/eq 6, L_0000018d451d9490, L_0000018d451daa48;
L_0000018d45233060 .cmp/eq 6, L_0000018d451d9490, L_0000018d451daa90;
L_0000018d45233100 .cmp/eq 6, L_0000018d451d8ef0, L_0000018d451daad8;
L_0000018d452370a0 .functor MUXZ 32, L_0000018d450d11c0, v0000018d451d2bb0_0, L_0000018d45233100, C4<>;
L_0000018d45236a60 .functor MUXZ 32, L_0000018d452370a0, L_0000018d450d09e0, L_0000018d450d0430, C4<>;
S_0000018d45055e10 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d450b9840 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d450d10e0 .functor NOT 1, v0000018d450c92f0_0, C4<0>, C4<0>, C4<0>;
v0000018d450c8990_0 .net *"_ivl_0", 0 0, L_0000018d450d10e0;  1 drivers
v0000018d450c8490_0 .net "in1", 31 0, L_0000018d450d09e0;  alias, 1 drivers
v0000018d450c9ed0_0 .net "in2", 31 0, L_0000018d45232980;  alias, 1 drivers
v0000018d450c8d50_0 .net "out", 31 0, L_0000018d45232ac0;  alias, 1 drivers
v0000018d450c8a30_0 .net "s", 0 0, v0000018d450c92f0_0;  alias, 1 drivers
L_0000018d45232ac0 .functor MUXZ 32, L_0000018d45232980, L_0000018d450d09e0, L_0000018d450d10e0, C4<>;
S_0000018d45055340 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_0000018d450ee870 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d450ee8a8 .param/l "add" 0 4 5, C4<100000>;
P_0000018d450ee8e0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d450ee918 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d450ee950 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d450ee988 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d450ee9c0 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d450ee9f8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d450eea30 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d450eea68 .param/l "j" 0 4 12, C4<000010>;
P_0000018d450eeaa0 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d450eead8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d450eeb10 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d450eeb48 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d450eeb80 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d450eebb8 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d450eebf0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d450eec28 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d450eec60 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d450eec98 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d450eecd0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d450eed08 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d450eed40 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d450eed78 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d450eedb0 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d450eede8 .param/l "xori" 0 4 8, C4<001110>;
v0000018d450c9c50_0 .var "ALUOp", 3 0;
v0000018d450c92f0_0 .var "ALUSrc", 0 0;
v0000018d450c9cf0_0 .var "MemReadEn", 0 0;
v0000018d450c8710_0 .var "MemWriteEn", 0 0;
v0000018d450c9570_0 .var "MemtoReg", 0 0;
v0000018d450c8ad0_0 .var "RegDst", 0 0;
v0000018d450c8fd0_0 .var "RegWriteEn", 0 0;
v0000018d450c9d90_0 .net "funct", 5 0, L_0000018d451d9490;  alias, 1 drivers
v0000018d450c85d0_0 .var "hlt", 0 0;
v0000018d450c9390_0 .net "opcode", 5 0, L_0000018d451d8ef0;  alias, 1 drivers
v0000018d450c8b70_0 .net "rst", 0 0, v0000018d451d8590_0;  alias, 1 drivers
E_0000018d450b9a00 .event anyedge, v0000018d450c8b70_0, v0000018d450c9390_0, v0000018d450c9d90_0;
S_0000018d450eee30 .scope module, "InstMem" "IM" 3 74, 7 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr";
    .port_info 1 /OUTPUT 32 "Data_Out";
P_0000018d450b9880 .param/l "bit_width" 0 7 3, +C4<00000000000000000000000000100000>;
L_0000018d450d0eb0 .functor BUFZ 32, L_0000018d45233380, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d450c9070_0 .net "Data_Out", 31 0, L_0000018d450d0eb0;  alias, 1 drivers
v0000018d450c9750 .array "InstMem", 0 1023, 31 0;
v0000018d450c9f70_0 .net *"_ivl_0", 31 0, L_0000018d45233380;  1 drivers
v0000018d450c8cb0_0 .net *"_ivl_3", 9 0, L_0000018d45231ee0;  1 drivers
v0000018d450c8530_0 .net *"_ivl_4", 11 0, L_0000018d452325c0;  1 drivers
L_0000018d451da5c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d450c87b0_0 .net *"_ivl_7", 1 0, L_0000018d451da5c8;  1 drivers
v0000018d450c8850_0 .net "addr", 31 0, v0000018d451d2bb0_0;  alias, 1 drivers
v0000018d4509d590_0 .var/i "i", 31 0;
L_0000018d45233380 .array/port v0000018d450c9750, L_0000018d452325c0;
L_0000018d45231ee0 .part v0000018d451d2bb0_0, 0, 10;
L_0000018d452325c0 .concat [ 10 2 0 0], L_0000018d45231ee0, L_0000018d451da5c8;
S_0000018d450554d0 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_0000018d450d11c0 .functor BUFZ 32, L_0000018d452327a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000018d450d09e0 .functor BUFZ 32, L_0000018d452334c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_1 .array/port v0000018d451c9010, 1;
L_0000018d450d0ba0 .functor BUFZ 32, v0000018d451c9010_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_2 .array/port v0000018d451c9010, 2;
L_0000018d450d0350 .functor BUFZ 32, v0000018d451c9010_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_3 .array/port v0000018d451c9010, 3;
L_0000018d450d0510 .functor BUFZ 32, v0000018d451c9010_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_4 .array/port v0000018d451c9010, 4;
L_0000018d450d0cf0 .functor BUFZ 32, v0000018d451c9010_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_5 .array/port v0000018d451c9010, 5;
L_0000018d450d0d60 .functor BUFZ 32, v0000018d451c9010_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9010_6 .array/port v0000018d451c9010, 6;
L_0000018d450d1150 .functor BUFZ 32, v0000018d451c9010_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000018d451c9d30_0 .net *"_ivl_0", 31 0, L_0000018d452327a0;  1 drivers
v0000018d451c8110_0 .net *"_ivl_10", 6 0, L_0000018d45232de0;  1 drivers
L_0000018d451da6a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d451c8b10_0 .net *"_ivl_13", 1 0, L_0000018d451da6a0;  1 drivers
v0000018d451c81b0_0 .net *"_ivl_2", 6 0, L_0000018d45232520;  1 drivers
L_0000018d451da658 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000018d451c8f70_0 .net *"_ivl_5", 1 0, L_0000018d451da658;  1 drivers
v0000018d451c9790_0 .net *"_ivl_8", 31 0, L_0000018d452334c0;  1 drivers
v0000018d451c8d90_0 .net "clk", 0 0, L_0000018d450d0dd0;  alias, 1 drivers
v0000018d451c8890_0 .var/i "i", 31 0;
v0000018d451c91f0_0 .net "readData1", 31 0, L_0000018d450d11c0;  alias, 1 drivers
v0000018d451c8930_0 .net "readData2", 31 0, L_0000018d450d09e0;  alias, 1 drivers
v0000018d451c9830_0 .net "readRegister1", 4 0, L_0000018d451d8090;  alias, 1 drivers
v0000018d451c8bb0_0 .net "readRegister2", 4 0, L_0000018d451d8bd0;  alias, 1 drivers
v0000018d451c9010 .array "registers", 31 0, 31 0;
v0000018d451c9e70_0 .net "regs0", 31 0, L_0000018d450d0ba0;  alias, 1 drivers
v0000018d451c8570_0 .net "regs1", 31 0, L_0000018d450d0350;  alias, 1 drivers
v0000018d451c9510_0 .net "regs2", 31 0, L_0000018d450d0510;  alias, 1 drivers
v0000018d451c98d0_0 .net "regs3", 31 0, L_0000018d450d0cf0;  alias, 1 drivers
v0000018d451c9f10_0 .net "regs4", 31 0, L_0000018d450d0d60;  alias, 1 drivers
v0000018d451c93d0_0 .net "regs5", 31 0, L_0000018d450d1150;  alias, 1 drivers
v0000018d451c8ed0_0 .net "rst", 0 0, v0000018d451d8590_0;  alias, 1 drivers
v0000018d451c89d0_0 .net "we", 0 0, v0000018d450c8fd0_0;  alias, 1 drivers
v0000018d451c8c50_0 .net "writeData", 31 0, L_0000018d45237be0;  alias, 1 drivers
v0000018d451c9dd0_0 .net "writeRegister", 4 0, L_0000018d45232340;  alias, 1 drivers
E_0000018d450b9b40/0 .event negedge, v0000018d450c8b70_0;
E_0000018d450b9b40/1 .event posedge, v0000018d451c8d90_0;
E_0000018d450b9b40 .event/or E_0000018d450b9b40/0, E_0000018d450b9b40/1;
L_0000018d452327a0 .array/port v0000018d451c9010, L_0000018d45232520;
L_0000018d45232520 .concat [ 5 2 0 0], L_0000018d451d8090, L_0000018d451da658;
L_0000018d452334c0 .array/port v0000018d451c9010, L_0000018d45232de0;
L_0000018d45232de0 .concat [ 5 2 0 0], L_0000018d451d8bd0, L_0000018d451da6a0;
S_0000018d4503f5b0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_0000018d450554d0;
 .timescale 0 0;
v0000018d4509da90_0 .var/i "i", 31 0;
S_0000018d4503f740 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_0000018d450b96c0 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_0000018d450d0f20 .functor NOT 1, v0000018d450c8ad0_0, C4<0>, C4<0>, C4<0>;
v0000018d451c96f0_0 .net *"_ivl_0", 0 0, L_0000018d450d0f20;  1 drivers
v0000018d451c8610_0 .net "in1", 4 0, L_0000018d451d8bd0;  alias, 1 drivers
v0000018d451c84d0_0 .net "in2", 4 0, L_0000018d451d8630;  alias, 1 drivers
v0000018d451c87f0_0 .net "out", 4 0, L_0000018d45232340;  alias, 1 drivers
v0000018d451c86b0_0 .net "s", 0 0, v0000018d450c8ad0_0;  alias, 1 drivers
L_0000018d45232340 .functor MUXZ 5, L_0000018d451d8630, L_0000018d451d8bd0, L_0000018d450d0f20, C4<>;
S_0000018d45087270 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_0000018d450b9700 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_0000018d452391b0 .functor NOT 1, v0000018d450c9570_0, C4<0>, C4<0>, C4<0>;
v0000018d451c8cf0_0 .net *"_ivl_0", 0 0, L_0000018d452391b0;  1 drivers
v0000018d451c8250_0 .net "in1", 31 0, v0000018d451c8430_0;  alias, 1 drivers
v0000018d451c8070_0 .net "in2", 31 0, v0000018d451d24d0_0;  alias, 1 drivers
v0000018d451c9a10_0 .net "out", 31 0, L_0000018d45237be0;  alias, 1 drivers
v0000018d451c8a70_0 .net "s", 0 0, v0000018d450c9570_0;  alias, 1 drivers
L_0000018d45237be0 .functor MUXZ 32, v0000018d451d24d0_0, v0000018d451c8430_0, L_0000018d452391b0, C4<>;
S_0000018d45087400 .scope module, "alu" "ALU" 3 99, 9 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_0000018d45036af0 .param/l "ADD" 0 9 12, C4<0000>;
P_0000018d45036b28 .param/l "AND" 0 9 12, C4<0010>;
P_0000018d45036b60 .param/l "NOR" 0 9 12, C4<0101>;
P_0000018d45036b98 .param/l "OR" 0 9 12, C4<0011>;
P_0000018d45036bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_0000018d45036c08 .param/l "SLL" 0 9 12, C4<1000>;
P_0000018d45036c40 .param/l "SLT" 0 9 12, C4<0110>;
P_0000018d45036c78 .param/l "SRL" 0 9 12, C4<1001>;
P_0000018d45036cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_0000018d45036ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_0000018d45036d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_0000018d45036d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_0000018d451dab20 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000018d451c8e30_0 .net/2u *"_ivl_0", 31 0, L_0000018d451dab20;  1 drivers
v0000018d451c95b0_0 .net "opSel", 3 0, v0000018d450c9c50_0;  alias, 1 drivers
v0000018d451c8750_0 .net "operand1", 31 0, L_0000018d45236a60;  alias, 1 drivers
v0000018d451c9970_0 .net "operand2", 31 0, L_0000018d45232ac0;  alias, 1 drivers
v0000018d451c8430_0 .var "result", 31 0;
v0000018d451c9ab0_0 .net "zero", 0 0, L_0000018d45237d20;  alias, 1 drivers
E_0000018d450b8bc0 .event anyedge, v0000018d450c9c50_0, v0000018d451c8750_0, v0000018d450c8d50_0;
L_0000018d45237d20 .cmp/eq 32, v0000018d451c8430_0, L_0000018d451dab20;
S_0000018d45036da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_0000018d451cc040 .param/l "RType" 0 4 2, C4<000000>;
P_0000018d451cc078 .param/l "add" 0 4 5, C4<100000>;
P_0000018d451cc0b0 .param/l "addi" 0 4 8, C4<001000>;
P_0000018d451cc0e8 .param/l "addu" 0 4 5, C4<100001>;
P_0000018d451cc120 .param/l "and_" 0 4 5, C4<100100>;
P_0000018d451cc158 .param/l "andi" 0 4 8, C4<001100>;
P_0000018d451cc190 .param/l "beq" 0 4 10, C4<000100>;
P_0000018d451cc1c8 .param/l "bne" 0 4 10, C4<000101>;
P_0000018d451cc200 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_0000018d451cc238 .param/l "j" 0 4 12, C4<000010>;
P_0000018d451cc270 .param/l "jal" 0 4 12, C4<000011>;
P_0000018d451cc2a8 .param/l "jr" 0 4 6, C4<001000>;
P_0000018d451cc2e0 .param/l "lw" 0 4 8, C4<100011>;
P_0000018d451cc318 .param/l "nor_" 0 4 5, C4<100111>;
P_0000018d451cc350 .param/l "or_" 0 4 5, C4<100101>;
P_0000018d451cc388 .param/l "ori" 0 4 8, C4<001101>;
P_0000018d451cc3c0 .param/l "sgt" 0 4 6, C4<101011>;
P_0000018d451cc3f8 .param/l "sll" 0 4 6, C4<000000>;
P_0000018d451cc430 .param/l "slt" 0 4 5, C4<101010>;
P_0000018d451cc468 .param/l "slti" 0 4 8, C4<101010>;
P_0000018d451cc4a0 .param/l "srl" 0 4 6, C4<000010>;
P_0000018d451cc4d8 .param/l "sub" 0 4 5, C4<100010>;
P_0000018d451cc510 .param/l "subu" 0 4 5, C4<100011>;
P_0000018d451cc548 .param/l "sw" 0 4 8, C4<101011>;
P_0000018d451cc580 .param/l "xor_" 0 4 5, C4<100110>;
P_0000018d451cc5b8 .param/l "xori" 0 4 8, C4<001110>;
v0000018d451c90b0_0 .var "PCsrc", 1 0;
v0000018d451c9150_0 .net "excep_flag", 0 0, o0000018d45181888;  alias, 0 drivers
v0000018d451c8390_0 .net "funct", 5 0, L_0000018d451d9490;  alias, 1 drivers
v0000018d451c9b50_0 .net "opcode", 5 0, L_0000018d451d8ef0;  alias, 1 drivers
v0000018d451c9290_0 .net "operand1", 31 0, L_0000018d450d11c0;  alias, 1 drivers
v0000018d451c9330_0 .net "operand2", 31 0, L_0000018d45232ac0;  alias, 1 drivers
v0000018d451c9470_0 .net "rst", 0 0, v0000018d451d8590_0;  alias, 1 drivers
E_0000018d450b8f40/0 .event anyedge, v0000018d450c8b70_0, v0000018d451c9150_0, v0000018d450c9390_0, v0000018d451c91f0_0;
E_0000018d450b8f40/1 .event anyedge, v0000018d450c8d50_0, v0000018d450c9d90_0;
E_0000018d450b8f40 .event/or E_0000018d450b8f40/0, E_0000018d450b8f40/1;
S_0000018d4506b6a0 .scope module, "dataMem" "DM" 3 103, 11 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v0000018d451c9650 .array "DataMem", 0 1023, 31 0;
v0000018d451c9bf0_0 .net "address", 31 0, v0000018d451c8430_0;  alias, 1 drivers
v0000018d451c9c90_0 .net "clock", 0 0, L_0000018d4508b1b0;  1 drivers
v0000018d451c82f0_0 .net "data", 31 0, L_0000018d450d09e0;  alias, 1 drivers
v0000018d451d1850_0 .var/i "i", 31 0;
v0000018d451d24d0_0 .var "q", 31 0;
v0000018d451d27f0_0 .net "rden", 0 0, v0000018d450c9cf0_0;  alias, 1 drivers
v0000018d451d2b10_0 .net "wren", 0 0, v0000018d450c8710_0;  alias, 1 drivers
E_0000018d450b8c00 .event posedge, v0000018d451c9c90_0;
S_0000018d4506b830 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_0000018d45055c80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_0000018d450b9a40 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v0000018d451d3330_0 .net "PCin", 31 0, L_0000018d452323e0;  alias, 1 drivers
v0000018d451d2bb0_0 .var "PCout", 31 0;
v0000018d451d2390_0 .net "clk", 0 0, L_0000018d450d0dd0;  alias, 1 drivers
v0000018d451d2c50_0 .net "rst", 0 0, v0000018d451d8590_0;  alias, 1 drivers
    .scope S_0000018d45036da0;
T_0 ;
    %wait E_0000018d450b8f40;
    %load/vec4 v0000018d451c9470_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018d451c90b0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000018d451c9150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0000018d451c90b0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000018d451c9b50_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v0000018d451c9290_0;
    %load/vec4 v0000018d451c9330_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v0000018d451c9b50_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000018d451c9290_0;
    %load/vec4 v0000018d451c9330_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v0000018d451c9b50_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v0000018d451c9b50_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v0000018d451c9b50_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000018d451c8390_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0000018d451c90b0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000018d451c90b0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000018d4506b830;
T_1 ;
    %wait E_0000018d450b9b40;
    %load/vec4 v0000018d451d2c50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d451d2bb0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000018d451d3330_0;
    %assign/vec4 v0000018d451d2bb0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000018d450eee30;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d4509d590_0, 0, 32;
T_2.0 ;
    %load/vec4 v0000018d4509d590_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d4509d590_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %load/vec4 v0000018d4509d590_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d4509d590_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936458, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 88192, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 560660481, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 537001984, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 71712, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 4931618, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 333447174, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2890072064, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2890072065, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 541196290, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 543424511, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 268500985, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 537067520, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 275447824, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 537133056, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 735264, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 14891042, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 277282826, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2357526528, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2357592065, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 10895394, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 16840746, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 400556035, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2894397441, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 2894462976, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 545521665, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 268500983, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 543358977, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 268500977, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d450c9750, 0, 4;
    %end;
    .thread T_2;
    .scope S_0000018d45055340;
T_3 ;
    %wait E_0000018d450b9a00;
    %load/vec4 v0000018d450c8b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v0000018d450c85d0_0, 0;
    %split/vec4 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d450c8710_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d450c9570_0, 0;
    %split/vec4 1;
    %assign/vec4 v0000018d450c9cf0_0, 0;
    %assign/vec4 v0000018d450c8ad0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v0000018d450c85d0_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v0000018d450c9c50_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v0000018d450c92f0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d450c8fd0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d450c8710_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d450c9570_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000018d450c9cf0_0, 0, 1;
    %store/vec4 v0000018d450c8ad0_0, 0, 1;
    %load/vec4 v0000018d450c9390_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c85d0_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %load/vec4 v0000018d450c9d90_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000018d450c8ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c9cf0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8fd0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c9570_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c8710_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000018d450c92f0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000018d450c9c50_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000018d450554d0;
T_4 ;
    %wait E_0000018d450b9b40;
    %fork t_1, S_0000018d4503f5b0;
    %jmp t_0;
    .scope S_0000018d4503f5b0;
t_1 ;
    %load/vec4 v0000018d451c8ed0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d4509da90_0, 0, 32;
T_4.2 ;
    %load/vec4 v0000018d4509da90_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v0000018d4509da90_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d451c9010, 0, 4;
    %load/vec4 v0000018d4509da90_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d4509da90_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000018d451c89d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v0000018d451c8c50_0;
    %load/vec4 v0000018d451c9dd0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d451c9010, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d451c9010, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_0000018d450554d0;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000018d450554d0;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d451c8890_0, 0, 32;
T_5.0 ;
    %load/vec4 v0000018d451c8890_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v0000018d451c8890_0;
    %ix/getv/s 4, v0000018d451c8890_0;
    %load/vec4a v0000018d451c9010, 4;
    %ix/getv/s 4, v0000018d451c8890_0;
    %load/vec4a v0000018d451c9010, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v0000018d451c8890_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d451c8890_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0000018d45087400;
T_6 ;
    %wait E_0000018d450b8bc0;
    %load/vec4 v0000018d451c95b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %add;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %sub;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %and;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %or;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %xor;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %or;
    %inv;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v0000018d451c8750_0;
    %load/vec4 v0000018d451c9970_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v0000018d451c9970_0;
    %load/vec4 v0000018d451c8750_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v0000018d451c8750_0;
    %ix/getv 4, v0000018d451c9970_0;
    %shiftl 4;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v0000018d451c8750_0;
    %ix/getv 4, v0000018d451c9970_0;
    %shiftr 4;
    %assign/vec4 v0000018d451c8430_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000018d4506b6a0;
T_7 ;
    %wait E_0000018d450b8c00;
    %load/vec4 v0000018d451d27f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000018d451c9bf0_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v0000018d451c9650, 4;
    %assign/vec4 v0000018d451d24d0_0, 0;
T_7.0 ;
    %load/vec4 v0000018d451d2b10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000018d451c82f0_0;
    %ix/getv 3, v0000018d451c9bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000018d451c9650, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000018d4506b6a0;
T_8 ;
    %end;
    .thread T_8;
    .scope S_0000018d4506b6a0;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 28 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000018d451d1850_0, 0, 32;
T_9.0 ;
    %load/vec4 v0000018d451d1850_0;
    %cmpi/s 50, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v0000018d451d1850_0;
    %load/vec4a v0000018d451c9650, 4;
    %vpi_call 11 30 "$display", "Mem[%d] = %d", &PV<v0000018d451d1850_0, 0, 6>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v0000018d451d1850_0;
    %addi 1, 0, 32;
    %store/vec4 v0000018d451d1850_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0000018d45055c80;
T_10 ;
    %wait E_0000018d450b9b40;
    %load/vec4 v0000018d451d9d50_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000018d451d5d70_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000018d451d5d70_0;
    %addi 1, 0, 32;
    %assign/vec4 v0000018d451d5d70_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000018d450d72d0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d451d9c10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d451d8590_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000018d450d72d0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v0000018d451d9c10_0;
    %inv;
    %assign/vec4 v0000018d451d9c10_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_0000018d450d72d0;
T_13 ;
    %vpi_call 2 40 "$dumpfile", "./BubbleSort(Silicore_BenchMark)/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 41 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000018d451d8590_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000018d451d8590_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v0000018d451d8810_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_vscode_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
