// Seed: 1663179636
module module_0 (
    input logic id_0,
    input id_1,
    input id_2,
    output id_3,
    output id_4,
    input supply0 id_5,
    output logic id_6
);
  logic id_7;
  assign id_4 = SystemTFIdentifier(1, id_2) < id_5[""];
  logic id_8;
  always #(id_1) begin
    id_4 <= id_2;
  end
endmodule
