include $(TEST_DIR)/../Makefile.in
TOP_FILE := \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_abstract_prim_pkg_0.1/prim_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/prim_util_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_uart_0.1/rtl/uart_tx.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_uart_0.1/rtl/uart_rx.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_generic_flop_0/rtl/prim_generic_flop.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_xilinx_flop_0/rtl/prim_xilinx_flop.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_abstract_flop_0/prim_flop.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_generic_flop_2sync_0/rtl/prim_generic_flop_2sync.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_abstract_flop_2sync_0/prim_flop_2sync.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv \
    $(OPEN_TITAN_BUILD)/src/lowrisc_ip_uart_0.1/rtl/uart_core.sv

INCLUDE := -I$(OPEN_TITAN_BUILD)/src/lowrisc_prim_assert_0.1/rtl/ -I$(OPEN_TITAN_BUILD)/src/lowrisc_prim_util_0.1/rtl/

TOP_MODULE := uart_core

VERILATOR_FLAGS := $(TEST_DIR)/uart_core.vlt
