name: DAC
description: DAC Address block
groupName: DAC
source: STM32U375 SVD v1.0
registers:
  - name: CR
    displayName: CR
    description: DAC control register
    addressOffset: 0
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EN1
        description: "This bit is set and cleared by software to enable/disable DAC channel1.\n0: DAC channel1 disabled\n1: DAC channel1 enabled"
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 enabled
            value: 1
      - name: TEN1
        description: "This bit is set and cleared by software to enable/disable DAC channel1 trigger.\n0: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_pclk clock cycle later to the DAC_DOR1 register\n1: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_pclk clock cycles later to the DAC_DOR1 register\nNote: When software trigger is selected, the transfer from the DAC_DHR1 register to the DAC_DOR1 register takes only one dac_pclk clock cycle."
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 trigger disabled and data written into the DAC_DHR1 register are transferred one dac_pclk clock cycle later to the DAC_DOR1 register
            value: 0
          - name: B_0x1
            description: DAC channel1 trigger enabled and data from the DAC_DHR1 register are transferred three dac_pclk clock cycles later to the DAC_DOR1 register
            value: 1
      - name: TSEL1
        description: "These bits select the external event used to trigger DAC channel2\nRefer to the trigger selection tables in  less than xe2 [dacif2_TrigSel]/> for details on trigger configuration and mapping.\n0000: SWTRIG1\n0001-1111: dac_ch1_trg{val}\nNote: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>"
        bitOffset: 2
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG1
            value: 0
          - name: B_0x1
            description: dac_ch1_trg1
            value: 1
          - name: B_0x2
            description: dac_ch1_trg2
            value: 2
          - name: B_0x3
            description: dac_ch1_trg3
            value: 3
          - name: B_0x4
            description: dac_ch1_trg4
            value: 4
          - name: B_0x5
            description: dac_ch1_trg5
            value: 5
          - name: B_0x6
            description: dac_ch1_trg6
            value: 6
          - name: B_0x7
            description: dac_ch1_trg7
            value: 7
          - name: B_0x8
            description: dac_ch1_trg8
            value: 8
          - name: B_0x9
            description: dac_ch1_trg9
            value: 9
          - name: B_0xA
            description: dac_ch1_trg10
            value: 10
          - name: B_0xB
            description: dac_ch1_trg11
            value: 11
          - name: B_0xC
            description: dac_ch1_trg12
            value: 12
          - name: B_0xD
            description: dac_ch1_trg13
            value: 13
          - name: B_0xE
            description: dac_ch1_trg14
            value: 14
          - name: B_0xF
            description: dac_ch1_trg15
            value: 15
      - name: WAVE1
        description: "None\n00: wave generation disabled\n01: Noise wave generation enabled\n10: Triangle wave generation enabled\n11: Triangle wave generation enabled\nNote: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled). Refer to  less than xe1 [Implementation]/>."
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
          - name: B_0x2
            description: Triangle wave generation enabled
            value: 2
          - name: B_0x3
            description: Triangle wave generation enabled
            value: 3
      - name: MAMP1
        description: "These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.\n0000: Unmask bit0 of LFSR/ triangle amplitude equal to 1\n0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3\n0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7\n0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15\n0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31\n0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63\n0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127\n0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255\n1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511\n1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023\n1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047\nOthers: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095"
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN1
        description: "This bit is set and cleared by software.\n0: DAC channel1 DMA mode disabled\n1: DAC channel1 DMA mode enabled"
        bitOffset: 12
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA mode enabled
            value: 1
      - name: DMAUDRIE1
        description: "This bit is set and cleared by software.\n0: DAC channel1 DMA Underrun Interrupt disabled\n1: DAC channel1 DMA Underrun Interrupt enabled"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 DMA Underrun Interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel1 DMA Underrun Interrupt enabled
            value: 1
      - name: CEN1
        description: "This bit is set and cleared by software to enable/disable DAC channel1 calibration, it can be written only if bit EN1 = 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.\n0: DAC channel1 in Normal operating mode\n1: DAC channel1 in calibration mode"
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel1 in calibration mode
            value: 1
      - name: EN2
        description: "This bit is set and cleared by software to enable/disable DAC channel2.\n0: DAC channel2 disabled\n1: DAC channel2 enabledSection 19.3: DAC implementation\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 disabled
            value: 0
          - name: B_0x1
            description: 'DAC channel2 enabledSection 19.3: DAC implementation'
            value: 1
      - name: TEN2
        description: "This bit is set and cleared by software to enable/disable DAC channel2 trigger.\n0: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_pclk clock cycle later to the DAC_DOR2 register\n1: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_pclk clock cycles later to the DAC_DOR2 register\nNote: When software trigger is selected, the transfer from the DAC_DHR2 register to the DAC_DOR2 register takes only one dac_pclk clock cycle. These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 trigger disabled and data written into the DAC_DHR2 register are transferred one dac_pclk clock cycle later to the DAC_DOR2 register
            value: 0
          - name: B_0x1
            description: DAC channel2 trigger enabled and data from the DAC_DHR2 register are transferred three dac_pclk clock cycles later to the DAC_DOR2 register
            value: 1
      - name: TSEL2
        description: "These bits select the external event used to trigger DAC channel2\nRefer to the trigger selection tables in  less than xe2 [dacif2_TrigSel]/> for details on trigger configuration and mapping.\n0000: SWTRIG2\n0001-1111: dac_ch2_trg{val}\nNote: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled). These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 18
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: SWTRIG2
            value: 0
          - name: B_0x1
            description: dac_ch2_trg1
            value: 1
          - name: B_0x2
            description: dac_ch2_trg2
            value: 2
          - name: B_0x3
            description: dac_ch2_trg3
            value: 3
          - name: B_0x4
            description: dac_ch2_trg4
            value: 4
          - name: B_0x5
            description: dac_ch2_trg5
            value: 5
          - name: B_0x6
            description: dac_ch2_trg6
            value: 6
          - name: B_0x7
            description: dac_ch2_trg7
            value: 7
          - name: B_0x8
            description: dac_ch2_trg8
            value: 8
          - name: B_0x9
            description: dac_ch2_trg9
            value: 9
          - name: B_0xA
            description: dac_ch2_trg10
            value: 10
          - name: B_0xB
            description: dac_ch2_trg11
            value: 11
          - name: B_0xC
            description: dac_ch2_trg12
            value: 12
          - name: B_0xD
            description: dac_ch2_trg13
            value: 13
          - name: B_0xE
            description: dac_ch2_trg14
            value: 14
          - name: B_0xF
            description: dac_ch2_trg15
            value: 15
      - name: WAVE2
        description: "These bits are set/reset by software.\n00: wave generation disabled\n01: Noise wave generation enabled\n10: Triangle wave generation enabled\n11: Triangle wave generation enabled\nNote: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: wave generation disabled
            value: 0
          - name: B_0x1
            description: Noise wave generation enabled
            value: 1
          - name: B_0x2
            description: Triangle wave generation enabled
            value: 2
          - name: B_0x3
            description: Triangle wave generation enabled
            value: 3
      - name: MAMP2
        description: "These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode.\n0000: Unmask bit0 of LFSR/ triangle amplitude equal to 1\n0001: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3\n0010: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7\n0011: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15\n0100: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31\n0101: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63\n0110: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127\n0111: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255\n1000: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511\n1001: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023\n1010: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047\nOthers: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 24
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Unmask bit0 of LFSR/ triangle amplitude equal to 1
            value: 0
          - name: B_0x1
            description: Unmask bits[1:0] of LFSR/ triangle amplitude equal to 3
            value: 1
          - name: B_0x2
            description: Unmask bits[2:0] of LFSR/ triangle amplitude equal to 7
            value: 2
          - name: B_0x3
            description: Unmask bits[3:0] of LFSR/ triangle amplitude equal to 15
            value: 3
          - name: B_0x4
            description: Unmask bits[4:0] of LFSR/ triangle amplitude equal to 31
            value: 4
          - name: B_0x5
            description: Unmask bits[5:0] of LFSR/ triangle amplitude equal to 63
            value: 5
          - name: B_0x6
            description: Unmask bits[6:0] of LFSR/ triangle amplitude equal to 127
            value: 6
          - name: B_0x7
            description: Unmask bits[7:0] of LFSR/ triangle amplitude equal to 255
            value: 7
          - name: B_0x8
            description: Unmask bits[8:0] of LFSR/ triangle amplitude equal to 511
            value: 8
          - name: B_0x9
            description: Unmask bits[9:0] of LFSR/ triangle amplitude equal to 1023
            value: 9
          - name: B_0xA
            description: Unmask bits[10:0] of LFSR/ triangle amplitude equal to 2047
            value: 10
      - name: DMAEN2
        description: "This bit is set and cleared by software.\n0: DAC channel2 DMA mode disabled\n1: DAC channel2 DMA mode enabled\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA mode disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA mode enabled
            value: 1
      - name: DMAUDRIE2
        description: "This bit is set and cleared by software.\n0: DAC channel2 DMA underrun interrupt disabled\n1: DAC channel2 DMA underrun interrupt enabled\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 DMA underrun interrupt disabled
            value: 0
          - name: B_0x1
            description: DAC channel2 DMA underrun interrupt enabled
            value: 1
      - name: CEN2
        description: "This bit is set and cleared by software to enable/disable DAC channel2 calibration, it can be written only if EN2 bit is set to 0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.\n0: DAC channel2 in Normal operating mode\n1: DAC channel2 in calibration mode\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 in Normal operating mode
            value: 0
          - name: B_0x1
            description: DAC channel2 in calibration mode
            value: 1
  - name: SWTRGR
    displayName: SWTRGR
    description: DAC software trigger register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWTRIG1
        description: "This bit is set by software to trigger the DAC in software trigger mode.\n0: No trigger\n1: Trigger\nNote: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register."
        bitOffset: 0
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
      - name: SWTRIG2
        description: "This bit is set by software to trigger the DAC in software trigger mode.\n0: No trigger\n1: Trigger\nNote: This bit is cleared by hardware (one dac_pclk clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 1
        bitWidth: 1
        access: write-only
        enumeratedValues:
          - name: B_0x0
            description: No trigger
            value: 0
          - name: B_0x1
            description: Trigger
            value: 1
  - name: DHR12R1
    displayName: DHR12R1
    description: DAC channel1 12-bit right-aligned data holding register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: These bits are written by software. They specify 12-bit data for DAC channel1.
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC1DHRB
        description: These bits are written by software. They specify 12-bit data for DAC channel1 when the DAC operates in Double data mode.
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DHR12L1
    displayName: DHR12L1
    description: DAC channel1 12-bit left aligned data holding register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: "These bits are written by software.\nThey specify 12-bit data for DAC channel1."
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC1DHRB
        description: These bits are written by software. They specify 12-bit data for DAC channel1 when the DAC operates in Double data mode.
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DHR8R1
    displayName: DHR8R1
    description: DAC channel1 8-bit right aligned data holding register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: These bits are written by software. They specify 8-bit data for DAC channel1.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC1DHRB
        description: These bits are written by software. They specify 8-bit data for DAC channel1 when the DAC operates in Double data mode.
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DHR12R2
    displayName: DHR12R2
    description: DAC channel2 12-bit right aligned data holding register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: These bits are written by software. They specify 12-bit data for DAC channel2.
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC2DHRB
        description: These bits are written by software. They specify 12-bit data for DAC channel2 when the DAC operates in DMA Double data mode.
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DHR12L2
    displayName: DHR12L2
    description: DAC channel2 12-bit left aligned data holding register
    addressOffset: 24
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: These bits are written by software which specify 12-bit data for DAC channel2.
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC2DHRB
        description: These bits are written by software. They specify 12-bit data for DAC channel2 when the DAC operates in Double data mode.
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DHR8R2
    displayName: DHR8R2
    description: DAC channel2 8-bit right-aligned data holding register
    addressOffset: 28
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DHR
        description: These bits are written by software which specifies 8-bit data for DAC channel2.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC2DHRB
        description: These bits are written by software. They specify 8-bit data for DAC channel2 when the DAC operates in Double data mode.
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DHR12RD
    displayName: DHR12RD
    description: Dual DAC 12-bit right-aligned data holding register
    addressOffset: 32
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: These bits are written by software which specifies 12-bit data for DAC channel1.
        bitOffset: 0
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: These bits are written by software which specifies 12-bit data for DAC channel2.
        bitOffset: 16
        bitWidth: 12
        access: read-write
  - name: DHR12LD
    displayName: DHR12LD
    description: Dual DAC 12-bit left aligned data holding register
    addressOffset: 36
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: These bits are written by software which specifies 12-bit data for DAC channel1.
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: DACC2DHR
        description: These bits are written by software which specifies 12-bit data for DAC channel2.
        bitOffset: 20
        bitWidth: 12
        access: read-write
  - name: DHR8RD
    displayName: DHR8RD
    description: Dual DAC 8-bit right aligned data holding register
    addressOffset: 40
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DHR
        description: These bits are written by software which specifies 8-bit data for DAC channel1.
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DACC2DHR
        description: These bits are written by software which specifies 8-bit data for DAC channel2.
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: DOR1
    displayName: DOR1
    description: DAC channel1 data output register
    addressOffset: 44
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC1DOR
        description: These bits are read-only, they contain data output for DAC channel1.
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: DACC1DORB
        description: These bits are read-only. They contain data output for DAC channel1.
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: DOR2
    displayName: DOR2
    description: DAC channel2 data output register
    addressOffset: 48
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DACC2DOR
        description: These bits are read-only, they contain data output for DAC channel2.
        bitOffset: 0
        bitWidth: 12
        access: read-only
      - name: DACC2DORB
        description: These bits are read-only. They contain data output for DAC channel2.
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: SR
    displayName: SR
    description: DAC status register
    addressOffset: 52
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DAC1RDY
        description: "This bit is set and cleared by hardware.\n0: DAC channel1 is not yet ready to accept the trigger nor output data\n1: DAC channel1 is ready to accept the trigger or output data"
        bitOffset: 11
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 is not yet ready to accept the trigger nor output data
            value: 0
          - name: B_0x1
            description: DAC channel1 is ready to accept the trigger or output data
            value: 1
      - name: DORSTAT1
        description: "This bit is set and cleared by hardware. It is applicable only when the DAC operates in Double data mode.\n0: DOR[11:0] is used actual DAC output\n1: DORB[11:0] is used actual DAC output"
        bitOffset: 12
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DOR[11:0] is used actual DAC output
            value: 0
          - name: B_0x1
            description: DORB[11:0] is used actual DAC output
            value: 1
      - name: DMAUDR1
        description: "This bit is set by hardware and cleared by software (by writing it to 1).\n0: No DMA underrun error condition occurred for DAC channel1\n1: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)"
        bitOffset: 13
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No DMA underrun error condition occurred for DAC channel1
            value: 0
          - name: B_0x1
            description: DMA underrun error condition occurred for DAC channel1 (the currently selected trigger is driving DAC channel1 conversion at a frequency higher than the DMA service capability rate)
            value: 1
      - name: CAL_FLAG1
        description: "None\n0: calibration trimming value is lower than the offset correction value\n1: calibration trimming value is equal or greater than the offset correction value"
        bitOffset: 14
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST1
        description: "None\n0: There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written\n1: There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written"
        bitOffset: 15
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR1 ongoing: DAC_SHSR1 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR1 ongoing: DAC_SHSR1 cannot be written'
            value: 1
      - name: DAC2RDY
        description: "This bit is set and cleared by hardware.\n0: DAC channel2 is not yet ready to accept the trigger nor output data\n1: DAC channel2 is ready to accept the trigger or output data\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 27
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 is not yet ready to accept the trigger nor output data
            value: 0
          - name: B_0x1
            description: DAC channel2 is ready to accept the trigger or output data
            value: 1
      - name: DORSTAT2
        description: "This bit is set and cleared by hardware. It is applicable only when the DAC operates in Double data mode.\n0: DOR[11:0] is used actual DAC output\n1: DORB[11:0] is used actual DAC outputSection\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 28
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: DOR[11:0] is used actual DAC output
            value: 0
          - name: B_0x1
            description: DORB[11:0] is used actual DAC outputSection
            value: 1
      - name: DMAUDR2
        description: "This bit is set by hardware and cleared by software (by writing it to 1).\n0: No DMA underrun error condition occurred for DAC channel21: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 29
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 'No DMA underrun error condition occurred for DAC channel21: DMA underrun error condition occurred for DAC channel2 (the currently selected trigger is driving DAC channel2 conversion at a frequency higher than the DMA service capability rate).'
            value: 0
      - name: CAL_FLAG2
        description: "This bit is set and cleared by hardware\n0: calibration trimming value is lower than the offset correction value\n1: calibration trimming value is equal or greater than the offset correction value\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 30
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: calibration trimming value is lower than the offset correction value
            value: 0
          - name: B_0x1
            description: calibration trimming value is equal or greater than the offset correction value
            value: 1
      - name: BWST2
        description: "This bit is systematically set just after Sample and hold mode enable. It is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI/LSE periods of synchronization).\n0: There is no write operation of DAC_SHSR2 ongoing: DAC_SHSR2 can be written\n1: There is a write operation of DAC_SHSR2 ongoing: DAC_SHSR2 cannot be written\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 31
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 'There is no write operation of DAC_SHSR2 ongoing: DAC_SHSR2 can be written'
            value: 0
          - name: B_0x1
            description: 'There is a write operation of DAC_SHSR2 ongoing: DAC_SHSR2 cannot be written'
            value: 1
  - name: CCR
    displayName: CCR
    description: DAC calibration control register
    addressOffset: 56
    size: 32
    resetValue: 0
    resetMask: 4292935648
    fields:
      - name: OTRIM1
        description: None
        bitOffset: 0
        bitWidth: 5
        access: read-write
      - name: OTRIM2
        description: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>.
        bitOffset: 16
        bitWidth: 5
        access: read-write
  - name: MCR
    displayName: MCR
    description: DAC mode control register
    addressOffset: 60
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MODE1
        description: "These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1 = 0 and bit CEN1 = 0 in the DAC_CR register). If EN1 = 1 or CEN1 = 1 the write operation is ignored.\nThey can be set and cleared by software to select the DAC channel1 mode.\n000: DAC channel1 in Normal mode is connected to external pin with Buffer enabled\n001: DAC channel1 in Normal mode is connected to external pin and to on chip peripherals with buffer enabled\n010: DAC channel1 in Normal mode is connected to external pin with buffer disabled\n011: DAC channel1 in Normal mode is connected to on chip peripherals with Buffer disabled\n100: DAC channel1 in Sample and hold mode is connected to external pin with Buffer enabled\n101: DAC channel1 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer enabled\n110: DAC channel1 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer disabled\n111: DAC channel1 in Sample and hold mode is connected to on chip peripherals with Buffer disabled\nNote: This register can be modified only when EN1 = 0."
        bitOffset: 0
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel1 in Normal mode is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x1
            description: DAC channel1 in Normal mode is connected to external pin and to on chip peripherals with buffer enabled
            value: 1
          - name: B_0x2
            description: DAC channel1 in Normal mode is connected to external pin with buffer disabled
            value: 2
          - name: B_0x3
            description: DAC channel1 in Normal mode is connected to on chip peripherals with Buffer disabled
            value: 3
          - name: B_0x4
            description: DAC channel1 in Sample and hold mode is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x5
            description: DAC channel1 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer enabled
            value: 5
          - name: B_0x6
            description: DAC channel1 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer disabled
            value: 6
          - name: B_0x7
            description: DAC channel1 in Sample and hold mode is connected to on chip peripherals with Buffer disabled
            value: 7
      - name: DMADOUBLE1
        description: "This bit is set and cleared by software.\n0: DMA Normal mode selected\n1: DMA Double data mode selected"
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Normal mode selected
            value: 0
          - name: B_0x1
            description: DMA Double data mode selected
            value: 1
      - name: SINFORMAT1
        description: "This bit is set and cleared by software.\n0: Input data is in unsigned format \n1: Input data is in signed format (2's complement). The MSB bit represents the sign."
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input data is in unsigned format
            value: 0
          - name: B_0x1
            description: Input data is in signed format (2's complement). The MSB bit represents the sign.
            value: 1
      - name: HFSEL
        description: "None\n00: High frequency interface mode disabled\n01: High frequency interface mode compatible to AHB greater or equal 48 MHz enabled\n10: Reserved\n11: Reserved"
        bitOffset: 14
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: High frequency interface mode disabled
            value: 0
          - name: B_0x1
            description: High frequency interface mode compatible to AHB greater or equal 48 MHz enabled
            value: 1
      - name: MODE2
        description: "These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2 = 0 and bit CEN2 = 0 in the DAC_CR register). If EN2 = 1 or CEN2 = 1 the write operation is ignored.\nThey can be set and cleared by software to select the DAC channel2 mode.\n000: DAC channel2 in Normal mode is connected to external pin with Buffer enabled\n001: DAC channel2 in Normal mode is connected to external pin and to on chip peripherals with buffer enabled\n010: DAC channel2 in Normal mode is connected to external pin with buffer disabled\n011: DAC channel2 in Normal mode is connected to on chip peripherals with Buffer disabled\n100: DAC channel2 in Sample and hold mode is connected to external pin with Buffer enabled\n101: DAC channel2 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer enabled\n110: DAC channel2 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer disabled\n111: DAC channel2 in Sample and hold mode is connected to on chip peripherals with Buffer disabled\nNote: This register can be modified only when EN2 = 0.\nNote: Refer to  less than xe1 [Implementation]/> for the availability of DAC channel2."
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC channel2 in Normal mode is connected to external pin with Buffer enabled
            value: 0
          - name: B_0x1
            description: DAC channel2 in Normal mode is connected to external pin and to on chip peripherals with buffer enabled
            value: 1
          - name: B_0x2
            description: DAC channel2 in Normal mode is connected to external pin with buffer disabled
            value: 2
          - name: B_0x3
            description: DAC channel2 in Normal mode is connected to on chip peripherals with Buffer disabled
            value: 3
          - name: B_0x4
            description: DAC channel2 in Sample and hold mode is connected to external pin with Buffer enabled
            value: 4
          - name: B_0x5
            description: DAC channel2 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer enabled
            value: 5
          - name: B_0x6
            description: DAC channel2 in Sample and hold mode is connected to external pin and to on chip peripherals with Buffer disabled
            value: 6
          - name: B_0x7
            description: DAC channel2 in Sample and hold mode is connected to on chip peripherals with Buffer disabled
            value: 7
      - name: DMADOUBLE2
        description: "This bit is set and cleared by software.\n0: DMA Normal mode selected\n1: DMA Double data mode selected\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Normal mode selected
            value: 0
          - name: B_0x1
            description: DMA Double data mode selected
            value: 1
      - name: SINFORMAT2
        description: "This bit is set and cleared by software.\n0: Input data is in unsigned format \n1: Input data is in signed format (2's complement). The MSB bit represents the sign.\nNote: This bit is available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Input data is in unsigned format
            value: 0
          - name: B_0x1
            description: Input data is in signed format (2's complement). The MSB bit represents the sign.
            value: 1
  - name: SHSR1
    displayName: SHSR1
    description: DAC channel1 sample and hold sample time register
    addressOffset: 64
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAMPLE1
        description: These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWST1 of DAC_SR register is low, If BWST1 = 1, the write operation is ignored.
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: SHSR2
    displayName: SHSR2
    description: DAC channel2 sample and hold sample time register
    addressOffset: 68
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAMPLE2
        description: These bits can be written when the DAC channel2 is disabled or also during normal operation.
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: SHHR
    displayName: SHHR
    description: DAC sample and hold time register
    addressOffset: 72
    size: 32
    resetValue: 65537
    resetMask: 4294967295
    fields:
      - name: THOLD1
        description: "Hold time = (THOLD[9:0]) x LSI/LSE clock period\nNote: This register can be modified only when EN1 = 0."
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: THOLD2
        description: "Hold time = (THOLD[9:0]) x LSI/LSE clock period\nNote: This register can be modified only when EN2 = 0.\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 16
        bitWidth: 10
        access: read-write
  - name: SHRR
    displayName: SHRR
    description: DAC sample and hold refresh time register
    addressOffset: 76
    size: 32
    resetValue: 65537
    resetMask: 4294967295
    fields:
      - name: TREFRESH1
        description: "Refresh time = (TREFRESH[7:0]) x LSI / LSE clock period\nNote: This register can be modified only when EN1 = 0."
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: TREFRESH2
        description: "Refresh time = (TREFRESH[7:0]) x LSI / LSE clock period\nNote: This register can be modified only when EN2 = 0.\nNote: These bits are available only on dual-channel DACs. Refer to  less than xe1 [Implementation]/>."
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: AUTOCR
    displayName: AUTOCR
    description: DAC Autonomous mode control register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AUTOMODE
        description: "This bit is set and cleared by software.\n0: DAC Autonomous mode disabled\n1: DAC Autonomous mode enabled"
        bitOffset: 22
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DAC Autonomous mode disabled
            value: 0
          - name: B_0x1
            description: DAC Autonomous mode enabled
            value: 1
addressBlocks:
  - offset: 0
    size: 1024
    usage: registers
interrupts:
  - name: INTR
    description: DAC1 global interrupt
