Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 90025e898a884be99e0d4234b9fb4672 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot SequenceDetectorInterfaceTB_behav xil_defaultlib.SequenceDetectorInterfaceTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Debounce_SequenceDet
Compiling module xil_defaultlib.Clk500Hz
Compiling module xil_defaultlib.OneShot
Compiling module xil_defaultlib.Debounce(d=Debounce_SequenceDet_...
Compiling module xil_defaultlib.SequenceDetector(sd=Debounce_Seq...
Compiling module xil_defaultlib.SequenceDetectorTop
Compiling module xil_defaultlib.SequenceDetectorInterfaceTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot SequenceDetectorInterfaceTB_behav
