{
   "ActiveEmotionalView":"No Loops",
   "Default View_ScaleFactor":"1.0",
   "Default View_TopLeft":"-318,-154",
   "DisplayTieOff":"1",
   "ExpandedHierarchyInLayout":"",
   "No Loops_ExpandedHierarchyInLayout":"",
   "No Loops_Layout":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port GPIO_LED -pg 1 -lvl 8 -x 2400 -y 340 -defaultsOSRD
preplace port GPIO_SW -pg 1 -lvl 8 -x 2400 -y 200 -defaultsOSRD
preplace port UART -pg 1 -lvl 8 -x 2400 -y 880 -defaultsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace port port-id_CPU_RESETN -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port port-id_BTNU -pg 1 -lvl 0 -x 0 -y 280 -defaultsOSRD
preplace port port-id_BTND -pg 1 -lvl 0 -x 0 -y 360 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 220 -defaultsOSRD -pinDir clk_in1 left -pinY clk_in1 0L -pinDir clk_100mhz right -pinY clk_100mhz 0R
preplace inst system_reset -pg 1 -lvl 2 -x 430 -y 420 -swap {0 1 2 3 4 5 6 7 9 8} -defaultsOSRD -pinDir slowest_sync_clk left -pinY slowest_sync_clk 0L -pinDir ext_reset_in left -pinY ext_reset_in 20L -pinDir aux_reset_in left -pinY aux_reset_in 40L -pinDir mb_debug_sys_rst left -pinY mb_debug_sys_rst 60L -pinDir dcm_locked left -pinY dcm_locked 80L -pinDir mb_reset right -pinY mb_reset 0R -pinBusDir bus_struct_reset right -pinBusY bus_struct_reset 20R -pinBusDir peripheral_reset right -pinBusY peripheral_reset 40R -pinBusDir interconnect_aresetn right -pinBusY interconnect_aresetn 80R -pinBusDir peripheral_aresetn right -pinBusY peripheral_aresetn 60R
preplace inst uart_axi_iface -pg 1 -lvl 4 -x 1180 -y 580 -swap {4 1 2 3 8 5 6 7 0 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29} -defaultsOSRD -pinDir UART_TX_FIFO right -pinY UART_TX_FIFO 100R -pinDir UART_RX_FIFO right -pinY UART_RX_FIFO 120R -pinDir M_AXI right -pinY M_AXI 0R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 0L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 20L
preplace inst axi_interconnect -pg 1 -lvl 5 -x 1620 -y 180 -swap {58 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 20 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 116 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 136 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 96 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 191 190} -defaultsOSRD -pinDir S00_AXI left -pinY S00_AXI 300L -pinDir S01_AXI left -pinY S01_AXI 0L -pinDir S02_AXI left -pinY S02_AXI 220L -pinDir M00_AXI right -pinY M00_AXI 20R -pinDir M01_AXI right -pinY M01_AXI 160R -pinDir M02_AXI right -pinY M02_AXI 0R -pinDir M03_AXI right -pinY M03_AXI 340R -pinDir aclk left -pinY aclk 340L -pinDir aresetn left -pinY aresetn 320L
preplace inst axi_uart -pg 1 -lvl 6 -x 1980 -y 880 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 23 22} -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir UART right -pinY UART 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 60L -pinDir interrupt left -pinY interrupt 40L
preplace inst axi_gpio_inputs -pg 1 -lvl 6 -x 1980 -y 200 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_gpio_outputs -pg 1 -lvl 6 -x 1980 -y 340 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir GPIO right -pinY GPIO 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst fifo_to_uart -pg 1 -lvl 5 -x 1620 -y 680 -defaultsOSRD -pinDir UART_TX_FIFO left -pinY UART_TX_FIFO 0L -pinDir UART_RX_FIFO left -pinY UART_RX_FIFO 20L -pinDir M_AXI right -pinY M_AXI 200R -pinDir UART_INT right -pinY UART_INT 240R -pinDir M_AXI_ACLK left -pinY M_AXI_ACLK 40L -pinDir M_AXI_ARESETN left -pinY M_AXI_ARESETN 80L
preplace inst axi_bram_ctrl -pg 1 -lvl 6 -x 1980 -y 60 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir BRAM_PORTA right -pinY BRAM_PORTA 0R -pinDir s_axi_aclk left -pinY s_axi_aclk 20L -pinDir s_axi_aresetn left -pinY s_axi_aresetn 40L
preplace inst axi_bram -pg 1 -lvl 7 -x 2250 -y 60 -defaultsOSRD -pinDir BRAM_PORTA left -pinY BRAM_PORTA 0L -pinDir rsta_busy right -pinY rsta_busy 0R
preplace inst up_button -pg 1 -lvl 2 -x 430 -y 260 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 0R
preplace inst system_ila_0 -pg 1 -lvl 6 -x 1980 -y 480 -swap {20 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 0 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 60 58 61 59} -defaultsOSRD -pinDir SLOT_0_AXI left -pinY SLOT_0_AXI 40L -pinDir SLOT_1_AXI left -pinY SLOT_1_AXI 0L -pinDir clk left -pinY clk 140L -pinBusDir probe0 left -pinBusY probe0 100L -pinDir resetn left -pinY resetn 160L -pinBusDir probe1 left -pinBusY probe1 120L
preplace inst down_button -pg 1 -lvl 3 -x 790 -y 340 -defaultsOSRD -pinDir CLK left -pinY CLK 0L -pinDir PIN left -pinY PIN 20L -pinDir Q right -pinY Q 60R
preplace inst axi4_lite_slave_exam_0 -pg 1 -lvl 6 -x 1980 -y 740 -defaultsOSRD -pinDir S_AXI left -pinY S_AXI 0L -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L
preplace inst controller -pg 1 -lvl 3 -x 790 -y 120 -swap {1 2 0 5 3 4 6} -defaultsOSRD -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinDir BUTTON left -pinY BUTTON 60L -pinDir IDLE right -pinY IDLE 40R -pinBusDir STR_ADDR right -pinBusY STR_ADDR 0R -pinBusDir OUT_ADDR right -pinBusY OUT_ADDR 20R -pinDir START right -pinY START 60R
preplace inst tester -pg 1 -lvl 4 -x 1180 -y 400 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 37 38 36} -defaultsOSRD -pinDir M_AXI right -pinY M_AXI 0R -pinDir clk left -pinY clk 20L -pinDir resetn left -pinY resetn 40L -pinDir BUTTON left -pinY BUTTON 0L
preplace inst tokenizer -pg 1 -lvl 4 -x 1180 -y 120 -swap {0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 41 42 36 37 40 39 38} -defaultsOSRD -pinDir AXI right -pinY AXI 0R -pinDir clk left -pinY clk 80L -pinDir resetn left -pinY resetn 100L -pinBusDir STR_ADDR left -pinBusY STR_ADDR 0L -pinBusDir OUT_ADDR left -pinBusY OUT_ADDR 20L -pinBusDir FIRST_TOKEN right -pinBusY FIRST_TOKEN 20R -pinDir START left -pinY START 60L -pinDir IDLE left -pinY IDLE 40L
preplace netloc UP_BUTTON 1 0 2 NJ 280 NJ
preplace netloc axi_uartlite_0_interrupt 1 5 1 N 920
preplace netloc button_0_Q 1 2 4 610 280 NJ 280 1400J 580 N
preplace netloc clk_in1_0_1 1 0 1 NJ 220
preplace netloc ext_reset_in_0_1 1 0 2 NJ 440 NJ
preplace netloc proc_sys_reset_0_peripheral_aresetn 1 2 4 650 480 970 760 1400 980 1830
preplace netloc system_clock_clk_100mhz 1 1 5 240 340 630 460 950 520 1420 620 1810
preplace netloc system_reset_interconnect_aresetn 1 2 3 NJ 500 NJ 500 N
preplace netloc PIN_0_1 1 0 3 NJ 360 NJ 360 NJ
preplace netloc down_button_Q 1 3 1 N 400
preplace netloc tokenizer_0_IDLE 1 3 1 N 160
preplace netloc controller_0_STR_ADDR 1 3 1 N 120
preplace netloc controller_0_OUT_ADDR 1 3 1 N 140
preplace netloc controller_0_START 1 3 3 930 340 1360J 600 N
preplace netloc axi_bram_ctrl_0_BRAM_PORTA 1 6 1 NJ 60
preplace netloc axi_gpio_inputs_GPIO 1 6 2 NJ 200 NJ
preplace netloc axi_gpio_outputs_GPIO 1 6 2 NJ 340 NJ
preplace netloc axi_interconnect_M00_AXI 1 5 1 N 200
preplace netloc axi_interconnect_M01_AXI 1 5 1 N 340
preplace netloc axi_interconnect_M02_AXI 1 5 1 1770 60n
preplace netloc axi_uart_UART 1 6 2 NJ 880 NJ
preplace netloc fifo_to_uart_M_AXI 1 5 1 N 880
preplace netloc uart_axi_iface_M_AXI 1 4 1 1380 480n
preplace netloc uart_axi_iface_UART_RX_FIFO 1 4 1 N 700
preplace netloc uart_axi_iface_UART_TX_FIFO 1 4 1 N 680
preplace netloc tester_0_M_AXI 1 4 1 N 400
preplace netloc axi_interconnect_M03_AXI 1 5 1 1770 520n
preplace netloc tokenizer_0_AXI 1 4 2 1360 120 1790J
levelinfo -pg 1 0 130 430 790 1180 1620 1980 2250 2400
pagesize -pg 1 -db -bbox -sgen -150 0 2520 1000
",
   "No Loops_ScaleFactor":"1.10864",
   "No Loops_TopLeft":"575,5",
   "guistr":"# # String gsaved with Nlview 7.0r4  2019-12-20 bk=1.5203 VDI=41 GEI=36 GUI=JA:10.0 TLS
#  -string -flagsOSRD
preplace port port-id_CLK100MHZ -pg 1 -lvl 0 -x 0 -y 60 -defaultsOSRD
preplace port port-id_reset -pg 1 -lvl 0 -x 0 -y 120 -defaultsOSRD
preplace inst system_clock -pg 1 -lvl 1 -x 130 -y 60 -defaultsOSRD
preplace inst proc_sys_reset_0 -pg 1 -lvl 2 -x 430 -y 100 -defaultsOSRD
preplace netloc clk_in1_0_1 1 0 1 NJ 60
preplace netloc reset_1 1 0 2 NJ 120 240J
preplace netloc system_clock_clk_100mhz 1 1 1 NJ 60
levelinfo -pg 1 0 130 430 620
pagesize -pg 1 -db -bbox -sgen -140 0 620 200
"
}
{
   "da_axi4_cnt":"9",
   "da_board_cnt":"4",
   "da_bram_cntlr_cnt":"4",
   "da_clkrst_cnt":"8"
}
