<div id="pf239" class="pf w0 h0" data-page-no="239"><div class="pc pc239 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg239.png"/><div class="c xf1 y32b2 w61 h173"><div class="t m0 x51 h26 y32b3 ff2 fsf fc0 sc0 ls0 ws0">pulse width</div><div class="t m0 xb5 h26 y32b4 ff2 fsf fc0 sc0 ls1ca ws0">counter ov<span class="_ _16"></span>erflow</div><div class="t m0 x9d h26 y32b5 ff2 fsf fc0 sc0 ls0 ws0">timer module counter =</div><div class="t m0 x11d h26 y32b6 ff2 fsf fc0 sc0 ls0">MOD</div><div class="t m0 xc2 h26 y32b7 ff2 fsf fc0 sc0 ls1ca ws2f5">period</div><div class="t m0 xb6 h26 y32b8 ff2 fsf fc0 sc0 ls0 ws0">(2 x CnV)</div><div class="t m0 x51 h26 y32b9 ff2 fsf fc0 sc0 ls0 ws0">(2 x MOD)</div><div class="t m0 x2b h26 y32ba ff2 fsf fc0 sc0 ls0 ws0">timer module counter = 0</div><div class="t m0 x3e h26 y32bb ff2 fsf fc0 sc0 ls0 ws0">channel (n) match</div><div class="t m0 x7e h26 y32bc ff2 fsf fc0 sc0 ls0 ws0">(timer module counting</div><div class="t m0 xd1 h26 y32bd ff2 fsf fc0 sc0 ls0 ws0">is down)</div><div class="t m0 x20 h26 y32be ff2 fsf fc0 sc0 ls0 ws0">channel (n) match</div><div class="t m0 x22 h26 y32bf ff2 fsf fc0 sc0 ls0 ws0">(timer module counting</div><div class="t m0 x1e h26 y32c0 ff2 fsf fc0 sc0 ls0 ws0">is up)</div><div class="t m0 x132 h26 y32c1 ff2 fsf fc0 sc0 ls1ca ws0">counter ov<span class="_ _16"></span>erflow</div><div class="t m0 x109 h26 y32c2 ff2 fsf fc0 sc0 ls0 ws0">timer module counter =</div><div class="t m0 xe5 h26 y32c3 ff2 fsf fc0 sc0 ls0">MOD</div><div class="t m0 x0 h26 y32c4 ff2 fsf fc0 sc0 ls0 ws0">channel (n) output</div></div><div class="t m0 x92 h9 y32c5 ff1 fs2 fc0 sc0 ls0 ws0">Figure 31-88. CPWM period and pulse width with ELSnB:ELSnA = 1:0</div><div class="t m0 x9 hf y32c6 ff3 fs5 fc0 sc0 ls0 ws0">If (ELSnB:ELSnA = 0:0) when the TPM counter reaches the value in the CnV register,</div><div class="t m0 x9 hf y32c7 ff3 fs5 fc0 sc0 ls0 ws0">the CHnF bit is set and the channel (n) interrupt is generated (if CHnIE = 1), however the</div><div class="t m0 x9 hf y32c8 ff3 fs5 fc0 sc0 ls0 ws0">channel (n) output is not controlled by TPM.</div><div class="t m0 x9 hf y32c9 ff3 fs5 fc0 sc0 ls0 ws0">If (ELSnB:ELSnA = 1:0), then the channel (n) output is forced high at the channel (n)</div><div class="t m0 x9 hf y32ca ff3 fs5 fc0 sc0 ls0 ws0">match (TPM counter = CnV) when counting down, and it is forced low at the channel (n)</div><div class="t m0 x9 hf y32cb ff3 fs5 fc0 sc0 ls0 ws0">match when counting up (see the following figure).</div><div class="c x9a y32cc w62 h174"><div class="t m0 x120 h26 y32cd ff2 fsf fc0 sc0 ls0 ws0">TOF bit</div><div class="t m0 x97 h175 y32ce ff2 fsf fc0 sc0 ls0 ws405">... <span class="ls25f v0">7</span><span class="ws406 v1b">8 8</span></div><div class="t m0 xd1 h26 y32cf ff2 fsf fc0 sc0 ls0 ws407">7<span class="_ _22e"> </span>7 7</div><div class="t m0 xbc h26 y32d0 ff2 fsf fc0 sc0 ls0 ws0">6 <span class="_ _f7"> </span>6 <span class="_ _13a"> </span>6 </div><div class="t m0 x9c h26 y32cf ff2 fsf fc0 sc0 ls0 ws408">5<span class="_ _22f"> </span>5<span class="_ _13c"> </span>5<span class="_ _230"></span>4<span class="_ _d6"> </span>4<span class="_ _231"></span>3 3</div><div class="t m0 x26 h26 y32d1 ff2 fsf fc0 sc0 ls0 ws409">2<span class="_ _dd"> </span>2<span class="_ _232"></span>1 <span class="ls260 v1b">0</span><span class="ls261 v1b">1</span><span class="v1b">...</span></div><div class="t m0 xfb h25 y32d2 ff2 fse fc0 sc0 ls0 ws0">previous value</div><div class="t m0 x142 h26 y32d3 ff2 fsf fc0 sc0 ls0 ws1bf">CNT</div><div class="t m0 x36 h26 y32d4 ff2 fsf fc0 sc0 ls0 ws0">channel (n) output</div><div class="t m0 xac h26 y32d5 ff2 fsf fc0 sc0 ls0">counter</div><div class="t m0 xdb h26 y32d6 ff2 fsf fc0 sc0 ls0">overflow</div><div class="t m0 xd0 h26 y32d7 ff2 fsf fc0 sc0 ls0 ws0">channel (n) match in</div><div class="t m0 x3c h176 y32d8 ff2 fsf fc0 sc0 ls0 ws0">down counting<span class="_ _7c"> </span><span class="v7">channel (n) match in</span></div><div class="t m0 xff h15d y32d9 ff2 fsf fc0 sc0 ls0 ws0">up counting<span class="_ _de"> </span><span class="v2">channel (n) match in</span></div><div class="t m0 x7 h26 y32da ff2 fsf fc0 sc0 ls0 ws0">down counting</div><div class="t m0 x162 h26 y32db ff2 fsf fc0 sc0 ls0">counter</div><div class="t m0 x15f h26 y32dc ff2 fsf fc0 sc0 ls0">overflow</div><div class="t m0 x11c h26 y32dd ff2 fsf fc0 sc0 ls0 ws0">CHnF bit</div><div class="t m0 x0 h26 y32de ff2 fsf fc0 sc0 ls0 ws0">MOD = 0x0008</div><div class="t m0 x0 h26 y32df ff2 fsf fc0 sc0 ls0 ws0">CnV = 0x0005</div></div><div class="t m0 x3c h9 y32e0 ff1 fs2 fc0 sc0 ls0 ws0">Figure 31-89. CPWM signal with ELSnB:ELSnA = 1:0</div><div class="t m0 x9 hf y32e1 ff3 fs5 fc0 sc0 ls0 ws0">If (ELSnB:ELSnA = X:1), then the channel (n) output is forced low at the channel (n)</div><div class="t m0 x9 hf y32e2 ff3 fs5 fc0 sc0 ls0 ws0">match (TPM counter = CnV) when counting down, and it is forced high at the channel (n)</div><div class="t m0 x9 hf y32e3 ff3 fs5 fc0 sc0 ls0 ws0">match when counting up (see the following figure).</div><div class="c x118 y32e4 w63 h177"><div class="t m0 x89 h26 y32e5 ff2 fsf fc0 sc0 ls0 ws0">TOF bit</div><div class="t m0 x37 h178 y32e6 ff2 fsf fc0 sc0 ls0 ws405">... <span class="ls25f v0">7</span><span class="ws40a v1b">8 8</span></div><div class="t m0 xd0 h26 y32e7 ff2 fsf fc0 sc0 ls0 ws40b">7<span class="_ _22e"> </span>7 7</div><div class="t m0 x121 h26 y32e8 ff2 fsf fc0 sc0 ls0 ws0">6 <span class="_ _f7"> </span>6 <span class="_ _13a"> </span>6 </div><div class="t m0 x9e h26 y32e7 ff2 fsf fc0 sc0 ls0 ws408">5<span class="_ _22f"> </span>5<span class="_ _13c"> </span>5<span class="_ _230"></span>4<span class="_ _d6"> </span>4<span class="_ _231"></span>3 3</div><div class="t m0 x25 h26 y32e9 ff2 fsf fc0 sc0 ls0 ws409">2<span class="_ _dd"> </span>2<span class="_ _232"></span>1 <span class="ls262 v1b">0</span><span class="ls263 v1b">1</span><span class="v1b">...</span></div><div class="t m0 xae h25 y32ea ff2 fse fc0 sc0 ls23f ws0">previous value</div><div class="t m0 x118 h26 y32eb ff2 fsf fc0 sc0 ls0 ws1bf">CNT</div><div class="t m0 xa6 h26 y32ec ff2 fsf fc0 sc0 ls0 ws0">channel (n) output</div><div class="t m0 x3e h26 y32ed ff2 fsf fc0 sc0 ls0">counter</div><div class="t m0 x45 h26 y32ee ff2 fsf fc0 sc0 ls0">overflow</div><div class="t m0 x5 h26 y32ef ff2 fsf fc0 sc0 ls0 ws0">channel (n) match in</div><div class="t m0 x3c h179 y32f0 ff2 fsf fc0 sc0 ls0 ws0">down counting<span class="_ _74"> </span><span class="v21">channel (n) match in</span></div><div class="t m0 x32 h17a y32f1 ff2 fsf fc0 sc0 ls0 ws0">up counting<span class="_ _5f"> </span><span class="v21">channel (n) match in</span></div><div class="t m0 x79 h26 y32f2 ff2 fsf fc0 sc0 ls0 ws0">down counting</div><div class="t m0 x12f h26 y32f3 ff2 fsf fc0 sc0 ls0">counter</div><div class="t m0 x130 h26 y32f4 ff2 fsf fc0 sc0 ls0">overflow</div><div class="t m0 xd2 h26 y32f5 ff2 fsf fc0 sc0 ls0 ws0">CHnF bit</div><div class="t m0 x0 h26 y32f6 ff2 fsf fc0 sc0 ls0 ws0">MOD = 0x0008</div><div class="t m0 x0 h26 y32f7 ff2 fsf fc0 sc0 ls0 ws0">CnV = 0x0005</div></div><div class="t m0 x147 h9 y32f8 ff1 fs2 fc0 sc0 ls0 ws0">Figure 31-90. CPWM signal with ELSnB:ELSnA = X:1</div><div class="t m0 x7d h10 y141 ff1 fs4 fc0 sc0 ls0 ws0">Chapter 31 Timer/PWM Module (TPM)</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">Freescale Semiconductor, Inc.<span class="_ _113"> </span>569</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
