810
~E 1 "./src/TestBench/main_TB.vhd" 6 main_tb
~A 1 "./src/TestBench/main_TB.vhd" 9 tb_architecture
~E 1 "./src/TestBench/controlunit_TB.vhd" 7 controlunit_tb
~A 1 "./src/TestBench/controlunit_TB.vhd" 10 tb_architecture
~E 1 "./src/TestBench/alu_TB.vhd" 7 alu_tb
~A 1 "./src/TestBench/alu_TB.vhd" 10 tb_architecture
~E 1 "./src/alu.vhd" 5 alu
~A 1 "./src/alu.vhd" 17 alu
~E 1 "./src/ControlUnit.vhd" 5 controlunit
~A 1 "./src/ControlUnit.vhd" 22 controlunit
~E 1 "./src/TestBench/ir_pc_TB.vhd" 7 ir_pc_tb
~A 1 "./src/TestBench/ir_pc_TB.vhd" 10 tb_architecture
~E 1 "./src/IR_PC.vhd" 5 ir_pc
~A 1 "./src/IR_PC.vhd" 17 ir_pc
~E 1 "./src/main.vhd" 4 main
~A 1 "./src/main.vhd" 25 main
~C 1 "./src/TestBench/controlunit_TB.vhd" 179 testbench_for_controlunit
~E 1 "./src/TestBench/mux_TB.vhd" 7 mux_tb
~A 1 "./src/TestBench/mux_TB.vhd" 10 tb_architecture
~E 1 "./src/TestBench/mainregisters_TB.vhd" 7 mainregisters_tb
~A 1 "./src/TestBench/mainregisters_TB.vhd" 10 tb_architecture
~E 1 "./src/mainregisters.vhd" 5 mainregisters
~A 1 "./src/mainregisters.vhd" 17 mainregisters
~E 1 "./src/mux.vhd" 6 mux
~A 1 "./src/mux.vhd" 19 mux
~E 1 "./src/TestBench/rom_TB.vhd" 8 rom_tb
~A 1 "./src/TestBench/rom_TB.vhd" 11 tb_architecture
~E 1 "./src/rom.vhd" 6 rom
~A 1 "./src/rom.vhd" 13 rom
~C 1 "./src/TestBench/alu_TB.vhd" 56 testbench_for_alu
~C 1 "./src/TestBench/main_TB.vhd" 102 testbench_for_main
~C 1 "./src/TestBench/ir_pc_TB.vhd" 120 testbench_for_ir_pc
~C 1 "./src/TestBench/mux_TB.vhd" 107 testbench_for_mux
~C 1 "./src/TestBench/mainregisters_TB.vhd" 139 testbench_for_mainregisters
~C 1 "./src/TestBench/rom_TB.vhd" 51 testbench_for_rom
