Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri Dec  6 14:26:16 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld/default/square12/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  144         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (144)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (144)
5. checking no_input_delay (12)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (144)
--------------------------
 There are 144 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src0_reg[10]/C
src0_reg[11]/C
src0_reg[1]/C
src0_reg[2]/C
src0_reg[3]/C
src0_reg[4]/C
src0_reg[5]/C
src0_reg[6]/C
src0_reg[7]/C
src0_reg[8]/C
src0_reg[9]/C
src10_reg[0]/C
src10_reg[10]/C
src10_reg[11]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src10_reg[5]/C
src10_reg[6]/C
src10_reg[7]/C
src10_reg[8]/C
src10_reg[9]/C
src11_reg[0]/C
src11_reg[10]/C
src11_reg[11]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src11_reg[4]/C
src11_reg[5]/C
src11_reg[6]/C
src11_reg[7]/C
src11_reg[8]/C
src11_reg[9]/C
src1_reg[0]/C
src1_reg[10]/C
src1_reg[11]/C
src1_reg[1]/C
src1_reg[2]/C
src1_reg[3]/C
src1_reg[4]/C
src1_reg[5]/C
src1_reg[6]/C
src1_reg[7]/C
src1_reg[8]/C
src1_reg[9]/C
src2_reg[0]/C
src2_reg[10]/C
src2_reg[11]/C
src2_reg[1]/C
src2_reg[2]/C
src2_reg[3]/C
src2_reg[4]/C
src2_reg[5]/C
src2_reg[6]/C
src2_reg[7]/C
src2_reg[8]/C
src2_reg[9]/C
src3_reg[0]/C
src3_reg[10]/C
src3_reg[11]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src3_reg[4]/C
src3_reg[5]/C
src3_reg[6]/C
src3_reg[7]/C
src3_reg[8]/C
src3_reg[9]/C
src4_reg[0]/C
src4_reg[10]/C
src4_reg[11]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src4_reg[5]/C
src4_reg[6]/C
src4_reg[7]/C
src4_reg[8]/C
src4_reg[9]/C
src5_reg[0]/C
src5_reg[10]/C
src5_reg[11]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src5_reg[6]/C
src5_reg[7]/C
src5_reg[8]/C
src5_reg[9]/C
src6_reg[0]/C
src6_reg[10]/C
src6_reg[11]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src6_reg[7]/C
src6_reg[8]/C
src6_reg[9]/C
src7_reg[0]/C
src7_reg[10]/C
src7_reg[11]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src7_reg[8]/C
src7_reg[9]/C
src8_reg[0]/C
src8_reg[10]/C
src8_reg[11]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src8_reg[7]/C
src8_reg[8]/C
src8_reg[9]/C
src9_reg[0]/C
src9_reg[10]/C
src9_reg[11]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C
src9_reg[6]/C
src9_reg[7]/C
src9_reg[8]/C
src9_reg[9]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (144)
--------------------------------------------------
 There are 144 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src0_reg[10]/D
src0_reg[11]/D
src0_reg[1]/D
src0_reg[2]/D
src0_reg[3]/D
src0_reg[4]/D
src0_reg[5]/D
src0_reg[6]/D
src0_reg[7]/D
src0_reg[8]/D
src0_reg[9]/D
src10_reg[0]/D
src10_reg[10]/D
src10_reg[11]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src10_reg[5]/D
src10_reg[6]/D
src10_reg[7]/D
src10_reg[8]/D
src10_reg[9]/D
src11_reg[0]/D
src11_reg[10]/D
src11_reg[11]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src11_reg[4]/D
src11_reg[5]/D
src11_reg[6]/D
src11_reg[7]/D
src11_reg[8]/D
src11_reg[9]/D
src1_reg[0]/D
src1_reg[10]/D
src1_reg[11]/D
src1_reg[1]/D
src1_reg[2]/D
src1_reg[3]/D
src1_reg[4]/D
src1_reg[5]/D
src1_reg[6]/D
src1_reg[7]/D
src1_reg[8]/D
src1_reg[9]/D
src2_reg[0]/D
src2_reg[10]/D
src2_reg[11]/D
src2_reg[1]/D
src2_reg[2]/D
src2_reg[3]/D
src2_reg[4]/D
src2_reg[5]/D
src2_reg[6]/D
src2_reg[7]/D
src2_reg[8]/D
src2_reg[9]/D
src3_reg[0]/D
src3_reg[10]/D
src3_reg[11]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src3_reg[4]/D
src3_reg[5]/D
src3_reg[6]/D
src3_reg[7]/D
src3_reg[8]/D
src3_reg[9]/D
src4_reg[0]/D
src4_reg[10]/D
src4_reg[11]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src4_reg[5]/D
src4_reg[6]/D
src4_reg[7]/D
src4_reg[8]/D
src4_reg[9]/D
src5_reg[0]/D
src5_reg[10]/D
src5_reg[11]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src5_reg[6]/D
src5_reg[7]/D
src5_reg[8]/D
src5_reg[9]/D
src6_reg[0]/D
src6_reg[10]/D
src6_reg[11]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src6_reg[7]/D
src6_reg[8]/D
src6_reg[9]/D
src7_reg[0]/D
src7_reg[10]/D
src7_reg[11]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src7_reg[8]/D
src7_reg[9]/D
src8_reg[0]/D
src8_reg[10]/D
src8_reg[11]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src8_reg[7]/D
src8_reg[8]/D
src8_reg[9]/D
src9_reg[0]/D
src9_reg[10]/D
src9_reg[11]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D
src9_reg[6]/D
src9_reg[7]/D
src9_reg[8]/D
src9_reg[9]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst16[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  161          inf        0.000                      0                  161           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           161 Endpoints
Min Delay           161 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.068ns  (logic 5.257ns (52.210%)  route 4.811ns (47.790%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.715 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     5.547    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[3]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/I1
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.097     5.644 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.644    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[10]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/S[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.945 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.945    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X1Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.175 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[1]
                         net (fo=1, routed)           1.494     7.669    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.399    10.068 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.068    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.051ns  (logic 5.284ns (52.578%)  route 4.766ns (47.422%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.715 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     5.547    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[3]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/I1
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.097     5.644 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.644    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[10]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/S[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.945 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.945    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X1Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.179 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[3]
                         net (fo=1, routed)           1.449     7.628    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.422    10.051 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.051    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.997ns  (logic 5.303ns (53.046%)  route 4.694ns (46.954%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.623 r  compressor/comp/gpc75/carry4_inst0/O[1]
                         net (fo=2, routed)           0.709     5.331    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[1]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/I1
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.225     5.556 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.556    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[7]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.855 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.855    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     6.089 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[3]
                         net (fo=1, routed)           1.500     7.590    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.407     9.997 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.997    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.977ns  (logic 5.267ns (52.787%)  route 4.711ns (47.213%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.623 r  compressor/comp/gpc75/carry4_inst0/O[1]
                         net (fo=2, routed)           0.709     5.331    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[1]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/I1
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.225     5.556 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.556    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[7]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.855 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.855    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.036 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[2]
                         net (fo=1, routed)           1.517     7.554    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.424     9.977 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.977    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.899ns  (logic 5.187ns (52.404%)  route 4.711ns (47.596%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.715 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     5.547    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[3]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/I1
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.097     5.644 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.644    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[10]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/S[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.945 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.945    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X1Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.104 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[0]
                         net (fo=1, routed)           1.394     7.498    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.400     9.899 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.899    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.887ns  (logic 5.211ns (52.704%)  route 4.676ns (47.296%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.715 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     5.547    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[3]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/I1
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.097     5.644 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.644    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[10]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/S[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.945 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.945    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X1Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     6.126 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/O[2]
                         net (fo=1, routed)           1.359     7.485    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.402     9.887 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.887    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.822ns  (logic 5.291ns (53.872%)  route 4.531ns (46.128%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.623 r  compressor/comp/gpc75/carry4_inst0/O[1]
                         net (fo=2, routed)           0.709     5.331    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[1]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/I1
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.225     5.556 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.556    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[7]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.855 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.855    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     6.085 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[1]
                         net (fo=1, routed)           1.337     7.423    dst9_OBUF[0]
    U17                                                               r  dst9_OBUF[0]_inst/I
    U17                  OBUF (Prop_obuf_I_O)         2.399     9.822 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.822    dst9[0]
    U17                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst16[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.801ns  (logic 5.011ns (51.132%)  route 4.789ns (48.868%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395     4.715 r  compressor/comp/gpc75/carry4_inst0/CO[3]
                         net (fo=2, routed)           0.833     5.547    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[3]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/I1
    SLICE_X1Y63          LUT2 (Prop_lut2_I1_O)        0.097     5.644 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop10/O
                         net (fo=1, routed)           0.000     5.644    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[10]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/S[2]
    SLICE_X1Y63          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     5.945 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CO[3]
                         net (fo=1, routed)           0.000     5.945    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[11]
    SLICE_X1Y64                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CI
    SLICE_X1Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     6.034 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst3/CO[3]
                         net (fo=1, routed)           1.472     7.506    dst16_OBUF[0]
    V10                                                               r  dst16_OBUF[0]_inst/I
    V10                  OBUF (Prop_obuf_I_O)         2.294     9.801 r  dst16_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.801    dst16[0]
    V10                                                               r  dst16[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.693ns  (logic 5.213ns (53.785%)  route 4.480ns (46.215%))
  Logic Levels:           11  (CARRY4=5 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.623 r  compressor/comp/gpc75/carry4_inst0/O[1]
                         net (fo=2, routed)           0.709     5.331    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[1]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/I1
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.225     5.556 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.556    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[7]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.855 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/CO[3]
                         net (fo=1, routed)           0.000     5.855    compressor/ra/ra/rowadder_0/cascade_fa_16/carryout[7]
    SLICE_X1Y63                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/CI
    SLICE_X1Y63          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     6.014 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst2/O[0]
                         net (fo=1, routed)           1.286     7.301    dst8_OBUF[0]
    U18                                                               r  dst8_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.392     9.693 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.693    dst8[0]
    U18                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.353ns  (logic 4.959ns (53.019%)  route 4.394ns (46.981%))
  Logic Levels:           10  (CARRY4=4 FDRE=1 LUT2=1 LUT4=2 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDRE                         0.000     0.000 r  src0_reg[1]/C
    SLICE_X1Y62          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src0_reg[1]/Q
                         net (fo=5, routed)           0.990     1.331    compressor/comp/gpc0/src0[1]
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/lut4_prop0/I2
    SLICE_X0Y62          LUT4 (Prop_lut4_I2_O)        0.097     1.428 r  compressor/comp/gpc0/lut4_prop0/O
                         net (fo=1, routed)           0.000     1.428    compressor/comp/gpc0/lut4_prop0_n_0
    SLICE_X0Y62                                                       r  compressor/comp/gpc0/carry4_inst0/S[0]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.452     1.880 r  compressor/comp/gpc0/carry4_inst0/O[3]
                         net (fo=4, routed)           0.814     2.693    compressor/comp/gpc24/src0[5]
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/lut5_prop1/I4
    SLICE_X4Y61          LUT5 (Prop_lut5_I4_O)        0.234     2.927 r  compressor/comp/gpc24/lut5_prop1/O
                         net (fo=1, routed)           0.000     2.927    compressor/comp/gpc24/lut5_prop1_n_0
    SLICE_X4Y61                                                       r  compressor/comp/gpc24/carry4_inst0/S[1]
    SLICE_X4Y61          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.404 r  compressor/comp/gpc24/carry4_inst0/O[3]
                         net (fo=2, routed)           0.681     4.086    compressor/comp/gpc75/dst[0]
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/lut4_prop0/I3
    SLICE_X4Y63          LUT4 (Prop_lut4_I3_O)        0.234     4.320 r  compressor/comp/gpc75/lut4_prop0/O
                         net (fo=1, routed)           0.000     4.320    compressor/comp/gpc75/lut4_prop0_n_0
    SLICE_X4Y63                                                       r  compressor/comp/gpc75/carry4_inst0/S[0]
    SLICE_X4Y63          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.303     4.623 r  compressor/comp/gpc75/carry4_inst0/O[1]
                         net (fo=2, routed)           0.709     5.331    compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_gene10_0[1]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/I1
    SLICE_X1Y62          LUT2 (Prop_lut2_I1_O)        0.225     5.556 r  compressor/ra/ra/rowadder_0/cascade_fa_16/lut2_prop7/O
                         net (fo=1, routed)           0.000     5.556    compressor/ra/ra/rowadder_0/cascade_fa_16/prop[7]
    SLICE_X1Y62                                                       r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/S[3]
    SLICE_X1Y62          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     5.743 r  compressor/ra/ra/rowadder_0/cascade_fa_16/carry4_inst1/O[3]
                         net (fo=1, routed)           1.201     6.944    dst7_OBUF[0]
    U16                                                               r  dst7_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.409     9.353 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.353    dst7[0]
    U16                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src8_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src8_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.190ns  (logic 0.128ns (67.430%)  route 0.062ns (32.570%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          FDRE                         0.000     0.000 r  src8_reg[9]/C
    SLICE_X3Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src8_reg[9]/Q
                         net (fo=5, routed)           0.062     0.190    src8[9]
    SLICE_X3Y66          FDRE                                         r  src8_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.191ns  (logic 0.128ns (66.870%)  route 0.063ns (33.130%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y63          FDRE                         0.000     0.000 r  src5_reg[9]/C
    SLICE_X7Y63          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src5_reg[9]/Q
                         net (fo=5, routed)           0.063     0.191    src5[9]
    SLICE_X7Y63          FDRE                                         r  src5_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.196ns  (logic 0.128ns (65.222%)  route 0.068ns (34.778%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y66          FDRE                         0.000     0.000 r  src10_reg[5]/C
    SLICE_X0Y66          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src10_reg[5]/Q
                         net (fo=2, routed)           0.068     0.196    src10[5]
    SLICE_X1Y66          FDRE                                         r  src10_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.202ns  (logic 0.128ns (63.262%)  route 0.074ns (36.738%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y61          FDRE                         0.000     0.000 r  src6_reg[9]/C
    SLICE_X7Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[9]/Q
                         net (fo=5, routed)           0.074     0.202    src6[9]
    SLICE_X7Y61          FDRE                                         r  src6_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src0_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src0_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.241ns  (logic 0.141ns (58.463%)  route 0.100ns (41.537%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDRE                         0.000     0.000 r  src0_reg[5]/C
    SLICE_X1Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src0_reg[5]/Q
                         net (fo=3, routed)           0.100     0.241    src0[5]
    SLICE_X3Y60          FDRE                                         r  src0_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src1_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src1_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.298%)  route 0.105ns (42.702%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src1_reg[10]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src1_reg[10]/Q
                         net (fo=2, routed)           0.105     0.246    src1[10]
    SLICE_X1Y61          FDRE                                         r  src1_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.128ns (50.720%)  route 0.124ns (49.280%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDRE                         0.000     0.000 r  src3_reg[10]/C
    SLICE_X3Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src3_reg[10]/Q
                         net (fo=3, routed)           0.124     0.252    src3[10]
    SLICE_X3Y61          FDRE                                         r  src3_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.585%)  route 0.113ns (44.415%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE                         0.000     0.000 r  src3_reg[6]/C
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[6]/Q
                         net (fo=2, routed)           0.113     0.254    src3[6]
    SLICE_X5Y61          FDRE                                         r  src3_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.128ns (50.445%)  route 0.126ns (49.555%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE                         0.000     0.000 r  src2_reg[3]/C
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src2_reg[3]/Q
                         net (fo=5, routed)           0.126     0.254    src2[3]
    SLICE_X0Y61          FDRE                                         r  src2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src10_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src10_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.564%)  route 0.113ns (44.436%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          FDRE                         0.000     0.000 r  src10_reg[10]/C
    SLICE_X1Y66          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src10_reg[10]/Q
                         net (fo=5, routed)           0.113     0.254    src10[10]
    SLICE_X1Y66          FDRE                                         r  src10_reg[11]/D
  -------------------------------------------------------------------    -------------------





