m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/software/FPGA_IP/obj/default/runtime/sim/mentor
Ealtera_avalon_clock_source
Z1 w1600885836
Z2 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z3 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
Z4 8/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_avalon_clock_source.vhd
Z5 F/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_avalon_clock_source.vhd
l0
L22
VVISO2ZAQEo<FbH<3@82zX3
!s100 X:=]mD_8g=RiSOoP1?_3P1
Z6 OV;C;10.5b;63
32
Z7 !s110 1600885927
!i10b 1
Z8 !s108 1600885927.000000
Z9 !s90 -reportprogress|300|/home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_avalon_clock_source.vhd|-work|MotorPasso_inst_clk_bfm|
Z10 !s107 /home/labarqcomp/Desktop/SoCLinuxEmbarcado2020_2/Entrega_3_FPGA_IP/MotorPasso/testbench/MotorPasso_tb/simulation/submodules/altera_avalon_clock_source.vhd|
!i113 1
Z11 o-work MotorPasso_inst_clk_bfm
Z12 tExplicit 1 CvgOpt 0
Abehavioral
R2
R3
Z13 DEx4 work 26 altera_avalon_clock_source 0 22 VISO2ZAQEo<FbH<3@82zX3
l36
L29
Z14 VTQ0118aHhg=jW99iKN?JX2
Z15 !s100 9Z]2V^Qb:4^eK3eXY2mlX3
R6
32
R7
!i10b 1
R8
R9
R10
!i113 1
R11
R12
