<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="CPU1.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mips_txt_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="mips_txt_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="mips_txt_isim_beh.wdb"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1670402685" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1670402685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670913966" xil_pn:in_ck="-7836181237520953141" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1670913966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="Conflict.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DE.v"/>
      <outfile xil_pn:name="Ext.v"/>
      <outfile xil_pn:name="Ext2.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Nadd.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Preg.v"/>
      <outfile xil_pn:name="Reg32.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1670402685" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-4373869695554850289" xil_pn:start_ts="1670402685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670402685" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-2312887309617477683" xil_pn:start_ts="1670402685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670402685" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4307240307545364505" xil_pn:start_ts="1670402685">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1670913966" xil_pn:in_ck="-7836181237520953141" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1670913966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="Adder.v"/>
      <outfile xil_pn:name="BE.v"/>
      <outfile xil_pn:name="CMP.v"/>
      <outfile xil_pn:name="CP0.v"/>
      <outfile xil_pn:name="CPU.v"/>
      <outfile xil_pn:name="Conflict.v"/>
      <outfile xil_pn:name="Controller.v"/>
      <outfile xil_pn:name="DE.v"/>
      <outfile xil_pn:name="Ext.v"/>
      <outfile xil_pn:name="Ext2.v"/>
      <outfile xil_pn:name="GRF.v"/>
      <outfile xil_pn:name="HILO.v"/>
      <outfile xil_pn:name="Mux.v"/>
      <outfile xil_pn:name="Nadd.v"/>
      <outfile xil_pn:name="PC.v"/>
      <outfile xil_pn:name="Preg.v"/>
      <outfile xil_pn:name="Reg32.v"/>
      <outfile xil_pn:name="mips.v"/>
      <outfile xil_pn:name="tb.v"/>
      <outfile xil_pn:name="timer.v"/>
    </transform>
    <transform xil_pn:end_ts="1670913975" xil_pn:in_ck="-7836181237520953141" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-3755331932458718051" xil_pn:start_ts="1670913966">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_beh.prj"/>
      <outfile xil_pn:name="mips_txt_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1670913975" xil_pn:in_ck="-3788864461252563001" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-842704986712357472" xil_pn:start_ts="1670913975">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="mips_txt_isim_beh.wdb"/>
    </transform>
  </transforms>

</generated_project>
