boost::asioArgument[*1]remotemanualArgument[*0]taintread_atbslarrayatArgument[-1].Element[@]ReturnValue[*@]remote-sinkwrite_atbeginReturnValue.Element[@]Argument[*2]cbeginread_untiloperator[]rbegin;;false;zmq_recv;;;Argument[*1];remote;;false;zmq_msg_data;;;Argument[*0];ReturnValue[*];taint;;false;zmq_send;;;Argument[*1];remote-sink;;false;zmq_sendmsg;;;Argument[*1];remote-sink;;false;zmq_msg_init_data;;;Argument[*1];Argument[*0];taint;;false;zmq_recvmsg;;;Argument[*1];remotercbeginasync_readfront;;false;zmq_msg_recv;;;Argument[*0];remote;;false;zmq_msg_send;;;Argument[*0];remote-sinkasync_write;;false;_getc_nolock;;;ReturnValue;remote;;false;_getch;;;ReturnValue;local;;false;_getch_nolock;;;ReturnValue;local;;false;_getchar_nolock;;;ReturnValue;local;;false;_getwc_nolock;;;ReturnValue;remote;;false;_getwch;;;ReturnValue;local;;false;_getwch_nolock;;;ReturnValue;local;;false;_getwchar_nolock;;;ReturnValue;local;;false;getc;;;ReturnValue;remote;;false;getch;;;ReturnValue;local;;false;getchar;;;ReturnValue;local;;false;getwc;;;ReturnValue;remoteback;;false;getwchar;;;ReturnValue;localdeque<T,Allocator>assign(size_type,const T &)Argument[*@1]async_read_atdequeassign<InputIt>(InputIt,InputIt)Argument[0].Element[@]async_write_atasync_read_until(const deque &)Argument[*0].Element[@](deque &&)emplaceArgument[*@2]Argument[*@3]Argument[*@4]Argument[*@5]emplace_backArgument[*@0]emplace_frontinsert<InputIt>(const_iterator,InputIt,InputIt)Argument[1].Element[@]operator=push_backpush_front(const deque &,const Allocator &)(deque &&,const Allocator &)(size_type,const T &,const Allocator &)deque<InputIterator>(InputIterator,InputIterator,const Allocator &)deque<T>insert(const_iterator,const T &)(const_iterator,size_type,const T &)(const_iterator,T &&)forward_listinsert_after<InputIt>forward_list<T>insert_afterforward_list<T,Allocator>emplace_after(const forward_list &)(forward_list &&)(const forward_list &,const Allocator &)(forward_list &&,const Allocator &)list<T,Allocator>list(const list &)(list &&)(const list &,const Allocator &)(list &&,const Allocator &)list<InputIterator>list<T>vector<T,Allocator>(const vector &)(vector &&)(const vector &,const Allocator &)(vector &&,const Allocator &)vector<InputIterator>vector<T>stdformat<Args>(format_string,Args &&)Argument[0]Argument[*3]Argument[*4]Argument[*5]Argument[*6]Argument[*7]Argument[*8]iteratoroperator*operator->__gnu_cxx__normal_iteratorMaD:10MaD:253MaD:287MaD:288MaD:249MaD:251MaD:252MaD:283MaD:285MaD:286MaD:278MaD:250MaD:248MaD:264MaD:254MaD:255MaD:256MaD:257MaD:258MaD:259MaD:260MaD:261MaD:262MaD:263MaD:277MaD:267MaD:268MaD:269MaD:270MaD:271MaD:272MaD:273MaD:274MaD:275MaD:276MaD:265MaD:266MaD:279MaD:280MaD:281MaD:282MaD:284MaD:56MaD:53MaD:54MaD:55MaD:57MaD:58MaD:59MaD:60MaD:61MaD:62MaD:117MaD:118MaD:119MaD:120MaD:64MaD:66MaD:67MaD:112MaD:115MaD:116MaD:107MaD:65MaD:68MaD:69MaD:63MaD:80MaD:70MaD:71MaD:72MaD:73MaD:74MaD:75MaD:76MaD:77MaD:78MaD:79MaD:93MaD:83MaD:84MaD:85MaD:86MaD:87MaD:88MaD:89MaD:90MaD:91MaD:92MaD:81MaD:82MaD:106MaD:96MaD:97MaD:98MaD:99MaD:100MaD:101MaD:102MaD:103MaD:104MaD:105MaD:94MaD:95MaD:108MaD:109MaD:110MaD:111MaD:113MaD:114MaD:123MaD:121MaD:122MaD:126MaD:124MaD:125MaD:129MaD:127MaD:128MaD:135MaD:136MaD:168MaD:169MaD:163MaD:134MaD:160MaD:150MaD:151MaD:152MaD:153MaD:154MaD:155MaD:156MaD:157MaD:158MaD:159MaD:148MaD:149MaD:166MaD:167MaD:161MaD:162MaD:130MaD:164MaD:165MaD:147MaD:137MaD:138MaD:139MaD:140MaD:141MaD:142MaD:143MaD:144MaD:145MaD:146MaD:131MaD:174MaD:175MaD:132MaD:176MaD:177MaD:180MaD:178MaD:179MaD:133MaD:173MaD:172MaD:170MaD:171MaD:181MaD:236MaD:234MaD:235MaD:237MaD:184MaD:185MaD:232MaD:233MaD:223MaD:183MaD:182MaD:196MaD:186MaD:187MaD:188MaD:189MaD:190MaD:191MaD:192MaD:193MaD:194MaD:195MaD:209MaD:199MaD:200MaD:201MaD:202MaD:203MaD:204MaD:205MaD:206MaD:207MaD:208MaD:197MaD:198MaD:222MaD:212MaD:213MaD:214MaD:215MaD:216MaD:217MaD:218MaD:219MaD:220MaD:221MaD:210MaD:211MaD:224MaD:225MaD:226MaD:229MaD:230MaD:231MaD:227MaD:228MaD:240MaD:238MaD:239MaD:243MaD:241MaD:242MaD:246MaD:244MaD:245MaD:290MaD:289MaD:291MaD:247MaD:292MaD:295MaD:293MaD:294MaD:298MaD:296MaD:297MaD:301MaD:299MaD:300MaD:456MaD:457MaD:455MaD:458MaD:459MaD:460MaD:461MaD:462MaD:463MaD:593MaD:627MaD:628MaD:589MaD:591MaD:592MaD:623MaD:625MaD:626MaD:618MaD:590MaD:588MaD:604MaD:594MaD:595MaD:596MaD:597MaD:598MaD:599MaD:600MaD:601MaD:602MaD:603MaD:617MaD:607MaD:608MaD:609MaD:610MaD:611MaD:612MaD:613MaD:614MaD:615MaD:616MaD:605MaD:606MaD:619MaD:620MaD:621MaD:622MaD:624MaD:381MaD:378MaD:379MaD:380MaD:382MaD:383MaD:384MaD:385MaD:386MaD:387MaD:442MaD:443MaD:444MaD:445MaD:389MaD:391MaD:392MaD:437MaD:440MaD:441MaD:432MaD:390MaD:393MaD:394MaD:388MaD:405MaD:395MaD:396MaD:397MaD:398MaD:399MaD:400MaD:401MaD:402MaD:403MaD:404MaD:418MaD:408MaD:409MaD:410MaD:411MaD:412MaD:413MaD:414MaD:415MaD:416MaD:417MaD:406MaD:407MaD:431MaD:421MaD:422MaD:423MaD:424MaD:425MaD:426MaD:427MaD:428MaD:429MaD:430MaD:419MaD:420MaD:433MaD:434MaD:435MaD:436MaD:438MaD:439MaD:448MaD:446MaD:447MaD:451MaD:449MaD:450MaD:454MaD:452MaD:453MaD:469MaD:470MaD:502MaD:503MaD:497MaD:468MaD:494MaD:484MaD:485MaD:486MaD:487MaD:488MaD:489MaD:490MaD:491MaD:492MaD:493MaD:482MaD:483MaD:500MaD:501MaD:495MaD:496MaD:464MaD:498MaD:499MaD:481MaD:471MaD:472MaD:473MaD:474MaD:475MaD:476MaD:477MaD:478MaD:479MaD:480MaD:465MaD:508MaD:509MaD:466MaD:510MaD:511MaD:514MaD:512MaD:513MaD:467MaD:507MaD:506MaD:504MaD:505MaD:521MaD:576MaD:574MaD:575MaD:577MaD:524MaD:525MaD:572MaD:573MaD:563MaD:523MaD:522MaD:536MaD:526MaD:527MaD:528MaD:529MaD:530MaD:531MaD:532MaD:533MaD:534MaD:535MaD:549MaD:539MaD:540MaD:541MaD:542MaD:543MaD:544MaD:545MaD:546MaD:547MaD:548MaD:537MaD:538MaD:562MaD:552MaD:553MaD:554MaD:555MaD:556MaD:557MaD:558MaD:559MaD:560MaD:561MaD:550MaD:551MaD:564MaD:565MaD:566MaD:569MaD:570MaD:571MaD:567MaD:568MaD:580MaD:578MaD:579MaD:583MaD:581MaD:582MaD:586MaD:584MaD:585MaD:630MaD:629MaD:631MaD:587MaD:632MaD:635MaD:633MaD:634MaD:638MaD:636MaD:637MaD:641MaD:639MaD:640MaD:517MaD:515MaD:516MaD:518MaD:519MaD:520;falsezmq_msg_dataReturnValue[*]zmq_msg_init_data*********Argument[-1].Element[]ReturnValue.Element[]ReturnValue[**]Argument[-1].Element[*]ReturnValue.Element[*]ReturnValue[***]Argument[-1].Element[**]ReturnValue.Element[**]ReturnValue[****]Argument[-1].Element[***]ReturnValue.Element[***]ReturnValue[*****]Argument[-1].Element[****]ReturnValue.Element[****](global namespace)Argument[*0].Element[*]Argument[0].Element[*]Argument[**1]Argument[**2]Argument[**3]Argument[**4]Argument[**5]Argument[**0]Argument[1].Element[*]Argument[*0].Element[**]Argument[0].Element[**]Argument[***1]Argument[***2]Argument[***3]Argument[***4]Argument[***5]Argument[***0]Argument[1].Element[**]Argument[*0].Element[***]Argument[0].Element[***]Argument[****1]Argument[****2]Argument[****3]Argument[****4]Argument[****5]Argument[****0]Argument[1].Element[***]pointerreferencevalue_typedifference_typeiterator_category..()(..)(Argument[*0].Element[****]Argument[0].Element[****]Argument[*****1]Argument[*****2]Argument[*****3]Argument[*****4]Argument[*****5]Argument[*****0]Argument[1].Element[****]Argument[*0].Element[]Argument[0].Element[]Argument[1].Element[]zmq_sendzmq_sendmsgzmq_msg_sendzmq_recvzmq_recvmsgzmq_msg_recv_getc_nolock_getch_getch_nolock_getchar_nolock_getwc_nolock_getwch_getwch_nolock_getwchar_nolockgetchgetwcgetwchar-+~!%|><++--<<>>==!=>=<=+=-=*=%=&=|=||<<=>>=([^<]+)(?:<([^>]+)>(.*))?ArgsInputItInputIteratorconst vector &vector &&size_type,const T &const deque &,const Allocator &deque &&,const Allocator &size_type,const T &,const Allocator &const deque &deque &&const_iterator,const T &const_iterator,size_type,const T &const_iterator,T &&const forward_list &forward_list &&InputIterator,InputIterator,const Allocator &const forward_list &,const Allocator &forward_list &&,const Allocator &const list &,const Allocator &list &&,const Allocator &const list &list &&const vector &,const Allocator &vector &&,const Allocator &T,Allocatorformat_string,Args &&InputIt,InputItconst_iterator,InputIt,InputIt,Allocatorclass:1class:2const deque &,const class:1 &deque &&,const class:1 &const forward_list &,const class:1 &forward_list &&,const class:1 &const list &,const class:1 &list &&,const class:1 &const vector &,const class:1 &vector &&,const class:1 &class:-1class:0IGRWESPAMLOHt_BFadorefsize_type,const class:0 &size_type,const T &,const class:1 &const_iterator,const class:0 &const_iterator,class:0 &&InputIterator,InputIterator,const class:1 &gUJsize_type,const class:0 &,const class:1 &const_iterator,size_type,const class:0 &func:1func:2func:-1func:0format_string,func:0 &&func:0,func:0func:0,func:0,const class:1 &const_iterator,func:0,func:0size_typeconst class:0 &const class:1 &const_iteratorclass:0 &&format_stringfunc:0 &&g_strdup_printf__builtin___sprintf_chk%Ex(unnamed parameter 0)(unnamed parameter 1)(unnamed parameter 2)(unnamed parameter 3)(unnamed parameter 4)(unnamed parameter 5)(unnamed parameter 6)(unnamed bitfield)declaration of arg as anonymous 1st parameterdeclaration of status as anonymous 1st parameter1st2nd3rd4th5thdeclaration of 1st parameterdeclaration of 2nd parameterdeclaration of 3rd parameterdeclaration of 4th parameterdeclaration of 5th parameter6th7thdeclaration of 6th parameterdeclaration of 7th parameter_stricmp_mbsnbcmpstrverscmp_mbsnbcmp_l_mbsupr_strupr_mbsrev_strrevcrbeginacceptaccept4getaddrinfo_mbslwr_strlwrWSAAccept_wcsupr_mbsupr_lgetdelimgethostbynamebefore_begincbefore_begininet_ptoninet_atonpollppollWSAPollsendoperator newoperator new[]_mbsnextc_strnextc_wcsnextc_mbsnextc_listreambuf_iteratorreverse_iterator_mbsdec_mbsinc_strdec_strinc_wcsdec_wcsinc_mbsdec_l_mbsinc_literator_traitsmempcpywmempcpy_mbsnbset_mbsnbset_lcendrendcrend_wcsrev_mbsrev_l_mbsnset_mbsnset_l_mbsset_mbsset_l_strnset_strnset_l_strset_strset_l_wcsnset_wcsnset_l_wcssetStringCbPrintfStringCbPrintfArecv_snscanfmemfrobsysloggetlineswapstrndupainet_networkinet_addrgetwdelimgethostbyaddrkmem_allocwcsdup_strupr_l_wcsupr_l_mbsdup_strdup_wcsdupstrdupa_wcslwr_mbslwr_l_strlwr_l_wcslwr_lkmem_zallocg_mallocg_try_mallocsendtoCRYPTO_mallocwritevpwritevsendmsgpwritev2StringCbPrintfWreadvStringCchPrintfpreadvStringCbPrintfExStringCbPrintf_lpreadv2StringCchPrintfAStringCchPrintfWStringCbPrintfExArecvmsgStringCbPrintfExWStringCbPrintf_lArecvfromStringCbPrintf_lWStringCchPrintfExStringCchPrintf_lStringCbPrintf_lExStringCchPrintfExAStringCchPrintfExWStringCchPrintf_lAStringCchPrintf_lWStringCbPrintf_lExAStringCbPrintf_lExWStringCchPrintf_lExStringCchPrintf_lExAStringCchPrintf_lExW_wcsset_lstrsetstrtoqpartial_sortgenerate_nsort_heapfmananfabsfdimfmaffmalfmaxfminfmodnanfnanlfabsffabslfdimffdimlfmaxffmaxlfminffminlfmodffmodlldexpfgetwsldexpfldexplmemmemremquowcscatwcscpywcslenwscanffwscanfmemrchrremquofremquolgettextswscanfwcsncatwcsncpywcsxfrmwprintffwprintfstrchnulswprintfwsprintfallocatorbad_allocrawmemchrremainderstrchrnuloperator==remainderfremainderlstrcasestr__builtin_memchr__builtin_memcmpallocator_traitsCRYPTO_zallocCRYPTO_secure_mallocCRYPTO_secure_zalloc__builtin_alloca_alloca_mallocaMmAllocateContiguousMemoryMmAllocateContiguousNodeMemoryMmAllocateContiguousMemorySpecifyCacheMmAllocateContiguousMemorySpecifyCacheNodeMmAllocateNonCachedMemoryMmAllocateMappingAddressCoTaskMemAllocExAllocatePoolExAllocatePool2ExAllocatePool3ExAllocatePoolWithTagExAllocatePoolWithTagPriorityExAllocatePoolWithQuotaExAllocatePoolWithQuotaTagExAllocatePoolZeroIoAllocateMdlIoAllocateErrorLogEntryLocalAllocGlobalAllocVirtualAllocHeapAllocMmAllocatePagesForMdlMmAllocatePagesForMdlExMmAllocateNodePagesForMdlEx_snwscanffind_if_fscanf_lfind_if_notHeapReAllocdgettextdcgettextngettextdngettextfopen_s_wopen_fsopen_wfopen_wfsopen_scanf_lg_reallocLocalReAllocGlobalReAllocg_try_reallocCRYPTO_reallocCoTaskMemRealloc_sscanf_l_popen_fwscanf_l_wscanf_l_snscanf_lwcstok_mbstokwmemset_mbstok_l_strtok_l_wcstok_l_mbscat_mbsncat_mbsnbcat_mbsncat_l_mbsnbcat_l_mbscpy_sRtlZeroMemory__builtin_memsetRtlSecureZeroMemory__builtin_memset_chk_mbslen_mbslen_l_mbstrlen_mbstrlen_l__builtin___memcpy_chk__builtin___snprintf_chk_snprintf_snprintf_l_snprintf_s_snprintf_s_l_snwprintf_snwprintf_l_snwprintf_s_snwprintf_s_l_sprintf_s_l_swprintf_l_swprintf_s_lg_snprintfsnprintf_ssprintf_sswprintf_swnsprintf_wpopen_wsystemg_fprintf_swscanf_lg_printfprintf_swprintf_sg_sprintf_sprintf_l__swprintf_l_snwscanf_lstrcpy_swcscpy_s_mbscpy_mbsnbcpy_mbsncpy_mbsncpy_l_strncpy_l_strxfrm_l_wcsncpy_lwcsxfrm_lExAllocateFromLookasideListExExAllocateFromNPagedLookasideListExAllocateFromPagedLookasideListExAllocateTimerIoAllocateWorkItemMmMapLockedPagesMmMapLockedPagesSpecifyCacheMmMapLockedPagesWithReservedMappingpool_cache_getpool_get%ncpy%%xfrm%%nbcpy%dcngettext(unnamed class/struct/union)::EMR(unnamed class/struct/union)::IMR(unnamed class/struct/union)::DMACHRBAR(unnamed class/struct/union)::DMACHTBAR(unnamed class/struct/union)::DMACHRDR(unnamed class/struct/union)::DMACHTDR(unnamed class/struct/union)::RESERVED10(unnamed class/struct/union)::DMARSWTR(unnamed class/struct/union)::DMAMFBOCR(unnamed class/struct/union)::DMAIER(unnamed class/struct/union)::DMAOMR(unnamed class/struct/union)::DMASR(unnamed class/struct/union)::DMATDLAR(unnamed class/struct/union)::DMARDLAR(unnamed class/struct/union)::DMARPDR(unnamed class/struct/union)::DMATPDR(unnamed class/struct/union)::DMABMR(unnamed class/struct/union)::RESERVED9(unnamed class/struct/union)::PTPPPSCR(unnamed class/struct/union)::PTPTSSR(unnamed class/struct/union)::RESERVED8(unnamed class/struct/union)::PTPTTLR(unnamed class/struct/union)::PTPTTHR(unnamed class/struct/union)::PTPTSAR(unnamed class/struct/union)::PTPTSLUR(unnamed class/struct/union)::PTPTSHUR(unnamed class/struct/union)::PTPTSLR(unnamed class/struct/union)::PTPTSHR(unnamed class/struct/union)::PTPSSIR(unnamed class/struct/union)::PTPTSCR(unnamed class/struct/union)::RESERVED7(unnamed class/struct/union)::MMCRGUFCR(unnamed class/struct/union)::RESERVED6(unnamed class/struct/union)::MMCRFAECR(unnamed class/struct/union)::MMCRFCECR(unnamed class/struct/union)::RESERVED5(unnamed class/struct/union)::MMCTGFCR(unnamed class/struct/union)::RESERVED4(unnamed class/struct/union)::MMCTGFMSCCR(unnamed class/struct/union)::MMCTGFSCCR(unnamed class/struct/union)::RESERVED3(unnamed class/struct/union)::MMCTIMR(unnamed class/struct/union)::MMCRIMR(unnamed class/struct/union)::MMCTIR(unnamed class/struct/union)::MMCRIR(unnamed class/struct/union)::MMCCR(unnamed class/struct/union)::RESERVED2(unnamed class/struct/union)::MACA3LR(unnamed class/struct/union)::MACA3HR(unnamed class/struct/union)::MACA2LR(unnamed class/struct/union)::MACA2HR(unnamed class/struct/union)::MACA1LR(unnamed class/struct/union)::MACA1HR(unnamed class/struct/union)::MACA0LR(unnamed class/struct/union)::MACA0HR(unnamed class/struct/union)::MACIMR(unnamed class/struct/union)::MACSR(unnamed class/struct/union)::MACDBGR(unnamed class/struct/union)::RESERVED1(unnamed class/struct/union)::MACPMTCSR(unnamed class/struct/union)::MACRWUFFR(unnamed class/struct/union)::RESERVED0(unnamed class/struct/union)::MACVLANTR(unnamed class/struct/union)::MACFCR(unnamed class/struct/union)::MACMIIDR(unnamed class/struct/union)::MACMIIAR(unnamed class/struct/union)::MACHTLR(unnamed class/struct/union)::MACHTHR(unnamed class/struct/union)::MACFFR(unnamed class/struct/union)::MACCR(unnamed class/struct/union)::BGCLUT(unnamed class/struct/union)::FGCLUT(unnamed class/struct/union)::RESERVED(unnamed class/struct/union)::AMTCR(unnamed class/struct/union)::LWR(unnamed class/struct/union)::NLR(unnamed class/struct/union)::OOR(unnamed class/struct/union)::OMAR(unnamed class/struct/union)::OCOLR(unnamed class/struct/union)::OPFCCR(unnamed class/struct/union)::BGCMAR(unnamed class/struct/union)::FGCMAR(unnamed class/struct/union)::BGCOLR(unnamed class/struct/union)::BGPFCCR(unnamed class/struct/union)::FGCOLR(unnamed class/struct/union)::FGPFCCR(unnamed class/struct/union)::BGOR(unnamed class/struct/union)::BGMAR(unnamed class/struct/union)::FGOR(unnamed class/struct/union)::FGMAR(unnamed class/struct/union)::IFCR(unnamed class/struct/union)::ISR(unnamed class/struct/union)::CR(unnamed class/struct/union)::HIFCR(unnamed class/struct/union)::LIFCR(unnamed class/struct/union)::HISR(unnamed class/struct/union)::LISR(unnamed class/struct/union)::FCR(unnamed class/struct/union)::M1AR(unnamed class/struct/union)::M0AR(unnamed class/struct/union)::PAR(unnamed class/struct/union)::NDTR(unnamed class/struct/union)::DR(unnamed class/struct/union)::CWSIZER(unnamed class/struct/union)::CWSTRTR(unnamed class/struct/union)::ESUR(unnamed class/struct/union)::ESCR(unnamed class/struct/union)::ICR(unnamed class/struct/union)::MISR(unnamed class/struct/union)::IER(unnamed class/struct/union)::RISR(unnamed class/struct/union)::SR(unnamed class/struct/union)::APB2FZ(unnamed class/struct/union)::APB1FZ(unnamed class/struct/union)::IDCODE(unnamed class/struct/union)::CHDATINR(unnamed class/struct/union)::CHWDATAR(unnamed class/struct/union)::CHAWSCDR(unnamed class/struct/union)::CHCFGR2(unnamed class/struct/union)::CHCFGR1(unnamed class/struct/union)::FLTCNVTIMR(unnamed class/struct/union)::FLTEXMIN(unnamed class/struct/union)::FLTEXMAX(unnamed class/struct/union)::FLTAWCFR(unnamed class/struct/union)::FLTAWSR(unnamed class/struct/union)::FLTAWLTR(unnamed class/struct/union)::FLTAWHTR(unnamed class/struct/union)::FLTRDATAR(unnamed class/struct/union)::FLTJDATAR(unnamed class/struct/union)::FLTFCR(unnamed class/struct/union)::FLTJCHGR(unnamed class/struct/union)::FLTICR(unnamed class/struct/union)::FLTISR(unnamed class/struct/union)::FLTCR2(unnamed class/struct/union)::FLTCR1(unnamed class/struct/union)::DOR2(unnamed class/struct/union)::DOR1(unnamed class/struct/union)::DHR8RD(unnamed class/struct/union)::DHR12LD(unnamed class/struct/union)::DHR12RD(unnamed class/struct/union)::DHR8R2(unnamed class/struct/union)::DHR12L2(unnamed class/struct/union)::DHR12R2(unnamed class/struct/union)::DHR8R1(unnamed class/struct/union)::DHR12L1(unnamed class/struct/union)::DHR12R1(unnamed class/struct/union)::SWTRIGR(unnamed class/struct/union)::POL(unnamed class/struct/union)::INIT(unnamed class/struct/union)::IDR(unnamed class/struct/union)::RXDR(unnamed class/struct/union)::TXDR(unnamed class/struct/union)::CFGR(unnamed class/struct/union)::sFilterRegister(unnamed class/struct/union)::FA1R(unnamed class/struct/union)::FFA1R(unnamed class/struct/union)::FS1R(unnamed class/struct/union)::FM1R(unnamed class/struct/union)::FMR(unnamed class/struct/union)::sFIFOMailBox(unnamed class/struct/union)::sTxMailBox(unnamed class/struct/union)::BTR(unnamed class/struct/union)::ESR(unnamed class/struct/union)::RF1R(unnamed class/struct/union)::RF0R(unnamed class/struct/union)::TSR(unnamed class/struct/union)::MSR(unnamed class/struct/union)::MCR(unnamed class/struct/union)::FR2(unnamed class/struct/union)::FR1(unnamed class/struct/union)::RDHR(unnamed class/struct/union)::RDLR(unnamed class/struct/union)::RDTR(unnamed class/struct/union)::RIR(unnamed class/struct/union)::TDHR(unnamed class/struct/union)::TDLR(unnamed class/struct/union)::TDTR(unnamed class/struct/union)::TIR(unnamed class/struct/union)::CDR(unnamed class/struct/union)::CCR(unnamed class/struct/union)::CSR(unnamed class/struct/union)::JDR4(unnamed class/struct/union)::JDR3(unnamed class/struct/union)::JDR2(unnamed class/struct/union)::JDR1(unnamed class/struct/union)::JSQR(unnamed class/struct/union)::SQR3(unnamed class/struct/union)::SQR2(unnamed class/struct/union)::SQR1(unnamed class/struct/union)::LTR(unnamed class/struct/union)::HTR(unnamed class/struct/union)::JOFR4(unnamed class/struct/union)::JOFR3(unnamed class/struct/union)::JOFR2(unnamed class/struct/union)::JOFR1(unnamed class/struct/union)::SMPR2(unnamed class/struct/union)::SMPR1(unnamed class/struct/union)::CR2(unnamed class/struct/union)::CR1(unnamed class/struct/union)::__max_align_ld(unnamed class/struct/union)::__max_align_ll(unnamed class/struct/union)::Dfsdm1AudioClockSelection(unnamed class/struct/union)::Dfsdm1ClockSelection(unnamed class/struct/union)::Sdmmc2ClockSelection(unnamed class/struct/union)::Sdmmc1ClockSelection(unnamed class/struct/union)::Clk48ClockSelection(unnamed class/struct/union)::CecClockSelection(unnamed class/struct/union)::Lptim1ClockSelection(unnamed class/struct/union)::I2c4ClockSelection(unnamed class/struct/union)::I2c3ClockSelection(unnamed class/struct/union)::I2c2ClockSelection(unnamed class/struct/union)::I2c1ClockSelection(unnamed class/struct/union)::Uart8ClockSelection(unnamed class/struct/union)::Uart7ClockSelection(unnamed class/struct/union)::Usart6ClockSelection(unnamed class/struct/union)::Uart5ClockSelection(unnamed class/struct/union)::Uart4ClockSelection(unnamed class/struct/union)::Usart3ClockSelection(unnamed class/struct/union)::Usart2ClockSelection(unnamed class/struct/union)::Usart1ClockSelection(unnamed class/struct/union)::Sai2ClockSelection(unnamed class/struct/union)::Sai1ClockSelection(unnamed class/struct/union)::TIMPresSelection(unnamed class/struct/union)::I2sClockSelection(unnamed class/struct/union)::RTCClockSelection(unnamed class/struct/union)::PLLSAIDivQ(unnamed class/struct/union)::PLLI2SDivQ(unnamed class/struct/union)::PLLI2S(unnamed class/struct/union)::PLLSAIP(unnamed class/struct/union)::PLLSAIQ(unnamed class/struct/union)::PLLI2SP(unnamed class/struct/union)::PLLI2SQ(unnamed class/struct/union)::PLLI2SR(unnamed class/struct/union)::PLLI2SN(unnamed class/struct/union)::PLLR(unnamed class/struct/union)::PLLQ(unnamed class/struct/union)::PLLP(unnamed class/struct/union)::PLLN(unnamed class/struct/union)::PLLM(unnamed class/struct/union)::PLLSource(unnamed class/struct/union)::PLLState(unnamed class/struct/union)::APB2CLKDivider(unnamed class/struct/union)::APB1CLKDivider(unnamed class/struct/union)::AHBCLKDivider(unnamed class/struct/union)::SYSCLKSource(unnamed class/struct/union)::ClockType(unnamed class/struct/union)::PLL(unnamed class/struct/union)::LSIState(unnamed class/struct/union)::HSICalibrationValue(unnamed class/struct/union)::HSIState(unnamed class/struct/union)::LSEState(unnamed class/struct/union)::HSEState(unnamed class/struct/union)::OscillatorType__DMA_HandleTypeDef::StreamIndex__DMA_HandleTypeDef::StreamBaseAddress__DMA_HandleTypeDef::ErrorCode__DMA_HandleTypeDef::XferAbortCallback__DMA_HandleTypeDef::XferErrorCallback__DMA_HandleTypeDef::XferM1HalfCpltCallback__DMA_HandleTypeDef::XferM1CpltCallback__DMA_HandleTypeDef::XferHalfCpltCallback__DMA_HandleTypeDef::XferCpltCallback__DMA_HandleTypeDef::State__DMA_HandleTypeDef::Lock(unnamed class/struct/union)::IsBufferable(unnamed class/struct/union)::IsCacheable(unnamed class/struct/union)::IsShareable(unnamed class/struct/union)::DisableExec(unnamed class/struct/union)::AccessPermission(unnamed class/struct/union)::TypeExtField(unnamed class/struct/union)::SubRegionDisable(unnamed class/struct/union)::Size(unnamed class/struct/union)::BaseAddress(unnamed class/struct/union)::Number(unnamed class/struct/union)::Enable(unnamed class/struct/union)::TwoSamplingDelay(unnamed class/struct/union)::DMAAccessMode(unnamed class/struct/union)::Mode(unnamed class/struct/union)::ExternalTrigInjecConvEdge(unnamed class/struct/union)::ExternalTrigInjecConv(unnamed class/struct/union)::AutoInjectedConv(unnamed class/struct/union)::InjectedDiscontinuousConvMode(unnamed class/struct/union)::InjectedNbrOfConversion(unnamed class/struct/union)::InjectedOffset(unnamed class/struct/union)::InjectedSamplingTime(unnamed class/struct/union)::InjectedRank(unnamed class/struct/union)::InjectedChannel(unnamed class/struct/union)::ErrorCode(unnamed class/struct/union)::State(unnamed class/struct/union)::Lock(unnamed class/struct/union)::DMA_Handle(unnamed class/struct/union)::NbrOfCurrentConversionRank(unnamed class/struct/union)::WatchdogNumber(unnamed class/struct/union)::ITMode(unnamed class/struct/union)::Channel(unnamed class/struct/union)::LowThreshold(unnamed class/struct/union)::HighThreshold(unnamed class/struct/union)::WatchdogMode__DMA2D_HandleTypeDef::ErrorCode__DMA2D_HandleTypeDef::State__DMA2D_HandleTypeDef::Lock__DMA2D_HandleTypeDef::XferErrorCallback__DMA2D_HandleTypeDef::XferCpltCallback(unnamed class/struct/union)::RedBlueSwap(unnamed class/struct/union)::AlphaInverted(unnamed class/struct/union)::CLUTColorMode(unnamed class/struct/union)::pCLUT(unnamed class/struct/union)::pBuffPtr(unnamed class/struct/union)::XferTransferNumber(unnamed class/struct/union)::XferSize(unnamed class/struct/union)::XferCount(unnamed class/struct/union)::Init(unnamed class/struct/union)::Instance(unnamed class/struct/union)::LineSelectStart(unnamed class/struct/union)::LineSelectMode(unnamed class/struct/union)::ByteSelectStart(unnamed class/struct/union)::ByteSelectMode(unnamed class/struct/union)::JPEGMode(unnamed class/struct/union)::SyncroCode(unnamed class/struct/union)::ExtendedDataMode(unnamed class/struct/union)::CaptureRate(unnamed class/struct/union)::HSPolarity(unnamed class/struct/union)::VSPolarity(unnamed class/struct/union)::PCKPolarity(unnamed class/struct/union)::SynchroMode(unnamed class/struct/union)::FrameEndUnmask(unnamed class/struct/union)::LineEndUnmask(unnamed class/struct/union)::LineStartUnmask(unnamed class/struct/union)::FrameStartUnmask(unnamed class/struct/union)::FrameEndCode(unnamed class/struct/union)::LineEndCode(unnamed class/struct/union)::LineStartCode(unnamed class/struct/union)::FrameStartCode(unnamed class/struct/union)::WakeUpForward(unnamed class/struct/union)::GlobalUnicast(unnamed class/struct/union)::MagicPacket(unnamed class/struct/union)::WakeUpPacket(unnamed class/struct/union)::ControlPacketsFilter(unnamed class/struct/union)::BroadcastFilter(unnamed class/struct/union)::DestAddrInverseFiltering(unnamed class/struct/union)::SrcAddrInverseFiltering(unnamed class/struct/union)::SrcAddrFiltering(unnamed class/struct/union)::PassAllMulticast(unnamed class/struct/union)::HashMulticast(unnamed class/struct/union)::HashUnicast(unnamed class/struct/union)::HachOrPerfectFilter(unnamed class/struct/union)::ReceiveAllMode(unnamed class/struct/union)::PromiscuousMode(unnamed class/struct/union)::txPtpCallback(unnamed class/struct/union)::txFreeCallback(unnamed class/struct/union)::rxLinkCallback(unnamed class/struct/union)::rxAllocateCallback(unnamed class/struct/union)::IsPtpConfigured(unnamed class/struct/union)::MACLPIEvent(unnamed class/struct/union)::MACWakeUpEvent(unnamed class/struct/union)::MACErrorCode(unnamed class/struct/union)::DMAErrorCode(unnamed class/struct/union)::gState(unnamed class/struct/union)::RxDescList(unnamed class/struct/union)::TxDescList(unnamed class/struct/union)::RxBuffLen(unnamed class/struct/union)::RxDesc(unnamed class/struct/union)::TxDesc(unnamed class/struct/union)::MediaInterface(unnamed class/struct/union)::MACAddr(unnamed class/struct/union)::DescriptorSkipLength(unnamed class/struct/union)::EnhancedDescriptorFormat(unnamed class/struct/union)::SecondFrameOperate(unnamed class/struct/union)::pData(unnamed class/struct/union)::IO(unnamed class/struct/union)::Is_Initialized(unnamed class/struct/union)::DevAddr(unnamed class/struct/union)::GetTick(unnamed class/struct/union)::ReadReg(unnamed class/struct/union)::WriteReg(unnamed class/struct/union)::DeInit(unnamed class/struct/union)::IDD_SHUNT_USED(unnamed class/struct/union)::IDD_CAL_OFFSET_LSB(unnamed class/struct/union)::IDD_CAL_OFFSET_MSB(unnamed class/struct/union)::IDD_VALUE_LSB(unnamed class/struct/union)::IDD_VALUE_MID(unnamed class/struct/union)::IDD_VALUE_MSB(unnamed class/struct/union)::IDD_VDD_MIN_LSB(unnamed class/struct/union)::IDD_VDD_MIN_MSB(unnamed class/struct/union)::IDD_GAIN_LSB(unnamed class/struct/union)::IDD_GAIN_MSB(unnamed class/struct/union)::IDD_SHUNT4_LSB(unnamed class/struct/union)::IDD_SHUNT4_MSB(unnamed class/struct/union)::IDD_SHUNT3_LSB(unnamed class/struct/union)::IDD_SHUNT3_MSB(unnamed class/struct/union)::IDD_SHUNT2_LSB(unnamed class/struct/union)::IDD_SHUNT2_MSB(unnamed class/struct/union)::IDD_SHUNT1_LSB(unnamed class/struct/union)::IDD_SHUNT1_MSB(unnamed class/struct/union)::IDD_SHUNT0_LSB(unnamed class/struct/union)::IDD_SHUNT0_MSB(unnamed class/struct/union)::IDD_PRE_DELAY(unnamed class/struct/union)::IDD_CTRL(unnamed class/struct/union)::IRQ_PENDING(unnamed class/struct/union)::IRQ_SRC_EN(unnamed class/struct/union)::IRQ_OUT(unnamed class/struct/union)::ERROR_MSG(unnamed class/struct/union)::ERROR_SRC(unnamed class/struct/union)::SYS_CTRL(unnamed class/struct/union)::ShuntNbUsed(unnamed class/struct/union)::VrefMeasurement(unnamed class/struct/union)::Calibration(unnamed class/struct/union)::PreDelayUnit(unnamed class/struct/union)::PreDelayValue(unnamed class/struct/union)::Shunt0Value(unnamed class/struct/union)::Shunt1Value(unnamed class/struct/union)::Shunt2Value(unnamed class/struct/union)::Shunt3Value(unnamed class/struct/union)::Shunt4Value(unnamed class/struct/union)::Shunt0StabDelay(unnamed class/struct/union)::Shunt1StabDelay(unnamed class/struct/union)::Shunt2StabDelay(unnamed class/struct/union)::Shunt3StabDelay(unnamed class/struct/union)::Shunt4StabDelay(unnamed class/struct/union)::AmpliGain(unnamed class/struct/union)::VddMin(unnamed class/struct/union)::MeasureNb(unnamed class/struct/union)::DeltaDelayUnit(unnamed class/struct/union)::DeltaDelayValue(unnamed class/struct/union)::ShuntNbOnBoard(unnamed class/struct/union)::ReadID(unnamed class/struct/union)::Reset(unnamed class/struct/union)::LowPower(unnamed class/struct/union)::WakeUp(unnamed class/struct/union)::Start(unnamed class/struct/union)::Config(unnamed class/struct/union)::GetValue(unnamed class/struct/union)::EnableIT(unnamed class/struct/union)::ClearIT(unnamed class/struct/union)::GetITStatus(unnamed class/struct/union)::DisableIT(unnamed class/struct/union)::ErrorEnableIT(unnamed class/struct/union)::ErrorClearIT(unnamed class/struct/union)::ErrorGetITStatus(unnamed class/struct/union)::ErrorDisableIT(unnamed class/struct/union)::ErrorGetSrc(unnamed class/struct/union)::ErrorGetCode(unnamed class/struct/union)::WritePin(unnamed class/struct/union)::ReadPin(unnamed class/struct/union)::ITStatus(unnamed class/struct/union)::DetectTouch(unnamed class/struct/union)::GetXY(unnamed class/struct/union)::AHB1ENR(unnamed class/struct/union)::APB2ENR(unnamed class/struct/union)::Pin(unnamed class/struct/union)::Pull(unnamed class/struct/union)::Speed__I2C_HandleTypeDef::Instance__I2C_HandleTypeDef::Init(unnamed class/struct/union)::Timing(unnamed class/struct/union)::OwnAddress1(unnamed class/struct/union)::AddressingMode(unnamed class/struct/union)::DualAddressMode(unnamed class/struct/union)::OwnAddress2(unnamed class/struct/union)::GeneralCallMode(unnamed class/struct/union)::NoStretchMode(unnamed class/struct/union)::Alternate(unnamed class/struct/union)::APB1ENR(unnamed class/struct/union)::APB1RSTR(unnamed class/struct/union)::ClockPrescaler(unnamed class/struct/union)::Resolution(unnamed class/struct/union)::DataAlign(unnamed class/struct/union)::ScanConvMode(unnamed class/struct/union)::EOCSelection(unnamed class/struct/union)::ContinuousConvMode(unnamed class/struct/union)::NbrOfConversion(unnamed class/struct/union)::DiscontinuousConvMode(unnamed class/struct/union)::NbrOfDiscConversion(unnamed class/struct/union)::ExternalTrigConv(unnamed class/struct/union)::ExternalTrigConvEdge(unnamed class/struct/union)::DMAContinuousRequests(unnamed class/struct/union)::Rank(unnamed class/struct/union)::SamplingTime(unnamed class/struct/union)::Offset__UART_HandleTypeDef::Instance_tFont::Height_tFont::Width_tFont::table(unnamed class/struct/union)::__value(unnamed class/struct/union)::__count(unnamed class/struct/union)::__wchb(unnamed class/struct/union)::__wch__sFILE_fake::_data__sFILE_fake::_lbfsize__sFILE_fake::_bf__sFILE_fake::_file__sFILE_fake::_flags__sFILE_fake::_w__sFILE_fake::_r__sFILE_fake::_p_reent::_signal_buf_reent::_misc_reent::__sf_reent::__sglue_reent::_sig_func_reent::_asctime_buf_reent::_localtime_buf_reent::_r48_reent::_cvtbuf_reent::_cvtlen_reent::_gamma_signgam_reent::__cleanup_reent::_mp_reent::_locale_reent::_unspecified_locale_info_reent::__sdidinit_reent::_emergency_reent::_inc_reent::_stderr_reent::_stdout_reent::_stdin_reent::_errno_misc_reent::_wcsrtombs_state_misc_reent::_wcrtomb_state_misc_reent::_mbsrtowcs_state_misc_reent::_mbrtowc_state_misc_reent::_mbrlen_state_misc_reent::_getdate_err_misc_reent::_l64a_buf_misc_reent::_mbtowc_state_misc_reent::_wctomb_state_misc_reent::_mblen_state_misc_reent::_strtok_last_glue::_iobs_glue::_niobs_glue::_next_rand48::_rand_next_rand48::_add_rand48::_mult_rand48::_seed_mprec::_freelist_mprec::_p5s_mprec::_result_k_mprec::_result__sFILE::_flags2__sFILE::_mbstate__sFILE::_lock__sFILE::_offset__sFILE::_blksize__sFILE::_lb__sFILE::_nbuf__sFILE::_ubuf__sFILE::_ur__sFILE::_up__sFILE::_ub__sFILE::_close__sFILE::_seek__sFILE::_write__sFILE::_read__sFILE::_cookie__sFILE::_data__sFILE::_lbfsize__sFILE::_bf__sFILE::_file__sFILE::_flags__sFILE::_w__sFILE::_r__sFILE::_p__sbuf::_size__sbuf::_base_atexit::_on_exit_args_ptr_atexit::_fns_atexit::_ind_atexit::_next_on_exit_args::_is_cxa_on_exit_args::_fntypes_on_exit_args::_dso_handle_on_exit_args::_fnargs__tm::__tm_isdst__tm::__tm_yday__tm::__tm_wday__tm::__tm_year__tm::__tm_mon__tm::__tm_mday__tm::__tm_hour__tm::__tm_min__tm::__tm_sec_Bigint::_x_Bigint::_wds_Bigint::_sign_Bigint::_maxwds_Bigint::_k_Bigint::_next(unnamed class/struct/union)::Y(unnamed class/struct/union)::X(unnamed class/struct/union)::pFont(unnamed class/struct/union)::BackColor(unnamed class/struct/union)::TextColor__DMA2D_HandleTypeDef::Init(unnamed class/struct/union)::ColorMode(unnamed class/struct/union)::OutputOffset__DMA2D_HandleTypeDef::LayerCfg(unnamed class/struct/union)::AlphaMode(unnamed class/struct/union)::InputAlpha(unnamed class/struct/union)::InputColorMode(unnamed class/struct/union)::InputOffset__DMA2D_HandleTypeDef::Instance(unnamed class/struct/union)::LayerCfg(unnamed class/struct/union)::FBStartAdress(unnamed class/struct/union)::APB2RSTR(unnamed class/struct/union)::AHB1RSTR(unnamed class/struct/union)::VirtualChannelID(unnamed class/struct/union)::PixelFormat(unnamed class/struct/union)::SRCR(unnamed class/struct/union)::WindowX0(unnamed class/struct/union)::WindowX1(unnamed class/struct/union)::WindowY0(unnamed class/struct/union)::WindowY1(unnamed class/struct/union)::Alpha(unnamed class/struct/union)::Alpha0(unnamed class/struct/union)::Backcolor(unnamed class/struct/union)::Blue(unnamed class/struct/union)::Green(unnamed class/struct/union)::Red(unnamed class/struct/union)::BlendingFactor1(unnamed class/struct/union)::BlendingFactor2(unnamed class/struct/union)::ImageWidth(unnamed class/struct/union)::ImageHeight(unnamed class/struct/union)::PLLNDIV(unnamed class/struct/union)::PLLIDF(unnamed class/struct/union)::PLLODF(unnamed class/struct/union)::NumberOfLanes(unnamed class/struct/union)::TXEscapeCkdiv(unnamed class/struct/union)::ColorCoding(unnamed class/struct/union)::DEPolarity(unnamed class/struct/union)::NullPacketSize(unnamed class/struct/union)::NumberOfChunks(unnamed class/struct/union)::PacketSize(unnamed class/struct/union)::HorizontalSyncActive(unnamed class/struct/union)::HorizontalBackPorch(unnamed class/struct/union)::HorizontalLine(unnamed class/struct/union)::VerticalSyncActive(unnamed class/struct/union)::VerticalBackPorch(unnamed class/struct/union)::VerticalFrontPorch(unnamed class/struct/union)::VerticalActive(unnamed class/struct/union)::LPCommandEnable(unnamed class/struct/union)::LPLargestPacketSize(unnamed class/struct/union)::LPVACTLargestPacketSize(unnamed class/struct/union)::LPHorizontalFrontPorchEnable(unnamed class/struct/union)::LPHorizontalBackPorchEnable(unnamed class/struct/union)::LPVerticalActiveEnable(unnamed class/struct/union)::LPVerticalFrontPorchEnable(unnamed class/struct/union)::LPVerticalBackPorchEnable(unnamed class/struct/union)::LPVerticalSyncActiveEnable(unnamed class/struct/union)::HorizontalSync(unnamed class/struct/union)::AccumulatedHBP(unnamed class/struct/union)::AccumulatedActiveW(unnamed class/struct/union)::TotalWidth(unnamed class/struct/union)::PeriphClockSelection(unnamed class/struct/union)::PLLSAI(unnamed class/struct/union)::PLLSAIN(unnamed class/struct/union)::PLLSAIR(unnamed class/struct/union)::PLLSAIDivR(unnamed class/struct/union)::PCPolarity__DMA_HandleTypeDef::Instance__DMA_HandleTypeDef::Init(unnamed class/struct/union)::Direction(unnamed class/struct/union)::PeriphInc(unnamed class/struct/union)::MemInc(unnamed class/struct/union)::PeriphDataAlignment(unnamed class/struct/union)::MemDataAlignment(unnamed class/struct/union)::Priority(unnamed class/struct/union)::FIFOMode(unnamed class/struct/union)::FIFOThreshold(unnamed class/struct/union)::MemBurst(unnamed class/struct/union)::PeriphBurst(unnamed class/struct/union)::hdmarx__DMA_HandleTypeDef::Parent(unnamed class/struct/union)::hdmatx(unnamed class/struct/union)::ClockEdge(unnamed class/struct/union)::ClockBypass(unnamed class/struct/union)::ClockPowerSave(unnamed class/struct/union)::BusWide(unnamed class/struct/union)::HardwareFlowControl(unnamed class/struct/union)::ClockDiv(unnamed class/struct/union)::AHB3ENR(unnamed class/struct/union)::hdma(unnamed class/struct/union)::CommandMode(unnamed class/struct/union)::CommandTarget(unnamed class/struct/union)::AutoRefreshNumber(unnamed class/struct/union)::ModeRegisterDefinition(unnamed class/struct/union)::LoadToActiveDelay(unnamed class/struct/union)::ExitSelfRefreshDelay(unnamed class/struct/union)::SelfRefreshTime(unnamed class/struct/union)::RowCycleDelay(unnamed class/struct/union)::WriteRecoveryTime(unnamed class/struct/union)::RPDelay(unnamed class/struct/union)::RCDDelay(unnamed class/struct/union)::SDBank(unnamed class/struct/union)::ColumnBitsNumber(unnamed class/struct/union)::RowBitsNumber(unnamed class/struct/union)::MemoryDataWidth(unnamed class/struct/union)::InternalBankNumber(unnamed class/struct/union)::CASLatency(unnamed class/struct/union)::WriteProtection(unnamed class/struct/union)::SDClockPeriod(unnamed class/struct/union)::ReadBurst(unnamed class/struct/union)::ReadPipeDelay(unnamed class/struct/union)::Extended(unnamed class/struct/union)::AddressSetupTime(unnamed class/struct/union)::AddressHoldTime(unnamed class/struct/union)::DataSetupTime(unnamed class/struct/union)::BusTurnAroundDuration(unnamed class/struct/union)::CLKDivision(unnamed class/struct/union)::DataLatency(unnamed class/struct/union)::AccessMode(unnamed class/struct/union)::NSBank(unnamed class/struct/union)::DataAddressMux(unnamed class/struct/union)::MemoryType(unnamed class/struct/union)::BurstAccessMode(unnamed class/struct/union)::WaitSignalPolarity(unnamed class/struct/union)::WaitSignalActive(unnamed class/struct/union)::WriteOperation(unnamed class/struct/union)::WaitSignal(unnamed class/struct/union)::ExtendedMode(unnamed class/struct/union)::AsynchronousWait(unnamed class/struct/union)::WriteBurst(unnamed class/struct/union)::ContinuousClockT_UINT32_READ::vT_UINT32_WRITE::vT_UINT16_READ::vT_UINT16_WRITE::vT_UINT32::v(unnamed class/struct/union)::RBAR(unnamed class/struct/union)::RNR(unnamed class/struct/union)::RASR(unnamed class/struct/union)::SHCSR(unnamed class/struct/union)::CTRL(unnamed class/struct/union)::TCR(unnamed class/struct/union)::TER(unnamed class/struct/union)::PORT(unnamed class/struct/union)::u32(unnamed class/struct/union)::u8(unnamed class/struct/union)::LOAD(unnamed class/struct/union)::VAL(unnamed class/struct/union)::DCCIMVAC(unnamed class/struct/union)::DCCMVAC(unnamed class/struct/union)::DCIMVAC(unnamed class/struct/union)::CSSELR(unnamed class/struct/union)::CCSIDR(unnamed class/struct/union)::DCCISW(unnamed class/struct/union)::DCCSW(unnamed class/struct/union)::DCISW(unnamed class/struct/union)::ICIALLU(unnamed class/struct/union)::MVFR0(unnamed class/struct/union)::AIRCR(unnamed class/struct/union)::VTOR(unnamed class/struct/union)::IP(unnamed class/struct/union)::SHPR(unnamed class/struct/union)::IABR(unnamed class/struct/union)::ICPR(unnamed class/struct/union)::ISPR(unnamed class/struct/union)::ICER(unnamed class/struct/union)::ISER(unnamed class/struct/union)::DEMCR(unnamed class/struct/union)::DCRDR(unnamed class/struct/union)::DCRSR(unnamed class/struct/union)::DHCSR(unnamed class/struct/union)::MVFR2(unnamed class/struct/union)::MVFR1(unnamed class/struct/union)::FPDSCR(unnamed class/struct/union)::FPCAR(unnamed class/struct/union)::FPCCR(unnamed class/struct/union)::RASR_A3(unnamed class/struct/union)::RBAR_A3(unnamed class/struct/union)::RASR_A2(unnamed class/struct/union)::RBAR_A2(unnamed class/struct/union)::RASR_A1(unnamed class/struct/union)::RBAR_A1(unnamed class/struct/union)::TYPE(unnamed class/struct/union)::DEVTYPE(unnamed class/struct/union)::DEVID(unnamed class/struct/union)::CLAIMCLR(unnamed class/struct/union)::CLAIMSET(unnamed class/struct/union)::ITCTRL(unnamed class/struct/union)::FIFO1(unnamed class/struct/union)::ITATBCTR0(unnamed class/struct/union)::ITATBCTR2(unnamed class/struct/union)::FIFO0(unnamed class/struct/union)::TRIGGER(unnamed class/struct/union)::FSCR(unnamed class/struct/union)::FFCR(unnamed class/struct/union)::FFSR(unnamed class/struct/union)::SPPR(unnamed class/struct/union)::ACPR(unnamed class/struct/union)::CSPSR(unnamed class/struct/union)::SSPSR(unnamed class/struct/union)::LSR(unnamed class/struct/union)::LAR(unnamed class/struct/union)::FUNCTION3(unnamed class/struct/union)::MASK3(unnamed class/struct/union)::COMP3(unnamed class/struct/union)::FUNCTION2(unnamed class/struct/union)::MASK2(unnamed class/struct/union)::COMP2(unnamed class/struct/union)::FUNCTION1(unnamed class/struct/union)::MASK1(unnamed class/struct/union)::COMP1(unnamed class/struct/union)::FUNCTION0(unnamed class/struct/union)::MASK0(unnamed class/struct/union)::COMP0(unnamed class/struct/union)::PCSR(unnamed class/struct/union)::FOLDCNT(unnamed class/struct/union)::LSUCNT(unnamed class/struct/union)::SLEEPCNT(unnamed class/struct/union)::EXCCNT(unnamed class/struct/union)::CPICNT(unnamed class/struct/union)::CYCCNT(unnamed class/struct/union)::CID3(unnamed class/struct/union)::CID2(unnamed class/struct/union)::CID1(unnamed class/struct/union)::CID0(unnamed class/struct/union)::PID3(unnamed class/struct/union)::PID2(unnamed class/struct/union)::PID1(unnamed class/struct/union)::PID0(unnamed class/struct/union)::PID7(unnamed class/struct/union)::PID6(unnamed class/struct/union)::PID5(unnamed class/struct/union)::PID4(unnamed class/struct/union)::IMCR(unnamed class/struct/union)::IRR(unnamed class/struct/union)::IWR(unnamed class/struct/union)::TPR(unnamed class/struct/union)::u16(unnamed class/struct/union)::CALIB(unnamed class/struct/union)::ACTLR(unnamed class/struct/union)::ICTR(unnamed class/struct/union)::ABFSR(unnamed class/struct/union)::AHBSCR(unnamed class/struct/union)::CACR(unnamed class/struct/union)::AHBPCR(unnamed class/struct/union)::DTCMCR(unnamed class/struct/union)::ITCMCR(unnamed class/struct/union)::DCCMVAU(unnamed class/struct/union)::ICIMVAU(unnamed class/struct/union)::STIR(unnamed class/struct/union)::CPACR(unnamed class/struct/union)::CTR(unnamed class/struct/union)::CLIDR(unnamed class/struct/union)::ID_ISAR(unnamed class/struct/union)::ID_MFR(unnamed class/struct/union)::ID_AFR(unnamed class/struct/union)::ID_DFR(unnamed class/struct/union)::ID_PFR(unnamed class/struct/union)::AFSR(unnamed class/struct/union)::BFAR(unnamed class/struct/union)::MMFAR(unnamed class/struct/union)::DFSR(unnamed class/struct/union)::HFSR(unnamed class/struct/union)::CFSR(unnamed class/struct/union)::SCR(unnamed class/struct/union)::ICSR(unnamed class/struct/union)::CPUID(unnamed class/struct/union)::RSERVED1(unnamed class/struct/union)::w(unnamed class/struct/union)::b(unnamed class/struct/union)::_reserved0(unnamed class/struct/union)::FPCA(unnamed class/struct/union)::SPSEL(unnamed class/struct/union)::nPRIV(unnamed class/struct/union)::N(unnamed class/struct/union)::Z(unnamed class/struct/union)::C(unnamed class/struct/union)::V(unnamed class/struct/union)::Q(unnamed class/struct/union)::ICI_IT_2(unnamed class/struct/union)::T(unnamed class/struct/union)::_reserved1(unnamed class/struct/union)::GE(unnamed class/struct/union)::ICI_IT_1(unnamed class/struct/union)::WRPCR(unnamed class/struct/union)::WPCR(unnamed class/struct/union)::WIFCR(unnamed class/struct/union)::WISR(unnamed class/struct/union)::WIER(unnamed class/struct/union)::WCR(unnamed class/struct/union)::WCFGR(unnamed class/struct/union)::TDCCR(unnamed class/struct/union)::VVACCR(unnamed class/struct/union)::VVFPCCR(unnamed class/struct/union)::VVBPCCR(unnamed class/struct/union)::VVSACCR(unnamed class/struct/union)::VLCCR(unnamed class/struct/union)::VHBPCCR(unnamed class/struct/union)::VHSACCR(unnamed class/struct/union)::VNPCCR(unnamed class/struct/union)::VCCCR(unnamed class/struct/union)::VPCCR(unnamed class/struct/union)::VMCCR(unnamed class/struct/union)::LPMCCR(unnamed class/struct/union)::LCCCR(unnamed class/struct/union)::LCVCIDR(unnamed class/struct/union)::VSCR(unnamed class/struct/union)::FIR(unnamed class/struct/union)::PSR(unnamed class/struct/union)::PTTCR(unnamed class/struct/union)::PUCR(unnamed class/struct/union)::PCONFR(unnamed class/struct/union)::PCTLR(unnamed class/struct/union)::DLTCR(unnamed class/struct/union)::CLTCR(unnamed class/struct/union)::CLCR(unnamed class/struct/union)::TDCR(unnamed class/struct/union)::TCCR(unnamed class/struct/union)::GPSR(unnamed class/struct/union)::GPDR(unnamed class/struct/union)::GHCR(unnamed class/struct/union)::CMCR(unnamed class/struct/union)::LCCR(unnamed class/struct/union)::VVACR(unnamed class/struct/union)::VVFPCR(unnamed class/struct/union)::VVBPCR(unnamed class/struct/union)::VVSACR(unnamed class/struct/union)::VLCR(unnamed class/struct/union)::VHBPCR(unnamed class/struct/union)::VHSACR(unnamed class/struct/union)::VNPCR(unnamed class/struct/union)::VCCR(unnamed class/struct/union)::VPCR(unnamed class/struct/union)::VMCR(unnamed class/struct/union)::GVCIDR(unnamed class/struct/union)::PCR(unnamed class/struct/union)::LPMCR(unnamed class/struct/union)::LPCR(unnamed class/struct/union)::LCOLCR(unnamed class/struct/union)::LVCIDR(unnamed class/struct/union)::clock(unnamed class/struct/union)::is_initialized(unnamed class/struct/union)::recursive(unnamed class/struct/union)::detachstate(unnamed class/struct/union)::schedparam(unnamed class/struct/union)::schedpolicy(unnamed class/struct/union)::inheritsched(unnamed class/struct/union)::contentionscope(unnamed class/struct/union)::stacksize(unnamed class/struct/union)::stackaddr_LCD_LOG_line::color_LCD_LOG_line::linejpeg_error_mgr::trace_leveljpeg_error_mgr::msg_parmjpeg_error_mgr::msg_codejpeg_error_mgr::reset_error_mgrjpeg_error_mgr::format_messagejpeg_error_mgr::output_messagejpeg_error_mgr::emit_messagejpeg_error_mgr::error_exit(unnamed class/struct/union)::s(unnamed class/struct/union)::ijpeg_marker_struct::datajpeg_marker_struct::data_lengthjpeg_marker_struct::original_lengthjpeg_marker_struct::markerjpeg_marker_struct::next(unnamed class/struct/union)::Al(unnamed class/struct/union)::Ah(unnamed class/struct/union)::Se(unnamed class/struct/union)::Ss(unnamed class/struct/union)::component_index(unnamed class/struct/union)::comps_in_scan(unnamed class/struct/union)::dct_table(unnamed class/struct/union)::quant_table(unnamed class/struct/union)::last_row_height(unnamed class/struct/union)::last_col_width(unnamed class/struct/union)::MCU_sample_width(unnamed class/struct/union)::MCU_blocks(unnamed class/struct/union)::MCU_height(unnamed class/struct/union)::MCU_width(unnamed class/struct/union)::component_needed(unnamed class/struct/union)::downsampled_height(unnamed class/struct/union)::downsampled_width(unnamed class/struct/union)::DCT_v_scaled_size(unnamed class/struct/union)::DCT_h_scaled_size(unnamed class/struct/union)::height_in_blocks(unnamed class/struct/union)::width_in_blocks(unnamed class/struct/union)::ac_tbl_no(unnamed class/struct/union)::dc_tbl_no(unnamed class/struct/union)::quant_tbl_no(unnamed class/struct/union)::v_samp_factor(unnamed class/struct/union)::h_samp_factor(unnamed class/struct/union)::component_id(unnamed class/struct/union)::sent_table(unnamed class/struct/union)::huffval(unnamed class/struct/union)::bits(unnamed class/struct/union)::quantvalip4_addr::addrpbuf_custom::custom_free_functionpbuf_custom::pbufpbuf_rom::payloadpbuf_rom::nextpbuf::if_idxpbuf::refpbuf::flagspbuf::type_internalpbuf::lenpbuf::tot_lenpbuf::payloadpbuf::nextmemp_desc::tabmemp_desc::basememp_desc::nummemp_desc::sizememp::next(unnamed class/struct/union)::ipv6_addr_state_changed(unnamed class/struct/union)::ipv6_set(unnamed class/struct/union)::ipv4_changed(unnamed class/struct/union)::status_changed(unnamed class/struct/union)::link_changedipv6_addr_state_changed_s::addressipv6_addr_state_changed_s::old_stateipv6_addr_state_changed_s::addr_indexipv6_set_s::old_addressipv6_set_s::addr_indexipv4_changed_s::old_gwipv4_changed_s::old_netmaskipv4_changed_s::old_addressstatus_changed_s::statelink_changed_s::statenetif::rs_countnetif::numnetif::namenetif::flagsnetif::hwaddr_lennetif::hwaddrnetif::mtunetif::statenetif::link_callbacknetif::linkoutputnetif::outputnetif::inputnetif::gwnetif::netmasknetif::ip_addrnetif::nextHeapRegion::xSizeInBytesHeapRegion::pucStartAddressxSTATIC_STREAM_BUFFER::uxDummy4xSTATIC_STREAM_BUFFER::ucDummy3xSTATIC_STREAM_BUFFER::pvDummy2xSTATIC_STREAM_BUFFER::uxDummy1xSTATIC_TIMER::ucDummy8xSTATIC_TIMER::uxDummy7xSTATIC_TIMER::pvDummy6xSTATIC_TIMER::pvDummy5xSTATIC_TIMER::xDummy3xSTATIC_TIMER::xDummy2xSTATIC_TIMER::pvDummy1xSTATIC_EVENT_GROUP::uxDummy3xSTATIC_EVENT_GROUP::xDummy2xSTATIC_EVENT_GROUP::xDummy1xSTATIC_QUEUE::ucDummy9xSTATIC_QUEUE::uxDummy8xSTATIC_QUEUE::ucDummy5xSTATIC_QUEUE::uxDummy4xSTATIC_QUEUE::xDummy3xSTATIC_QUEUE::uxSTATIC_QUEUE::pvDummy1(unnamed class/struct/union)::uxDummy2(unnamed class/struct/union)::pvDummy2xSTATIC_TCB::ucDummy19xSTATIC_TCB::ulDummy18xSTATIC_TCB::uxDummy12xSTATIC_TCB::uxDummy10xSTATIC_TCB::ucDummy7xSTATIC_TCB::pxDummy6xSTATIC_TCB::uxDummy5xSTATIC_TCB::xDummy3xSTATIC_TCB::pxDummy1xSTATIC_LIST::xDummy4xSTATIC_LIST::pvDummy3xSTATIC_LIST::uxDummy2xSTATIC_MINI_LIST_ITEM::pvDummy3xSTATIC_MINI_LIST_ITEM::xDummy2xSTATIC_LIST_ITEM::pvDummy3xSTATIC_LIST_ITEM::xDummy2xLIST_ITEM::pvContainerxLIST_ITEM::pvOwnerxLIST_ITEM::pxPreviousxLIST_ITEM::pxNextxLIST_ITEM::xItemValuexLIST::xListEndxLIST::pxIndexxLIST::uxNumberOfItemsxMINI_LIST_ITEM::pxPreviousxMINI_LIST_ITEM::pxNextxMINI_LIST_ITEM::xItemValuexTASK_STATUS::usStackHighWaterMarkxTASK_STATUS::pxStackBasexTASK_STATUS::ulRunTimeCounterxTASK_STATUS::uxBasePriorityxTASK_STATUS::uxCurrentPriorityxTASK_STATUS::eCurrentStatexTASK_STATUS::xTaskNumberxTASK_STATUS::pcTaskNamexTASK_STATUS::xHandlexTASK_PARAMETERS::xRegionsxTASK_PARAMETERS::puxStackBufferxTASK_PARAMETERS::uxPriorityxTASK_PARAMETERS::pvParametersxTASK_PARAMETERS::usStackDepthxTASK_PARAMETERS::pcNamexTASK_PARAMETERS::pvTaskCodexMEMORY_REGION::ulParametersxMEMORY_REGION::ulLengthInBytesxMEMORY_REGION::pvBaseAddressxTIME_OUT::xTimeOnEnteringxTIME_OUT::xOverflowCount(unnamed class/struct/union)::def(unnamed class/struct/union)::value(unnamed class/struct/union)::status(unnamed class/struct/union)::message_id(unnamed class/struct/union)::mail_id(unnamed class/struct/union)::signals(unnamed class/struct/union)::p(unnamed class/struct/union)::vos_mailQ_def::cbos_mailQ_def::item_szos_mailQ_def::queue_szos_messageQ_def::item_szos_messageQ_def::queue_szos_pool_def::poolos_pool_def::item_szos_pool_def::pool_szos_semaphore_def::dummyos_mutex_def::dummyos_timer_def::ptimeros_thread_def::stacksizeos_thread_def::instancesos_thread_def::tpriorityos_thread_def::pthreados_thread_def::namesys_timeo::argsys_timeo::hsys_timeo::timesys_timeo::nextlwip_cyclic_timer::handlerlwip_cyclic_timer::interval_mseth_vlan_hdr::tpideth_vlan_hdr::prio_videth_hdr::typeeth_hdr::srceth_hdr::desteth_addr::addrip_hdr::destip_hdr::srcip_hdr::_chksumip_hdr::_protoip_hdr::_ttlip_hdr::_offsetip_hdr::_idip_hdr::_lenip_hdr::_tosip_hdr::_v_hlip4_addr_packed::addretharp_hdr::dipaddretharp_hdr::dhwaddretharp_hdr::sipaddretharp_hdr::shwaddretharp_hdr::opcodeetharp_hdr::protolenetharp_hdr::hwlenetharp_hdr::protoetharp_hdr::hwtypeip4_addr_wordaligned::addrw(unnamed class/struct/union)::buff(unnamed class/struct/union)::pbuf_customin6_addr::un(unnamed class/struct/union)::u8_addr(unnamed class/struct/union)::u32_addrin_addr::s_addrpollfd::reventspollfd::eventspollfd::fdin_pktinfo::ipi_addrin_pktinfo::ipi_ifindexlinger::l_lingerlinger::l_onoffifreq::ifr_namecmsghdr::cmsg_typecmsghdr::cmsg_levelcmsghdr::cmsg_lenmsghdr::msg_flagsmsghdr::msg_controllenmsghdr::msg_controlmsghdr::msg_iovlenmsghdr::msg_iovmsghdr::msg_namelenmsghdr::msg_nameiovec::iov_leniovec::iov_basesockaddr_storage::s2_data2sockaddr_storage::s2_data1sockaddr_storage::ss_familysockaddr_storage::s2_lensockaddr::sa_datasockaddr::sa_familysockaddr::sa_lensockaddr_in::sin_zerosockaddr_in::sin_addrsockaddr_in::sin_portsockaddr_in::sin_familysockaddr_in::sin_lenrtp_hdr_t::ssrcrtp_hdr_t::tsrtp_hdr_t::seqrtp_hdr_t::ptrtp_hdr_t::version(unnamed class/struct/union)::sock_id(unnamed class/struct/union)::rtp_send_packet(unnamed class/struct/union)::rtp_data(unnamed class/struct/union)::net_dest(unnamed class/struct/union)::local(unnamed class/struct/union)::rtsp_req_header(unnamed class/struct/union)::rtsp_transp_type(unnamed class/struct/union)::rtsp_seq(unnamed class/struct/union)::rtsp_resp(unnamed class/struct/union)::conn_sock_id(unnamed class/struct/union)::Session_Stateitimerspec::it_valueitimerspec::it_intervalfd_set::__fds_bitssched_param::sched_priority(unnamed class/struct/union)::init_executed(unnamed class/struct/union)::ICFilter(unnamed class/struct/union)::ICPrescaler(unnamed class/struct/union)::ICSelection(unnamed class/struct/union)::ICPolarity(unnamed class/struct/union)::OCNIdleState(unnamed class/struct/union)::OCIdleState(unnamed class/struct/union)::OCNPolarity(unnamed class/struct/union)::OCPolarity(unnamed class/struct/union)::Pulse(unnamed class/struct/union)::OCMode(unnamed class/struct/union)::OCFastMode(unnamed class/struct/union)::AutoReloadPreload(unnamed class/struct/union)::RepetitionCounter(unnamed class/struct/union)::ClockDivision(unnamed class/struct/union)::Period(unnamed class/struct/union)::CounterMode(unnamed class/struct/union)::Prescaler(unnamed class/struct/union)::Address(unnamed class/struct/union)::AddressLength(unnamed class/struct/union)::WakeUpEvent__UART_HandleTypeDef::ErrorCode__UART_HandleTypeDef::RxState__UART_HandleTypeDef::gState__UART_HandleTypeDef::Lock__UART_HandleTypeDef::hdmarx__UART_HandleTypeDef::hdmatx__UART_HandleTypeDef::TxISR__UART_HandleTypeDef::RxISR__UART_HandleTypeDef::RxEventType__UART_HandleTypeDef::ReceptionType__UART_HandleTypeDef::Mask__UART_HandleTypeDef::RxXferCount__UART_HandleTypeDef::RxXferSize__UART_HandleTypeDef::pRxBuffPtr__UART_HandleTypeDef::TxXferCount__UART_HandleTypeDef::TxXferSize__UART_HandleTypeDef::pTxBuffPtr__UART_HandleTypeDef::AdvancedInit__UART_HandleTypeDef::Init(unnamed class/struct/union)::MSBFirst(unnamed class/struct/union)::AutoBaudRateMode(unnamed class/struct/union)::AutoBaudRateEnable(unnamed class/struct/union)::DMADisableonRxError(unnamed class/struct/union)::OverrunDisable(unnamed class/struct/union)::Swap(unnamed class/struct/union)::DataInvert(unnamed class/struct/union)::RxPinLevelInvert(unnamed class/struct/union)::TxPinLevelInvert(unnamed class/struct/union)::AdvFeatureInit(unnamed class/struct/union)::OneBitSampling(unnamed class/struct/union)::OverSampling(unnamed class/struct/union)::HwFlowCtl(unnamed class/struct/union)::Parity(unnamed class/struct/union)::StopBits(unnamed class/struct/union)::WordLength(unnamed class/struct/union)::BaudRate(unnamed class/struct/union)::PreambleCheck(unnamed class/struct/union)::PortAddress(unnamed class/struct/union)::Reserved0timeval::tv_usectimeval::tv_secstat::st_spare4stat::st_blocksstat::st_blksizestat::st_ctimstat::st_mtimstat::st_atimstat::st_sizestat::st_rdevstat::st_gidstat::st_uidstat::st_nlinkstat::st_modestat::st_inostat::st_deveflock::l_rsyseflock::l_rpideflock::l_xxxeflock::l_pideflock::l_leneflock::l_starteflock::l_whenceeflock::l_typeflock::l_xxxflock::l_pidflock::l_lenflock::l_startflock::l_whenceflock::l_typetimespec::tv_sectimespec::tv_nsecbintime::secbintime::fracitimerval::it_valueitimerval::it_intervaltimezone::tz_dsttimetimezone::tz_minuteswesttms::tms_cstimetms::tms_cutimetms::tms_stimetms::tms_utime(unnamed class/struct/union)::rem(unnamed class/struct/union)::quottm::tm_isdsttm::tm_ydaytm::tm_wdaytm::tm_yeartm::tm_montm::tm_mdaytm::tm_hourtm::tm_mintm::tm_secjpeg_decompress_struct::cquantizejpeg_decompress_struct::cconvertjpeg_decompress_struct::upsamplejpeg_decompress_struct::idctjpeg_decompress_struct::entropyjpeg_decompress_struct::markerjpeg_decompress_struct::inputctljpeg_decompress_struct::postjpeg_decompress_struct::coefjpeg_decompress_struct::mainjpeg_decompress_struct::masterjpeg_decompress_struct::unread_markerjpeg_decompress_struct::lim_Sejpeg_decompress_struct::natural_orderjpeg_decompress_struct::block_sizejpeg_decompress_struct::Aljpeg_decompress_struct::Ahjpeg_decompress_struct::Sejpeg_decompress_struct::Ssjpeg_decompress_struct::MCU_membershipjpeg_decompress_struct::blocks_in_MCUjpeg_decompress_struct::MCU_rows_in_scanjpeg_decompress_struct::MCUs_per_rowjpeg_decompress_struct::cur_comp_infojpeg_decompress_struct::comps_in_scanjpeg_decompress_struct::sample_range_limitjpeg_decompress_struct::total_iMCU_rowsjpeg_decompress_struct::min_DCT_v_scaled_sizejpeg_decompress_struct::min_DCT_h_scaled_sizejpeg_decompress_struct::max_v_samp_factorjpeg_decompress_struct::max_h_samp_factorjpeg_decompress_struct::marker_listjpeg_decompress_struct::CCIR601_samplingjpeg_decompress_struct::Adobe_transformjpeg_decompress_struct::saw_Adobe_markerjpeg_decompress_struct::Y_densityjpeg_decompress_struct::X_densityjpeg_decompress_struct::density_unitjpeg_decompress_struct::JFIF_minor_versionjpeg_decompress_struct::JFIF_major_versionjpeg_decompress_struct::saw_JFIF_markerjpeg_decompress_struct::restart_intervaljpeg_decompress_struct::arith_ac_Kjpeg_decompress_struct::arith_dc_Ujpeg_decompress_struct::arith_dc_Ljpeg_decompress_struct::arith_codejpeg_decompress_struct::progressive_modejpeg_decompress_struct::is_baselinejpeg_decompress_struct::comp_infojpeg_decompress_struct::data_precisionjpeg_decompress_struct::ac_huff_tbl_ptrsjpeg_decompress_struct::dc_huff_tbl_ptrsjpeg_decompress_struct::quant_tbl_ptrsjpeg_decompress_struct::coef_bitsjpeg_decompress_struct::output_iMCU_rowjpeg_decompress_struct::output_scan_numberjpeg_decompress_struct::input_iMCU_rowjpeg_decompress_struct::input_scan_numberjpeg_decompress_struct::output_scanlinejpeg_decompress_struct::colormapjpeg_decompress_struct::actual_number_of_colorsjpeg_decompress_struct::rec_outbuf_heightjpeg_decompress_struct::output_componentsjpeg_decompress_struct::out_color_componentsjpeg_decompress_struct::output_heightjpeg_decompress_struct::output_widthjpeg_decompress_struct::enable_2pass_quantjpeg_decompress_struct::enable_external_quantjpeg_decompress_struct::enable_1pass_quantjpeg_decompress_struct::desired_number_of_colorsjpeg_decompress_struct::two_pass_quantizejpeg_decompress_struct::dither_modejpeg_decompress_struct::quantize_colorsjpeg_decompress_struct::do_block_smoothingjpeg_decompress_struct::do_fancy_upsamplingjpeg_decompress_struct::dct_methodjpeg_decompress_struct::raw_data_outjpeg_decompress_struct::buffered_imagejpeg_decompress_struct::output_gammajpeg_decompress_struct::scale_denomjpeg_decompress_struct::scale_numjpeg_decompress_struct::out_color_spacejpeg_decompress_struct::jpeg_color_spacejpeg_decompress_struct::num_componentsjpeg_decompress_struct::image_heightjpeg_decompress_struct::image_widthjpeg_decompress_struct::srcjpeg_decompress_struct::global_statejpeg_decompress_struct::is_decompressorjpeg_decompress_struct::client_datajpeg_decompress_struct::progressjpeg_decompress_struct::memjpeg_decompress_struct::errjpeg_source_mgr::term_sourcejpeg_source_mgr::resync_to_restartjpeg_source_mgr::skip_input_datajpeg_source_mgr::fill_input_bufferjpeg_source_mgr::init_sourcejpeg_source_mgr::bytes_in_bufferjpeg_source_mgr::next_input_bytejpeg_compress_struct::script_space_sizejpeg_compress_struct::script_spacejpeg_compress_struct::entropyjpeg_compress_struct::fdctjpeg_compress_struct::downsamplejpeg_compress_struct::cconvertjpeg_compress_struct::markerjpeg_compress_struct::coefjpeg_compress_struct::prepjpeg_compress_struct::mainjpeg_compress_struct::masterjpeg_compress_struct::lim_Sejpeg_compress_struct::natural_orderjpeg_compress_struct::block_sizejpeg_compress_struct::Aljpeg_compress_struct::Ahjpeg_compress_struct::Sejpeg_compress_struct::Ssjpeg_compress_struct::MCU_membershipjpeg_compress_struct::blocks_in_MCUjpeg_compress_struct::MCU_rows_in_scanjpeg_compress_struct::MCUs_per_rowjpeg_compress_struct::cur_comp_infojpeg_compress_struct::comps_in_scanjpeg_compress_struct::total_iMCU_rowsjpeg_compress_struct::min_DCT_v_scaled_sizejpeg_compress_struct::min_DCT_h_scaled_sizejpeg_compress_struct::max_v_samp_factorjpeg_compress_struct::max_h_samp_factorjpeg_compress_struct::progressive_modejpeg_compress_struct::next_scanlinejpeg_compress_struct::write_Adobe_markerjpeg_compress_struct::Y_densityjpeg_compress_struct::X_densityjpeg_compress_struct::density_unitjpeg_compress_struct::JFIF_minor_versionjpeg_compress_struct::JFIF_major_versionjpeg_compress_struct::write_JFIF_headerjpeg_compress_struct::restart_in_rowsjpeg_compress_struct::restart_intervaljpeg_compress_struct::dct_methodjpeg_compress_struct::smoothing_factorjpeg_compress_struct::do_fancy_downsamplingjpeg_compress_struct::CCIR601_samplingjpeg_compress_struct::optimize_codingjpeg_compress_struct::arith_codejpeg_compress_struct::raw_data_injpeg_compress_struct::scan_infojpeg_compress_struct::num_scansjpeg_compress_struct::arith_ac_Kjpeg_compress_struct::arith_dc_Ujpeg_compress_struct::arith_dc_Ljpeg_compress_struct::ac_huff_tbl_ptrsjpeg_compress_struct::dc_huff_tbl_ptrsjpeg_compress_struct::q_scale_factorjpeg_compress_struct::quant_tbl_ptrsjpeg_compress_struct::comp_infojpeg_compress_struct::jpeg_color_spacejpeg_compress_struct::num_componentsjpeg_compress_struct::data_precisionjpeg_compress_struct::jpeg_heightjpeg_compress_struct::jpeg_widthjpeg_compress_struct::scale_denomjpeg_compress_struct::scale_numjpeg_compress_struct::input_gammajpeg_compress_struct::in_color_spacejpeg_compress_struct::input_componentsjpeg_compress_struct::image_heightjpeg_compress_struct::image_widthjpeg_compress_struct::destjpeg_compress_struct::global_statejpeg_compress_struct::is_decompressorjpeg_compress_struct::client_datajpeg_compress_struct::progressjpeg_compress_struct::memjpeg_compress_struct::errjpeg_destination_mgr::term_destinationjpeg_destination_mgr::empty_output_bufferjpeg_destination_mgr::init_destinationjpeg_destination_mgr::free_in_bufferjpeg_destination_mgr::next_output_bytejpeg_common_struct::global_statejpeg_common_struct::is_decompressorjpeg_common_struct::client_datajpeg_common_struct::progressjpeg_common_struct::memjpeg_common_struct::errjpeg_progress_mgr::total_passesjpeg_progress_mgr::completed_passesjpeg_progress_mgr::pass_limitjpeg_progress_mgr::pass_counterjpeg_progress_mgr::progress_monitorjpeg_memory_mgr::max_alloc_chunkjpeg_memory_mgr::max_memory_to_usejpeg_memory_mgr::self_destructjpeg_memory_mgr::free_pooljpeg_memory_mgr::access_virt_barrayjpeg_memory_mgr::access_virt_sarrayjpeg_memory_mgr::realize_virt_arraysjpeg_memory_mgr::request_virt_barrayjpeg_memory_mgr::request_virt_sarrayjpeg_memory_mgr::alloc_barrayjpeg_memory_mgr::alloc_sarrayjpeg_memory_mgr::alloc_largejpeg_memory_mgr::alloc_smalljpeg_error_mgr::last_addon_messagejpeg_error_mgr::first_addon_messagejpeg_error_mgr::addon_message_tablejpeg_error_mgr::last_jpeg_messagejpeg_error_mgr::jpeg_message_tablejpeg_error_mgr::num_warnings(unnamed class/struct/union)::VR(unnamed class/struct/union)::DOUTR31(unnamed class/struct/union)::DOUTR30(unnamed class/struct/union)::DOUTR29(unnamed class/struct/union)::DOUTR28(unnamed class/struct/union)::DOUTR27(unnamed class/struct/union)::DOUTR26(unnamed class/struct/union)::DOUTR25(unnamed class/struct/union)::DOUTR24(unnamed class/struct/union)::DOUTR23(unnamed class/struct/union)::DOUTR22(unnamed class/struct/union)::DOUTR21(unnamed class/struct/union)::DOUTR20(unnamed class/struct/union)::DOUTR19(unnamed class/struct/union)::DOUTR18(unnamed class/struct/union)::DOUTR17(unnamed class/struct/union)::DOUTR16(unnamed class/struct/union)::DOUTR15(unnamed class/struct/union)::DOUTR14(unnamed class/struct/union)::DOUTR13(unnamed class/struct/union)::DOUTR12(unnamed class/struct/union)::DOUTR11(unnamed class/struct/union)::DOUTR10(unnamed class/struct/union)::DOUTR9(unnamed class/struct/union)::DOUTR8(unnamed class/struct/union)::DOUTR7(unnamed class/struct/union)::DOUTR6(unnamed class/struct/union)::DOUTR5(unnamed class/struct/union)::DOUTR4(unnamed class/struct/union)::DOUTR3(unnamed class/struct/union)::DOUTR2(unnamed class/struct/union)::DOUTR1(unnamed class/struct/union)::DOUTR0(unnamed class/struct/union)::DINR31(unnamed class/struct/union)::DINR30(unnamed class/struct/union)::DINR29(unnamed class/struct/union)::DINR28(unnamed class/struct/union)::DINR27(unnamed class/struct/union)::DINR26(unnamed class/struct/union)::DINR25(unnamed class/struct/union)::DINR24(unnamed class/struct/union)::DINR23(unnamed class/struct/union)::DINR22(unnamed class/struct/union)::DINR21(unnamed class/struct/union)::DINR20(unnamed class/struct/union)::DINR19(unnamed class/struct/union)::DINR18(unnamed class/struct/union)::DINR17(unnamed class/struct/union)::DINR16(unnamed class/struct/union)::DINR15(unnamed class/struct/union)::DINR14(unnamed class/struct/union)::DINR13(unnamed class/struct/union)::DINR12(unnamed class/struct/union)::DINR11(unnamed class/struct/union)::DINR10(unnamed class/struct/union)::DINR9(unnamed class/struct/union)::DINR8(unnamed class/struct/union)::DINR7(unnamed class/struct/union)::DINR6(unnamed class/struct/union)::DINR5(unnamed class/struct/union)::DINR4(unnamed class/struct/union)::DINR3(unnamed class/struct/union)::DINR2(unnamed class/struct/union)::DINR1(unnamed class/struct/union)::DINR0(unnamed class/struct/union)::CLRFR(unnamed class/struct/union)::CRDFR(unnamed class/struct/union)::RDFR(unnamed class/struct/union)::CWRFR(unnamed class/struct/union)::WRFR(unnamed class/struct/union)::HUFFENC_DC1(unnamed class/struct/union)::HUFFENC_DC0(unnamed class/struct/union)::HUFFENC_AC1(unnamed class/struct/union)::HUFFENC_AC0(unnamed class/struct/union)::Reserved4FC(unnamed class/struct/union)::DHTMEM(unnamed class/struct/union)::HUFFSYMB(unnamed class/struct/union)::HUFFBASE(unnamed class/struct/union)::HUFFMIN(unnamed class/struct/union)::QMEM3(unnamed class/struct/union)::QMEM2(unnamed class/struct/union)::QMEM1(unnamed class/struct/union)::QMEM0(unnamed class/struct/union)::Reserved48(unnamed class/struct/union)::DOR(unnamed class/struct/union)::DIR(unnamed class/struct/union)::Reserved3c(unnamed class/struct/union)::CFR(unnamed class/struct/union)::Reserved20(unnamed class/struct/union)::CONFR7(unnamed class/struct/union)::CONFR6(unnamed class/struct/union)::CONFR5(unnamed class/struct/union)::CONFR4(unnamed class/struct/union)::CONFR3(unnamed class/struct/union)::CONFR2(unnamed class/struct/union)::CONFR1(unnamed class/struct/union)::CONFR0(unnamed class/struct/union)::Reserved(unnamed class/struct/union)::HCDMA(unnamed class/struct/union)::HCTSIZ(unnamed class/struct/union)::HCINTMSK(unnamed class/struct/union)::HCINT(unnamed class/struct/union)::HCSPLT(unnamed class/struct/union)::HCCHAR(unnamed class/struct/union)::HAINTMSK(unnamed class/struct/union)::HAINT(unnamed class/struct/union)::HPTXSTS(unnamed class/struct/union)::Reserved40C(unnamed class/struct/union)::HFNUM(unnamed class/struct/union)::HFIR(unnamed class/struct/union)::HCFG(unnamed class/struct/union)::Reserved18(unnamed class/struct/union)::DOEPDMA(unnamed class/struct/union)::DOEPTSIZ(unnamed class/struct/union)::Reserved0C(unnamed class/struct/union)::DOEPINT(unnamed class/struct/union)::Reserved04(unnamed class/struct/union)::DOEPCTL(unnamed class/struct/union)::DTXFSTS(unnamed class/struct/union)::DIEPDMA(unnamed class/struct/union)::DIEPTSIZ(unnamed class/struct/union)::DIEPINT(unnamed class/struct/union)::DIEPCTL(unnamed class/struct/union)::DOUTEP1MSK(unnamed class/struct/union)::Reserved44(unnamed class/struct/union)::DINEP1MSK(unnamed class/struct/union)::Reserved40(unnamed class/struct/union)::DEACHMSK(unnamed class/struct/union)::DEACHINT(unnamed class/struct/union)::DIEPEMPMSK(unnamed class/struct/union)::DTHRCTL(unnamed class/struct/union)::DVBUSPULSE(unnamed class/struct/union)::DVBUSDIS(unnamed class/struct/union)::Reserved9(unnamed class/struct/union)::DAINTMSK(unnamed class/struct/union)::DAINT(unnamed class/struct/union)::DOEPMSK(unnamed class/struct/union)::DIEPMSK(unnamed class/struct/union)::DSTS(unnamed class/struct/union)::DCTL(unnamed class/struct/union)::DCFG(unnamed class/struct/union)::DIEPTXF(unnamed class/struct/union)::HPTXFSIZ(unnamed class/struct/union)::Reserved43(unnamed class/struct/union)::GDFIFOCFG(unnamed class/struct/union)::Reserved7(unnamed class/struct/union)::GLPMCFG(unnamed class/struct/union)::Reserved6(unnamed class/struct/union)::GHWCFG3(unnamed class/struct/union)::Reserved5(unnamed class/struct/union)::CID(unnamed class/struct/union)::GCCFG(unnamed class/struct/union)::Reserved30(unnamed class/struct/union)::HNPTXSTS(unnamed class/struct/union)::DIEPTXF0_HNPTXFSIZ(unnamed class/struct/union)::GRXFSIZ(unnamed class/struct/union)::GRXSTSP(unnamed class/struct/union)::GRXSTSR(unnamed class/struct/union)::GINTMSK(unnamed class/struct/union)::GINTSTS(unnamed class/struct/union)::GRSTCTL(unnamed class/struct/union)::GUSBCFG(unnamed class/struct/union)::GAHBCFG(unnamed class/struct/union)::GOTGINT(unnamed class/struct/union)::GOTGCTL(unnamed class/struct/union)::TDR(unnamed class/struct/union)::RDR(unnamed class/struct/union)::RQR(unnamed class/struct/union)::RTOR(unnamed class/struct/union)::GTPR(unnamed class/struct/union)::BRR(unnamed class/struct/union)::CR3(unnamed class/struct/union)::CNT(unnamed class/struct/union)::ARR(unnamed class/struct/union)::CMP(unnamed class/struct/union)::AF2(unnamed class/struct/union)::AF1(unnamed class/struct/union)::CCR6(unnamed class/struct/union)::CCR5(unnamed class/struct/union)::CCMR3(unnamed class/struct/union)::OR(unnamed class/struct/union)::DMAR(unnamed class/struct/union)::DCR(unnamed class/struct/union)::BDTR(unnamed class/struct/union)::CCR4(unnamed class/struct/union)::CCR3(unnamed class/struct/union)::CCR2(unnamed class/struct/union)::CCR1(unnamed class/struct/union)::RCR(unnamed class/struct/union)::PSC(unnamed class/struct/union)::CCER(unnamed class/struct/union)::CCMR2(unnamed class/struct/union)::CCMR1(unnamed class/struct/union)::EGR(unnamed class/struct/union)::DIER(unnamed class/struct/union)::SMCR(unnamed class/struct/union)::LPTR(unnamed class/struct/union)::PIR(unnamed class/struct/union)::PSMAR(unnamed class/struct/union)::PSMKR(unnamed class/struct/union)::ABR(unnamed class/struct/union)::AR(unnamed class/struct/union)::DLR(unnamed class/struct/union)::I2SPR(unnamed class/struct/union)::I2SCFGR(unnamed class/struct/union)::TXCRCR(unnamed class/struct/union)::RXCRCR(unnamed class/struct/union)::CRCPR(unnamed class/struct/union)::FIFO(unnamed class/struct/union)::FIFOCNT(unnamed class/struct/union)::MASK(unnamed class/struct/union)::STA(unnamed class/struct/union)::DCOUNT(unnamed class/struct/union)::DCTRL(unnamed class/struct/union)::DLEN(unnamed class/struct/union)::DTIMER(unnamed class/struct/union)::RESP4(unnamed class/struct/union)::RESP3(unnamed class/struct/union)::RESP2(unnamed class/struct/union)::RESP1(unnamed class/struct/union)::RESPCMD(unnamed class/struct/union)::CMD(unnamed class/struct/union)::ARG(unnamed class/struct/union)::CLKCR(unnamed class/struct/union)::POWER(unnamed class/struct/union)::SLOTR(unnamed class/struct/union)::FRCR(unnamed class/struct/union)::GCR(unnamed class/struct/union)::BKP31R(unnamed class/struct/union)::BKP30R(unnamed class/struct/union)::BKP29R(unnamed class/struct/union)::BKP28R(unnamed class/struct/union)::BKP27R(unnamed class/struct/union)::BKP26R(unnamed class/struct/union)::BKP25R(unnamed class/struct/union)::BKP24R(unnamed class/struct/union)::BKP23R(unnamed class/struct/union)::BKP22R(unnamed class/struct/union)::BKP21R(unnamed class/struct/union)::BKP20R(unnamed class/struct/union)::BKP19R(unnamed class/struct/union)::BKP18R(unnamed class/struct/union)::BKP17R(unnamed class/struct/union)::BKP16R(unnamed class/struct/union)::BKP15R(unnamed class/struct/union)::BKP14R(unnamed class/struct/union)::BKP13R(unnamed class/struct/union)::BKP12R(unnamed class/struct/union)::BKP11R(unnamed class/struct/union)::BKP10R(unnamed class/struct/union)::BKP9R(unnamed class/struct/union)::BKP8R(unnamed class/struct/union)::BKP7R(unnamed class/struct/union)::BKP6R(unnamed class/struct/union)::BKP5R(unnamed class/struct/union)::BKP4R(unnamed class/struct/union)::BKP3R(unnamed class/struct/union)::BKP2R(unnamed class/struct/union)::BKP1R(unnamed class/struct/union)::BKP0R(unnamed class/struct/union)::ALRMBSSR(unnamed class/struct/union)::ALRMASSR(unnamed class/struct/union)::TAMPCR(unnamed class/struct/union)::CALR(unnamed class/struct/union)::TSSSR(unnamed class/struct/union)::TSDR(unnamed class/struct/union)::TSTR(unnamed class/struct/union)::SHIFTR(unnamed class/struct/union)::SSR(unnamed class/struct/union)::WPR(unnamed class/struct/union)::ALRMBR(unnamed class/struct/union)::ALRMAR(unnamed class/struct/union)::reserved(unnamed class/struct/union)::WUTR(unnamed class/struct/union)::PRER(unnamed class/struct/union)::TR(unnamed class/struct/union)::DCKCFGR2(unnamed class/struct/union)::DCKCFGR1(unnamed class/struct/union)::PLLSAICFGR(unnamed class/struct/union)::PLLI2SCFGR(unnamed class/struct/union)::SSCGR(unnamed class/struct/union)::BDCR(unnamed class/struct/union)::APB2LPENR(unnamed class/struct/union)::APB1LPENR(unnamed class/struct/union)::AHB3LPENR(unnamed class/struct/union)::AHB2LPENR(unnamed class/struct/union)::AHB1LPENR(unnamed class/struct/union)::AHB2ENR(unnamed class/struct/union)::AHB3RSTR(unnamed class/struct/union)::AHB2RSTR(unnamed class/struct/union)::CIR(unnamed class/struct/union)::PLLCFGR(unnamed class/struct/union)::CSR2(unnamed class/struct/union)::CSR1(unnamed class/struct/union)::CLUTWR(unnamed class/struct/union)::CFBLNR(unnamed class/struct/union)::CFBLR(unnamed class/struct/union)::CFBAR(unnamed class/struct/union)::BFCR(unnamed class/struct/union)::DCCR(unnamed class/struct/union)::PFCR(unnamed class/struct/union)::CKCR(unnamed class/struct/union)::WVPCR(unnamed class/struct/union)::WHPCR(unnamed class/struct/union)::CDSR(unnamed class/struct/union)::CPSR(unnamed class/struct/union)::LIPCR(unnamed class/struct/union)::BCCR(unnamed class/struct/union)::TWCR(unnamed class/struct/union)::AWCR(unnamed class/struct/union)::BPCR(unnamed class/struct/union)::SSCR(unnamed class/struct/union)::WINR(unnamed class/struct/union)::RLR(unnamed class/struct/union)::PR(unnamed class/struct/union)::KR(unnamed class/struct/union)::PECR(unnamed class/struct/union)::TIMEOUTR(unnamed class/struct/union)::TIMINGR(unnamed class/struct/union)::OAR2(unnamed class/struct/union)::OAR1(unnamed class/struct/union)::CMPCR(unnamed class/struct/union)::CBR(unnamed class/struct/union)::EXTICR(unnamed class/struct/union)::PMC(unnamed class/struct/union)::MEMRMP(unnamed class/struct/union)::AFR(unnamed class/struct/union)::LCKR(unnamed class/struct/union)::BSRR(unnamed class/struct/union)::ODR(unnamed class/struct/union)::PUPDR(unnamed class/struct/union)::OSPEEDR(unnamed class/struct/union)::OTYPER(unnamed class/struct/union)::MODER(unnamed class/struct/union)::SDSR(unnamed class/struct/union)::SDRTR(unnamed class/struct/union)::SDCMR(unnamed class/struct/union)::SDTR(unnamed class/struct/union)::SDCR(unnamed class/struct/union)::ECCR(unnamed class/struct/union)::PATT(unnamed class/struct/union)::PMEM(unnamed class/struct/union)::BWTR(unnamed class/struct/union)::BTCR(unnamed class/struct/union)::OPTCR1(unnamed class/struct/union)::OPTCR(unnamed class/struct/union)::OPTKEYR(unnamed class/struct/union)::KEYR(unnamed class/struct/union)::ACR(unnamed class/struct/union)::SWIER(unnamed class/struct/union)::FTSR(unnamed class/struct/union)::RTSR(unnamed class/struct/union)::ReceiveThresholdControl(unnamed class/struct/union)::ForwardUndersizedGoodFrames(unnamed class/struct/union)::FlushRxPacket(unnamed class/struct/union)::ForwardErrorFrames(unnamed class/struct/union)::RxDMABurstLength(unnamed class/struct/union)::TransmitThresholdControl(unnamed class/struct/union)::TxDMABurstLength(unnamed class/struct/union)::TransmitStoreForward(unnamed class/struct/union)::ReceiveStoreForward(unnamed class/struct/union)::DropTCPIPChecksumErrorFrame(unnamed class/struct/union)::BurstMode(unnamed class/struct/union)::AddressAlignedBeats(unnamed class/struct/union)::DMAArbitration(unnamed class/struct/union)::ForwardRxUndersizedGoodPacket(unnamed class/struct/union)::ForwardRxErrorPacket(unnamed class/struct/union)::DropTCPIPChecksumErrorPacket(unnamed class/struct/union)::ReceiveQueueMode(unnamed class/struct/union)::TransmitQueueMode(unnamed class/struct/union)::ReceiveFlowControl(unnamed class/struct/union)::UnicastPausePacketDetect(unnamed class/struct/union)::TransmitFlowControl(unnamed class/struct/union)::PauseLowThreshold(unnamed class/struct/union)::ZeroQuantaPause(unnamed class/struct/union)::PauseTime(unnamed class/struct/union)::WatchdogTimeout(unnamed class/struct/union)::ProgrammableWatchdog(unnamed class/struct/union)::ExtendedInterPacketGapVal(unnamed class/struct/union)::ExtendedInterPacketGap(unnamed class/struct/union)::GiantPacketSizeLimit(unnamed class/struct/union)::CRCCheckingRxPackets(unnamed class/struct/union)::SlowProtocolDetect(unnamed class/struct/union)::PreambleLength(unnamed class/struct/union)::DeferralCheck(unnamed class/struct/union)::BackOffLimit(unnamed class/struct/union)::RetryTransmission(unnamed class/struct/union)::CarrierSenseDuringTransmit(unnamed class/struct/union)::ReceiveOwn(unnamed class/struct/union)::CarrierSenseBeforeTransmit(unnamed class/struct/union)::LoopbackMode(unnamed class/struct/union)::DuplexMode(unnamed class/struct/union)::JumboPacket(unnamed class/struct/union)::Jabber(unnamed class/struct/union)::Watchdog(unnamed class/struct/union)::AutomaticPadCRCStrip(unnamed class/struct/union)::CRCStripTypePacket(unnamed class/struct/union)::Support2KPacket(unnamed class/struct/union)::GiantPacketSizeLimitControlLwIP_StreamingServer.elf(unnamed class/struct/union)::InterPacketGapVal(unnamed class/struct/union)::ChecksumOffload(unnamed class/struct/union)::SourceAddrControl(unnamed class/struct/union)::pRxEnd(unnamed class/struct/union)::pRxStart(unnamed class/struct/union)::TimeStamp(unnamed class/struct/union)::pRxLastRxDesc(unnamed class/struct/union)::RxBuildDescCnt(unnamed class/struct/union)::RxBuildDescIdx(unnamed class/struct/union)::RxDataLength(unnamed class/struct/union)::RxDescCnt(unnamed class/struct/union)::RxDescIdx(unnamed class/struct/union)::ItMode(unnamed class/struct/union)::TimeStampHigh(unnamed class/struct/union)::TimeStampLow(unnamed class/struct/union)::InnerVlanCtrl(unnamed class/struct/union)::InnerVlanTag(unnamed class/struct/union)::VlanCtrl(unnamed class/struct/union)::VlanTag(unnamed class/struct/union)::TCPHeaderLen(unnamed class/struct/union)::PayloadLen(unnamed class/struct/union)::MaxSegmentSize(unnamed class/struct/union)::ChecksumCtrl(unnamed class/struct/union)::CRCPadCtrl(unnamed class/struct/union)::SrcAddrCtrl(unnamed class/struct/union)::TxBuffer(unnamed class/struct/union)::Length(unnamed class/struct/union)::Attributes(unnamed class/struct/union)::releaseIndex(unnamed class/struct/union)::BuffersInUse(unnamed class/struct/union)::CurrentPacketAddress(unnamed class/struct/union)::PacketAddress(unnamed class/struct/union)::CurTxDesc__ETH_BufferTypeDef::next__ETH_BufferTypeDef::len__ETH_BufferTypeDef::buffer(unnamed class/struct/union)::BackupAddr1(unnamed class/struct/union)::BackupAddr0(unnamed class/struct/union)::DESC7(unnamed class/struct/union)::DESC6(unnamed class/struct/union)::DESC5(unnamed class/struct/union)::DESC4(unnamed class/struct/union)::DESC3(unnamed class/struct/union)::DESC2(unnamed class/struct/union)::DESC1(unnamed class/struct/union)::DESC0(unnamed class/struct/union)::BootAddr1(unnamed class/struct/union)::BootAddr0(unnamed class/struct/union)::USERConfig(unnamed class/struct/union)::BORLevel(unnamed class/struct/union)::RDPLevel(unnamed class/struct/union)::WRPSector(unnamed class/struct/union)::WRPState(unnamed class/struct/union)::OptionType(unnamed class/struct/union)::VoltageRange(unnamed class/struct/union)::NbSectors(unnamed class/struct/union)::Sector(unnamed class/struct/union)::Banks(unnamed class/struct/union)::TypeErase(unnamed class/struct/union)::VoltageForErase(unnamed class/struct/union)::NbSectorsToErase(unnamed class/struct/union)::ProcedureOnGoing(unnamed class/struct/union)::HiZSetupTime(unnamed class/struct/union)::HoldSetupTime(unnamed class/struct/union)::WaitSetupTime(unnamed class/struct/union)::SetupTime(unnamed class/struct/union)::TARSetupTime(unnamed class/struct/union)::TCLRSetupTime(unnamed class/struct/union)::ECCPageSize(unnamed class/struct/union)::EccComputation(unnamed class/struct/union)::Waitfeature(unnamed class/struct/union)::NandBank(unnamed class/struct/union)::PageSize(unnamed class/struct/union)::WriteFifo(unnamed class/struct/union)::CommandSet(unnamed class/struct/union)::CFI_4(unnamed class/struct/union)::CFI_3(unnamed class/struct/union)::CFI_2(unnamed class/struct/union)::CFI_1(unnamed class/struct/union)::Device_Code3(unnamed class/struct/union)::Device_Code2(unnamed class/struct/union)::Device_Code1(unnamed class/struct/union)::Manufacturer_Code__I2C_HandleTypeDef::Memaddress__I2C_HandleTypeDef::Devaddress__I2C_HandleTypeDef::AddrEventCount__I2C_HandleTypeDef::ErrorCode__I2C_HandleTypeDef::Mode__I2C_HandleTypeDef::State__I2C_HandleTypeDef::Lock__I2C_HandleTypeDef::hdmarx__I2C_HandleTypeDef::hdmatx__I2C_HandleTypeDef::XferISR__I2C_HandleTypeDef::PreviousState__I2C_HandleTypeDef::XferOptions__I2C_HandleTypeDef::XferCount__I2C_HandleTypeDef::XferSize__I2C_HandleTypeDef::pBuffPtr(unnamed class/struct/union)::OwnAddress2Masks(unnamed class/struct/union)::ErrorMsk(unnamed class/struct/union)::BTATimeout(unnamed class/struct/union)::LowPowerWriteTimeout(unnamed class/struct/union)::HighSpeedWritePrespMode(unnamed class/struct/union)::HighSpeedWriteTimeout(unnamed class/struct/union)::LowPowerReadTimeout(unnamed class/struct/union)::HighSpeedReadTimeout(unnamed class/struct/union)::LowPowerReceptionTimeout(unnamed class/struct/union)::HighSpeedTransmissionTimeout(unnamed class/struct/union)::TimeoutCkdiv(unnamed class/struct/union)::StopWaitTime(unnamed class/struct/union)::DataLaneMaxReadTime(unnamed class/struct/union)::DataLaneLP2HSTime(unnamed class/struct/union)::DataLaneHS2LPTime(unnamed class/struct/union)::ClockLaneLP2HSTime(unnamed class/struct/union)::ClockLaneHS2LPTime(unnamed class/struct/union)::AcknowledgeRequest(unnamed class/struct/union)::LPMaxReadPacket(unnamed class/struct/union)::LPDcsLongWrite(unnamed class/struct/union)::LPDcsShortReadNoP(unnamed class/struct/union)::LPDcsShortWriteOneP(unnamed class/struct/union)::LPDcsShortWriteNoP(unnamed class/struct/union)::LPGenLongWrite(unnamed class/struct/union)::LPGenShortReadTwoP(unnamed class/struct/union)::LPGenShortReadOneP(unnamed class/struct/union)::LPGenShortReadNoP(unnamed class/struct/union)::LPGenShortWriteTwoP(unnamed class/struct/union)::LPGenShortWriteOneP(unnamed class/struct/union)::LPGenShortWriteNoP(unnamed class/struct/union)::TEAcknowledgeRequest(unnamed class/struct/union)::AutomaticRefresh(unnamed class/struct/union)::VSyncPol(unnamed class/struct/union)::TearingEffectPolarity(unnamed class/struct/union)::TearingEffectSource(unnamed class/struct/union)::CommandSize(unnamed class/struct/union)::FrameBTAAcknowledgeEnable(unnamed class/struct/union)::LooselyPacked(unnamed class/struct/union)::AutomaticClockLaneControl(unnamed class/struct/union)::TotalHeigh(unnamed class/struct/union)::AccumulatedActiveH(unnamed class/struct/union)::AccumulatedVBP(unnamed class/struct/union)::VerticalSync(unnamed class/struct/union)::PVDLevel__SAI_HandleTypeDef::ErrorCode__SAI_HandleTypeDef::State__SAI_HandleTypeDef::Lock__SAI_HandleTypeDef::InterruptServiceRoutine__SAI_HandleTypeDef::mutecallback__SAI_HandleTypeDef::hdmarx__SAI_HandleTypeDef::hdmatx__SAI_HandleTypeDef::XferCount__SAI_HandleTypeDef::XferSize__SAI_HandleTypeDef::pBuffPtr__SAI_HandleTypeDef::SlotInit__SAI_HandleTypeDef::FrameInit__SAI_HandleTypeDef::Init__SAI_HandleTypeDef::Instance(unnamed class/struct/union)::SlotActive(unnamed class/struct/union)::SlotNumber(unnamed class/struct/union)::SlotSize(unnamed class/struct/union)::FirstBitOffset(unnamed class/struct/union)::FSOffset(unnamed class/struct/union)::FSPolarity(unnamed class/struct/union)::FSDefinition(unnamed class/struct/union)::ActiveFrameLength(unnamed class/struct/union)::FrameLength(unnamed class/struct/union)::ClockStrobing(unnamed class/struct/union)::FirstBit(unnamed class/struct/union)::DataSize(unnamed class/struct/union)::Protocol(unnamed class/struct/union)::TriState(unnamed class/struct/union)::CompandingMode(unnamed class/struct/union)::MonoStereoMode(unnamed class/struct/union)::Mckdiv(unnamed class/struct/union)::AudioFrequency(unnamed class/struct/union)::NoDivider(unnamed class/struct/union)::OutputDrive(unnamed class/struct/union)::SynchroExt(unnamed class/struct/union)::Synchro(unnamed class/struct/union)::AudioMode(unnamed class/struct/union)::DPSM(unnamed class/struct/union)::TransferMode(unnamed class/struct/union)::TransferDir(unnamed class/struct/union)::DataBlockSize(unnamed class/struct/union)::DataLength(unnamed class/struct/union)::DataTimeOut(unnamed class/struct/union)::CPSM(unnamed class/struct/union)::WaitForInterrupt(unnamed class/struct/union)::Response(unnamed class/struct/union)::CmdIndex(unnamed class/struct/union)::Argument(unnamed class/struct/union)::EraseOffset(unnamed class/struct/union)::EraseTimeout(unnamed class/struct/union)::EraseSize(unnamed class/struct/union)::AllocationUnitSize(unnamed class/struct/union)::PerformanceMove(unnamed class/struct/union)::SpeedClass(unnamed class/struct/union)::ProtectedAreaSize(unnamed class/struct/union)::CardType(unnamed class/struct/union)::SecuredMode(unnamed class/struct/union)::DataBusWidth(unnamed class/struct/union)::Reserved2(unnamed class/struct/union)::CID_CRC(unnamed class/struct/union)::ManufactDate(unnamed class/struct/union)::Reserved1(unnamed class/struct/union)::ProdSN(unnamed class/struct/union)::ProdRev(unnamed class/struct/union)::ProdName2(unnamed class/struct/union)::ProdName1(unnamed class/struct/union)::OEM_AppliID(unnamed class/struct/union)::ManufacturerID(unnamed class/struct/union)::Reserved4(unnamed class/struct/union)::CSD_CRC(unnamed class/struct/union)::ECC(unnamed class/struct/union)::FileFormat(unnamed class/struct/union)::TempWrProtect(unnamed class/struct/union)::PermWrProtect(unnamed class/struct/union)::CopyFlag(unnamed class/struct/union)::FileFormatGroup(unnamed class/struct/union)::ContentProtectAppli(unnamed class/struct/union)::Reserved3(unnamed class/struct/union)::WriteBlockPaPartial(unnamed class/struct/union)::MaxWrBlockLen(unnamed class/struct/union)::WrSpeedFact(unnamed class/struct/union)::ManDeflECC(unnamed class/struct/union)::WrProtectGrEnable(unnamed class/struct/union)::WrProtectGrSize(unnamed class/struct/union)::EraseGrMul(unnamed class/struct/union)::EraseGrSize(unnamed class/struct/union)::DeviceSizeMul(unnamed class/struct/union)::MaxWrCurrentVDDMax(unnamed class/struct/union)::MaxWrCurrentVDDMin(unnamed class/struct/union)::MaxRdCurrentVDDMax(unnamed class/struct/union)::MaxRdCurrentVDDMin(unnamed class/struct/union)::DeviceSize(unnamed class/struct/union)::DSRImpl(unnamed class/struct/union)::RdBlockMisalign(unnamed class/struct/union)::WrBlockMisalign(unnamed class/struct/union)::PartBlockRead(unnamed class/struct/union)::RdBlockLen(unnamed class/struct/union)::CardComdClasses(unnamed class/struct/union)::MaxBusClkFrec(unnamed class/struct/union)::NSAC(unnamed class/struct/union)::TAAC(unnamed class/struct/union)::SysSpecVersion(unnamed class/struct/union)::CSDStruct(unnamed class/struct/union)::CSD(unnamed class/struct/union)::SdCard(unnamed class/struct/union)::Context(unnamed class/struct/union)::RxXferSize(unnamed class/struct/union)::pRxBuffPtr(unnamed class/struct/union)::TxXferSize(unnamed class/struct/union)::pTxBuffPtr(unnamed class/struct/union)::LogBlockSize(unnamed class/struct/union)::LogBlockNbr(unnamed class/struct/union)::BlockSize(unnamed class/struct/union)::BlockNbr(unnamed class/struct/union)::RelCardAdd(unnamed class/struct/union)::Class(unnamed class/struct/union)::CardVersion(unnamed class/struct/union)::Polarity(unnamed class/struct/union)::Source(unnamed class/struct/union)::Commutation_Delay(unnamed class/struct/union)::IC1Filter(unnamed class/struct/union)::IC1Prescaler(unnamed class/struct/union)::IC1Polarity(unnamed class/struct/union)::DMABurstState(unnamed class/struct/union)::ChannelNState(unnamed class/struct/union)::ChannelState(unnamed class/struct/union)::AutomaticOutput(unnamed class/struct/union)::Break2Filter(unnamed class/struct/union)::Break2Polarity(unnamed class/struct/union)::Break2State(unnamed class/struct/union)::BreakFilter(unnamed class/struct/union)::BreakPolarity(unnamed class/struct/union)::BreakState(unnamed class/struct/union)::DeadTime(unnamed class/struct/union)::LockLevel(unnamed class/struct/union)::OffStateIDLEMode(unnamed class/struct/union)::OffStateRunMode(unnamed class/struct/union)::TriggerFilter(unnamed class/struct/union)::TriggerPrescaler(unnamed class/struct/union)::TriggerPolarity(unnamed class/struct/union)::InputTrigger(unnamed class/struct/union)::SlaveMode(unnamed class/struct/union)::MasterSlaveMode(unnamed class/struct/union)::MasterOutputTrigger2(unnamed class/struct/union)::MasterOutputTrigger(unnamed class/struct/union)::ClearInputFilter(unnamed class/struct/union)::ClearInputPrescaler(unnamed class/struct/union)::ClearInputPolarity(unnamed class/struct/union)::ClearInputSource(unnamed class/struct/union)::ClearInputState(unnamed class/struct/union)::ClockFilter(unnamed class/struct/union)::ClockPolarity(unnamed class/struct/union)::ClockSource(unnamed class/struct/union)::IC2Filter(unnamed class/struct/union)::IC2Prescaler(unnamed class/struct/union)::IC2Selection(unnamed class/struct/union)::IC2Polarity(unnamed class/struct/union)::IC1Selection(unnamed class/struct/union)::EncoderMode& ...- ...~ ...! ...* ...++ ...-- ...... &= ...... |= ...... += ...... -= ...... %= ...type mention... >= ...... & ...... == ...... < ...... | ...... != ...... && ...... + ...... <= ...... > ...... || ...... >> ...... << ...... - ...... / ...... * ...initializer for readvalinitializer for statusinitializer for bcrvalueinitializer for regvalueinitializer for addrinitializer for tmpinitializer for idxinitializer for modeinitializer for valueinitializer for retinitializer for tmp1initializer for tmp2initializer for tmp3initializer for error_codeinitializer for mfxstm32l152initializer for mfxstm32l152_idd_drvinitializer for mfxstm32l152_io_drvinitializer for mfxstm32l152_ts_drvinitializer for pDatainitializer for ShortRegData51initializer for ShortRegData50initializer for ShortRegData49initializer for ShortRegData48initializer for ShortRegData47initializer for ShortRegData46initializer for ShortRegData45initializer for ShortRegData44initializer for ShortRegData43initializer for ShortRegData42initializer for ShortRegData41initializer for ShortRegData40initializer for ShortRegData39initializer for ShortRegData38initializer for ShortRegData37initializer for ShortRegData36initializer for ShortRegData35initializer for ShortRegData34initializer for ShortRegData33initializer for ShortRegData32initializer for ShortRegData31initializer for ShortRegData30initializer for ShortRegData29initializer for ShortRegData28initializer for ShortRegData27initializer for ShortRegData26initializer for ShortRegData25initializer for ShortRegData24initializer for ShortRegData23initializer for ShortRegData22initializer for ShortRegData21initializer for ShortRegData20initializer for ShortRegData19initializer for ShortRegData18initializer for ShortRegData17initializer for ShortRegData16initializer for ShortRegData15initializer for ShortRegData14initializer for ShortRegData13initializer for ShortRegData12initializer for ShortRegData11initializer for ShortRegData10initializer for ShortRegData9initializer for ShortRegData8initializer for ShortRegData7initializer for ShortRegData6initializer for ShortRegData5initializer for ShortRegData4initializer for ShortRegData3initializer for ShortRegData2initializer for ShortRegData1initializer for lcdRegData28initializer for lcdRegData27initializer for lcdRegData25initializer for lcdRegData24initializer for lcdRegData23initializer for lcdRegData22initializer for lcdRegData21initializer for lcdRegData20initializer for lcdRegData19initializer for lcdRegData18initializer for lcdRegData17initializer for lcdRegData16initializer for lcdRegData15initializer for lcdRegData14initializer for lcdRegData13initializer for lcdRegData12initializer for lcdRegData11initializer for lcdRegData10initializer for lcdRegData9initializer for lcdRegData8initializer for lcdRegData7initializer for lcdRegData6initializer for lcdRegData5initializer for lcdRegData4initializer for lcdRegData3initializer for lcdRegData2initializer for lcdRegData1initializer for stmpe811initializer for stmpe811_io_drvinitializer for stmpe811_ts_drvinitializer for COM1initializer for COM2initializer for JOY_NONEinitializer for JOY_SELinitializer for JOY_DOWNinitializer for JOY_LEFTinitializer for JOY_RIGHTinitializer for JOY_UPinitializer for JOY_MODE_GPIOinitializer for JOY_MODE_EXTIinitializer for BUTTON_MODE_GPIOinitializer for BUTTON_MODE_EXTIinitializer for BUTTON_WAKEUPinitializer for BUTTON_TAMPERinitializer for BUTTON_KEYinitializer for LED1initializer for LED_GREENinitializer for LED2initializer for LED_ORANGEinitializer for LED3initializer for LED_REDinitializer for LED4initializer for LED_BLUEinitializer for IO_MODE_INPUTinitializer for IO_MODE_OUTPUTinitializer for IO_MODE_IT_RISING_EDGEinitializer for IO_MODE_IT_FALLING_EDGEinitializer for IO_MODE_IT_LOW_LEVELinitializer for IO_MODE_IT_HIGH_LEVELinitializer for IO_MODE_ANALOGinitializer for IO_MODE_OFFinitializer for IO_MODE_INPUT_PUinitializer for IO_MODE_INPUT_PDinitializer for IO_MODE_OUTPUT_ODinitializer for IO_MODE_OUTPUT_OD_PUinitializer for IO_MODE_OUTPUT_OD_PDinitializer for IO_MODE_OUTPUT_PPinitializer for IO_MODE_OUTPUT_PP_PUinitializer for IO_MODE_OUTPUT_PP_PDinitializer for IO_MODE_IT_RISING_EDGE_PUinitializer for IO_MODE_IT_RISING_EDGE_PDinitializer for IO_MODE_IT_FALLING_EDGE_PUinitializer for IO_MODE_IT_FALLING_EDGE_PDinitializer for IO_MODE_IT_LOW_LEVEL_PUinitializer for IO_MODE_IT_LOW_LEVEL_PDinitializer for IO_MODE_IT_HIGH_LEVEL_PUinitializer for IO_MODE_IT_HIGH_LEVEL_PDinitializer for IO_PIN_RESETinitializer for IO_PIN_SETinitializer for IO_OKinitializer for IO_ERRORinitializer for IO_TIMEOUTinitializer for BSP_IO_PIN_RESETinitializer for BSP_IO_PIN_SETinitializer for read_valueinitializer for mfx_io_it_enabledinitializer for Valueinitializer for pin_statusinitializer for COM_RX_AFinitializer for COM_TX_AFinitializer for COM_RX_PINinitializer for COM_TX_PINinitializer for COM_RX_PORTinitializer for COM_TX_PORTinitializer for COM_USARTinitializer for BUTTON_IRQninitializer for BUTTON_PINinitializer for BUTTON_PORTinitializer for GPIO_PINinitializer for GPIO_PORTinitializer for IoDrvinitializer for HAL_UNLOCKEDinitializer for HAL_LOCKEDinitializer for HAL_OKinitializer for HAL_ERRORinitializer for HAL_BUSYinitializer for HAL_TIMEOUTinitializer for LCD_ORIENTATION_PORTRAITinitializer for LCD_ORIENTATION_LANDSCAPEinitializer for LCD_ORIENTATION_INVALIDinitializer for CENTER_MODEinitializer for RIGHT_MODEinitializer for LEFT_MODEinitializer for Font24initializer for Font24_Tableinitializer for Font20initializer for Font20_Tableinitializer for Font16initializer for Font16_Tableinitializer for Font12initializer for Font12_Tableinitializer for Font8initializer for Font8_Tableinitializer for deltaxinitializer for deltayinitializer for xinitializer for yinitializer for xinc1initializer for xinc2initializer for yinc1initializer for yinc2initializer for deninitializer for numinitializer for numaddinitializer for numpixelsinitializer for curpixelinitializer for iinitializer for jinitializer for errinitializer for Kinitializer for rad1initializer for rad2initializer for Xinitializer for Yinitializer for X2initializer for Y2initializer for X_centerinitializer for Y_centerinitializer for X_firstinitializer for Y_firstinitializer for pixelXinitializer for pixelYinitializer for counterinitializer for IMAGE_LEFTinitializer for IMAGE_RIGHTinitializer for IMAGE_TOPinitializer for IMAGE_BOTTOMinitializer for Xaddressinitializer for indexinitializer for widthinitializer for heightinitializer for bit_pixelinitializer for InputColorModeinitializer for refcolumninitializer for sizeinitializer for xsizeinitializer for ptrinitializer for color_backupinitializer for LcdClockinitializer for read_idinitializer for laneByteClk_kHzinitializer for ActiveLayerinitializer for lcd_y_sizeinitializer for lcd_x_sizeinitializer for sd_stateinitializer for UseExtiModeDetectioninitializer for tmpmrdinitializer for sdramstatusinitializer for sram_statusinitializer for rowWordSizeinitializer for chinitializer for op_sizeinitializer for op_addrinitializer for linesizeinitializer for vectorsinitializer for PriorityGroupTmpinitializer for NonMaskableInt_IRQninitializer for MemoryManagement_IRQninitializer for BusFault_IRQninitializer for UsageFault_IRQninitializer for SVCall_IRQninitializer for DebugMonitor_IRQninitializer for PendSV_IRQninitializer for SysTick_IRQninitializer for WWDG_IRQninitializer for PVD_IRQninitializer for TAMP_STAMP_IRQninitializer for RTC_WKUP_IRQninitializer for FLASH_IRQninitializer for RCC_IRQninitializer for EXTI0_IRQninitializer for EXTI1_IRQninitializer for EXTI2_IRQninitializer for EXTI3_IRQninitializer for EXTI4_IRQninitializer for DMA1_Stream0_IRQninitializer for DMA1_Stream1_IRQninitializer for DMA1_Stream2_IRQninitializer for DMA1_Stream3_IRQninitializer for DMA1_Stream4_IRQninitializer for DMA1_Stream5_IRQninitializer for DMA1_Stream6_IRQninitializer for ADC_IRQninitializer for CAN1_TX_IRQninitializer for CAN1_RX0_IRQninitializer for CAN1_RX1_IRQninitializer for CAN1_SCE_IRQninitializer for EXTI9_5_IRQninitializer for TIM1_BRK_TIM9_IRQninitializer for TIM1_UP_TIM10_IRQninitializer for TIM1_TRG_COM_TIM11_IRQninitializer for TIM1_CC_IRQninitializer for TIM2_IRQninitializer for TIM3_IRQninitializer for TIM4_IRQninitializer for I2C1_EV_IRQninitializer for I2C1_ER_IRQninitializer for I2C2_EV_IRQninitializer for I2C2_ER_IRQninitializer for SPI1_IRQninitializer for SPI2_IRQninitializer for USART1_IRQninitializer for USART2_IRQninitializer for USART3_IRQninitializer for EXTI15_10_IRQninitializer for RTC_Alarm_IRQninitializer for OTG_FS_WKUP_IRQninitializer for TIM8_BRK_TIM12_IRQninitializer for TIM8_UP_TIM13_IRQninitializer for TIM8_TRG_COM_TIM14_IRQninitializer for TIM8_CC_IRQninitializer for DMA1_Stream7_IRQninitializer for FMC_IRQninitializer for SDMMC1_IRQninitializer for TIM5_IRQninitializer for SPI3_IRQninitializer for UART4_IRQninitializer for UART5_IRQninitializer for TIM6_DAC_IRQninitializer for TIM7_IRQninitializer for DMA2_Stream0_IRQninitializer for DMA2_Stream1_IRQninitializer for DMA2_Stream2_IRQninitializer for DMA2_Stream3_IRQninitializer for DMA2_Stream4_IRQninitializer for ETH_IRQninitializer for ETH_WKUP_IRQninitializer for CAN2_TX_IRQninitializer for CAN2_RX0_IRQninitializer for CAN2_RX1_IRQninitializer for CAN2_SCE_IRQninitializer for OTG_FS_IRQninitializer for DMA2_Stream5_IRQninitializer for DMA2_Stream6_IRQninitializer for DMA2_Stream7_IRQninitializer for USART6_IRQninitializer for I2C3_EV_IRQninitializer for I2C3_ER_IRQninitializer for OTG_HS_EP1_OUT_IRQninitializer for OTG_HS_EP1_IN_IRQninitializer for OTG_HS_WKUP_IRQninitializer for OTG_HS_IRQninitializer for DCMI_IRQninitializer for RNG_IRQninitializer for FPU_IRQninitializer for UART7_IRQninitializer for UART8_IRQninitializer for SPI4_IRQninitializer for SPI5_IRQninitializer for SPI6_IRQninitializer for SAI1_IRQninitializer for LTDC_IRQninitializer for LTDC_ER_IRQninitializer for DMA2D_IRQninitializer for SAI2_IRQninitializer for QUADSPI_IRQninitializer for LPTIM1_IRQninitializer for CEC_IRQninitializer for I2C4_EV_IRQninitializer for I2C4_ER_IRQninitializer for SPDIF_RX_IRQninitializer for DSI_IRQninitializer for DFSDM1_FLT0_IRQninitializer for DFSDM1_FLT1_IRQninitializer for DFSDM1_FLT2_IRQninitializer for DFSDM1_FLT3_IRQninitializer for SDMMC2_IRQninitializer for CAN3_TX_IRQninitializer for CAN3_RX0_IRQninitializer for CAN3_RX1_IRQninitializer for CAN3_SCE_IRQninitializer for JPEG_IRQninitializer for MDIOS_IRQninitializer for SUCCESSinitializer for ERRORinitializer for DISABLEinitializer for ENABLEinitializer for RESETinitializer for SETinitializer for GPIO_PIN_RESETinitializer for GPIO_PIN_SETinitializer for MEMORY0initializer for MEMORY1initializer for HAL_DMA_XFER_CPLT_CB_IDinitializer for HAL_DMA_XFER_HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_M1CPLT_CB_IDinitializer for HAL_DMA_XFER_M1HALFCPLT_CB_IDinitializer for HAL_DMA_XFER_ERROR_CB_IDinitializer for HAL_DMA_XFER_ABORT_CB_IDinitializer for HAL_DMA_XFER_ALL_CB_IDinitializer for HAL_DMA_FULL_TRANSFERinitializer for HAL_DMA_HALF_TRANSFERinitializer for HAL_DMA_STATE_RESET#define DP83848_AUTONEGO_PAGE_RECEIVED_IT DP83848_INT_1#define DP83848_PARALLEL_DETECTION_FAULT_IT DP83848_INT_2#define DP83848_AUTONEGO_LP_ACK_IT DP83848_INT_3#define DP83848_LINK_DOWN_IT DP83848_INT_4#define DP83848_REMOTE_FAULT_IT DP83848_INT_5#define DP83848_AUTONEGO_COMPLETE_IT DP83848_INT_6#define DP83848_ENERGYON_IT DP83848_INT_7#define DP83848_WOL_IT DP83848_INT_8#define DP83848_STATUS_AUTONEGO_NOTDONE ((int32_t) 6)#define DP83848_STATUS_10MBITS_HALFDUPLEX ((int32_t) 5)#define DP83848_STATUS_10MBITS_FULLDUPLEX ((int32_t) 4)#define DP83848_STATUS_100MBITS_HALFDUPLEX ((int32_t) 3)#define DP83848_STATUS_100MBITS_FULLDUPLEX ((int32_t) 2)#define DP83848_STATUS_LINK_DOWN ((int32_t) 1)#define DP83848_STATUS_OK ((int32_t) 0)#define DP83848_STATUS_ERROR ((int32_t)-1)#define DP83848_STATUS_RESET_TIMEOUT ((int32_t)-2)#define DP83848_STATUS_ADDRESS_ERROR ((int32_t)-3)#define DP83848_STATUS_WRITE_ERROR ((int32_t)-4)#define DP83848_STATUS_READ_ERROR ((int32_t)-5)#define DP83848_PHYSCSR_100BTX_FD ((uint16_t)0x004U)#define DP83848_PHYSCSR_100BTX_HD ((uint16_t)0x000U)#define DP83848_PHYSCSR_10BT_FD ((uint16_t)0x006U)#define DP83848_PHYSCSR_10BT_HD ((uint16_t)0x002U)#define DP83848_PHYSCSR_HCDSPEEDMASK ((uint16_t)0x006U)#define DP83848_PHYSCSR_AUTONEGO_DONE ((uint16_t)0x010U)#define DP83848_INT_1 ((uint16_t)0x0002U)#define DP83848_INT_2 ((uint16_t)0x0004U)#define DP83848_INT_3 ((uint16_t)0x0008U)#define DP83848_INT_4 ((uint16_t)0x0010U)#define DP83848_INT_5 ((uint16_t)0x0020U)#define DP83848_INT_6 ((uint16_t)0x0040U)#define DP83848_INT_7 ((uint16_t)0x0080U)#define DP83848_INT_8 ((uint16_t)0x0100U)#define DP83848_CLR_CABLE_LENGTH ((uint16_t)0xF000U)#define DP83848_SCSIR_XPOLALITY ((uint16_t)0x0010U)#define DP83848_SCSIR_SQE_DISABLE ((uint16_t)0x0800U)#define DP83848_SCSIR_CHANNEL_SELECT ((uint16_t)0x2000U)#define DP83848_SCSIR_AUTO_MDIX_ENABLE ((uint16_t)0x8000U)#define DP83848_TCSR_TDR_CH_LENGTH ((uint16_t)0x00FFU)#define DP83848_TCSR_TDR_CH_STATUS ((uint16_t)0x0100U)#define DP83848_TCSR_TDR_CH_CABLE_MATCH ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_CH_CABLE_OPEN ((uint16_t)0x0400U)#define DP83848_TCSR_TDR_CH_CABLE_SHORTED ((uint16_t)0x0200U)#define DP83848_TCSR_TDR_CH_CABLE_DEFAULT ((uint16_t)0x0000U)#define DP83848_TCSR_TDR_CH_CABLE_TYPE ((uint16_t)0x0600U)#define DP83848_TCSR_TDR_AD_FILTER_ENABLE ((uint16_t)0x4000U)#define DP83848_TCSR_TDR_ENABLE ((uint16_t)0x8000U)#define DP83848_TPDCR_PATTERN_LOW ((uint16_t)0x003FU)#define DP83848_TPDCR_PATTERN_HIGH ((uint16_t)0x0FC0U)#define DP83848_TPDCR_LINE_BREAK_COUNTER ((uint16_t)0x7000U)#define DP83848_TPDCR_DELAY_IN ((uint16_t)0x8000U)#define DP83848_SMR_PHY_ADDR ((uint16_t)0x001FU)#define DP83848_SMR_MODE ((uint16_t)0x00E0U)#define DP83848_MCSR_ENERGYON ((uint16_t)0x0002U)#define DP83848_MCSR_ALTINT ((uint16_t)0x0040U)#define DP83848_MCSR_FARLOOPBACK ((uint16_t)0x0200U)#define DP83848_MCSR_EDPWRDOWN ((uint16_t)0x2000U)#define DP83848_ENCTR_EX_MANUAL_CROSS_OVER ((uint16_t)0x0001U)#define DP83848_ENCTR_EX_CROSS_OVER ((uint16_t)0x0002U)#define DP83848_ENCTR_RX_MAX_INTERVAL_1S ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_MAX_INTERVAL_512MS ((uint16_t)0x0800U)#define DP83848_ENCTR_RX_MAX_INTERVAL_256MS ((uint16_t)0x0400U)#define DP83848_ENCTR_RX_MAX_INTERVAL_64MS ((uint16_t)0x0000U)#define DP83848_ENCTR_RX_MAX_INTERVAL ((uint16_t)0x0C00U)#define DP83848_ENCTR_RX_ENABLE ((uint16_t)0x1000U)#define DP83848_ENCTR_TX_TIMER_265MS ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_TIMER_512MS ((uint16_t)0x4000U)#define DP83848_ENCTR_TX_TIMER_768MS ((uint16_t)0x2000U)#define DP83848_ENCTR_TX_TIMER_1S ((uint16_t)0x0000U)#define DP83848_ENCTR_TX_TIMER ((uint16_t)0x6000U)#define DP83848_ENCTR_TX_ENABLE ((uint16_t)0x8000U)#define DP83848_MMDACR_MMD_DEV_ADDR ((uint16_t)0x001FU)#define DP83848_MMDACR_MMD_FUNCTION_DATA ((uint16_t)0x4000U)#define DP83848_MMDACR_MMD_FUNCTION_ADDR ((uint16_t)0x0000U)#define DP83848_MMDACR_MMD_FUNCTION ((uint16_t)0xC000U)#define DP83848_ANNPRR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPRR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPRR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPRR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPRR_ACK ((uint16_t)0x4000U)#define DP83848_ANNPRR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANNPTR_MESSAGE_CODE ((uint16_t)0x07FFU)#define DP83848_ANNPTR_TOGGLE ((uint16_t)0x0800U)#define DP83848_ANNPTR_ACK2 ((uint16_t)0x1000U)#define DP83848_ANNPTR_MESSAGE_PAGE ((uint16_t)0x2000U)#define DP83848_ANNPTR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANER_LP_AUTONEG_ABLE ((uint16_t)0x0001U)#define DP83848_ANER_PAGE_RECEIVED ((uint16_t)0x0002U)#define DP83848_ANER_NP_ABLE ((uint16_t)0x0004U)#define DP83848_ANER_LP_NP_ABLE ((uint16_t)0x0008U)#define DP83848_ANER_PARALLEL_DETECT_FAULT ((uint16_t)0x0010U)#define DP83848_ANER_RX_NP_STORAGE_LOCATION ((uint16_t)0x0020U)#define DP83848_ANER_RX_NP_LOCATION_ABLE ((uint16_t)0x0040U)#define DP83848_ANLPAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANLPAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANLPAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANLPAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANLPAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANLPAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANLPAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANLPAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANLPAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANLPAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANLPAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANLPAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_ANAR_SELECTOR_FIELD ((uint16_t)0x000FU)#define DP83848_ANAR_10BASE_T ((uint16_t)0x0020U)#define DP83848_ANAR_10BASE_T_FD ((uint16_t)0x0040U)#define DP83848_ANAR_100BASE_TX ((uint16_t)0x0080U)#define DP83848_ANAR_100BASE_TX_FD ((uint16_t)0x0100U)#define DP83848_ANAR_PO_ADVERTISE_SUPPORT ((uint16_t)0x0C00U)#define DP83848_ANAR_PO_ASYMMETRIC_PAUSE ((uint16_t)0x0800U)#define DP83848_ANAR_PO_SYMMETRIC_PAUSE ((uint16_t)0x0400U)#define DP83848_ANAR_PO_NOPAUSE ((uint16_t)0x0000U)#define DP83848_ANAR_PAUSE_OPERATION ((uint16_t)0x0C00U)#define DP83848_ANAR_REMOTE_FAULT ((uint16_t)0x2000U)#define DP83848_ANAR_NEXT_PAGE ((uint16_t)0x8000U)#define DP83848_PHYI2R_REVISION_NBR ((uint16_t)0x000FU)#define DP83848_PHYI2R_MODEL_NBR ((uint16_t)0x03F0U)#define DP83848_PHYI2R_OUI_19_24 ((uint16_t)0xFC00U)#define DP83848_PHYI1R_OUI_3_18 ((uint16_t)0xFFFFU)#define DP83848_BSR_EXTENDED_CAP ((uint16_t)0x0001U)#define DP83848_BSR_JABBER_DETECT ((uint16_t)0x0002U)#define DP83848_BSR_LINK_STATUS ((uint16_t)0x0004U)#define DP83848_BSR_AUTONEGO_ABILITY ((uint16_t)0x0008U)#define DP83848_BSR_REMOTE_FAULT ((uint16_t)0x0010U)#define DP83848_BSR_AUTONEGO_CPLT ((uint16_t)0x0020U)#define DP83848_BSR_MF_PREAMBLE ((uint16_t)0x0040U)#define DP83848_BSR_10BASE_T_HD ((uint16_t)0x0800U)#define DP83848_BSR_10BASE_T_FD ((uint16_t)0x1000U)#define DP83848_BSR_100BASE_TX_HD ((uint16_t)0x2000U)#define DP83848_BSR_100BASE_TX_FD ((uint16_t)0x4000U)#define DP83848_BSR_100BASE_T4 ((uint16_t)0x8000U)#define DP83848_BCR_DUPLEX_MODE ((uint16_t)0x0100U)#define DP83848_BCR_RESTART_AUTONEGO ((uint16_t)0x0200U)#define DP83848_BCR_ISOLATE ((uint16_t)0x0400U)#define DP83848_BCR_POWER_DOWN ((uint16_t)0x0800U)#define DP83848_BCR_AUTONEGO_EN ((uint16_t)0x1000U)#define DP83848_BCR_SPEED_SELECT ((uint16_t)0x2000U)#define DP83848_BCR_LOOPBACK ((uint16_t)0x4000U)#define DP83848_BCR_SOFT_RESET ((uint16_t)0x8000U)#define DP83848_PHYSCSR ((uint16_t)0x0010U)#define DP83848_IMR ((uint16_t)0x0011U)#define DP83848_ISFR ((uint16_t)0x0012U)#define DP83848_SMR ((uint16_t)0x0019U)#define DP83848_ANNPTR ((uint16_t)0x0007U)#define DP83848_ANER ((uint16_t)0x0006U)#define DP83848_ANLPAR ((uint16_t)0x0005U)#define DP83848_ANAR ((uint16_t)0x0004U)#define DP83848_PHYI2R ((uint16_t)0x0003U)#define DP83848_PHYI1R ((uint16_t)0x0002U)#define DP83848_BSR ((uint16_t)0x0001U)#define DP83848_BCR ((uint16_t)0x0000U)#define DP83848_MAX_DEV_ADDR ((uint32_t)31U)#define MFXSTM32L152_IDD_DELTADELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_DELTADELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_DELTADELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_DELTADELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_20_MS ((uint8_t) 0x80)#define MFXSTM32L152_IDD_PREDELAY_0_5_MS ((uint8_t) 0x00)#define MFXSTM32L152_IDD_PREDELAY_VALUE ((uint8_t) 0x7F)#define MFXSTM32L152_IDD_PREDELAY_UNIT ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_DISABLE ((uint8_t) 0x80)#define MFXSTM32L152_IDD_AUTO_CALIBRATION_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_DISABLE ((uint8_t) 0x70)#define MFXSTM32L152_IDD_VREF_AUTO_MEASUREMENT_ENABLE ((uint8_t) 0x00)#define MFXSTM32L152_IDD_SHUNT_NB_5 ((uint8_t) 0x05)#define MFXSTM32L152_IDD_SHUNT_NB_4 ((uint8_t) 0x04)#define MFXSTM32L152_IDD_SHUNT_NB_3 ((uint8_t) 0x03)#define MFXSTM32L152_IDD_SHUNT_NB_2 ((uint8_t) 0x02)#define MFXSTM32L152_IDD_SHUNT_NB_1 ((uint8_t) 0x01)#define MFXSTM32L152_IDD_CTRL_CAL_DIS ((uint8_t)0x80)#define MFXSTM32L152_IDD_CTRL_VREF_DIS ((uint8_t)0x40)#define MFXSTM32L152_IDD_CTRL_SHUNT_NB ((uint8_t)0x0E)#define MFXSTM32L152_IDD_CTRL_REQ ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_IDD_SHUNTS_ON_BOARD ((uint8_t)0x98)#define MFXSTM32L152_REG_ADR_IDD_MEAS_DELTA_DELAY ((uint8_t)0x97)#define MFXSTM32L152_REG_ADR_IDD_NBR_OF_MEAS ((uint8_t)0x96)#define MFXSTM32L152_REG_ADR_IDD_SH4_STABILIZATION ((uint8_t)0x94)#define MFXSTM32L152_REG_ADR_IDD_SH3_STABILIZATION ((uint8_t)0x93)#define MFXSTM32L152_REG_ADR_IDD_SH2_STABILIZATION ((uint8_t)0x92)#define MFXSTM32L152_REG_ADR_IDD_SH1_STABILIZATION ((uint8_t)0x91)#define MFXSTM32L152_REG_ADR_IDD_SH0_STABILIZATION ((uint8_t)0x90)#define MFXSTM32L152_REG_ADR_IDD_SHUNT_USED ((uint8_t)0x1A)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_LSB ((uint8_t)0x19)#define MFXSTM32L152_REG_ADR_IDD_CAL_OFFSET_MSB ((uint8_t)0x18)#define MFXSTM32L152_REG_ADR_IDD_VALUE_LSB ((uint8_t)0x16)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MID ((uint8_t)0x15)#define MFXSTM32L152_REG_ADR_IDD_VALUE_MSB ((uint8_t)0x14)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_LSB ((uint8_t)0x8F)#define MFXSTM32L152_REG_ADR_IDD_VDD_MIN_MSB ((uint8_t)0x8E)#define MFXSTM32L152_REG_ADR_IDD_GAIN_LSB ((uint8_t)0x8D)#define MFXSTM32L152_REG_ADR_IDD_GAIN_MSB ((uint8_t)0x8C)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_LSB ((uint8_t)0x8B)#define MFXSTM32L152_REG_ADR_IDD_SHUNT4_MSB ((uint8_t)0x8A)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_LSB ((uint8_t)0x89)#define MFXSTM32L152_REG_ADR_IDD_SHUNT3_MSB ((uint8_t)0x88)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_LSB ((uint8_t)0x87)#define MFXSTM32L152_REG_ADR_IDD_SHUNT2_MSB ((uint8_t)0x86)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_LSB ((uint8_t)0x85)#define MFXSTM32L152_REG_ADR_IDD_SHUNT1_MSB ((uint8_t)0x84)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_LSB ((uint8_t)0x83)#define MFXSTM32L152_REG_ADR_IDD_SHUNT0_MSB ((uint8_t)0x82)#define MFXSTM32L152_REG_ADR_IDD_PRE_DELAY ((uint8_t)0x81)#define MFXSTM32L152_REG_ADR_IDD_CTRL ((uint8_t)0x80)#define MFXSTM32L152_TS_CLEAR_FIFO ((uint8_t)0x80)#define MFXSTM32L152_TS_CTRL_STATUS ((uint8_t)0x08)#define MFXSTM32L152_TS_XY_DATA ((uint8_t)0x24)#define MFXSTM32L152_TS_FIFO_LEVEL ((uint8_t)0x21)#define MFXSTM32L152_TS_FIFO_STA ((uint8_t)0x20)#define MFXSTM32L152_TS_FIFO_TH ((uint8_t)0xA4)#define MFXSTM32L152_TS_TRACK ((uint8_t)0xA3)#define MFXSTM32L152_TS_AVE ((uint8_t)0xA2)#define MFXSTM32L152_TS_TOUCH_DET_DELAY ((uint8_t)0xA1)#define MFXSTM32L152_TS_SETTLING ((uint8_t)0xA0)#define MFXSTM32L152_GPIO_PULL_UP ((uint8_t)0x1)#define MFXSTM32L152_GPIO_PULL_DOWN ((uint8_t)0x0)#define MFXSTM32L152_GPO_OPEN_DRAIN ((uint8_t)0x1)#define MFXSTM32L152_GPO_PUSH_PULL ((uint8_t)0x0)#define MFXSTM32L152_GPI_WITH_PULL_RESISTOR ((uint8_t)0x1)#define MFXSTM32L152_GPI_WITHOUT_PULL_RESISTOR ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_TYPE_HLRE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_TYPE_LLFE ((uint8_t)0x0)#define MFXSTM32L152_IRQ_GPI_EVT_EDGE ((uint8_t)0x1)#define MFXSTM32L152_IRQ_GPI_EVT_LEVEL ((uint8_t)0x0)#define MFXSTM32L152_GPIO_DIR_OUT ((uint8_t)0x1)#define MFXSTM32L152_GPIO_DIR_IN ((uint8_t)0x0)#define MFXSTM32L152_GPIO_PINS_ALL ((uint32_t)0xFFFFFF)#define MFXSTM32L152_AGPIO_PIN_7 MFXSTM32L152_GPIO_PIN_23#define MFXSTM32L152_AGPIO_PIN_6 MFXSTM32L152_GPIO_PIN_22#define MFXSTM32L152_AGPIO_PIN_5 MFXSTM32L152_GPIO_PIN_21#define MFXSTM32L152_AGPIO_PIN_4 MFXSTM32L152_GPIO_PIN_20#define MFXSTM32L152_AGPIO_PIN_3 MFXSTM32L152_GPIO_PIN_19#define MFXSTM32L152_AGPIO_PIN_2 MFXSTM32L152_GPIO_PIN_18#define MFXSTM32L152_AGPIO_PIN_1 MFXSTM32L152_GPIO_PIN_17#define MFXSTM32L152_AGPIO_PIN_0 MFXSTM32L152_GPIO_PIN_16#define MFXSTM32L152_GPIO_PIN_23 ((uint32_t)0x800000)#define MFXSTM32L152_GPIO_PIN_22 ((uint32_t)0x400000)#define MFXSTM32L152_GPIO_PIN_21 ((uint32_t)0x200000)#define MFXSTM32L152_GPIO_PIN_20 ((uint32_t)0x100000)#define MFXSTM32L152_GPIO_PIN_19 ((uint32_t)0x080000)#define MFXSTM32L152_GPIO_PIN_18 ((uint32_t)0x040000)#define MFXSTM32L152_GPIO_PIN_17 ((uint32_t)0x020000)#define MFXSTM32L152_GPIO_PIN_16 ((uint32_t)0x010000)#define MFXSTM32L152_GPIO_PIN_15 ((uint32_t)0x8000)#define MFXSTM32L152_GPIO_PIN_14 ((uint32_t)0x4000)#define MFXSTM32L152_GPIO_PIN_13 ((uint32_t)0x2000)#define MFXSTM32L152_GPIO_PIN_12 ((uint32_t)0x1000)#define MFXSTM32L152_GPIO_PIN_11 ((uint32_t)0x0800)#define MFXSTM32L152_GPIO_PIN_10 ((uint32_t)0x0400)#define MFXSTM32L152_GPIO_PIN_9 ((uint32_t)0x0200)#define MFXSTM32L152_GPIO_PIN_8 ((uint32_t)0x0100)#define MFXSTM32L152_GPIO_PIN_7 ((uint32_t)0x0080)#define MFXSTM32L152_GPIO_PIN_6 ((uint32_t)0x0040)#define MFXSTM32L152_GPIO_PIN_5 ((uint32_t)0x0020)#define MFXSTM32L152_GPIO_PIN_4 ((uint32_t)0x0010)#define MFXSTM32L152_GPIO_PIN_3 ((uint32_t)0x0008)#define MFXSTM32L152_GPIO_PIN_2 ((uint32_t)0x0004)#define MFXSTM32L152_GPIO_PIN_1 ((uint32_t)0x0002)#define MFXSTM32L152_GPIO_PIN_0 ((uint32_t)0x0001)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK3 ((uint8_t)0x56)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK2 ((uint8_t)0x55)#define MFXSTM32L152_REG_ADR_IRQ_GPI_ACK1 ((uint8_t)0x54)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING3 ((uint8_t)0x0E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING2 ((uint8_t)0x0D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_PENDING1 ((uint8_t)0x0C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE3 ((uint8_t)0x52)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE2 ((uint8_t)0x51)#define MFXSTM32L152_REG_ADR_IRQ_GPI_TYPE1 ((uint8_t)0x50)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT3 ((uint8_t)0x4E)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT2 ((uint8_t)0x4D)#define MFXSTM32L152_REG_ADR_IRQ_GPI_EVT1 ((uint8_t)0x4C)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC3 ((uint8_t)0x4A)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC2 ((uint8_t)0x49)#define MFXSTM32L152_REG_ADR_IRQ_GPI_SRC1 ((uint8_t)0x48)#define MFXSTM32L152_REG_ADR_GPIO_STATE3 ((uint8_t)0x12)#define MFXSTM32L152_REG_ADR_GPIO_STATE2 ((uint8_t)0x11)#define MFXSTM32L152_REG_ADR_GPIO_STATE1 ((uint8_t)0x10)#define MFXSTM32L152_REG_ADR_GPO_CLR3 ((uint8_t)0x72)#define MFXSTM32L152_REG_ADR_GPO_CLR2 ((uint8_t)0x71)#define MFXSTM32L152_REG_ADR_GPO_CLR1 ((uint8_t)0x70)#define MFXSTM32L152_REG_ADR_GPO_SET3 ((uint8_t)0x6E)#define MFXSTM32L152_REG_ADR_GPO_SET2 ((uint8_t)0x6D)#define MFXSTM32L152_REG_ADR_GPO_SET1 ((uint8_t)0x6C)#define MFXSTM32L152_REG_ADR_GPIO_PUPD3 ((uint8_t)0x6A)#define MFXSTM32L152_REG_ADR_GPIO_PUPD2 ((uint8_t)0x69)#define MFXSTM32L152_REG_ADR_GPIO_PUPD1 ((uint8_t)0x68)#define MFXSTM32L152_REG_ADR_GPIO_TYPE3 ((uint8_t)0x66)#define MFXSTM32L152_REG_ADR_GPIO_TYPE2 ((uint8_t)0x65)#define MFXSTM32L152_REG_ADR_GPIO_TYPE1 ((uint8_t)0x64)#define MFXSTM32L152_REG_ADR_GPIO_DIR3 ((uint8_t)0x62)#define MFXSTM32L152_REG_ADR_GPIO_DIR2 ((uint8_t)0x61)#define MFXSTM32L152_REG_ADR_GPIO_DIR1 ((uint8_t)0x60)#define MFXSTM32L152_IRQ_TS (MFXSTM32L152_IRQ_TS_DET | MFXSTM32L152_IRQ_TS_NE | MFXSTM32L152_IRQ_TS_TH | MFXSTM32L152_IRQ_TS_FULL | MFXSTM32L152_IRQ_TS_OVF )#define MFXSTM32L152_IRQ_ALL ((uint8_t)0xFF)#define MFXSTM32L152_IRQ_GPIO ((uint8_t)0x01)#define MFXSTM32L152_IRQ_IDD ((uint8_t)0x02)#define MFXSTM32L152_IRQ_ERROR ((uint8_t)0x04)#define MFXSTM32L152_IRQ_TS_DET ((uint8_t)0x08)#define MFXSTM32L152_IRQ_TS_NE ((uint8_t)0x10)#define MFXSTM32L152_IRQ_TS_TH ((uint8_t)0x20)#define MFXSTM32L152_IRQ_TS_FULL ((uint8_t)0x40)#define MFXSTM32L152_IRQ_TS_OVF ((uint8_t)0x80)#define MFXSTM32L152_OUT_PIN_POLARITY_HIGH ((uint8_t)0x02)#define MFXSTM32L152_OUT_PIN_POLARITY_LOW ((uint8_t)0x00)#define MFXSTM32L152_OUT_PIN_TYPE_PUSHPULL ((uint8_t)0x01)#define MFXSTM32L152_OUT_PIN_TYPE_OPENDRAIN ((uint8_t)0x00)#define MFXSTM32L152_GPIO_ERROR_SRC ((uint8_t)0x01)#define MFXSTM32L152_TS_ERROR_SRC ((uint8_t)0x02)#define MFXSTM32L152_IDD_ERROR_SRC ((uint8_t)0x04)#define MFXSTM32L152_GPIO_EN ((uint8_t)0x01)#define MFXSTM32L152_TS_EN ((uint8_t)0x02)#define MFXSTM32L152_IDD_EN ((uint8_t)0x04)#define MFXSTM32L152_ALTERNATE_GPIO_EN ((uint8_t)0x08)#define MFXSTM32L152_STANDBY ((uint8_t)0x40)#define MFXSTM32L152_SWRST ((uint8_t)0x80)#define MFXSTM32L152_ID_2 ((uint8_t)0x79)#define MFXSTM32L152_ID_1 ((uint8_t)0x7B)#define MFXSTM32L152_REG_ADR_IRQ_ACK ((uint8_t)0x44)#define MFXSTM32L152_REG_ADR_IRQ_PENDING ((uint8_t)0x08)#define MFXSTM32L152_REG_ADR_IRQ_SRC_EN ((uint8_t)0x42)#define MFXSTM32L152_REG_ADR_MFX_IRQ_OUT ((uint8_t)0x41)#define MFXSTM32L152_REG_ADR_ERROR_MSG ((uint8_t)0x04)#define MFXSTM32L152_REG_ADR_ERROR_SRC ((uint8_t)0x03)#define MFXSTM32L152_REG_ADR_VDD_REF_LSB ((uint8_t)0x07)#define MFXSTM32L152_REG_ADR_VDD_REF_MSB ((uint8_t)0x06)#define MFXSTM32L152_REG_ADR_SYS_CTRL ((uint8_t)0x40)#define MFXSTM32L152_REG_ADR_FW_VERSION_LSB ((uint8_t)0x00)#define MFXSTM32L152_REG_ADR_FW_VERSION_MSB ((uint8_t)0x01)#define MFXSTM32L152_REG_ADR_ID ((uint8_t)0x00)#define MFXSTM32L152_MAX_INSTANCE 3#define OTM8009A_CMD_ID1 0xDA#define OTM8009A_FORMAT_RBG565 ((uint32_t)0x02)#define OTM8009A_FORMAT_RGB888 ((uint32_t)0x00)#define OTM8009A_ORIENTATION_LANDSCAPE ((uint32_t)0x01)#define OTM8009A_CMD_NOP 0x00#define OTM8009A_CMD_RAMWR 0x2C#define OTM8009A_CMD_DISPON 0x29#define OTM8009A_CMD_WRCABCMB 0x5E#define OTM8009A_CMD_WRCABC 0x55#define OTM8009A_CMD_WRCTRLD 0x53#define OTM8009A_CMD_WRDISBV 0x51#define OTM8009A_CMD_MADCTR 0x36#define OTM8009A_MADCTR_MODE_LANDSCAPE 0x60#define OTM8009A_CMD_COLMOD 0x3A#define OTM8009A_COLMOD_RGB888 0x77#define OTM8009A_COLMOD_RGB565 0x55#define OTM8009A_CMD_SLPOUT 0x11#define OTM8009A_CMD_PASET 0x2B#define OTM8009A_CMD_CASET 0x2A#define __weak __attribute__((weak))#define STMPE811_TS_CTRL_STATUS 0x80#define STMPE811_TS_CTRL_ENABLE 0x01#define STMPE811_EDGE_RISING 0x02#define STMPE811_EDGE_FALLING 0x01#define STMPE811_POLARITY_HIGH 0x04#define STMPE811_POLARITY_LOW 0x00#define STMPE811_TYPE_EDGE 0x02#define STMPE811_TYPE_LEVEL 0x00#define STMPE811_DIRECTION_OUT 0x01#define STMPE811_DIRECTION_IN 0x00#define STMPE811_PIN_ALL 0xFF#define STMPE811_PIN_7 0x80#define STMPE811_PIN_6 0x40#define STMPE811_PIN_5 0x20#define STMPE811_PIN_4 0x10#define STMPE811_PIN_3 0x08#define STMPE811_PIN_2 0x04#define STMPE811_PIN_1 0x02#define STMPE811_PIN_0 0x01#define STMPE811_TOUCH_IO_ALL (uint32_t)(STMPE811_TOUCH_YD | STMPE811_TOUCH_XD | STMPE811_TOUCH_YU | STMPE811_TOUCH_XU)#define STMPE811_TOUCH_XU STMPE811_PIN_4#define STMPE811_TOUCH_YU STMPE811_PIN_5#define STMPE811_TOUCH_XD STMPE811_PIN_6#define STMPE811_TOUCH_YD STMPE811_PIN_7#define STMPE811_REG_TSC_SHIELD 0x59#define STMPE811_REG_TSC_I_DRIVE 0x58#define STMPE811_REG_TSC_DATA_NON_INC 0xD7#define STMPE811_REG_TSC_DATA_INC 0x57#define STMPE811_REG_TSC_FRACT_XYZ 0x56#define STMPE811_REG_TSC_DATA_XYZ 0x52#define STMPE811_REG_TSC_DATA_Z 0x51#define STMPE811_REG_TSC_DATA_Y 0x4F#define STMPE811_REG_TSC_DATA_X 0x4D#define STMPE811_REG_FIFO_SIZE 0x4C#define STMPE811_REG_FIFO_STA 0x4B#define STMPE811_REG_FIFO_TH 0x4A#define STMPE811_REG_WDM_BL_Y 0x48#define STMPE811_REG_WDM_BL_X 0x46#define STMPE811_REG_WDM_TR_Y 0x44#define STMPE811_REG_WDM_TR_X 0x42#define STMPE811_REG_TSC_CFG 0x41#define STMPE811_REG_TSC_CTRL 0x40#define STMPE811_REG_ADC_DATA_CH7 0x3C#define STMPE811_REG_ADC_DATA_CH6 0x3B#define STMPE811_REG_ADC_DATA_CH5 0x3A#define STMPE811_REG_ADC_DATA_CH4 0x38#define STMPE811_REG_ADC_DATA_CH3 0x36#define STMPE811_REG_ADC_DATA_CH2 0x34#define STMPE811_REG_ADC_DATA_CH1 0x32#define STMPE811_REG_ADC_DATA_CH0 0x30#define STMPE811_REG_ADC_CAPT 0x22#define STMPE811_REG_ADC_CTRL2 0x21#define STMPE811_REG_ADC_CTRL1 0x20#define STMPE811_REG_ADC_INT_STA 0x0F#define STMPE811_REG_ADC_INT_EN 0x0E#define STMPE811_REG_IO_AF 0x17#define STMPE811_REG_IO_FE 0x16#define STMPE811_REG_IO_RE 0x15#define STMPE811_REG_IO_ED 0x14#define STMPE811_REG_IO_DIR 0x13#define STMPE811_REG_IO_MP_STA 0x12#define STMPE811_REG_IO_CLR_PIN 0x11#define STMPE811_REG_IO_SET_PIN 0x10#define STMPE811_REG_IO_INT_STA 0x0D#define STMPE811_REG_IO_INT_EN 0x0C#define STMPE811_REG_INT_STA 0x0B#define STMPE811_REG_INT_EN 0x0A#define STMPE811_REG_INT_CTRL 0x09#define STMPE811_REG_SPI_CFG 0x08#define STMPE811_REG_SYS_CTRL2 0x04#define STMPE811_REG_SYS_CTRL1 0x03#define STMPE811_TS_IT (STMPE811_GIT_TOUCH | STMPE811_GIT_FTH | STMPE811_GIT_FOV | STMPE811_GIT_FF | STMPE811_GIT_FE)#define STMPE811_ALL_GIT 0x1F#define STMPE811_GIT_TOUCH 0x01#define STMPE811_GIT_FTH 0x02#define STMPE811_GIT_FOV 0x04#define STMPE811_GIT_FF 0x08#define STMPE811_GIT_FE 0x10#define STMPE811_GIT_TEMP 0x20#define STMPE811_GIT_ADC 0x40#define STMPE811_GIT_IO 0x80#define STMPE811_TEMPSENS_FCT 0x08#define STMPE811_IO_FCT 0x04#define STMPE811_TS_FCT 0x02#define STMPE811_ADC_FCT 0x01#define STMPE811_GIT_EN 0x01#define STMPE811_REG_ID_VER 0x02#define STMPE811_REG_CHP_ID_MSB 0x01#define STMPE811_REG_CHP_ID_LSB 0x00#define STMPE811_ID 0x0811#define STMPE811_MAX_INSTANCE 2#define EVAL_I2Cx_TIMING ((uint32_t)0x40912732)#define EVAL_I2Cx_ER_IRQn I2C1_ER_IRQn#define EVAL_I2Cx_EV_IRQn I2C1_EV_IRQn#define EVAL_I2Cx_SDA_PIN GPIO_PIN_9#define EVAL_I2Cx_SCL_SDA_AF GPIO_AF4_I2C1#define EVAL_I2Cx_SCL_SDA_GPIO_PORT GPIOB#define EVAL_I2Cx_SCL_PIN GPIO_PIN_8#define EVAL_I2Cx_RELEASE_RESET() __HAL_RCC_I2C1_RELEASE_RESET()#define EVAL_I2Cx_FORCE_RESET() __HAL_RCC_I2C1_FORCE_RESET()#define EVAL_I2Cx_SCL_SDA_GPIO_CLK_ENABLE() __HAL_RCC_GPIOB_CLK_ENABLE()#define EVAL_DMAx_CLK_ENABLE() __HAL_RCC_DMA1_CLK_ENABLE()#define EVAL_I2Cx_CLK_ENABLE() __HAL_RCC_I2C1_CLK_ENABLE()#define EVAL_I2Cx I2C1#define I2C_SPEED ((uint32_t)100000)#define EEPROM_I2C_ADDRESS_A02 ((uint16_t)0xA6)#define EEPROM_I2C_ADDRESS_A01 ((uint16_t)0xA0)#define AUDIO_I2C_ADDRESS ((uint16_t)0x34)#define CAMERA_I2C_ADDRESS_2 ((uint16_t)0x78)#define CAMERA_I2C_ADDRESS ((uint16_t)0x5A)#define LCD_DSI_ADDRESS_A02 TS_I2C_ADDRESS_A02#define LCD_DSI_ADDRESS TS_I2C_ADDRESS#define TS_I2C_ADDRESS_A02 ((uint16_t)0x70)#define TS_I2C_ADDRESS ((uint16_t)0x54)#define IO_I2C_ADDRESS_2 ((uint16_t)0x86)#define IO_I2C_ADDRESS ((uint16_t)0x84)#define SD_DETECT_PIN SD1_DETECT_PIN#define SD2_DETECT_PIN IO_PIN_10#define SD1_DETECT_PIN IO_PIN_15#define OTG_FS2_POWER_SWITCH_PIN IO_PIN_9#define OTG_FS2_OVER_CURRENT_PIN IO_PIN_8#define OTG_FS1_POWER_SWITCH_PIN IO_PIN_7#define OTG_FS1_OVER_CURRENT_PIN IO_PIN_6#define AUDIO_INT_PIN IO_PIN_5#define TS_INT_PIN IO_PIN_14#define CAM_PLUG_PIN IO_PIN_12#define RSTI_PIN IO_PIN_11#define MII_INT_PIN IO_PIN_13#define XSDN_PIN IO_PIN_16#define JOY_ALL_PINS (IO_PIN_0 | IO_PIN_1 | IO_PIN_2 | IO_PIN_3 | IO_PIN_4)#define JOY_NONE_PIN JOY_ALL_PINS#define JOY_UP_PIN IO_PIN_4#define JOY_RIGHT_PIN IO_PIN_3#define JOY_LEFT_PIN IO_PIN_2#define JOY_DOWN_PIN IO_PIN_1#define JOY_SEL_PIN IO_PIN_0#define ADCx_POLL_TIMEOUT 10#define SAMPLINGTIME ADC_SAMPLETIME_3CYCLES#define ADCx_CHANNEL ADC_CHANNEL_8#define ADCx_CHANNEL_GPIO_PORT GPIOF#define ADCx_CHANNEL_PIN GPIO_PIN_10#define ADCx_RELEASE_RESET() __HAL_RCC_ADC_RELEASE_RESET()#define ADCx_FORCE_RESET() __HAL_RCC_ADC_FORCE_RESET()#define ADCx_CHANNEL_GPIO_CLK_ENABLE() __HAL_RCC_GPIOF_CLK_ENABLE()#define ADCx_CLK_ENABLE() __HAL_RCC_ADC3_CLK_ENABLE()#define ADCx ADC3#define EVAL_COMx_RX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_RX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_RX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_RX_GPIO_CLK_ENABLE(); } while(0)definition of (unnamed class/struct/union)definition of pDatadefinition of IOdefinition of Is_Initializeddefinition of DevAddrdefinition of GetTickdefinition of ReadRegdefinition of WriteRegdefinition of DeInitdefinition of Initdefinition of DP83848_GetITStatusdefinition of pObjdefinition of Interruptdefinition of readvaldefinition of statusdefinition of DP83848_ClearITdefinition of DP83848_DisableITdefinition of DP83848_EnableITdefinition of DP83848_DisableLoopbackModedefinition of DP83848_EnableLoopbackModedefinition of DP83848_SetLinkStatedefinition of LinkStatedefinition of bcrvaluedefinition of DP83848_GetLinkStatedefinition of DP83848_StartAutoNegodefinition of DP83848_EnablePowerDownModedefinition of DP83848_DisablePowerDownModedefinition of DP83848_DeInitdefinition of DP83848_Initdefinition of regvaluedefinition of addrdefinition of DP83848_RegisterBusIOdefinition of ioctxdefinition of IDD_SHUNT_USEDdefinition of IDD_CAL_OFFSET_LSBdefinition of IDD_CAL_OFFSET_MSBdefinition of IDD_VALUE_LSBdefinition of IDD_VALUE_MIDdefinition of IDD_VALUE_MSBdefinition of IDD_VDD_MIN_LSBdefinition of IDD_VDD_MIN_MSBdefinition of IDD_GAIN_LSBdefinition of IDD_GAIN_MSBdefinition of IDD_SHUNT4_LSBdefinition of IDD_SHUNT4_MSBdefinition of IDD_SHUNT3_LSBdefinition of IDD_SHUNT3_MSBdefinition of IDD_SHUNT2_LSBdefinition of IDD_SHUNT2_MSBdefinition of IDD_SHUNT1_LSBdefinition of IDD_SHUNT1_MSBdefinition of IDD_SHUNT0_LSBdefinition of IDD_SHUNT0_MSBdefinition of IDD_PRE_DELAYdefinition of IDD_CTRLdefinition of IRQ_PENDINGdefinition of IRQ_SRC_ENdefinition of IRQ_OUTdefinition of ERROR_MSGdefinition of ERROR_SRCdefinition of SYS_CTRLdefinition of mfxstm32l152_reg24_setPinValuedefinition of DeviceAddrdefinition of RegisterAddrdefinition of PinPositiondefinition of PinValuedefinition of tmpdefinition of pin_0_7definition of pin_8_15definition of pin_16_23definition of mfxstm32l152_ReleaseInstancedefinition of idxdefinition of mfxstm32l152_GetInstancedefinition of mfxstm32l152_WriteRegdefinition of RegAddrdefinition of Valuedefinition of mfxstm32l152_ReadRegdefinition of mfxstm32l152_Error_DisableITdefinition of mfxstm32l152_Error_GetITStatusdefinition of mfxstm32l152_Error_ClearITdefinition of mfxstm32l152_Error_EnableITdefinition of mfxstm32l152_Error_ReadMsgdefinition of mfxstm32l152_Error_ReadSrcdefinition of mfxstm32l152_IDD_DisableITdefinition of mfxstm32l152_IDD_GetITStatusdefinition of mfxstm32l152_IDD_ClearITdefinition of mfxstm32l152_IDD_EnableITdefinition of mfxstm32l152_IDD_GetShuntUseddefinition of mfxstm32l152_IDD_GetValuedefinition of ReadValuedefinition of datadefinition of mfxstm32l152_IDD_ConfigShuntNbLimitdefinition of ShuntNbLimitdefinition of modedefinition of mfxstm32l152_IDD_Configdefinition of MfxIddConfigdefinition of valuedefinition of mfxstm32l152_IDD_Startdefinition of mfxstm32l152_TS_ClearITdefinition of mfxstm32l152_TS_ITStatusdefinition of mfxstm32l152_TS_DisableITdefinition of mfxstm32l152_TS_EnableITdefinition of mfxstm32l152_TS_GetXYdefinition of Xdefinition of Ydefinition of data_xydefinition of mfxstm32l152_TS_DetectTouchdefinition of statedefinition of retdefinition of mfxstm32l152_TS_Startdefinition of mfxstm32l152_IO_DisableAFdefinition of mfxstm32l152_IO_EnableAFdefinition of mfxstm32l152_IO_ClearITdefinition of IO_Pindefinition of mfxstm32l152_IO_ITStatusdefinition of tmp1definition of tmp2definition of tmp3definition of mfxstm32l152_IO_DisablePinITdefinition of mfxstm32l152_IO_EnablePinITdefinition of mfxstm32l152_IO_DisableITdefinition of mfxstm32l152_IO_EnableITdefinition of mfxstm32l152_IO_ReadPindefinition of mfxstm32l152_IO_WritePindefinition of PinStatedefinition of mfxstm32l152_IO_SetIrqTypeModedefinition of Typedefinition of mfxstm32l152_IO_SetIrqEvtModedefinition of Evtdefinition of mfxstm32l152_IO_InitPindefinition of Directiondefinition of mfxstm32l152_IO_Configdefinition of IO_Modedefinition of error_codedefinition of mfxstm32l152_IO_Startdefinition of mfxstm32l152_SetIrqOutPinTypedefinition of mfxstm32l152_SetIrqOutPinPolaritydefinition of Polaritydefinition of mfxstm32l152_ClearGlobalITdefinition of Sourcedefinition of mfxstm32l152_GlobalITStatusdefinition of mfxstm32l152_DisableITSourcedefinition of mfxstm32l152_EnableITSourcedefinition of mfxstm32l152_ReadFwVersiondefinition of mfxstm32l152_ReadIDdefinition of iddefinition of mfxstm32l152_WakeUpdefinition of instancedefinition of mfxstm32l152_LowPowerdefinition of mfxstm32l152_Resetdefinition of mfxstm32l152_DeInitdefinition of mfxstm32l152_Initdefinition of emptydefinition of mfxstm32l152definition of mfxstm32l152_idd_drvdefinition of mfxstm32l152_io_drvdefinition of mfxstm32l152_ts_drvdefinition of OTM8009A_ReadIDdefinition of OTM8009A_Initdefinition of ColorCodingdefinition of orientationdefinition of DSI_IO_ReadCmddefinition of Regdefinition of Sizedefinition of DSI_IO_WriteCmddefinition of NbrParamsdefinition of pParamsdefinition of ShortRegData51definition of ShortRegData50definition of ShortRegData49definition of ShortRegData48definition of ShortRegData47definition of ShortRegData46definition of ShortRegData45definition of ShortRegData44definition of ShortRegData43definition of ShortRegData42definition of ShortRegData41definition of ShortRegData40definition of ShortRegData39definition of ShortRegData38definition of ShortRegData37definition of ShortRegData36definition of ShortRegData35definition of ShortRegData34definition of ShortRegData33definition of ShortRegData32definition of ShortRegData31definition of ShortRegData30definition of ShortRegData29definition of ShortRegData28definition of ShortRegData27definition of ShortRegData26definition of ShortRegData25definition of ShortRegData24definition of ShortRegData23definition of ShortRegData22definition of ShortRegData21definition of ShortRegData20definition of ShortRegData19definition of ShortRegData18definition of ShortRegData17definition of ShortRegData16definition of ShortRegData15definition of ShortRegData14definition of ShortRegData13definition of ShortRegData12definition of ShortRegData11definition of ShortRegData10definition of ShortRegData9definition of ShortRegData8definition of ShortRegData7definition of ShortRegData6definition of ShortRegData5definition of ShortRegData4definition of ShortRegData3definition of ShortRegData2definition of ShortRegData1definition of lcdRegData28definition of lcdRegData27definition of lcdRegData25definition of lcdRegData24definition of lcdRegData23definition of lcdRegData22definition of lcdRegData21definition of lcdRegData20definition of lcdRegData19definition of lcdRegData18definition of lcdRegData17definition of lcdRegData16definition of lcdRegData15definition of lcdRegData14definition of lcdRegData13definition of lcdRegData12definition of lcdRegData11definition of lcdRegData10definition of lcdRegData9definition of lcdRegData8definition of lcdRegData7definition of lcdRegData6definition of lcdRegData5definition of lcdRegData4definition of lcdRegData3definition of lcdRegData2definition of lcdRegData1definition of stmpe811_GetInstancedefinition of stmpe811_TS_ClearITdefinition of stmpe811_TS_ITStatusdefinition of stmpe811_TS_DisableITdefinition of stmpe811_TS_EnableITdefinition of stmpe811_TS_GetXYdefinition of dataXYZdefinition of uldataXYZdefinition of stmpe811_TS_DetectTouchdefinition of stmpe811_TS_Startdefinition of stmpe811_IO_ClearITdefinition of stmpe811_IO_ITStatusdefinition of stmpe811_IO_DisablePinITdefinition of stmpe811_IO_EnablePinITdefinition of stmpe811_IO_DisableITdefinition of stmpe811_IO_EnableITdefinition of stmpe811_IO_ReadPindefinition of stmpe811_IO_WritePindefinition of stmpe811_IO_SetEdgeModedefinition of Edgedefinition of stmpe811_IO_EnableAFdefinition of stmpe811_IO_DisableAFdefinition of stmpe811_IO_InitPindefinition of stmpe811_IO_Configdefinition of stmpe811_IO_Startdefinition of stmpe811_ClearGlobalITdefinition of stmpe811_ReadGITStatusdefinition of stmpe811_GlobalITStatusdefinition of stmpe811_SetITTypedefinition of stmpe811_SetITPolaritydefinition of stmpe811_DisableITSourcedefinition of stmpe811_EnableITSourcedefinition of stmpe811_DisableGlobalITdefinition of stmpe811_EnableGlobalITdefinition of stmpe811_ReadIDdefinition of stmpe811_Resetdefinition of stmpe811_Initdefinition of stmpe811definition of stmpe811_io_drvdefinition of stmpe811_ts_drvdefinition of (unnamed enum)definition of DisableITdeclaration of dp83848_Object_tdeclaration of dp83848_IOCtx_tdeclaration of dp83848_GetTick_Funcdeclaration of dp83848_WriteReg_Funcdeclaration of dp83848_ReadReg_Funcdeclaration of dp83848_DeInit_Funcdeclaration of dp83848_Init_Funcdeclaration of DP83848_GetITStatusdeclaration of pObjdeclaration of Interruptdeclaration of DP83848_ClearITdeclaration of DP83848_DisableITdeclaration of DP83848_EnableITdeclaration of DP83848_DisableLoopbackModedeclaration of DP83848_EnableLoopbackModedeclaration of DP83848_SetLinkStatedeclaration of LinkStatedeclaration of DP83848_GetLinkStatedeclaration of DP83848_StartAutoNegodeclaration of DP83848_EnablePowerDownModedeclaration of DP83848_DisablePowerDownModedeclaration of DP83848_DeInitdeclaration of DP83848_Initdeclaration of DP83848_RegisterBusIOdeclaration of ioctxdeclaration of IDD_dbgTypeDefdeclaration of mfxstm32l152_idd_drvdeclaration of mfxstm32l152_io_drvdeclaration of mfxstm32l152_ts_drvdeclaration of MFX_IO_ReadMultipledeclaration of addrdeclaration of regdeclaration of bufferdeclaration of lengthdeclaration of MFX_IO_Readdeclaration of MFX_IO_Writedeclaration of valuedeclaration of MFX_IO_Delaydeclaration of delaydeclaration of MFX_IO_Wakeupdeclaration of MFX_IO_EnableWakeupPindeclaration of MFX_IO_ITConfigdeclaration of MFX_IO_DeInitdeclaration of MFX_IO_Initdeclaration of mfxstm32l152_WriteRegdeclaration of DeviceAddrdeclaration of RegAddrdeclaration of Valuedeclaration of mfxstm32l152_ReadRegdeclaration of mfxstm32l152_Error_DisableITdeclaration of mfxstm32l152_Error_GetITStatusdeclaration of mfxstm32l152_Error_ClearITdeclaration of mfxstm32l152_Error_EnableITdeclaration of mfxstm32l152_Error_ReadMsgdeclaration of mfxstm32l152_Error_ReadSrcdeclaration of mfxstm32l152_IDD_DisableITdeclaration of mfxstm32l152_IDD_GetITStatusdeclaration of mfxstm32l152_IDD_ClearITdeclaration of mfxstm32l152_IDD_EnableITdeclaration of mfxstm32l152_IDD_GetShuntUseddeclaration of mfxstm32l152_IDD_GetValuedeclaration of ReadValuedeclaration of mfxstm32l152_IDD_ConfigShuntNbLimitdeclaration of ShuntNbLimitdeclaration of mfxstm32l152_IDD_Configdeclaration of MfxIddConfigdeclaration of mfxstm32l152_IDD_Startdeclaration of mfxstm32l152_TS_ClearITdeclaration of mfxstm32l152_TS_ITStatusdeclaration of mfxstm32l152_TS_DisableITdeclaration of mfxstm32l152_TS_EnableITdeclaration of mfxstm32l152_TS_GetXYdeclaration of Xdeclaration of Ydeclaration of mfxstm32l152_TS_DetectTouchdeclaration of mfxstm32l152_TS_Startdeclaration of mfxstm32l152_IO_DisablePinITdeclaration of IO_Pindeclaration of mfxstm32l152_IO_EnablePinITdeclaration of mfxstm32l152_IO_SetIrqEvtModedeclaration of Evtdeclaration of mfxstm32l152_IO_SetIrqTypeModedeclaration of Typedeclaration of mfxstm32l152_IO_DisableAFdeclaration of mfxstm32l152_IO_EnableAFdeclaration of mfxstm32l152_IO_InitPindeclaration of Directiondeclaration of mfxstm32l152_IO_ClearITdeclaration of mfxstm32l152_IO_ITStatusdeclaration of mfxstm32l152_IO_DisableITdeclaration of mfxstm32l152_IO_EnableITdeclaration of mfxstm32l152_IO_ReadPindeclaration of mfxstm32l152_IO_WritePindeclaration of PinStatedeclaration of mfxstm32l152_IO_Configdeclaration of IO_Modedeclaration of mfxstm32l152_IO_Startdeclaration of mfxstm32l152_SetIrqOutPinTypedeclaration of mfxstm32l152_SetIrqOutPinPolaritydeclaration of Polaritydeclaration of mfxstm32l152_ClearGlobalITdeclaration of Sourcedeclaration of mfxstm32l152_GlobalITStatusdeclaration of mfxstm32l152_DisableITSourcedeclaration of mfxstm32l152_EnableITSourcedeclaration of mfxstm32l152_WakeUpdeclaration of mfxstm32l152_LowPowerdeclaration of mfxstm32l152_ReadFwVersiondeclaration of mfxstm32l152_ReadIDdeclaration of mfxstm32l152_Resetdeclaration of mfxstm32l152_DeInitdeclaration of mfxstm32l152_Initdeclaration of mfxstm32l152_reg24_setPinValuedeclaration of RegisterAddrdeclaration of PinPositiondeclaration of PinValuedeclaration of mfxstm32l152_ReleaseInstancedeclaration of mfxstm32l152_GetInstancedeclaration of stmpe811_io_drvdeclaration of stmpe811_ts_drvdeclaration of IOE_ReadMultipledeclaration of IOE_Readdeclaration of IOE_Writedeclaration of IOE_Delaydeclaration of IOE_ITConfigdeclaration of IOE_Initdeclaration of stmpe811_TS_ClearITdeclaration of stmpe811_TS_ITStatusdeclaration of stmpe811_TS_DisableITdeclaration of stmpe811_TS_EnableITdeclaration of stmpe811_TS_GetXYdeclaration of stmpe811_TS_DetectTouchdeclaration of stmpe811_TS_Startdeclaration of stmpe811_IO_ClearITdeclaration of stmpe811_IO_ITStatusdeclaration of stmpe811_IO_DisablePinITdeclaration of stmpe811_IO_EnablePinITdeclaration of stmpe811_IO_DisableITdeclaration of stmpe811_IO_EnableITdeclaration of stmpe811_IO_ReadPindeclaration of stmpe811_IO_WritePindeclaration of stmpe811_IO_SetEdgeModedeclaration of Edgedeclaration of stmpe811_IO_DisableAFdeclaration of stmpe811_IO_EnableAFdeclaration of stmpe811_IO_InitPindeclaration of stmpe811_IO_Configdeclaration of stmpe811_IO_Startdeclaration of stmpe811_ClearGlobalITdeclaration of stmpe811_ReadGITStatusdeclaration of stmpe811_GlobalITStatusdeclaration of stmpe811_SetITTypedeclaration of stmpe811_SetITPolaritydeclaration of stmpe811_DisableITSourcedeclaration of stmpe811_EnableITSourcedeclaration of stmpe811_DisableGlobalITdeclaration of stmpe811_EnableGlobalITdeclaration of stmpe811_ReadIDdeclaration of stmpe811_Resetdeclaration of stmpe811_Initdeclaration of stmpe811_GetInstancedeclaration of COM_TypeDefdeclaration of JOYState_TypeDefdeclaration of JOYMode_TypeDefdeclaration of ButtonMode_TypeDefdeclaration of Button_TypeDefdeclaration of Led_TypeDefdeclaration of BSP_JOY_GetStatedeclaration of BSP_JOY_DeInitdeclaration of BSP_JOY_Initdeclaration of JoyModedeclaration of BSP_POTENTIOMETER_GetLeveldeclaration of BSP_POTENTIOMETER_Initdeclaration of BSP_COM_DeInitdeclaration of COMdeclaration of huartdeclaration of BSP_COM_Initdeclaration of husartdeclaration of BSP_PB_GetStatedeclaration of Buttondeclaration of BSP_PB_DeInitdeclaration of BSP_PB_Initdeclaration of ButtonModedeclaration of BSP_LED_Toggledeclaration of Leddeclaration of BSP_LED_Offdeclaration of BSP_LED_Ondeclaration of BSP_LED_DeInitdeclaration of BSP_LED_Initdeclaration of BSP_GetVersiondeclaration of TS_DrvTypeDefdeclaration of IO_DrvTypeDefdeclaration of IO_ModeTypedefdeclaration of IO_PinStatedeclaration of IDD_DrvTypeDefdeclaration of IDD_ConfigTypeDefdeclaration of IO_StatusTypeDefdeclaration of BSP_IO_PinStateTypeDefdeclaration of BSP_IO_TogglePindeclaration of IoPindeclaration of BSP_IO_ReadPindeclaration of BSP_IO_WritePindeclaration of BSP_IO_ConfigPindeclaration of IoModedeclaration of BSP_IO_ITClearPindeclaration of IO_Pins_To_Cleardeclaration of BSP_IO_ITCleardeclaration of BSP_IO_ITGetStatusdeclaration of BSP_IO_ConfigIrqOutPindeclaration of IoIrqOutPinPolaritydeclaration of IoIrqOutPinTypedeclaration of BSP_IO_DeInitdeclaration of BSP_IO_Initdeclaration of OTM8009A_IO_Delaydeclaration of Delaydeclaration of TS_IO_Delaydeclaration of TS_IO_WriteMultipledeclaration of Addrdeclaration of Regdeclaration of Bufferdeclaration of Lengthdeclaration of TS_IO_ReadMultipledeclaration of TS_IO_Readdeclaration of TS_IO_Writedeclaration of TS_IO_Initdeclaration of EEPROM_IO_IsDeviceReadydeclaration of DevAddressdeclaration of Trialsdeclaration of EEPROM_IO_ReadDatadeclaration of MemAddressdeclaration of pBufferdeclaration of BufferSizedeclaration of EEPROM_IO_WriteDatadeclaration of EEPROM_IO_Initdeclaration of CAMERA_IO_Readdeclaration of CAMERA_IO_Writedeclaration of CAMERA_Delaydeclaration of CAMERA_IO_Initdeclaration of AUDIO_IO_Delaydeclaration of AUDIO_IO_Readdeclaration of AUDIO_IO_Writedeclaration of AUDIO_IO_DeInitdeclaration of AUDIO_IO_Initdeclaration of IOE_WriteMultipledeclaration of I2Cx_Errordeclaration of I2Cx_IsDeviceReadydeclaration of I2Cx_WriteMultipledeclaration of MemAddSizedeclaration of I2Cx_ReadMultipledeclaration of I2Cx_Readdeclaration of I2Cx_Writecall to DSI_IO_WriteCmdcall to MFX_IO_ReadMultiplecall to MFX_IO_Readcall to MFX_IO_Writecall to MFX_IO_Delaycall to MFX_IO_Wakeupcall to MFX_IO_EnableWakeupPincall to MFX_IO_ITConfigcall to MFX_IO_DeInitcall to MFX_IO_Initcall to mfxstm32l152_IO_DisablePinITcall to mfxstm32l152_IO_EnablePinITcall to mfxstm32l152_IO_SetIrqEvtModecall to mfxstm32l152_IO_SetIrqTypeModecall to mfxstm32l152_IO_InitPincall to mfxstm32l152_IO_ClearITcall to mfxstm32l152_IO_EnableITcall to mfxstm32l152_SetIrqOutPinTypecall to mfxstm32l152_SetIrqOutPinPolaritycall to mfxstm32l152_ClearGlobalITcall to mfxstm32l152_GlobalITStatuscall to mfxstm32l152_DisableITSourcecall to mfxstm32l152_EnableITSourcecall to mfxstm32l152_reg24_setPinValuecall to mfxstm32l152_ReleaseInstancecall to mfxstm32l152_GetInstancecall to DSI_IO_ReadCmdcall to OTM8009A_IO_Delaycall to IOE_ReadMultiplecall to IOE_Readcall to IOE_Writecall to IOE_Delaycall to IOE_ITConfigcall to IOE_Initcall to stmpe811_IO_EnablePinITcall to stmpe811_IO_EnableITcall to stmpe811_IO_SetEdgeModecall to stmpe811_IO_DisableAFcall to stmpe811_IO_EnableAFcall to stmpe811_IO_InitPincall to stmpe811_ClearGlobalITcall to stmpe811_ReadGITStatuscall to stmpe811_SetITTypecall to stmpe811_SetITPolaritycall to stmpe811_DisableITSourcecall to stmpe811_EnableITSourcecall to stmpe811_DisableGlobalITcall to stmpe811_EnableGlobalITcall to stmpe811_Resetcall to stmpe811_GetInstancecall to HAL_Delaycall to I2Cx_WriteMultiplecall to I2Cx_ReadMultiplecall to I2Cx_Readcall to I2Cx_Writecall to I2Cx_Initcall to I2Cx_IsDeviceReadycall to HAL_GPIO_Initcall to HAL_NVIC_SetPrioritycall to HAL_NVIC_EnableIRQcall to HAL_I2C_DeInitcall to HAL_I2C_IsDeviceReadycall to HAL_I2C_Mem_Writedefinition of Delaydefinition of Addrdefinition of Bufferdefinition of Lengthdefinition of DevAddressdefinition of Trialsdefinition of MemAddressdefinition of pBufferdefinition of BufferSizedefinition of JoyModedefinition of COMdefinition of huartdefinition of Buttondefinition of ButtonModedefinition of Leddefinition of IoPindefinition of IoIrqOutPinPolaritydefinition of IoIrqOutPinTypedefinition of IoModedefinition of IO_Pins_To_Cleardefinition of pSrcdefinition of pDstdefinition of xSizedefinition of ColorModedefinition of LayerIndexdefinition of ySizedefinition of OffLinedefinition of ColorIndexdefinition of x1definition of x2definition of x3definition of y1definition of y2definition of y3definition of Xposdefinition of Yposdefinition of cdefinition of RGB_Codedefinition of BrightnessValuedefinition of XRadiusdefinition of YRadiusdefinition of Pointsdefinition of PointCountdefinition of Radiusdefinition of Widthdefinition of Heightdefinition of pbmpdefinition of Linedefinition of ptrdefinition of Textdefinition of Modedefinition of Asciidefinition of Colordefinition of fontsdefinition of RGBValuedefinition of Addressdefinition of Transparencydefinition of Statedefinition of FB_Addressdefinition of imageHeightPixelsdefinition of imageWidthPixelsdefinition of SdCarddefinition of hsddefinition of CardInfodefinition of Paramsdefinition of StartAddrdefinition of EndAddrdefinition of WriteAddrdefinition of NumOfBlocksdefinition of ReadAddrdefinition of Timeoutdefinition of hsdramdefinition of SdramCmddefinition of uwStartAddressdefinition of uwDataSizedefinition of RefreshCountdefinition of hsramdefinition of op1definition of op2definition of op3definition of accdefault: declaration of ColorCodingdeclaration of orientationdeclaration of pDatadeclaration of Sizedeclaration of NbrParamsdeclaration of pParamsdeclaration of hsdramdeclaration of Paramsdeclaration of SdramCmddeclaration of uwStartAddressdeclaration of uwDataSizedeclaration of RefreshCountdeclaration of lockdeclaration of __signodeclaration of BrightnessValuedeclaration of Xposdeclaration of Yposdeclaration of XRadiusdeclaration of YRadiusdeclaration of Pointsdeclaration of PointCountdeclaration of Radiusdeclaration of Widthdeclaration of Heightdeclaration of pbmpdeclaration of x1declaration of y1declaration of x2declaration of y2declaration of Asciideclaration of Textdeclaration of Modedeclaration of Linedeclaration of ptrdeclaration of Colordeclaration of pixeldeclaration of fontsdeclaration of LayerIndexdeclaration of Statedeclaration of RGBValuedeclaration of Addressdeclaration of Transparencydeclaration of FB_Addressdeclaration of imageHeightPixelsdeclaration of imageWidthPixelsdeclaration of pSrcdeclaration of pDstdeclaration of xSizedeclaration of ColorModedeclaration of ySizedeclaration of OffLinedeclaration of ColorIndexdeclaration of x3declaration of y3declaration of cdeclaration of SdCarddeclaration of hsddeclaration of CardInfodeclaration of StartAddrdeclaration of EndAddrdeclaration of WriteAddrdeclaration of NumOfBlocksdeclaration of ReadAddrdeclaration of Timeoutdeclaration of hsramdeclaration of PLLSAIInitdeclaration of PLLI2SInitdeclaration of PeriphClkdeclaration of PeriphClkInitdeclaration of RCC_ClkInitStructdeclaration of pFLatency#define EVAL_COMx_TX_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_TX_GPIO_CLK_DISABLE() : 0)#define EVAL_COMx_TX_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_TX_GPIO_CLK_ENABLE(); } while(0)#define EVAL_COMx_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? EVAL_COM1_CLK_DISABLE() : 0)#define EVAL_COMx_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == COM1) EVAL_COM1_CLK_ENABLE(); } while(0)#define EVAL_COM1_IRQn USART1_IRQn#define EVAL_COM1_RX_AF GPIO_AF7_USART1#define EVAL_COM1_RX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_RX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_RX_GPIO_PORT GPIOA#define EVAL_COM1_RX_PIN GPIO_PIN_10#define EVAL_COM1_TX_AF GPIO_AF7_USART1#define EVAL_COM1_TX_GPIO_CLK_DISABLE() __HAL_RCC_GPIOA_CLK_DISABLE()#define EVAL_COM1_TX_GPIO_CLK_ENABLE() __HAL_RCC_GPIOA_CLK_ENABLE()#define EVAL_COM1_TX_GPIO_PORT GPIOA#define EVAL_COM1_TX_PIN GPIO_PIN_9#define EVAL_COM1_CLK_DISABLE() __HAL_RCC_USART1_CLK_DISABLE()#define EVAL_COM1_CLK_ENABLE() __HAL_RCC_USART1_CLK_ENABLE()#define EVAL_COM1 USART1#define COMn ((uint8_t)1)#define BUTTONx_GPIO_CLK_DISABLE(__INDEX__) (((__INDEX__) == 0) ? WAKEUP_BUTTON_GPIO_CLK_DISABLE() : ((__INDEX__) == 1) ? TAMPER_BUTTON_GPIO_CLK_DISABLE() : KEY_BUTTON_GPIO_CLK_DISABLE())#define BUTTONx_GPIO_CLK_ENABLE(__INDEX__) do { if((__INDEX__) == 0) WAKEUP_BUTTON_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) TAMPER_BUTTON_GPIO_CLK_ENABLE(); else KEY_BUTTON_GPIO_CLK_ENABLE(); } while(0)#define KEY_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define KEY_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define KEY_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define KEY_BUTTON_GPIO_PORT GPIOC#define KEY_BUTTON_PIN GPIO_PIN_13#define TAMPER_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define TAMPER_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define TAMPER_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define TAMPER_BUTTON_GPIO_PORT GPIOC#define TAMPER_BUTTON_PIN GPIO_PIN_13#define WAKEUP_BUTTON_EXTI_IRQn EXTI15_10_IRQn#define WAKEUP_BUTTON_GPIO_CLK_DISABLE() __HAL_RCC_GPIOC_CLK_DISABLE()#define WAKEUP_BUTTON_GPIO_CLK_ENABLE() __HAL_RCC_GPIOC_CLK_ENABLE()#define WAKEUP_BUTTON_GPIO_PORT GPIOC#define WAKEUP_BUTTON_PIN GPIO_PIN_13#define BUTTONn ((uint8_t)3)#define MFX_IRQOUT_EXTI_IRQn EXTI9_5_IRQn#define MFX_IRQOUT_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define MFX_IRQOUT_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define MFX_IRQOUT_GPIO_PORT GPIOI#define MFX_IRQOUT_PIN GPIO_PIN_8#define LEDx_GPIO_CLK_DISABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_DISABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_DISABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_DISABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_DISABLE(); }while(0)#define LEDx_GPIO_CLK_ENABLE(__INDEX__) do{if((__INDEX__) == 0) LED1_GPIO_CLK_ENABLE(); else if((__INDEX__) == 1) LED2_GPIO_CLK_ENABLE(); else if((__INDEX__) == 2) LED3_GPIO_CLK_ENABLE(); else if((__INDEX__) == 3) LED4_GPIO_CLK_ENABLE(); }while(0)#define LED4_PIN GPIO_PIN_3#define LED4_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED4_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED4_GPIO_PORT GPIOJ#define LED3_PIN GPIO_PIN_1#define LED3_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED3_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED3_GPIO_PORT GPIOJ#define LED2_PIN GPIO_PIN_0#define LED2_GPIO_CLK_DISABLE() __HAL_RCC_GPIOJ_CLK_DISABLE()#define LED2_GPIO_CLK_ENABLE() __HAL_RCC_GPIOJ_CLK_ENABLE()#define LED2_GPIO_PORT GPIOJ#define LED1_PIN GPIO_PIN_15#define LED1_GPIO_CLK_DISABLE() __HAL_RCC_GPIOI_CLK_DISABLE()#define LED1_GPIO_CLK_ENABLE() __HAL_RCC_GPIOI_CLK_ENABLE()#define LED1_GPIO_PORT GPIOI#define LEDn ((uint32_t)4)#define USE_IOEXPANDER 1#define USE_STM32F769I_EVAL 1#define IO_PIN_ALL ((uint32_t)0xFFFFFF)#define IO_PIN_23 ((uint32_t)0x800000)#define IO_PIN_22 ((uint32_t)0x400000)#define IO_PIN_21 ((uint32_t)0x200000)#define IO_PIN_20 ((uint32_t)0x100000)#define IO_PIN_19 ((uint32_t)0x080000)#define IO_PIN_18 ((uint32_t)0x040000)#define IO_PIN_17 ((uint32_t)0x020000)#define IO_PIN_16 ((uint32_t)0x010000)#define IO_PIN_15 ((uint32_t)0x8000)#define IO_PIN_14 ((uint32_t)0x4000)#define IO_PIN_13 ((uint32_t)0x2000)#define IO_PIN_12 ((uint32_t)0x1000)#define IO_PIN_11 ((uint32_t)0x0800)#define IO_PIN_10 ((uint32_t)0x0400)#define IO_PIN_9 ((uint32_t)0x0200)#define IO_PIN_8 ((uint32_t)0x0100)#define IO_PIN_7 ((uint32_t)0x0080)#define IO_PIN_6 ((uint32_t)0x0040)#define IO_PIN_5 ((uint32_t)0x0020)#define IO_PIN_4 ((uint32_t)0x0010)#define IO_PIN_3 ((uint32_t)0x0008)#define IO_PIN_2 ((uint32_t)0x0004)#define IO_PIN_1 ((uint32_t)0x0002)#define IO_PIN_0 ((uint32_t)0x0001)#define I2C_MEMADD_SIZE_8BIT (0x00000001U)#define I2C_MEMADD_SIZE_16BIT (0x00000002U)#define __HAL_RCC_GPIOI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOIEN); UNUSED(tmpreg); } while(0)#define __IO volatile#define SET_BIT(REG,BIT) ((REG) |= (BIT))#define RCC ((RCC_TypeDef *) RCC_BASE)#define RCC_BASE (AHB1PERIPH_BASE + 0x3800UL)#define AHB1PERIPH_BASE (PERIPH_BASE + 0x00020000UL)#define PERIPH_BASE 0x40000000UL#define RCC_AHB1ENR_GPIOIEN RCC_AHB1ENR_GPIOIEN_Msk#define RCC_AHB1ENR_GPIOIEN_Msk (0x1UL << RCC_AHB1ENR_GPIOIEN_Pos)#define RCC_AHB1ENR_GPIOIEN_Pos (8U)#define READ_BIT(REG,BIT) ((REG) & (BIT))#define UNUSED(X) (void)X#define __HAL_RCC_SYSCFG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SYSCFGEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_SYSCFGEN RCC_APB2ENR_SYSCFGEN_Msk#define RCC_APB2ENR_SYSCFGEN_Msk (0x1UL << RCC_APB2ENR_SYSCFGEN_Pos)#define RCC_APB2ENR_SYSCFGEN_Pos (14U)#define GPIO_PIN_8 ((uint16_t)0x0100U)#define GPIO_NOPULL ((uint32_t)0x00000000U)#define GPIO_SPEED_FREQ_LOW ((uint32_t)0x00000000U)#define GPIO_MODE_IT_RISING (MODE_INPUT | EXTI_IT | TRIGGER_RISING)#define MODE_INPUT (0x0UL << GPIO_MODE_Pos)#define GPIO_MODE_Pos 0U#define EXTI_IT (0x1UL << EXTI_MODE_Pos)#define EXTI_MODE_Pos 16U#define TRIGGER_RISING (0x1UL << TRIGGER_MODE_Pos)#define TRIGGER_MODE_Pos 20U#define GPIOI ((GPIO_TypeDef *) GPIOI_BASE)#define GPIOI_BASE (AHB1PERIPH_BASE + 0x2000UL)#define I2C1 ((I2C_TypeDef *) I2C1_BASE)#define I2C1_BASE (APB1PERIPH_BASE + 0x5400UL)#define APB1PERIPH_BASE PERIPH_BASE#define I2C_ADDRESSINGMODE_7BIT (0x00000001U)#define I2C_DUALADDRESS_DISABLE (0x00000000U)#define I2C_GENERALCALL_DISABLE (0x00000000U)#define I2C_NOSTRETCH_DISABLE (0x00000000U)#define __HAL_RCC_GPIOB_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOBEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOBEN RCC_AHB1ENR_GPIOBEN_Msk#define RCC_AHB1ENR_GPIOBEN_Msk (0x1UL << RCC_AHB1ENR_GPIOBEN_Pos)#define RCC_AHB1ENR_GPIOBEN_Pos (1U)#define GPIO_MODE_AF_OD (MODE_AF | OUTPUT_OD)#define MODE_AF (0x2UL << GPIO_MODE_Pos)#define OUTPUT_OD (0x1UL << OUTPUT_TYPE_Pos)#define OUTPUT_TYPE_Pos 4U#define GPIO_SPEED_FREQ_HIGH ((uint32_t)0x00000002U)#define GPIO_AF4_I2C1 ((uint8_t)0x04U)#define GPIOB ((GPIO_TypeDef *) GPIOB_BASE)#define GPIOB_BASE (AHB1PERIPH_BASE + 0x0400UL)#define GPIO_PIN_9 ((uint16_t)0x0200U)#define __HAL_RCC_I2C1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_I2C1EN); UNUSED(tmpreg); } while(0)#define RCC_APB1ENR_I2C1EN RCC_APB1ENR_I2C1EN_Msk#define RCC_APB1ENR_I2C1EN_Msk (0x1UL << RCC_APB1ENR_I2C1EN_Pos)#define RCC_APB1ENR_I2C1EN_Pos (21U)#define __HAL_RCC_I2C1_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_I2C1RST))#define RCC_APB1RSTR_I2C1RST RCC_APB1RSTR_I2C1RST_Msk#define RCC_APB1RSTR_I2C1RST_Msk (0x1UL << RCC_APB1RSTR_I2C1RST_Pos)#define RCC_APB1RSTR_I2C1RST_Pos (21U)#define __HAL_RCC_I2C1_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C1RST))#define __HAL_RCC_ADC3_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_ADC3EN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_ADC3EN RCC_APB2ENR_ADC3EN_Msk#define RCC_APB2ENR_ADC3EN_Msk (0x1UL << RCC_APB2ENR_ADC3EN_Pos)#define RCC_APB2ENR_ADC3EN_Pos (10U)#define __HAL_RCC_GPIOF_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOFEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOFEN RCC_AHB1ENR_GPIOFEN_Msk#define RCC_AHB1ENR_GPIOFEN_Msk (0x1UL << RCC_AHB1ENR_GPIOFEN_Pos)#define RCC_AHB1ENR_GPIOFEN_Pos (5U)#define GPIO_PIN_10 ((uint16_t)0x0400U)#define GPIO_MODE_ANALOG MODE_ANALOG#define MODE_ANALOG (0x3UL << GPIO_MODE_Pos)#define GPIOF ((GPIO_TypeDef *) GPIOF_BASE)#define GPIOF_BASE (AHB1PERIPH_BASE + 0x1400UL)#define ADC3 ((ADC_TypeDef *) ADC3_BASE)#define ADC3_BASE (APB2PERIPH_BASE + 0x2200UL)#define APB2PERIPH_BASE (PERIPH_BASE + 0x00010000UL)#define ADC_CLOCKPRESCALER_PCLK_DIV4 ADC_CLOCK_SYNC_PCLK_DIV4#define ADC_CLOCK_SYNC_PCLK_DIV4 ((uint32_t)ADC_CCR_ADCPRE_0)#define ADC_CCR_ADCPRE_0 (0x1UL << ADC_CCR_ADCPRE_Pos)#define ADC_CCR_ADCPRE_Pos (16U)#define ADC_RESOLUTION_12B ((uint32_t)0x00000000U)#define ADC_DATAALIGN_RIGHT ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONV_T1_CC1 ((uint32_t)0x00000000U)#define ADC_EXTERNALTRIGCONVEDGE_NONE ((uint32_t)0x00000000U)#define ADC_CHANNEL_8 ((uint32_t)ADC_CR1_AWDCH_3)#define ADC_CR1_AWDCH_3 (0x08UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_Pos (0U)#define ADC_SAMPLETIME_3CYCLES ((uint32_t)0x00000000U)#define __HAL_RCC_USART1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_USART1EN))#define RCC_APB2ENR_USART1EN RCC_APB2ENR_USART1EN_Msk#define RCC_APB2ENR_USART1EN_Msk (0x1UL << RCC_APB2ENR_USART1EN_Pos)#define RCC_APB2ENR_USART1EN_Pos (4U)#define __HAL_RCC_GPIOA_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOAEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOAEN RCC_AHB1ENR_GPIOAEN_Msk#define RCC_AHB1ENR_GPIOAEN_Msk (0x1UL << RCC_AHB1ENR_GPIOAEN_Pos)#define RCC_AHB1ENR_GPIOAEN_Pos (0U)#define __HAL_RCC_USART1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_USART1EN); UNUSED(tmpreg); } while(0)#define GPIO_MODE_AF_PP (MODE_AF | OUTPUT_PP)#define OUTPUT_PP (0x0UL << OUTPUT_TYPE_Pos)#define GPIO_PULLUP ((uint32_t)0x00000001U)#define __HAL_RCC_GPIOC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOCEN RCC_AHB1ENR_GPIOCEN_Msk#define RCC_AHB1ENR_GPIOCEN_Msk (0x1UL << RCC_AHB1ENR_GPIOCEN_Pos)#define RCC_AHB1ENR_GPIOCEN_Pos (2U)#define GPIO_MODE_INPUT MODE_INPUT#define GPIO_MODE_IT_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_FALLING)#define TRIGGER_FALLING (0x2UL << TRIGGER_MODE_Pos)#define __HAL_RCC_GPIOJ_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOJEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOJEN RCC_AHB1ENR_GPIOJEN_Msk#define RCC_AHB1ENR_GPIOJEN_Msk (0x1UL << RCC_AHB1ENR_GPIOJEN_Pos)#define RCC_AHB1ENR_GPIOJEN_Pos (9U)#define GPIO_MODE_OUTPUT_PP (MODE_OUTPUT | OUTPUT_PP)#define MODE_OUTPUT (0x1UL << GPIO_MODE_Pos)#define __STM32F769I_EVAL_BSP_VERSION ((__STM32F769I_EVAL_BSP_VERSION_MAIN << 24) |(__STM32F769I_EVAL_BSP_VERSION_SUB1 << 16) |(__STM32F769I_EVAL_BSP_VERSION_SUB2 << 8 ) |(__STM32F769I_EVAL_BSP_VERSION_RC))#define __STM32F769I_EVAL_BSP_VERSION_MAIN (0x02)#define __STM32F769I_EVAL_BSP_VERSION_SUB1 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_SUB2 (0x01)#define __STM32F769I_EVAL_BSP_VERSION_RC (0x00)#define GPIO_AF7_USART1 ((uint8_t)0x07U)#define GPIOA ((GPIO_TypeDef *) GPIOA_BASE)#define GPIOA_BASE (AHB1PERIPH_BASE + 0x0000UL)#define USART1 ((USART_TypeDef *) USART1_BASE)#define USART1_BASE (APB2PERIPH_BASE + 0x1000UL)#define GPIO_PIN_13 ((uint16_t)0x2000U)#define GPIOC ((GPIO_TypeDef *) GPIOC_BASE)#define GPIOC_BASE (AHB1PERIPH_BASE + 0x0800UL)#define GPIO_PIN_15 ((uint16_t)0x8000U)#define GPIO_PIN_0 ((uint16_t)0x0001U)#define GPIO_PIN_1 ((uint16_t)0x0002U)#define GPIO_PIN_3 ((uint16_t)0x0008U)#define GPIOJ ((GPIO_TypeDef *) GPIOJ_BASE)#define GPIOJ_BASE (AHB1PERIPH_BASE + 0x2400UL)#define NULL ((void *)0)#define OTM8009A_480X800_FREQUENCY_DIVIDER 2#define OTM8009A_CMD_ID3 0xDC#define OTM8009A_CMD_ID2 0xDB#define OTM8009A_CMD_RDSCNL 0x45#define OTM8009A_CMD_WRTESCN 0x44#define OTM8009A_CMD_RAMRDC 0x3E#define OTM8009A_CMD_RAMWRC 0x3C#define OTM8009A_CMD_IDMON 0x39#define OTM8009A_CMD_IDMOFF 0x38#define OTM8009A_MADCTR_MODE_PORTRAIT 0x00#define OTM8009A_TEEON_TELOM_VBLANKING_AND_HBLANKING_INFO 0x01#define OTM8009A_TEEON_TELOM_VBLANKING_INFO_ONLY 0x00#define OTM8009A_CMD_TEEON 0x35#define OTM8009A_CMD_TEOFF 0x34#define OTM8009A_CMD_PLTAR 0x30#define OTM8009A_CMD_RAMRD 0x2E#define OTM8009A_CMD_DISPOFF 0x28#define OTM8009A_CMD_PTLON 0x12#define OTM8009A_CMD_SLPIN 0x10#define OTM8009A_CMD_RDDCOLMOD 0x0C#define OTM8009A_CMD_RDDMADCTL 0x0B#define OTM8009A_CMD_SWRESET 0x01#define OTM8009A_800X480_VFP OTM8009A_480X800_HFP#define OTM8009A_800X480_VBP OTM8009A_480X800_HBP#define OTM8009A_800X480_VSYNC OTM8009A_480X800_HSYNC#define OTM8009A_800X480_HFP OTM8009A_480X800_VFP#define OTM8009A_800X480_HBP OTM8009A_480X800_VBP#define OTM8009A_800X480_HSYNC OTM8009A_480X800_VSYNC#define OTM8009A_480X800_VFP ((uint16_t)16)#define OTM8009A_480X800_VBP ((uint16_t)15)#define OTM8009A_480X800_VSYNC ((uint16_t)1)#define OTM8009A_480X800_HFP ((uint16_t)34)#define OTM8009A_480X800_HBP ((uint16_t)34)#define OTM8009A_480X800_HSYNC ((uint16_t)2)#define OTM8009A_800X480_HEIGHT ((uint16_t)480)#define OTM8009A_800X480_WIDTH ((uint16_t)800)#define OTM8009A_480X800_HEIGHT ((uint16_t)800)#define OTM8009A_480X800_WIDTH ((uint16_t)480)#define OTM8009A_ORIENTATION_PORTRAIT ((uint32_t)0x00)#define OTM8009A_ID 0x40#define __GNUC__ 10#define __NOINLINE __attribute__ ( (noinline) )#define __RAM_FUNC __attribute__((section(".RamFunc")))#define ALIGN_32BYTES(buf) buf __attribute__ ((aligned (32)))#define __ALIGN_END __attribute__ ((aligned (4)))#define __packed __attribute__((__packed__))#define __HAL_UNLOCK(__HANDLE__) do{ (__HANDLE__)->Lock = HAL_UNLOCKED; }while (0U)#define __HAL_LOCK(__HANDLE__) do{ if((__HANDLE__)->Lock == HAL_LOCKED) { return HAL_BUSY; } else { (__HANDLE__)->Lock = HAL_LOCKED; } }while (0U)#define __HAL_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = 0U)#define __HAL_LINKDMA(__HANDLE__,__PPP_DMA_FIELD__,__DMA_HANDLE__) do{ (__HANDLE__)->__PPP_DMA_FIELD__ = &(__DMA_HANDLE__); (__DMA_HANDLE__).Parent = (__HANDLE__); } while(0)#define HAL_IS_BIT_CLR(REG,BIT) (((REG) & (BIT)) == 0U)#define HAL_IS_BIT_SET(REG,BIT) (((REG) & (BIT)) == (BIT))#define HAL_MAX_DELAY 0xFFFFFFFFU#define USE_RTOS 0U#define SDRAM_MODEREG_WRITEBURST_MODE_SINGLE ((uint16_t)0x0200)#define SDRAM_MODEREG_WRITEBURST_MODE_PROGRAMMED ((uint16_t)0x0000)#define SDRAM_MODEREG_OPERATING_MODE_STANDARD ((uint16_t)0x0000)#define SDRAM_MODEREG_CAS_LATENCY_3 ((uint16_t)0x0030)#define SDRAM_MODEREG_CAS_LATENCY_2 ((uint16_t)0x0020)#define SDRAM_MODEREG_BURST_TYPE_INTERLEAVED ((uint16_t)0x0008)#define SDRAM_MODEREG_BURST_TYPE_SEQUENTIAL ((uint16_t)0x0000)#define SDRAM_MODEREG_BURST_LENGTH_8 ((uint16_t)0x0004)#define SDRAM_MODEREG_BURST_LENGTH_4 ((uint16_t)0x0002)#define SDRAM_MODEREG_BURST_LENGTH_2 ((uint16_t)0x0001)#define SDRAM_MODEREG_BURST_LENGTH_1 ((uint16_t)0x0000)#define BSP_SDRAM_DMA_IRQHandler DMA2_Stream0_IRQHandler#define SDRAM_DMAx_IRQn DMA2_Stream0_IRQn#define SDRAM_DMAx_STREAM DMA2_Stream0#define SDRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SDRAM_TIMEOUT ((uint32_t)0xFFFF)#define REFRESH_COUNT ((uint32_t)0x0603)#define SDCLOCK_PERIOD FMC_SDRAM_CLOCK_PERIOD_2#define SDRAM_MEMORY_WIDTH FMC_SDRAM_MEM_BUS_WIDTH_32#define SDRAM_DEVICE_SIZE ((uint32_t)0x2000000)#define SDRAM_DEVICE_ADDR ((uint32_t)0xC0000000)#define SDRAM_ERROR ((uint8_t)0x01)#define SDRAM_OK ((uint8_t)0x00)#define LINE(x) ((x) * (((sFONT *)BSP_LCD_GetFont())->Height))#define _RETARGETABLE_LOCKING 1#define _NANO_FORMATTED_IO 1#define _REENT_GLOBAL_ATEXIT 1#define _LITE_EXIT 1#define _LDBL_EQ_DBL 1#define _HAVE_CC_INHIBIT_LOOP_TO_LIBCALL 1#define _HAVE_LONG_DOUBLE 1#define _ATEXIT_DYNAMIC_ALLOC 1#define HAVE_INITFINI_ARRAY 1#define _MB_LEN_MAX 1#define _REENT_CHECK_VERIFY 1#define _WANT_REENT_SMALL 1#define __NEWLIB_H__ 1#define __OBSOLETE_MATH __OBSOLETE_MATH_DEFAULT#define __OBSOLETE_MATH_DEFAULT 0#define __ARM_FP 14#define __ARMEL__ 1#define __VFP_FP__ 1#define __thumb__ 1#define __arm__ 1#define _READ_WRITE_BUFSIZE_TYPE int#define _READ_WRITE_RETURN_TYPE int#define __RAND_MAX 0x7fffffff#define _POINTER_INT long#define __WCHAR_MAX__ 0xffffffffU#define __INT_MAX__ 0x7fffffff#define __LONG_MAX__ 0x7fffffffL#define _NOINLINE_STATIC _NOINLINE static#define _NOINLINE __attribute__ ((__noinline__))#define _ELIDABLE_INLINE static __inline__#define _ATTRIBUTE(attrs) __attribute__ (attrs)#define _LONG_DOUBLE long double#define __GNUC_MINOR__ 3#define __GNUC_PREREQ(maj,min) ((__GNUC__ << 16) + __GNUC_MINOR__ >= ((maj) << 16) + (min))#define __GNUC_STDC_INLINE__ 1#define offsetof(TYPE,MEMBER) __builtin_offsetof (TYPE, MEMBER)#define __STDC_VERSION__ 201112L#define __WINT_TYPE__ unsigned int#define _TIMER_T_ unsigned long#define _CLOCKID_T_ unsigned long#define _TIME_T_ __int_least64_t#define _CLOCK_T_ unsigned long#define unsigned signed#define __SIZE_TYPE__ unsigned int#define __lock_release_recursive(lock) __retarget_lock_release_recursive(lock)#define __lock_release(lock) __retarget_lock_release(lock)#define __lock_try_acquire_recursive(lock) __retarget_lock_try_acquire_recursive(lock)#define __lock_try_acquire(lock) __retarget_lock_try_acquire(lock)#define __lock_acquire_recursive(lock) __retarget_lock_acquire_recursive(lock)#define __lock_acquire(lock) __retarget_lock_acquire(lock)#define __lock_close_recursive(lock) __retarget_lock_close_recursive(lock)#define __lock_close(lock) __retarget_lock_close(lock)#define __lock_init_recursive(lock) __retarget_lock_init_recursive(&lock)#define __lock_init(lock) __retarget_lock_init(&lock)#define __LOCK_INIT_RECURSIVE(class,lock) __LOCK_INIT(class,lock)#define __LOCK_INIT(class,lock) extern struct __lock __lock_ ## lock; class _LOCK_T lock = &__lock_ ## lock#define _LOCK_RECURSIVE_T _LOCK_T#define static_assert _Static_assert#define __ASSERT_FUNC __func__#define assert(__e) ((__e) ? (void)0 : __assert_func (__FILE__, __LINE__, __ASSERT_FUNC, #__e))#define _ATEXIT_SIZE 32#define _GLOBAL_ATEXIT _global_atexit#define _GLOBAL_REENT _global_impure_ptr#define _REENT _impure_ptr#define _Kmax (sizeof (size_t) << 3)#define _REENT_INIT_PTR(var) { memset((var), 0, sizeof(*(var))); _REENT_INIT_PTR_ZEROED(var); }#define _REENT_SIGNAL_BUF(ptr) ((ptr)->_signal_buf)#define _REENT_GETDATE_ERR_P(ptr) (&((ptr)->_misc->_getdate_err))#define _REENT_L64A_BUF(ptr) ((ptr)->_misc->_l64a_buf)#define _REENT_WCSRTOMBS_STATE(ptr) ((ptr)->_misc->_wcsrtombs_state)#define _REENT_WCRTOMB_STATE(ptr) ((ptr)->_misc->_wcrtomb_state)#define _REENT_MBSRTOWCS_STATE(ptr) ((ptr)->_misc->_mbsrtowcs_state)#define _REENT_MBRTOWC_STATE(ptr) ((ptr)->_misc->_mbrtowc_state)#define _REENT_MBRLEN_STATE(ptr) ((ptr)->_misc->_mbrlen_state)#define _REENT_WCTOMB_STATE(ptr) ((ptr)->_misc->_wctomb_state)#define _REENT_MBTOWC_STATE(ptr) ((ptr)->_misc->_mbtowc_state)#define _REENT_MBLEN_STATE(ptr) ((ptr)->_misc->_mblen_state)#define _REENT_STRTOK_LAST(ptr) ((ptr)->_misc->_strtok_last)#define _REENT_EMERGENCY(ptr) ((ptr)->_emergency)#define _REENT_TM(ptr) ((ptr)->_localtime_buf)#define _REENT_ASCTIME_BUF(ptr) ((ptr)->_asctime_buf)#define _REENT_MP_FREELIST(ptr) ((ptr)->_mp->_freelist)#define _REENT_MP_P5S(ptr) ((ptr)->_mp->_p5s)#define _REENT_MP_RESULT_K(ptr) ((ptr)->_mp->_result_k)#define _REENT_MP_RESULT(ptr) ((ptr)->_mp->_result)#define _REENT_RAND48_ADD(ptr) ((ptr)->_r48->_add)#define _REENT_RAND48_MULT(ptr) ((ptr)->_r48->_mult)#define _REENT_RAND48_SEED(ptr) ((ptr)->_r48->_seed)#define _REENT_RAND_NEXT(ptr) ((ptr)->_r48->_rand_next)#define _REENT_SIGNGAM(ptr) ((ptr)->_gamma_signgam)#define _REENT_CHECK_SIGNAL_BUF(var) _REENT_CHECK(var, _signal_buf, char *, _REENT_SIGNAL_SIZE, )#define _REENT_CHECK_MISC(var) _REENT_CHECK(var, _misc, struct _misc_reent *, sizeof *((var)->_misc), _REENT_INIT_MISC(var))#define _REENT_INIT_MISC(var) do { struct _reent *_r = (var); _r->_misc->_strtok_last = _NULL; _r->_misc->_mblen_state.__count = 0; _r->_misc->_mblen_state.__value.__wch = 0; _r->_misc->_wctomb_state.__count = 0; _r->_misc->_wctomb_state.__value.__wch = 0; _r->_misc->_mbtowc_state.__count = 0; _r->_misc->_mbtowc_state.__value.__wch = 0; _r->_misc->_mbrlen_state.__count = 0; _r->_misc->_mbrlen_state.__value.__wch = 0; _r->_misc->_mbrtowc_state.__count = 0; _r->_misc->_mbrtowc_state.__value.__wch = 0; _r->_misc->_mbsrtowcs_state.__count = 0; _r->_misc->_mbsrtowcs_state.__value.__wch = 0; _r->_misc->_wcrtomb_state.__count = 0; _r->_misc->_wcrtomb_state.__value.__wch = 0; _r->_misc->_wcsrtombs_state.__count = 0; _r->_misc->_wcsrtombs_state.__value.__wch = 0; _r->_misc->_l64a_buf[0] = '\0'; _r->_misc->_getdate_err = 0; } while (0)#define _REENT_CHECK_EMERGENCY(var) _REENT_CHECK(var, _emergency, char *, _REENT_EMERGENCY_SIZE, )#define _REENT_CHECK_MP(var) _REENT_CHECK(var, _mp, struct _mprec *, sizeof *((var)->_mp), _REENT_INIT_MP(var))#define _REENT_INIT_MP(var) do { struct _reent *_r = (var); _r->_mp->_result_k = 0; _r->_mp->_result = _r->_mp->_p5s = _NULL; _r->_mp->_freelist = _NULL; } while (0)#define _REENT_CHECK_RAND48(var) _REENT_CHECK(var, _r48, struct _rand48 *, sizeof *((var)->_r48), _REENT_INIT_RAND48((var)))#define _REENT_INIT_RAND48(var) do { struct _reent *_r = (var); _r->_r48->_seed[0] = _RAND48_SEED_0; _r->_r48->_seed[1] = _RAND48_SEED_1; _r->_r48->_seed[2] = _RAND48_SEED_2; _r->_r48->_mult[0] = _RAND48_MULT_0; _r->_r48->_mult[1] = _RAND48_MULT_1; _r->_r48->_mult[2] = _RAND48_MULT_2; _r->_r48->_add = _RAND48_ADD; _r->_r48->_rand_next = 1; } while (0)#define _REENT_CHECK_ASCTIME_BUF(var) _REENT_CHECK(var, _asctime_buf, char *, _REENT_ASCTIME_SIZE, memset((var)->_asctime_buf, 0, _REENT_ASCTIME_SIZE))#define _REENT_CHECK_TM(var) _REENT_CHECK(var, _localtime_buf, struct __tm *, sizeof *((var)->_localtime_buf), )#define _REENT_CHECK(var,what,type,size,init) do { struct _reent *_r = (var); if (_r->what == NULL) { _r->what = (type)malloc(size); __reent_assert(_r->what); init; } } while (0)#define __reent_assert(x) ((x) ? (void)0 : __assert_func(__FILE__, __LINE__, (char *)0, "REENT malloc succeeded"))#define _REENT_INIT_PTR_ZEROED(var) { (var)->_stdin = (__FILE *)&__sf_fake_stdin; (var)->_stdout = (__FILE *)&__sf_fake_stdout; (var)->_stderr = (__FILE *)&__sf_fake_stderr; }#define _REENT_INIT(var) { 0, (__FILE *)&__sf_fake_stdin, (__FILE *)&__sf_fake_stdout, (__FILE *)&__sf_fake_stderr, 0, _NULL, 0, 0, _NULL, _NULL, _NULL, 0, 0, _NULL, _NULL, _NULL, _NULL, _NULL, _REENT_INIT_ATEXIT {_NULL, 0, _NULL}, _NULL, _NULL, _NULL }#define _REENT_SIGNAL_SIZE 24#define _REENT_ASCTIME_SIZE 26#define _REENT_EMERGENCY_SIZE 25#define _RAND48_ADD (0x000b)#define _RAND48_MULT_2 (0x0005)#define _RAND48_MULT_1 (0xdeec)#define _RAND48_MULT_0 (0xe66d)#define _RAND48_SEED_2 (0x1234)#define _RAND48_SEED_1 (0xabcd)#define _RAND48_SEED_0 (0x330e)#define _REENT_SMALL_CHECK_INIT(ptr) do { if ((ptr) && !(ptr)->__sdidinit) __sinit (ptr); } while (0)#define _ATEXIT_INIT {_NULL, 0, {_NULL}, _NULL}#define __Long long#define _NULL 0#define __pt_guarded_by(x) __lock_annotate(pt_guarded_by(x))#define __guarded_by(x) __lock_annotate(guarded_by(x))#define __no_lock_analysis __lock_annotate(no_thread_safety_analysis)#define __requires_unlocked(__VA_ARGS__...) __lock_annotate(locks_excluded(__VA_ARGS__))#define __requires_shared(__VA_ARGS__...) __lock_annotate(shared_locks_required(__VA_ARGS__))#define __requires_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_locks_required(__VA_ARGS__))#define __asserts_shared(__VA_ARGS__...) __lock_annotate(assert_shared_lock(__VA_ARGS__))#define __asserts_exclusive(__VA_ARGS__...) __lock_annotate(assert_exclusive_lock(__VA_ARGS__))#define __unlocks(__VA_ARGS__...) __lock_annotate(unlock_function(__VA_ARGS__))#define __trylocks_shared(__VA_ARGS__...) __lock_annotate(shared_trylock_function(__VA_ARGS__))#define __trylocks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_trylock_function(__VA_ARGS__))#define __locks_shared(__VA_ARGS__...) __lock_annotate(shared_lock_function(__VA_ARGS__))#define __locks_exclusive(__VA_ARGS__...) __lock_annotate(exclusive_lock_function(__VA_ARGS__))#define __lockable __lock_annotate(lockable)#define __DEQUALIFY(type,var) ((type)(__uintptr_t)(const volatile void *)(var))#define __DEVOLATILE(type,var) ((type)(__uintptr_t)(volatile void *)(var))#define __DECONST(type,var) ((type)(__uintptr_t)(const void *)(var))#define __COPYRIGHT(s) struct __hack#define __SCCSID(s) struct __hack#define __RCSID_SOURCE(s) struct __hack#define __RCSID(s) struct __hack#define __FBSDID(s) struct __hack#define __sym_default(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@@" #verid)#define __sym_compat(sym,impl,verid) __asm__(".symver " #impl ", " #sym "@" #verid)#define __warn_references(sym,msg) __asm__(".section .gnu.warning." #sym); __asm__(".asciz \"" msg "\""); __asm__(".previous")#define __weak_reference(sym,alias) __asm__(".weak " #alias); __asm__(".equ " #alias ", " #sym)#define __strong_reference(sym,aliassym) extern __typeof (sym) aliassym __attribute__ ((__alias__ (#sym)))#define __strftimelike(fmtarg,firstvararg) __attribute__((__format__ (__strftime__, fmtarg, firstvararg)))#define __strfmonlike(fmtarg,firstvararg) __attribute__((__format__ (__strfmon__, fmtarg, firstvararg)))#define __format_arg(fmtarg) __attribute__((__format_arg__ (fmtarg)))#define __scanflike(fmtarg,firstvararg) __attribute__((__format__ (__scanf__, fmtarg, firstvararg)))#define __printflike(fmtarg,firstvararg) __attribute__((__format__ (__printf__, fmtarg, firstvararg)))#define __containerof(x,s,m) ({ const volatile __typeof(((s *)0)->m) *__x = (x); __DEQUALIFY(s *, (const volatile char *)__x - __offsetof(s, m));})#define __rangeof(type,start,end) (__offsetof(type, end) - __offsetof(type, start))#define __offsetof(type,field) offsetof(type, field)#define __hidden __attribute__((__visibility__("hidden")))#define __exported __attribute__((__visibility__("default")))#define __null_sentinel __attribute__((__sentinel__))#define __predict_false(exp) __builtin_expect((exp), 0)#define __predict_true(exp) __builtin_expect((exp), 1)#define __restrict restrict#define __unreachable() __builtin_unreachable()#define __returns_twice __attribute__((__returns_twice__))#define __result_use_check __attribute__((__warn_unused_result__))#define __fastcall __attribute__((__fastcall__))#define __nonnull_all __attribute__((__nonnull__))#define __nonnull(x) __attribute__((__nonnull__ x))#define __noinline __attribute__ ((__noinline__))#define __always_inline __inline__ __attribute__((__always_inline__))#define __pure __attribute__((__pure__))#define __malloc_like __attribute__((__malloc__))#define __min_size(x) static (x)#define __generic(expr,t,yes,no) _Generic(expr, t: yes, default: no)#define __alloc_align(x) __attribute__((__alloc_align__(x)))#define __alloc_size2(n,x) __attribute__((__alloc_size__(n, x)))#define __alloc_size(x) __attribute__((__alloc_size__(x)))#define __section(x) __attribute__((__section__(x)))#define __aligned(x) __attribute__((__aligned__(x)))#define __used __attribute__((__used__))#define __unused __attribute__((__unused__))#define __pure2 __attribute__((__const__))#define __dead2 __attribute__((__noreturn__))#define __weak_symbol __attribute__((__weak__))#define __volatile volatile#define __signed signed#define __const const#define __XSTRING(x) __STRING(x)#define __STRING(x) #x#define __CONCAT(x,y) __CONCAT1(x,y)#define __CONCAT1(x,y) x ## y#define __P(protos) protos#define __CC_SUPPORTS_DYNAMIC_ARRAY_INIT 1#define __CC_SUPPORTS_VARADIC_XXX 1#define __CC_SUPPORTS_WARNING 1#define __CC_SUPPORTS___FUNC__ 1#define __CC_SUPPORTS___INLINE__ 1#define __CC_SUPPORTS___INLINE 1#define __CC_SUPPORTS_INLINE 1#define __GNUCLIKE_BUILTIN_MEMCPY 1#define __GNUCLIKE_BUILTIN_NEXT_ARG 1#define __compiler_membar() __asm __volatile(" " : : : "memory"){...}definition of GetITStatusdefinition of ClearITdefinition of EnableITdefinition of GetXYdefinition of DetectTouchdefinition of Startdefinition of Resetdefinition of ReadIDdefinition of ITStatusdefinition of ReadPindefinition of WritePindefinition of Configdefinition of ErrorGetCodedefinition of ErrorGetSrcdefinition of ErrorDisableITdefinition of ErrorGetITStatusdefinition of ErrorClearITdefinition of ErrorEnableITdefinition of GetValuedefinition of WakeUpdefinition of LowPowerdefinition of DeltaDelayValuedefinition of DeltaDelayUnitdefinition of MeasureNbdefinition of PreDelayValuedefinition of PreDelayUnitdefinition of Calibrationdefinition of VrefMeasurementdefinition of ShuntNbUseddefinition of ShuntNbOnBoarddefinition of Shunt4StabDelaydefinition of Shunt3StabDelaydefinition of Shunt2StabDelaydefinition of Shunt1StabDelaydefinition of Shunt0StabDelaydefinition of Shunt4Valuedefinition of Shunt3Valuedefinition of Shunt2Valuedefinition of Shunt1Valuedefinition of Shunt0Valuedefinition of VddMindefinition of AmpliGaindefinition of OTM8009A_IO_Delaydefinition of TS_IO_Delaydefinition of TS_IO_WriteMultipledefinition of TS_IO_ReadMultipledefinition of TS_IO_Readdefinition of TS_IO_Writedefinition of TS_IO_Initdefinition of EEPROM_IO_IsDeviceReadydefinition of EEPROM_IO_ReadDatadefinition of EEPROM_IO_WriteDatadefinition of EEPROM_IO_Initdefinition of CAMERA_Delaydefinition of CAMERA_IO_Readdefinition of read_valuedefinition of CAMERA_IO_Writedefinition of CAMERA_IO_Initdefinition of AUDIO_IO_Delaydefinition of AUDIO_IO_Readdefinition of AUDIO_IO_Writedefinition of AUDIO_IO_DeInitdefinition of AUDIO_IO_Initdefinition of MFX_IO_EnableWakeupPindefinition of MFX_IO_Wakeupdefinition of MFX_IO_Delaydefinition of MFX_IO_ReadMultipledefinition of MFX_IO_Readdefinition of MFX_IO_Writedefinition of MFX_IO_ITConfigdefinition of mfx_io_it_enableddefinition of gpio_init_structuredefinition of tmpregdefinition of MFX_IO_DeInitdefinition of MFX_IO_Initdefinition of IOE_Delaydefinition of IOE_WriteMultipledefinition of IOE_ReadMultipledefinition of IOE_Readdefinition of IOE_Writedefinition of IOE_ITConfigdefinition of IOE_Initdefinition of I2Cx_Errordefinition of I2Cx_IsDeviceReadydefinition of I2Cx_WriteMultipledefinition of I2Cx_ReadMultipledefinition of I2Cx_Readdefinition of I2Cx_Writedefinition of I2Cx_Initdefinition of I2Cx_MspInitdefinition of BSP_JOY_GetStatedefinition of pin_statusdefinition of BSP_JOY_DeInitdefinition of BSP_JOY_Initdefinition of BSP_POTENTIOMETER_GetLeveldefinition of BSP_POTENTIOMETER_Initdefinition of GPIO_InitStructdefinition of ADC_Configdefinition of BSP_COM_DeInitdefinition of BSP_COM_Initdefinition of BSP_PB_GetStatedefinition of BSP_PB_DeInitdefinition of BSP_PB_Initdefinition of BSP_LED_Toggledefinition of BSP_LED_Offdefinition of BSP_LED_Ondefinition of BSP_LED_DeInitdefinition of BSP_LED_Initdefinition of BSP_GetVersiondefinition of hEvalADCdefinition of hEvalI2cdefinition of COM_RX_AFdefinition of COM_TX_AFdefinition of COM_RX_PINdefinition of COM_TX_PINdefinition of COM_RX_PORTdefinition of COM_TX_PORTdefinition of COM_USARTdefinition of BUTTON_IRQndefinition of BUTTON_PINdefinition of BUTTON_PORTdefinition of GPIO_PINdefinition of GPIO_PORTdefinition of BSP_IO_TogglePindefinition of BSP_IO_ReadPindefinition of BSP_IO_WritePindefinition of BSP_IO_ConfigIrqOutPindefinition of BSP_IO_ConfigPindefinition of BSP_IO_ITClearPindefinition of BSP_IO_ITCleardefinition of BSP_IO_ITGetStatusdefinition of BSP_IO_DeInitdefinition of BSP_IO_Initdefinition of mfxstm32l152Identifierdefinition of IoDrvdefinition of _tFontdefinition of tabledefinition of __valuedefinition of __countdefinition of __wchbdefinition of __wchdefinition of __sFILE_fakedefinition of _reentdefinition of _misc_reentdefinition of _gluedefinition of _rand48definition of _mprecdefinition of __sFILEdefinition of __sbufdefinition of _atexitdefinition of _on_exit_argsdefinition of __tmdefinition of _Bigintdefinition of _datadefinition of _signal_bufdefinition of _miscdefinition of _wcsrtombs_statedefinition of _wcrtomb_statedefinition of _mbsrtowcs_statedefinition of _mbrtowc_statedefinition of _mbrlen_statedefinition of _getdate_errdefinition of _l64a_bufdefinition of _mbtowc_statedefinition of _wctomb_statedefinition of _mblen_statedefinition of _strtok_lastdefinition of __sfdefinition of __sgluedefinition of _iobsdefinition of _niobsdefinition of _nextdefinition of _sig_funcdefinition of _asctime_bufdefinition of _localtime_bufdefinition of _r48definition of _rand_nextdefinition of _adddefinition of _multdefinition of _seeddefinition of _cvtbufdefinition of _cvtlendefinition of _gamma_signgamdefinition of __cleanupdefinition of _mpdefinition of _freelistdefinition of _p5sdefinition of _result_kdefinition of _resultdefinition of _localedefinition of _unspecified_locale_infodefinition of __sdidinitdefinition of _emergencydefinition of _incdefinition of _stderrdefinition of _stdoutdefinition of _stdindefinition of _flags2definition of _mbstatedefinition of _lockdefinition of _offsetdefinition of _blksizedefinition of _lbdefinition of _nbufdefinition of _ubufdefinition of _urdefinition of _updefinition of _ubdefinition of _closedefinition of _seekdefinition of _writedefinition of _readdefinition of _cookiedefinition of _lbfsizedefinition of _bfdefinition of _filedefinition of _flagsdefinition of _wdefinition of _rdefinition of _pdefinition of _errnodefinition of _sizedefinition of _basedefinition of _on_exit_args_ptrdefinition of _fnsdefinition of _inddefinition of _is_cxadefinition of _fntypesdefinition of _dso_handledefinition of _fnargsdefinition of __tm_isdstdefinition of __tm_ydaydefinition of __tm_wdaydefinition of __tm_yeardefinition of __tm_mondefinition of __tm_mdaydefinition of __tm_hourdefinition of __tm_mindefinition of __tm_secdefinition of _xdefinition of _wdsdefinition of _signdefinition of _maxwdsdefinition of _kdefinition of pFontdefinition of BackColordefinition of TextColordefinition of Font24definition of Font24_Tabledefinition of Font20definition of Font20_Tabledefinition of Font16definition of Font16_Tabledefinition of Font12definition of Font12_Tabledefinition of Font8definition of Font8_Tabledefinition of LL_ConvertLineToARGB8888definition of LL_FillBufferdefinition of FillTriangledefinition of deltaxdefinition of deltaydefinition of xdefinition of ydefinition of xinc1definition of xinc2definition of yinc1definition of yinc2definition of dendefinition of numdefinition of numadddefinition of numpixelsdefinition of curpixeldefinition of DrawChardefinition of idefinition of jdefinition of heightdefinition of widthdefinition of offsetdefinition of pchardefinition of linedefinition of BSP_LCD_DrawPixeldefinition of BSP_LCD_MspInitdefinition of BSP_LCD_MspDeInitdefinition of LCD_IO_GetIDdefinition of BSP_LCD_SetBrightnessdefinition of BSP_LCD_DisplayOffdefinition of BSP_LCD_DisplayOndefinition of BSP_LCD_FillEllipsedeclaration of I2Cx_Initdeclaration of I2Cx_MspInitdeclaration of OTM8009A_ReadIDdeclaration of OTM8009A_Initdeclaration of DSI_IO_ReadCmddeclaration of DSI_IO_WriteCmddeclaration of HAL_LockTypeDefdeclaration of HAL_StatusTypeDefdeclaration of BSP_SDRAM_MspDeInitdeclaration of BSP_SDRAM_MspInitdeclaration of BSP_SDRAM_Sendcmddeclaration of BSP_SDRAM_WriteData_DMAdeclaration of BSP_SDRAM_WriteDatadeclaration of BSP_SDRAM_ReadData_DMAdeclaration of BSP_SDRAM_ReadDatadeclaration of BSP_SDRAM_Initialization_sequencedeclaration of BSP_SDRAM_DeInitdeclaration of BSP_SDRAM_Initdeclaration of sFONTdeclaration of Font8declaration of Font12declaration of Font16declaration of Font20declaration of Font24declaration of wint_tdeclaration of __va_listdeclaration of __useconds_tdeclaration of __suseconds_tdeclaration of __nlink_tdeclaration of __nl_itemdeclaration of __socklen_tdeclaration of __sa_family_tdeclaration of __timer_tdeclaration of __clockid_tdeclaration of __time_tdeclaration of __clock_tdeclaration of _iconv_tdeclaration of _mbstate_tdeclaration of __ssize_tdeclaration of _ssize_tdeclaration of __size_tdeclaration of _fpos_tdeclaration of __key_tdeclaration of __loff_tdeclaration of __off_tdeclaration of _off64_tdeclaration of __mode_tdeclaration of __ino_tdeclaration of __id_tdeclaration of __gid_tdeclaration of __uid_tdeclaration of __dev_tdeclaration of __pid_tdeclaration of _off_tdeclaration of __fsfilcnt_tdeclaration of __fsblkcnt_tdeclaration of __blksize_tdeclaration of __blkcnt_tdeclaration of _LOCK_Tdeclaration of __lockdeclaration of __retarget_lock_release_recursivedeclaration of __retarget_lock_releasedeclaration of __retarget_lock_try_acquire_recursivedeclaration of __retarget_lock_try_acquiredeclaration of __retarget_lock_acquire_recursivedeclaration of __retarget_lock_acquiredeclaration of __retarget_lock_close_recursivedeclaration of __retarget_lock_closedeclaration of __retarget_lock_init_recursivedeclaration of __retarget_lock_initdeclaration of __assert_funcdeclaration of __assertdeclaration of __FILEdeclaration of __locale_tdeclaration of _flock_tdeclaration of __ULongdeclaration of _global_atexitdeclaration of _reclaim_reentdeclaration of _global_impure_ptrdeclaration of _impure_ptrdeclaration of __sf_fake_stderrdeclaration of __sf_fake_stdoutdeclaration of __sf_fake_stdindeclaration of __sinitdeclaration of _reentdeclaration of locale_tdeclaration of strncasecmp_ldeclaration of strcasecmp_ldeclaration of strncasecmpdeclaration of strcasecmpdeclaration of rindexdeclaration of indexdeclaration of flslldeclaration of flsldeclaration of flsdeclaration of ffslldeclaration of ffsldeclaration of ffsdeclaration of explicit_bzerodeclaration of bzerodeclaration of bcopydeclaration of bcmpdeclaration of strsignaldeclaration of struprdeclaration of strlwrdeclaration of strnstrdeclaration of strsepdeclaration of strnlendeclaration of strlcpydeclaration of strlcatdeclaration of _strerror_rdeclaration of strerror_rdeclaration of _strndup_rdeclaration of strndupdeclaration of _strdup_rdeclaration of strdupdeclaration of stpncpydeclaration of stpcpydeclaration of memccpydeclaration of timingsafe_memcmpdeclaration of timingsafe_bcmpdeclaration of strtok_rdeclaration of strxfrm_ldeclaration of strerror_ldeclaration of strcoll_ldeclaration of strxfrmdeclaration of strtokdeclaration of strstrdeclaration of strspndeclaration of strrchrdeclaration of strpbrkdeclaration of strncpydeclaration of strncmpdeclaration of strncatdeclaration of strlendeclaration of strerrordeclaration of strcspndeclaration of strcpydeclaration of strcolldeclaration of strcmpdeclaration of strchrdeclaration of strcatdeclaration of memsetdeclaration of memmovedeclaration of memcpydeclaration of memcmpdeclaration of memchrdeclaration of LCD_OrientationTypeDefdeclaration of Text_AlignModeTypdefdeclaration of pPointdeclaration of Pointdeclaration of LCD_DrawPropTypeDefdeclaration of hdma2d_evaldeclaration of BSP_LCD_SetBrightnessdeclaration of BSP_LCD_DisplayOndeclaration of BSP_LCD_DisplayOffdeclaration of BSP_LCD_FillEllipsedeclaration of BSP_LCD_FillPolygondeclaration of BSP_LCD_FillCircledeclaration of BSP_LCD_FillRectdeclaration of BSP_LCD_DrawBitmapdeclaration of BSP_LCD_DrawEllipsedeclaration of BSP_LCD_DrawPolygondeclaration of BSP_LCD_DrawCircledeclaration of BSP_LCD_DrawRectdeclaration of BSP_LCD_DrawLinedeclaration of BSP_LCD_DrawVLinedeclaration of BSP_LCD_DrawHLinedeclaration of BSP_LCD_DisplayChardeclaration of BSP_LCD_DisplayStringAtdeclaration of BSP_LCD_DisplayStringAtLinedeclaration of BSP_LCD_ClearStringLinedeclaration of BSP_LCD_Cleardeclaration of BSP_LCD_DrawPixeldeclaration of BSP_LCD_ReadPixeldeclaration of BSP_LCD_GetFontdeclaration of BSP_LCD_SetFontdeclaration of BSP_LCD_GetBackColordeclaration of BSP_LCD_SetBackColordeclaration of BSP_LCD_GetTextColordeclaration of BSP_LCD_SetTextColordeclaration of BSP_LCD_SetLayerVisibledeclaration of BSP_LCD_SelectLayerdeclaration of BSP_LCD_SetLayerWindowdeclaration of BSP_LCD_ResetColorKeyingdeclaration of BSP_LCD_SetColorKeyingdeclaration of BSP_LCD_SetLayerAddressdeclaration of BSP_LCD_SetTransparencydeclaration of BSP_LCD_LayerDefaultInitdeclaration of BSP_LCD_SetYSizedeclaration of BSP_LCD_SetXSizedeclaration of BSP_LCD_GetYSizedeclaration of BSP_LCD_GetXSizedeclaration of BSP_LCD_Resetdeclaration of BSP_LCD_MspInitdeclaration of BSP_LCD_MspDeInitdeclaration of BSP_LCD_InitExdeclaration of BSP_LCD_Initdeclaration of LCD_IO_GetIDdeclaration of LL_ConvertLineToARGB8888declaration of LL_FillBufferdeclaration of FillTriangledeclaration of DrawChardeclaration of BSP_SD_ReadCpltCallbackdeclaration of BSP_SD_WriteCpltCallbackdeclaration of BSP_SD_AbortCallbackdeclaration of BSP_SD_MspDeInitdeclaration of BSP_SD_MspInitdeclaration of BSP_SD_IsDetectedExdeclaration of BSP_SD_IsDetecteddeclaration of BSP_SD_GetCardInfoExdeclaration of BSP_SD_GetCardInfodeclaration of BSP_SD_GetCardStateExdeclaration of BSP_SD_GetCardStatedeclaration of BSP_SD_EraseExdeclaration of BSP_SD_Erasedeclaration of BSP_SD_WriteBlocks_DMAExdeclaration of BSP_SD_WriteBlocks_DMAdeclaration of BSP_SD_ReadBlocks_DMAExdeclaration of BSP_SD_ReadBlocks_DMAdeclaration of BSP_SD_WriteBlocksExdeclaration of BSP_SD_WriteBlocksdeclaration of BSP_SD_ReadBlocksExdeclaration of BSP_SD_ReadBlocksdeclaration of BSP_SD_ITConfigExdeclaration of BSP_SD_ITConfigdeclaration of BSP_SD_DeInitExdeclaration of BSP_SD_DeInitdeclaration of BSP_SD_InitExdeclaration of BSP_SD_Initdeclaration of BSP_SRAM_MspDeInitdeclaration of BSP_SRAM_MspInitdeclaration of BSP_SRAM_WriteData_DMAdeclaration of BSP_SRAM_WriteDatadeclaration of BSP_SRAM_ReadData_DMAdeclaration of BSP_SRAM_ReadDatadeclaration of BSP_SRAM_DeInitdeclaration of BSP_SRAM_Initdeclaration of __uintptr_tdeclaration of __intptr_tdeclaration of __uintmax_tdeclaration of __intmax_tdeclaration of __uint_least64_tdeclaration of __int_least64_tdeclaration of __uint_least32_tdeclaration of __int_least32_tdeclaration of __uint_least16_tdeclaration of __int_least16_tdeclaration of __uint_least8_tdeclaration of __int_least8_tdeclaration of __uint64_tdeclaration of __int64_tdeclaration of __uint32_tdeclaration of __int32_tdeclaration of __uint16_tdeclaration of __int16_tdeclaration of __uint8_tdeclaration of __int8_tdeclaration of uintptr_tdeclaration of intptr_tdeclaration of uintmax_tdeclaration of intmax_tdeclaration of uint64_tdeclaration of int64_tdeclaration of uint32_tdeclaration of int32_tdeclaration of uint16_tdeclaration of int16_tdeclaration of uint8_tdeclaration of int8_tdeclaration of uint_fast64_tdeclaration of int_fast64_tdeclaration of uint_fast32_tdeclaration of int_fast32_tdeclaration of uint_fast16_tdeclaration of int_fast16_tdeclaration of uint_fast8_tdeclaration of int_fast8_tdeclaration of uint_least64_tdeclaration of int_least64_tdeclaration of uint_least32_tdeclaration of int_least32_tdeclaration of uint_least16_tdeclaration of int_least16_tdeclaration of uint_least8_tdeclaration of int_least8_tdeclaration of ARM_MPU_Region_tdeclaration of CoreDebug_Typedeclaration of FPU_Typedeclaration of MPU_Typedeclaration of TPI_Typedeclaration of DWT_Typecall to HAL_ETH_ErrorCallbackcall to HAL_ETH_RxCpltCallbackcall to HAL_ETH_TxCpltCallbackcall to HAL_ETH_TxFreeCallbackcall to HAL_ETH_RxLinkCallbackcall to HAL_ETH_RxAllocateCallbackcall to OTM8009A_Initcall to BSP_IO_ReadPincall to BSP_IO_WritePincall to BSP_IO_ConfigPincall to BSP_IO_Initcall to I2Cx_Errorcall to HAL_I2C_Mem_Readcall to HAL_I2C_GetStatecall to I2Cx_MspInitcall to HAL_I2C_Initcall to HAL_ADC_Startcall to HAL_ADC_PollForConversioncall to HAL_ADC_GetValuecall to HAL_ADC_DeInitcall to HAL_ADC_Initcall to HAL_ADC_ConfigChannelcall to HAL_UART_DeInitcall to HAL_UART_Initcall to HAL_GPIO_ReadPincall to HAL_NVIC_DisableIRQcall to HAL_GPIO_DeInitcall to HAL_GPIO_TogglePincall to HAL_GPIO_WritePincall to BSP_SDRAM_MspDeInitcall to BSP_SDRAM_MspInitcall to BSP_SDRAM_Initialization_sequencecall to BSP_SDRAM_Initcall to BSP_LCD_FillRectcall to BSP_LCD_DrawCirclecall to BSP_LCD_DrawLinecall to BSP_LCD_DrawVLinecall to BSP_LCD_DrawHLinecall to BSP_LCD_DisplayCharcall to BSP_LCD_DisplayStringAtcall to BSP_LCD_DrawPixelcall to BSP_LCD_GetFontcall to BSP_LCD_SetFontcall to BSP_LCD_SetTextColorcall to BSP_LCD_GetYSizecall to BSP_LCD_GetXSizecall to BSP_LCD_Resetcall to BSP_LCD_MspInitcall to BSP_LCD_InitExcall to LL_ConvertLineToARGB8888call to HAL_DMA2D_Initcall to HAL_DMA2D_ConfigLayercall to HAL_DMA2D_Startcall to HAL_DMA2D_PollForTransfercall to LL_FillBuffercall to FillTrianglecall to DrawCharcall to LCD_IO_GetIDcall to HAL_DSI_ShortWritecall to HAL_DSI_LongWritecall to HAL_LTDC_DisableColorKeyingcall to HAL_LTDC_ConfigColorKeyingcall to HAL_LTDC_EnableColorKeyingcall to HAL_LTDC_SetWindowSizecall to HAL_LTDC_SetWindowPositioncall to HAL_LTDC_SetAddresscall to HAL_LTDC_SetAlphacall to HAL_LTDC_ConfigLayercall to HAL_DSI_DeInitcall to HAL_DSI_Initcall to HAL_DSI_ConfigVideoModecall to HAL_RCCEx_PeriphCLKConfigcall to HAL_LTDCEx_StructInitFromVideoConfigcall to HAL_LTDC_Initcall to HAL_DSI_Startcall to BSP_SD_ReadCpltCallbackcall to BSP_SD_WriteCpltCallbackcall to BSP_SD_AbortCallbackcall to BSP_SD_MspDeInitcall to BSP_SD_MspInitcall to BSP_SD_IsDetectedExcall to BSP_SD_IsDetectedcall to BSP_SD_GetCardInfoExcall to BSP_SD_GetCardStateExcall to BSP_SD_EraseExcall to BSP_SD_WriteBlocks_DMAExcall to BSP_SD_ReadBlocks_DMAExcall to BSP_SD_WriteBlocksExcall to BSP_SD_ReadBlocksExcall to BSP_SD_DeInitExcall to BSP_SD_InitExcall to HAL_SD_GetCardInfocall to HAL_SD_GetCardStatecall to HAL_DMA_DeInitcall to HAL_DMA_Initcall to HAL_SD_Erasecall to HAL_SD_WriteBlocks_DMAcall to HAL_SD_ReadBlocks_DMAcall to HAL_SD_WriteBlockscall to HAL_SD_ReadBlockscall to HAL_SD_DeInitcall to HAL_SD_Initcall to HAL_SD_ConfigWideBusOperationcall to HAL_SDRAM_SendCommandcall to HAL_SDRAM_Write_DMAcall to HAL_SDRAM_Write_32bcall to HAL_SDRAM_Read_DMAcall to HAL_SDRAM_Read_32bcall to HAL_SDRAM_ProgramRefreshRatecall to HAL_SDRAM_DeInitcall to HAL_SDRAM_Initcall to BSP_SRAM_MspDeInitcall to BSP_SRAM_MspInitcall to HAL_SRAM_Write_DMAcall to HAL_SRAM_Write_16bcall to HAL_SRAM_Read_DMAcall to HAL_SRAM_Read_16bcall to HAL_SRAM_DeInitcall to HAL_SRAM_Initcall to __builtin_bswap16call to __builtin_bswap32call to __DMBcall to __DSBcall to __ISBcall to __set_PRIMASKcall to __get_PRIMASKcall to orderedCpycall to __NVIC_SetPrioritycall to HAL_RCC_GetHCLKFreqcall to HAL_DMA_Abortcall to HAL_DMA2D_CLUTLoadingCpltCallbackcall to HAL_DMA2D_LineEventCallbackcall to HAL_DMA2D_CLUTLoading_Abortcall to HAL_DMA2D_Abortcall to HAL_DMA2D_MspDeInitcall to HAL_DMA2D_MspInitcall to HAL_ETH_WakeUpCallbackcall to HAL_ETH_PMTCallbackcall to HAL_DSI_ErrorCallbackcall to HAL_DSI_EndOfRefreshCallbackcall to HAL_DSI_TearingEffectCallbackcall to HAL_DSI_MspDeInitcall to HAL_DSI_MspInitcall to HAL_GetTickcall to DMA_CheckFifoParamcall to DMA_CalcBaseAndBitshiftcall to DMA_SetConfigcall to DMA2D_SetConfigcall to DMA_MultiBufferSetConfigcall to DSI_ShortWritecall to DSI_ConfigPacketHeadercall to ETH_Prepare_Tx_Descriptorscall to ETH_SetMACConfigcall to ETH_SetDMAConfigcall to ETH_FlushTransmitFIFOcall to ETH_UpdateDescriptorreturn ...definition of fpscrdefinition of faultMaskdefinition of basePridefinition of priMaskdefinition of topOfMainStackdefinition of topOfProcStackdefinition of controldefinition of cntdefinition of dstdefinition of srcdefinition of lendefinition of rnrdefinition of rbardefinition of rasrdefinition of MPU_Controldefinition of chdefinition of ticksdefinition of dsizedefinition of IRQndefinition of vectordefinition of Prioritydefinition of PriorityGroupdefinition of pPreemptPrioritydefinition of pSubPrioritydefinition of PreemptPrioritydefinition of SubPrioritydefinition of prioritydefinition of hdmadefinition of SrcAddressdefinition of DstAddressdefinition of DataLengthdefinition of CallbackIDdefinition of pCallbackdefinition of CompleteLeveldefinition of hdma2ddefinition of pdatadefinition of DeadTimedefinition of CLUTCfgdefinition of LayerIdxdefinition of SrcAddress1definition of SrcAddress2definition of memorydefinition of SecondMemAddressdefinition of hdsidefinition of Lanedefinition of Timingdefinition of CustomLanedefinition of Frequencydefinition of CommDelaydefinition of Orientationdefinition of ChannelNbrdefinition of Arraydefinition of DCSCmddefinition of ParametersTabledefinition of ChannelIDdefinition of NbParamsdefinition of Param1definition of Param2definition of Shutdowndefinition of HostTimeoutsdefinition of PhyTimersdefinition of FlowControldefinition of LPCmddefinition of CmdCfgdefinition of VidCfgdefinition of VirtualChannelIDdefinition of ActiveErrorsdefinition of PLLInitdefinition of DSIxdefinition of DataTypedefinition of Data0definition of Data1definition of hethdefinition of pTxConfigdefinition of ItModedefinition of MacAddrdefinition of dmaconfdefinition of macconfdefinition of pFilterdefinition of Countdefinition of pPowerDownConfigdefinition of ComparisonBitsdefinition of VLANIdentifierdefinition of pHashTabledefinition of AddrNbrdefinition of pMACAddrdefinition of pFilterConfigdefinition of PHYAddrdefinition of PHYRegdefinition of RegValuedefinition of pRegValuedefinition of buffdefinition of txFreeCallbackdefinition of pErrorCodedefinition of rxLinkCallbackdefinition of pStartdefinition of pEnddefinition of rxAllocateCallbackdefinition of pAppBuffdefinition of Datadefinition of ReturnValuedefinition of TypeProgramdefinition of BootOptiondefinition of Leveldefinition of WRPSectordefinition of Wwdgdefinition of Iwdgdefinition of Stop#else#define __GNUC_VA_LIST_COMPATIBILITY 1#define __GNUCLIKE_BUILTIN_VAALIST 1#define __GNUCLIKE_BUILTIN_STDARG 1#define __GNUCLIKE_BUILTIN_VARARGS 1#define __GNUCLIKE_BUILTIN_CONSTANT_P 1#define __GNUCLIKE_CTOR_SECTION_HANDLING 1#define __GNUCLIKE___SECTION 1#define __GNUCLIKE___OFFSETOF 1#define __GNUCLIKE___TYPEOF 1#define __GNUCLIKE_ASM 3#define __flexarr [0]#define __long_double_t long double#define __ptr_t void *#define __ASMNAME(cname) __XSTRING (__USER_LABEL_PREFIX__) cname#define __DOTS , ...#define __PMT(args) args#define __GNUC_PREREQ__(ma,mi) __GNUC_PREREQ(ma, mi)#define __STDC__ 1#define __ELF__ 1#define __SSP_FORTIFY_LEVEL 0#define __POSIX_VISIBLE 200809#define __BSD_VISIBLE 1#define __XSI_VISIBLE 0#define __MISC_VISIBLE 1#define __GNU_VISIBLE 0#define LCD_DSI_PIXEL_DATA_FMT_RBG565 DSI_RGB565#define LCD_DSI_PIXEL_DATA_FMT_RBG888 DSI_RGB888#define LCD_DEFAULT_FONT Font24#define LCD_COLOR_TRANSPARENT ((uint32_t) 0xFF000000)#define LCD_COLOR_ORANGE ((uint32_t) 0xFFFFA500)#define LCD_COLOR_BROWN ((uint32_t) 0xFFA52A2A)#define LCD_COLOR_BLACK ((uint32_t) 0xFF000000)#define LCD_COLOR_DARKGRAY ((uint32_t) 0xFF404040)#define LCD_COLOR_GRAY ((uint32_t) 0xFF808080)#define LCD_COLOR_LIGHTGRAY ((uint32_t) 0xFFD3D3D3)#define LCD_COLOR_WHITE ((uint32_t) 0xFFFFFFFF)#define LCD_COLOR_DARKYELLOW ((uint32_t) 0xFF808000)#define LCD_COLOR_DARKMAGENTA ((uint32_t) 0xFF800080)#define LCD_COLOR_DARKCYAN ((uint32_t) 0xFF008080)#define LCD_COLOR_DARKRED ((uint32_t) 0xFF800000)#define LCD_COLOR_DARKGREEN ((uint32_t) 0xFF008000)#define LCD_COLOR_DARKBLUE ((uint32_t) 0xFF000080)#define LCD_COLOR_LIGHTYELLOW ((uint32_t) 0xFFFFFF80)#define LCD_COLOR_LIGHTMAGENTA ((uint32_t) 0xFFFF80FF)#define LCD_COLOR_LIGHTCYAN ((uint32_t) 0xFF80FFFF)#define LCD_COLOR_LIGHTRED ((uint32_t) 0xFFFF8080)#define LCD_COLOR_LIGHTGREEN ((uint32_t) 0xFF80FF80)#define LCD_COLOR_LIGHTBLUE ((uint32_t) 0xFF8080FF)#define LCD_COLOR_YELLOW ((uint32_t) 0xFFFFFF00)#define LCD_COLOR_MAGENTA ((uint32_t) 0xFFFF00FF)#define LCD_COLOR_CYAN ((uint32_t) 0xFF00FFFF)#define LCD_COLOR_RED ((uint32_t) 0xFFFF0000)#define LCD_COLOR_GREEN ((uint32_t) 0xFF00FF00)#define LCD_COLOR_BLUE ((uint32_t) 0xFF0000FF)#define LCD_OTM8009A_ID ((uint32_t) 0)#define LCD_TIMEOUT 0x02#define LCD_ERROR 0x01#define LCD_OK 0x00#define LTDC_DEFAULT_ACTIVE_LAYER LTDC_ACTIVE_LAYER_FOREGROUND#define LTDC_NB_OF_LAYERS ((uint32_t) 2)#define LTDC_ACTIVE_LAYER_FOREGROUND ((uint32_t) 1)#define LTDC_ACTIVE_LAYER_BACKGROUND ((uint32_t) 0)#define LTDC_MAX_LAYER_NUMBER ((uint32_t) 2)#define LCD_FB_START_ADDRESS ((uint32_t)0xC0000000)#define LCD_LayerCfgTypeDef LTDC_LayerCfgTypeDef#define BSP_LCD_LTDC_ER_IRQHandler LTDC_ER_IRQHandler#define BSP_LCD_LTDC_IRQHandler LTDC_IRQHandler#define BSP_LCD_DSI_IRQHandler DSI_IRQHandler#define BSP_LCD_DMA2D_IRQHandler DMA2D_IRQHandler#define DMA2D_M2M_PFC DMA2D_CR_MODE_0#define DMA2D_CR_MODE_0 (0x1UL << DMA2D_CR_MODE_Pos)#define DMA2D_CR_MODE_Pos (16U)#define DMA2D_OUTPUT_ARGB8888 0x00000000U#define DMA2D_NO_MODIF_ALPHA 0x00000000U#define MAX_DMA2D_LAYER 2U#define DMA2D ((DMA2D_TypeDef *)DMA2D_BASE)#define DMA2D_BASE (AHB1PERIPH_BASE + 0xB000UL)#define DMA2D_R2M DMA2D_CR_MODE#define DMA2D_CR_MODE DMA2D_CR_MODE_Msk#define DMA2D_CR_MODE_Msk (0x3UL << DMA2D_CR_MODE_Pos)#define ABS(X) ((X) > 0 ? (X) : -(X))#define MAX_LAYER 2U#define __HAL_RCC_LTDC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_LTDCEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_LTDCEN RCC_APB2ENR_LTDCEN_Msk#define RCC_APB2ENR_LTDCEN_Msk (0x1UL << RCC_APB2ENR_LTDCEN_Pos)#define RCC_APB2ENR_LTDCEN_Pos (26U)#define __HAL_RCC_LTDC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_LTDCRST))#define RCC_APB2RSTR_LTDCRST RCC_APB2RSTR_LTDCRST_Msk#define RCC_APB2RSTR_LTDCRST_Msk (0x1UL << RCC_APB2RSTR_LTDCRST_Pos)#define RCC_APB2RSTR_LTDCRST_Pos (26U)#define __HAL_RCC_LTDC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_LTDCRST))#define __HAL_RCC_DMA2D_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2DEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2DEN RCC_AHB1ENR_DMA2DEN_Msk#define RCC_AHB1ENR_DMA2DEN_Msk (0x1UL << RCC_AHB1ENR_DMA2DEN_Pos)#define RCC_AHB1ENR_DMA2DEN_Pos (23U)#define __HAL_RCC_DMA2D_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA2DRST))#define RCC_AHB1RSTR_DMA2DRST RCC_AHB1RSTR_DMA2DRST_Msk#define RCC_AHB1RSTR_DMA2DRST_Msk (0x1UL << RCC_AHB1RSTR_DMA2DRST_Pos)#define RCC_AHB1RSTR_DMA2DRST_Pos (23U)#define __HAL_RCC_DMA2D_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA2DRST))#define __HAL_RCC_DSI_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_DSIEN); UNUSED(tmpreg); } while(0)#define RCC_APB2ENR_DSIEN RCC_APB2ENR_DSIEN_Msk#define RCC_APB2ENR_DSIEN_Msk (0x1UL << RCC_APB2ENR_DSIEN_Pos)#define RCC_APB2ENR_DSIEN_Pos (27U)#define __HAL_RCC_DSI_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DSIRST))#define RCC_APB2RSTR_DSIRST RCC_APB2RSTR_DSIRST_Msk#define RCC_APB2RSTR_DSIRST_Msk (0x1UL << RCC_APB2RSTR_DSIRST_Pos)#define RCC_APB2RSTR_DSIRST_Pos (27U)#define __HAL_RCC_DSI_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DSIRST))#define __HAL_RCC_LTDC_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_LTDCEN))#define __HAL_RCC_DMA2D_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA2DEN))#define __HAL_RCC_DSI_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_DSIEN))#define LCD_DSI_ID 0x11#define DSI_DCS_SHORT_PKT_WRITE_P1 0x00000015U#define DSI_DCS_LONG_PKT_WRITE 0x00000039U#define POLY_X(Z) ((int32_t)((Points + (Z))->X))#define POLY_Y(Z) ((int32_t)((Points + (Z))->Y))#define DMA2D_INPUT_ARGB8888 0x00000000U#define DMA2D_INPUT_RGB565 0x00000002U#define DMA2D_INPUT_RGB888 0x00000001U#define LTDC_PIXEL_FORMAT_ARGB8888 0x00000000U#define LTDC_PIXEL_FORMAT_RGB888 0x00000001U#define LTDC_PIXEL_FORMAT_RGB565 0x00000002U#define LTDC_PIXEL_FORMAT_ARGB4444 0x00000004U#define LTDC_PIXEL_FORMAT_AL88 0x00000007U#define __HAL_LTDC_LAYER_ENABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR |= (uint32_t)LTDC_LxCR_LEN)#define LTDC_LAYER(__HANDLE__,__LAYER__) ((LTDC_Layer_TypeDef *)((uint32_t)( ((uint32_t)((__HANDLE__)->Instance)) + 0x84U + (0x80U*(__LAYER__)))))#define LTDC_LxCR_LEN LTDC_LxCR_LEN_Msk#define LTDC_LxCR_LEN_Msk (0x1UL << LTDC_LxCR_LEN_Pos)#define LTDC_LxCR_LEN_Pos (0U)#define __HAL_LTDC_LAYER_DISABLE(__HANDLE__,__LAYER__) ((LTDC_LAYER((__HANDLE__), (__LAYER__)))->CR &= ~(uint32_t)LTDC_LxCR_LEN)#define LTDC_SRCR_IMR LTDC_SRCR_IMR_Msk#define __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG(__HANDLE__) ((__HANDLE__)->Instance->SRCR |= LTDC_SRCR_IMR)#define __HAL_LTDC_RELOAD_CONFIG __HAL_LTDC_RELOAD_IMMEDIATE_CONFIG#define LTDC_SRCR_IMR_Msk (0x1UL << LTDC_SRCR_IMR_Pos)#define LTDC_SRCR_IMR_Pos (0U)#define LTDC_BLENDING_FACTOR1_PAxCA 0x00000600U#define LTDC_BLENDING_FACTOR2_PAxCA 0x00000007U#define __HAL_RCC_GPIOK_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOKEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOKEN RCC_AHB1ENR_GPIOKEN_Msk#define RCC_AHB1ENR_GPIOKEN_Msk (0x1UL << RCC_AHB1ENR_GPIOKEN_Pos)#define RCC_AHB1ENR_GPIOKEN_Pos (10U)#define GPIO_PIN_7 ((uint16_t)0x0080U)#define GPIO_SPEED_FREQ_VERY_HIGH ((uint32_t)0x00000003U)#define GPIOK ((GPIO_TypeDef *) GPIOK_BASE)#define GPIOK_BASE (AHB1PERIPH_BASE + 0x2800UL)#define DSI ((DSI_TypeDef *)DSI_BASE)#define DSI_BASE (APB2PERIPH_BASE + 0x6C00UL)#define DSI_PLL_IN_DIV5 0x00000005U#define DSI_PLL_OUT_DIV1 0x00000000U#define DSI_TWO_DATA_LANES 1U#define DSI_RGB888 0x00000005U#define DSI_VSYNC_ACTIVE_HIGH 0x00000000U#define DSI_HSYNC_ACTIVE_HIGH 0x00000000U#define DSI_DATA_ENABLE_ACTIVE_HIGH 0x00000000U#define DSI_VID_MODE_BURST 2U#define DSI_LP_COMMAND_ENABLE DSI_VMCR_LPCE#define DSI_VMCR_LPCE DSI_VMCR_LPCE_Msk#define DSI_VMCR_LPCE_Msk (0x1UL << DSI_VMCR_LPCE_Pos)#define DSI_VMCR_LPCE_Pos (15U)#define DSI_LP_HFP_ENABLE DSI_VMCR_LPHFPE#define DSI_VMCR_LPHFPE DSI_VMCR_LPHFPE_Msk#define DSI_VMCR_LPHFPE_Msk (0x1UL << DSI_VMCR_LPHFPE_Pos)#define DSI_VMCR_LPHFPE_Pos (13U)#define DSI_LP_HBP_ENABLE DSI_VMCR_LPHBPE#define DSI_VMCR_LPHBPE DSI_VMCR_LPHBPE_Msk#define DSI_VMCR_LPHBPE_Msk (0x1UL << DSI_VMCR_LPHBPE_Pos)#define DSI_VMCR_LPHBPE_Pos (12U)#define DSI_LP_VACT_ENABLE DSI_VMCR_LPVAE#define DSI_VMCR_LPVAE DSI_VMCR_LPVAE_Msk#define DSI_VMCR_LPVAE_Msk (0x1UL << DSI_VMCR_LPVAE_Pos)#define DSI_VMCR_LPVAE_Pos (11U)#define DSI_LP_VFP_ENABLE DSI_VMCR_LPVFPE#define DSI_VMCR_LPVFPE DSI_VMCR_LPVFPE_Msk#define DSI_VMCR_LPVFPE_Msk (0x1UL << DSI_VMCR_LPVFPE_Pos)#define DSI_VMCR_LPVFPE_Pos (10U)#define DSI_LP_VBP_ENABLE DSI_VMCR_LPVBPE#define DSI_VMCR_LPVBPE DSI_VMCR_LPVBPE_Msk#define DSI_VMCR_LPVBPE_Msk (0x1UL << DSI_VMCR_LPVBPE_Pos)#define DSI_VMCR_LPVBPE_Pos (9U)#define DSI_LP_VSYNC_ENABLE DSI_VMCR_LPVSAE#define DSI_VMCR_LPVSAE DSI_VMCR_LPVSAE_Msk#define DSI_VMCR_LPVSAE_Msk (0x1UL << DSI_VMCR_LPVSAE_Pos)#define DSI_VMCR_LPVSAE_Pos (8U)#define RCC_PERIPHCLK_LTDC ((uint32_t)0x00000008U)#define RCC_PLLSAIDIVR_2 ((uint32_t)0x00000000U)#define LTDC_PCPOLARITY_IPC 0x00000000U#define LTDC ((LTDC_TypeDef *)LTDC_BASE)#define LTDC_BASE (APB2PERIPH_BASE + 0x6800UL)#define HAL_LTDC_StructInitFromVideoConfig HAL_LTDCEx_StructInitFromVideoConfig#define LCD_DSI_ID_REG 0xA8#define SD_DetectIRQHandler() HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_8)#define BSP_SDMMC2_IRQHandler SDMMC2_IRQHandler#define BSP_SDMMC2_DMA_Rx_IRQHandler DMA2_Stream0_IRQHandler#define BSP_SDMMC2_DMA_Tx_IRQHandler DMA2_Stream5_IRQHandler#define SD2_DMAx_Rx_IRQn DMA2_Stream0_IRQn#define SD2_DMAx_Tx_IRQn DMA2_Stream5_IRQn#define SD2_DMAx_Rx_STREAM DMA2_Stream0#define SD2_DMAx_Tx_STREAM DMA2_Stream5#define SD2_DMAx_Rx_CHANNEL DMA_CHANNEL_11#define SD2_DMAx_Tx_CHANNEL DMA_CHANNEL_11#define BSP_SDMMC1_IRQHandler SDMMC1_IRQHandler#define BSP_SDMMC1_DMA_Rx_IRQHandler DMA2_Stream3_IRQHandler#define BSP_SDMMC1_DMA_Tx_IRQHandler DMA2_Stream6_IRQHandler#define SD1_DMAx_Rx_IRQn DMA2_Stream3_IRQn#define SD1_DMAx_Tx_IRQn DMA2_Stream6_IRQn#define SD1_DMAx_Rx_STREAM DMA2_Stream3#define SD1_DMAx_Tx_STREAM DMA2_Stream6#define SD1_DMAx_Rx_CHANNEL DMA_CHANNEL_4#define SD1_DMAx_Tx_CHANNEL DMA_CHANNEL_4#define __DMAx_TxRx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define SD_DATATIMEOUT ((uint32_t)100000000)#define SD_CARD2 ((uint32_t)0x01)#define SD_CARD1 ((uint32_t)0x00)#define SD_NOT_PRESENT ((uint8_t)0x00)#define SD_PRESENT ((uint8_t)0x01)#define SD_TRANSFER_BUSY ((uint8_t)0x01)#define SD_TRANSFER_OK ((uint8_t)0x00)#define MSD_ERROR_SD_NOT_PRESENT ((uint8_t)0x02)#define MSD_ERROR ((uint8_t)0x01)#define MSD_OK ((uint8_t)0x00)#define BSP_SD_CardInfo HAL_SD_CardInfoTypeDef#define HAL_SD_CARD_TRANSFER 0x00000004U#define SDMMC1 ((SDMMC_TypeDef *) SDMMC1_BASE)#define SDMMC1_BASE (APB2PERIPH_BASE + 0x2C00UL)#define DMA2_Stream3 ((DMA_Stream_TypeDef *) DMA2_Stream3_BASE)#define DMA2_Stream3_BASE (DMA2_BASE + 0x058UL)#define DMA2_BASE (AHB1PERIPH_BASE + 0x6400UL)#define DMA2_Stream6 ((DMA_Stream_TypeDef *) DMA2_Stream6_BASE)#define DMA2_Stream6_BASE (DMA2_BASE + 0x0A0UL)#define __HAL_RCC_SDMMC1_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC1EN))#define RCC_APB2ENR_SDMMC1EN RCC_APB2ENR_SDMMC1EN_Msk#define RCC_APB2ENR_SDMMC1EN_Msk (0x1UL << RCC_APB2ENR_SDMMC1EN_Pos)#define RCC_APB2ENR_SDMMC1EN_Pos (11U)#define DMA2_Stream0 ((DMA_Stream_TypeDef *) DMA2_Stream0_BASE)#define DMA2_Stream0_BASE (DMA2_BASE + 0x010UL)#define DMA2_Stream5 ((DMA_Stream_TypeDef *) DMA2_Stream5_BASE)#define DMA2_Stream5_BASE (DMA2_BASE + 0x088UL)#define __HAL_RCC_SDMMC2_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SDMMC2EN))#define RCC_APB2ENR_SDMMC2EN RCC_APB2ENR_SDMMC2EN_Msk#define RCC_APB2ENR_SDMMC2EN_Msk (0x1UL << RCC_APB2ENR_SDMMC2EN_Pos)#define RCC_APB2ENR_SDMMC2EN_Pos (7U)#define __HAL_RCC_SDMMC1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DMA2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA2EN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_DMA2EN RCC_AHB1ENR_DMA2EN_Msk#define RCC_AHB1ENR_DMA2EN_Msk (0x1UL << RCC_AHB1ENR_DMA2EN_Pos)#define RCC_AHB1ENR_DMA2EN_Pos (22U)#define __HAL_RCC_GPIOD_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIODEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIODEN RCC_AHB1ENR_GPIODEN_Msk#define RCC_AHB1ENR_GPIODEN_Msk (0x1UL << RCC_AHB1ENR_GPIODEN_Pos)#define RCC_AHB1ENR_GPIODEN_Pos (3U)#define GPIO_SPEED_HIGH GPIO_SPEED_FREQ_VERY_HIGH#define GPIO_AF12_SDMMC1 ((uint8_t)0xCU)#define GPIO_PIN_11 ((uint16_t)0x0800U)#define GPIO_PIN_12 ((uint16_t)0x1000U)#define GPIO_PIN_2 ((uint16_t)0x0004U)#define GPIOD ((GPIO_TypeDef *) GPIOD_BASE)#define GPIOD_BASE (AHB1PERIPH_BASE + 0x0C00UL)#define DMA_CHANNEL_4 0x08000000U#define DMA_PERIPH_TO_MEMORY 0x00000000U#define DMA_PINC_DISABLE 0x00000000U#define DMA_MINC_ENABLE DMA_SxCR_MINC#define DMA_SxCR_MINC DMA_SxCR_MINC_Msk#define DMA_SxCR_MINC_Msk (0x1UL << DMA_SxCR_MINC_Pos)#define DMA_SxCR_MINC_Pos (10U)#define DMA_PDATAALIGN_WORD DMA_SxCR_PSIZE_1#define DMA_SxCR_PSIZE_1 (0x2UL << DMA_SxCR_PSIZE_Pos)#define DMA_SxCR_PSIZE_Pos (11U)#define DMA_MDATAALIGN_WORD DMA_SxCR_MSIZE_1#define DMA_SxCR_MSIZE_1 (0x2UL << DMA_SxCR_MSIZE_Pos)#define DMA_SxCR_MSIZE_Pos (13U)#define DMA_PFCTRL DMA_SxCR_PFCTRL#define DMA_SxCR_PFCTRL DMA_SxCR_PFCTRL_Msk#define DMA_SxCR_PFCTRL_Msk (0x1UL << DMA_SxCR_PFCTRL_Pos)#define DMA_SxCR_PFCTRL_Pos (5U)#define DMA_PRIORITY_VERY_HIGH DMA_SxCR_PL#define DMA_SxCR_PL DMA_SxCR_PL_Msk#define DMA_SxCR_PL_Msk (0x3UL << DMA_SxCR_PL_Pos)#define DMA_SxCR_PL_Pos (16U)#define DMA_FIFOMODE_ENABLE DMA_SxFCR_DMDIS#define DMA_SxFCR_DMDIS DMA_SxFCR_DMDIS_Msk#define DMA_SxFCR_DMDIS_Msk (0x1UL << DMA_SxFCR_DMDIS_Pos)#define DMA_SxFCR_DMDIS_Pos (2U)#define DMA_FIFO_THRESHOLD_FULL DMA_SxFCR_FTH#define DMA_SxFCR_FTH DMA_SxFCR_FTH_Msk#define DMA_SxFCR_FTH_Msk (0x3UL << DMA_SxFCR_FTH_Pos)#define DMA_SxFCR_FTH_Pos (0U)#define DMA_MBURST_INC4 DMA_SxCR_MBURST_0#define DMA_SxCR_MBURST_0 (0x1UL << DMA_SxCR_MBURST_Pos)#define DMA_SxCR_MBURST_Pos (23U)#define DMA_PBURST_INC4 DMA_SxCR_PBURST_0#define DMA_SxCR_PBURST_0 (0x1UL << DMA_SxCR_PBURST_Pos)#define DMA_SxCR_PBURST_Pos (21U)#define DMA_MEMORY_TO_PERIPH DMA_SxCR_DIR_0#define DMA_SxCR_DIR_0 (0x1UL << DMA_SxCR_DIR_Pos)#define DMA_SxCR_DIR_Pos (6U)#define __HAL_RCC_SDMMC2_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); tmpreg = READ_BIT(RCC->APB2ENR, RCC_APB2ENR_SDMMC2EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_GPIOG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOGEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOGEN RCC_AHB1ENR_GPIOGEN_Msk#define RCC_AHB1ENR_GPIOGEN_Msk (0x1UL << RCC_AHB1ENR_GPIOGEN_Pos)#define RCC_AHB1ENR_GPIOGEN_Pos (6U)#define GPIO_AF10_SDMMC2 ((uint8_t)0x0AU)#define GPIO_PIN_4 ((uint16_t)0x0010U)#define GPIO_PIN_6 ((uint16_t)0x0040U)#define GPIO_AF11_SDMMC2 ((uint8_t)0x0BU)#define GPIOG ((GPIO_TypeDef *) GPIOG_BASE)#define GPIOG_BASE (AHB1PERIPH_BASE + 0x1800UL)#define DMA_CHANNEL_11 0x16000000U#define DMA_MDATAALIGN_BYTE 0x00000000U#define DMA_MBURST_INC16 DMA_SxCR_MBURST#define DMA_SxCR_MBURST DMA_SxCR_MBURST_Msk#define DMA_SxCR_MBURST_Msk (0x3UL << DMA_SxCR_MBURST_Pos)#define SDMMC2 ((SDMMC_TypeDef *) SDMMC2_BASE)#define SDMMC2_BASE (APB2PERIPH_BASE + 0x1C00UL)#define SDMMC_CLOCK_EDGE_RISING 0x00000000U#define SDMMC_CLOCK_BYPASS_DISABLE 0x00000000U#define SDMMC_CLOCK_POWER_SAVE_DISABLE 0x00000000U#define SDMMC_BUS_WIDE_1B 0x00000000U#define SDMMC_HARDWARE_FLOW_CONTROL_DISABLE 0x00000000U#define SDMMC_TRANSFER_CLK_DIV ((uint8_t)0x0)#define SDMMC_BUS_WIDE_4B SDMMC_CLKCR_WIDBUS_0#define SDMMC_CLKCR_WIDBUS_0 (0x1UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS_Pos (11U)#define __HAL_RCC_FMC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); tmpreg = READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN); UNUSED(tmpreg); } while(0)#define RCC_AHB3ENR_FMCEN RCC_AHB3ENR_FMCEN_Msk#define RCC_AHB3ENR_FMCEN_Msk (0x1UL << RCC_AHB3ENR_FMCEN_Pos)#define RCC_AHB3ENR_FMCEN_Pos (0U)#define __HAL_RCC_GPIOE_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOEEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOEEN RCC_AHB1ENR_GPIOEEN_Msk#define RCC_AHB1ENR_GPIOEEN_Msk (0x1UL << RCC_AHB1ENR_GPIOEEN_Pos)#define RCC_AHB1ENR_GPIOEEN_Pos (4U)#define __HAL_RCC_GPIOH_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_GPIOHEN); UNUSED(tmpreg); } while(0)#define RCC_AHB1ENR_GPIOHEN RCC_AHB1ENR_GPIOHEN_Msk#define RCC_AHB1ENR_GPIOHEN_Msk (0x1UL << RCC_AHB1ENR_GPIOHEN_Pos)#define RCC_AHB1ENR_GPIOHEN_Pos (7U)#define GPIO_AF12_FMC ((uint8_t)0xCU)#define GPIO_PIN_14 ((uint16_t)0x4000U)#define GPIOE ((GPIO_TypeDef *) GPIOE_BASE)#define GPIOE_BASE (AHB1PERIPH_BASE + 0x1000UL)#define GPIO_PIN_5 ((uint16_t)0x0020U)#define GPIOH ((GPIO_TypeDef *) GPIOH_BASE)#define GPIOH_BASE (AHB1PERIPH_BASE + 0x1C00UL)#define DMA_CHANNEL_0 0x00000000U#define DMA_MEMORY_TO_MEMORY DMA_SxCR_DIR_1#define DMA_SxCR_DIR_1 (0x2UL << DMA_SxCR_DIR_Pos)#define DMA_PINC_ENABLE DMA_SxCR_PINC#define DMA_SxCR_PINC DMA_SxCR_PINC_Msk#define DMA_SxCR_PINC_Msk (0x1UL << DMA_SxCR_PINC_Pos)#define DMA_SxCR_PINC_Pos (9U)#define DMA_NORMAL 0x00000000U#define DMA_PRIORITY_HIGH DMA_SxCR_PL_1#define DMA_SxCR_PL_1 (0x2UL << DMA_SxCR_PL_Pos)#define DMA_FIFOMODE_DISABLE 0x00000000U#define DMA_MBURST_SINGLE 0x00000000U#define DMA_PBURST_SINGLE 0x00000000U#define FMC_SDRAM_CMD_CLK_ENABLE (0x00000001U)#define FMC_SDRAM_CMD_TARGET_BANK1 FMC_SDCMR_CTB1#define FMC_SDCMR_CTB1 FMC_SDCMR_CTB1_Msk#define FMC_SDCMR_CTB1_Msk (0x1UL << FMC_SDCMR_CTB1_Pos)#define FMC_SDCMR_CTB1_Pos (4U)#define FMC_SDRAM_CMD_PALL (0x00000002U)#define FMC_SDRAM_CMD_AUTOREFRESH_MODE (0x00000003U)#define FMC_SDRAM_CMD_LOAD_MODE (0x00000004U)#define FMC_SDRAM_DEVICE FMC_Bank5_6#define FMC_Bank5_6 ((FMC_Bank5_6_TypeDef *) FMC_Bank5_6_R_BASE)#define FMC_Bank5_6_R_BASE (FMC_R_BASE + 0x0140UL)#define FMC_R_BASE 0xA0000000UL#define FMC_SDRAM_BANK1 (0x00000000U)#define FMC_SDRAM_COLUMN_BITS_NUM_9 (0x00000001U)#define FMC_SDRAM_ROW_BITS_NUM_12 (0x00000004U)#define FMC_SDRAM_MEM_BUS_WIDTH_32 (0x00000020U)#define FMC_SDRAM_INTERN_BANKS_NUM_4 (0x00000040U)#define FMC_SDRAM_CAS_LATENCY_3 (0x00000180U)#define FMC_SDRAM_WRITE_PROTECTION_DISABLE (0x00000000U)#define FMC_SDRAM_CLOCK_PERIOD_2 (0x00000800U)#define FMC_SDRAM_RBURST_ENABLE (0x00001000U)#define FMC_SDRAM_RPIPE_DELAY_0 (0x00000000U)#define BSP_SRAM_DMA_IRQHandler DMA2_Stream4_IRQHandler#define SRAM_DMAx_IRQn DMA2_Stream4_IRQn#define SRAM_DMAx_STREAM DMA2_Stream4#define SRAM_DMAx_CHANNEL DMA_CHANNEL_0#define __SRAM_DMAx_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __SRAM_DMAx_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define CONTINUOUSCLOCK_FEATURE FMC_CONTINUOUS_CLOCK_SYNC_ONLY#define SRAM_WRITEBURST FMC_WRITE_BURST_DISABLE#define SRAM_BURSTACCESS FMC_BURST_ACCESS_MODE_DISABLE#define SRAM_MEMORY_WIDTH FMC_NORSRAM_MEM_BUS_WIDTH_16#define SRAM_DEVICE_SIZE ((uint32_t)0x200000)#define SRAM_DEVICE_ADDR ((uint32_t)0x68000000)#define SRAM_ERROR ((uint8_t)0x01)#define SRAM_OK ((uint8_t)0x00)#define DMA2_Stream4 ((DMA_Stream_TypeDef *) DMA2_Stream4_BASE)#define DMA2_Stream4_BASE (DMA2_BASE + 0x070UL)#define DMA_PDATAALIGN_HALFWORD DMA_SxCR_PSIZE_0#define DMA_SxCR_PSIZE_0 (0x1UL << DMA_SxCR_PSIZE_Pos)#define DMA_MDATAALIGN_HALFWORD DMA_SxCR_MSIZE_0#define DMA_SxCR_MSIZE_0 (0x1UL << DMA_SxCR_MSIZE_Pos)#define FMC_NORSRAM_DEVICE FMC_Bank1#define FMC_Bank1 ((FMC_Bank1_TypeDef *) FMC_Bank1_R_BASE)#define FMC_Bank1_R_BASE (FMC_R_BASE + 0x0000UL)#define FMC_NORSRAM_EXTENDED_DEVICE FMC_Bank1E#define FMC_Bank1E ((FMC_Bank1E_TypeDef *) FMC_Bank1E_R_BASE)#define FMC_Bank1E_R_BASE (FMC_R_BASE + 0x0104UL)#define FMC_ACCESS_MODE_A (0x00000000U)#define FMC_NORSRAM_BANK3 (0x00000004U)#define FMC_DATA_ADDRESS_MUX_DISABLE (0x00000000U)#define FMC_MEMORY_TYPE_SRAM (0x00000000U)#define FMC_NORSRAM_MEM_BUS_WIDTH_16 (0x00000010U)#define FMC_BURST_ACCESS_MODE_DISABLE (0x00000000U)#define FMC_WAIT_SIGNAL_POLARITY_LOW (0x00000000U)#define FMC_WAIT_TIMING_BEFORE_WS (0x00000000U)#define FMC_WRITE_OPERATION_ENABLE (0x00001000U)#define FMC_WAIT_SIGNAL_DISABLE (0x00000000U)#define FMC_EXTENDED_MODE_DISABLE (0x00000000U)#define FMC_ASYNCHRONOUS_WAIT_DISABLE (0x00000000U)#define FMC_WRITE_BURST_DISABLE (0x00000000U)#define FMC_CONTINUOUS_CLOCK_SYNC_ONLY (0x00000000U)#define __NEWLIB_PATCHLEVEL__ 0#define __NEWLIB_MINOR__ 1#define __NEWLIB__ 4#define _NEWLIB_VERSION "4.1.0"#define _NEWLIB_VERSION_H__ 1#define __SVID_VISIBLE 1#define __LARGEFILE_VISIBLE 0#define __ISO_C_VISIBLE 2011#define __ATFILE_VISIBLE 1#define _ATFILE_SOURCE 1#define _POSIX_C_SOURCE 200809L#define _POSIX_SOURCE 1#define _DEFAULT_SOURCE 1#define __OPTIMIZE__ 1#define ___int_least64_t_defined 1#define ___int_least32_t_defined 1#define ___int_least16_t_defined 1#define ___int_least8_t_defined 1#define ___int64_t_defined 1#define ___int32_t_defined 1#define ___int16_t_defined 1#define ___int8_t_defined 1#define __have_long32 1#define __have_longlong64 1#define __EXP(x) __ ## x ## __#define __UINTPTR_TYPE__ unsigned int#define __INTPTR_TYPE__ int#define __UINTMAX_TYPE__ long long unsigned int#define __INTMAX_TYPE__ long long int#define __UINT_LEAST64_TYPE__ long long unsigned int#define __INT_LEAST64_TYPE__ long long int#define __UINT_LEAST32_TYPE__ long unsigned int#define __INT_LEAST32_TYPE__ long int#define __UINT_LEAST16_TYPE__ short unsigned int#define __INT_LEAST16_TYPE__ short int#define __UINT_LEAST8_TYPE__ unsigned char#define __INT_LEAST8_TYPE__ signed char#define __UINT64_TYPE__ long long unsigned int#define __INT64_TYPE__ long long int#define __UINT32_TYPE__ long unsigned int#define __INT32_TYPE__ long int#define __UINT16_TYPE__ short unsigned int#define __INT16_TYPE__ short int#define __UINT8_TYPE__ unsigned char#define __INT8_TYPE__ signed char#define __LONG_LONG_MAX__ 0x7fffffffffffffffLL#define __LEAST64 "ll"#define __LEAST32 "l"#define __LEAST16 "h"#define __LEAST8 "hh"#define __FAST64 "ll"#define __INT64 "ll"#define __INT32 "l"#define __INT16 "h"#define __INT8 "hh"#define long +4#define int +2#define __int20__ +2#define __int20 +2#define short +1#define char +0#define unsigned +0#define signed +0#define __STDINT_EXP(x) __ ## x ## __#define __INT_FAST64_TYPE__ long long int#define __INT_FAST32_TYPE__ int#define __INT_FAST16_TYPE__ int#define __INT_FAST8_TYPE__ int#define __int64_t_defined 1#define __int32_t_defined 1#define __int16_t_defined 1#define __int8_t_defined 1#define UINTMAX_C(x) __UINTMAX_C(x)#define INTMAX_C(x) __INTMAX_C(x)#define UINT64_C(x) __UINT64_C(x)#define INT64_C(x) __INT64_C(x)#define UINT32_C(x) __UINT32_C(x)#define INT32_C(x) __INT32_C(x)#define UINT16_C(x) __UINT16_C(x)#define INT16_C(x) __INT16_C(x)#define UINT8_C(x) __UINT8_C(x)#define INT8_C(x) __INT8_C(x)definition of errdefinition of e2definition of Kdefinition of rad1definition of rad2definition of BSP_LCD_FillPolygondefinition of X2definition of Y2definition of X_centerdefinition of Y_centerdefinition of X_firstdefinition of Y_firstdefinition of pixelXdefinition of pixelYdefinition of counterdefinition of IMAGE_LEFTdefinition of IMAGE_RIGHTdefinition of IMAGE_TOPdefinition of IMAGE_BOTTOMdefinition of BSP_LCD_FillCircledefinition of Ddefinition of CurXdefinition of CurYdefinition of BSP_LCD_FillRectdefinition of Xaddressdefinition of BSP_LCD_DrawBitmapdefinition of indexdefinition of bit_pixeldefinition of InputColorModedefinition of BSP_LCD_DrawEllipsedefinition of BSP_LCD_DrawPolygondefinition of BSP_LCD_DrawCircledefinition of BSP_LCD_DrawRectdefinition of BSP_LCD_DrawLinedefinition of BSP_LCD_DrawVLinedefinition of BSP_LCD_DrawHLinedefinition of BSP_LCD_DisplayStringAtLinedefinition of BSP_LCD_DisplayStringAtdefinition of refcolumndefinition of sizedefinition of xsizedefinition of BSP_LCD_DisplayChardefinition of BSP_LCD_ClearStringLinedefinition of color_backupdefinition of BSP_LCD_Cleardefinition of BSP_LCD_ReadPixeldefinition of BSP_LCD_GetFontdefinition of BSP_LCD_SetFontdefinition of BSP_LCD_GetBackColordefinition of BSP_LCD_SetBackColordefinition of BSP_LCD_GetTextColordefinition of BSP_LCD_SetTextColordefinition of BSP_LCD_ResetColorKeyingdefinition of BSP_LCD_SetColorKeyingdefinition of BSP_LCD_SetLayerWindowdefinition of BSP_LCD_SetLayerAddressdefinition of BSP_LCD_SetTransparencydefinition of BSP_LCD_SetLayerVisibledefinition of BSP_LCD_SelectLayerdefinition of BSP_LCD_LayerDefaultInitdefinition of Layercfgdefinition of BSP_LCD_SetYSizedefinition of BSP_LCD_SetXSizedefinition of BSP_LCD_GetYSizedefinition of BSP_LCD_GetXSizedefinition of BSP_LCD_Resetdefinition of BSP_LCD_InitExdefinition of dsiPllInitdefinition of PeriphClkInitStructdefinition of LcdClockdefinition of read_iddefinition of laneByteClk_kHzdefinition of VSAdefinition of VBPdefinition of VFPdefinition of VACTdefinition of HSAdefinition of HBPdefinition of HFPdefinition of HACTdefinition of BSP_LCD_Initdefinition of DrawPropdefinition of ActiveLayerdefinition of lcd_y_sizedefinition of lcd_x_sizedefinition of hdsi_evaldefinition of hltdc_evaldefinition of hdma2d_evaldefinition of hdsivideo_handledefinition of BSP_SD_ReadCpltCallbackdefinition of BSP_SD_WriteCpltCallbackdefinition of BSP_SD_AbortCallbackdefinition of HAL_SD_RxCpltCallbackdefinition of HAL_SD_TxCpltCallbackdefinition of HAL_SD_AbortCallbackdefinition of BSP_SD_GetCardInfoExdefinition of BSP_SD_GetCardInfodefinition of BSP_SD_GetCardStateExdefinition of BSP_SD_GetCardStatedefinition of BSP_SD_MspDeInitdefinition of dma_rx_handledefinition of dma_tx_handledefinition of dma_rx_handle2definition of dma_tx_handle2definition of BSP_SD_MspInitdefinition of BSP_SD_EraseExdefinition of sd_statedefinition of BSP_SD_Erasedefinition of BSP_SD_WriteBlocks_DMAExdefinition of BSP_SD_WriteBlocks_DMAdefinition of BSP_SD_ReadBlocks_DMAExdefinition of BSP_SD_ReadBlocks_DMAdefinition of BSP_SD_WriteBlocksExdefinition of BSP_SD_WriteBlocksdefinition of BSP_SD_ReadBlocksExdefinition of BSP_SD_ReadBlocksdefinition of BSP_SD_IsDetectedExdefinition of BSP_SD_IsDetecteddefinition of BSP_SD_ITConfigExdefinition of BSP_SD_ITConfigdefinition of BSP_SD_DeInitExdefinition of BSP_SD_DeInitdefinition of BSP_SD_InitExdefinition of BSP_SD_Initdefinition of UseExtiModeDetectiondefinition of uSdHandle2definition of uSdHandledefinition of BSP_SDRAM_MspDeInitdefinition of dma_handledefinition of BSP_SDRAM_MspInitdefinition of BSP_SDRAM_Sendcmddefinition of BSP_SDRAM_WriteData_DMAdefinition of BSP_SDRAM_WriteDatadefinition of BSP_SDRAM_ReadData_DMAdefinition of BSP_SDRAM_ReadDatadefinition of BSP_SDRAM_Initialization_sequencedefinition of tmpmrddefinition of BSP_SDRAM_DeInitdefinition of sdramstatusdefinition of BSP_SDRAM_Initdefinition of Commanddefinition of sdramHandledefinition of BSP_SRAM_MspDeInitdefinition of BSP_SRAM_MspInitdefinition of BSP_SRAM_WriteData_DMAdefinition of BSP_SRAM_WriteDatadefinition of BSP_SRAM_ReadData_DMAdefinition of BSP_SRAM_ReadDatadefinition of BSP_SRAM_DeInitdefinition of sram_statusdefinition of BSP_SRAM_Initdefinition of sramHandledefinition of __SMMLAdefinition of resultdefinition of __QSUBdefinition of __QADDdefinition of __SELdefinition of __SMLSLDXdefinition of llreg_udefinition of llrdefinition of __SMLSLDdefinition of __SMLSDXdefinition of __SMLSDdefinition of __SMUSDXdefinition of __SMUSDdefinition of __SMLALDXdefinition of __SMLALDdefinition of __SMLADXdefinition of __SMLADdefinition of __SMUADXdefinition of __SMUADdefinition of __SXTAB16definition of __SXTB16definition of __UXTAB16definition of __UXTB16definition of __USADA8definition of __USAD8definition of __UHSAXdeclaration of ITM_Typedeclaration of SysTick_Typedeclaration of SCnSCB_Typedeclaration of SCB_Typedeclaration of NVIC_Typedeclaration of CONTROL_Typedeclaration of xPSR_Typedeclaration of IPSR_Typedeclaration of APSR_Typedeclaration of ITM_RxBufferdeclaration of SystemCoreClockUpdatedeclaration of SystemInitdeclaration of APBPrescTabledeclaration of AHBPrescTabledeclaration of SystemCoreClockdeclaration of DSI_TypeDefdeclaration of MDIOS_TypeDefdeclaration of JPEG_TypeDefdeclaration of USB_OTG_HostChannelTypeDefdeclaration of USB_OTG_HostTypeDefdeclaration of USB_OTG_OUTEndpointTypeDefdeclaration of USB_OTG_INEndpointTypeDefdeclaration of USB_OTG_DeviceTypeDefdeclaration of USB_OTG_GlobalTypeDefdeclaration of RNG_TypeDefdeclaration of WWDG_TypeDefdeclaration of USART_TypeDefdeclaration of LPTIM_TypeDefdeclaration of TIM_TypeDefdeclaration of QUADSPI_TypeDefdeclaration of SPI_TypeDefdeclaration of SDMMC_TypeDefdeclaration of SPDIFRX_TypeDefdeclaration of SAI_Block_TypeDefdeclaration of SAI_TypeDefdeclaration of RTC_TypeDefdeclaration of RCC_TypeDefdeclaration of PWR_TypeDefdeclaration of LTDC_Layer_TypeDefdeclaration of LTDC_TypeDefdeclaration of IWDG_TypeDefdeclaration of I2C_TypeDefdeclaration of SYSCFG_TypeDefdeclaration of GPIO_TypeDefdeclaration of FMC_Bank5_6_TypeDefdeclaration of FMC_Bank3_TypeDefdeclaration of FMC_Bank1E_TypeDefdeclaration of FMC_Bank1_TypeDefdeclaration of FLASH_TypeDefdeclaration of EXTI_TypeDefdeclaration of ETH_TypeDefdeclaration of DMA2D_TypeDefdeclaration of DMA_TypeDefdeclaration of DMA_Stream_TypeDefdeclaration of DCMI_TypeDefdeclaration of DBGMCU_TypeDefdeclaration of DFSDM_Channel_TypeDefdeclaration of DFSDM_Filter_TypeDefdeclaration of DAC_TypeDefdeclaration of CRC_TypeDefdeclaration of CEC_TypeDefdeclaration of CAN_TypeDefdeclaration of CAN_FilterRegister_TypeDefdeclaration of CAN_FIFOMailBox_TypeDefdeclaration of CAN_TxMailBox_TypeDefdeclaration of ADC_Common_TypeDefdeclaration of ADC_TypeDefdeclaration of IRQn_Typedeclaration of ErrorStatusdeclaration of FunctionalStatedeclaration of ITStatusdeclaration of FlagStatusdeclaration of max_align_tdeclaration of wchar_tdeclaration of size_tdeclaration of ptrdiff_tdeclaration of RCC_PeriphCLKInitTypeDefdeclaration of RCC_PLLSAIInitTypeDefdeclaration of RCC_PLLI2SInitTypeDefdeclaration of RCC_PLLInitTypeDefdeclaration of HAL_RCCEx_DisablePLLSAIdeclaration of HAL_RCCEx_EnablePLLSAIdeclaration of HAL_RCCEx_DisablePLLI2Sdeclaration of HAL_RCCEx_EnablePLLI2Sdeclaration of HAL_RCCEx_GetPeriphCLKFreqdeclaration of HAL_RCCEx_GetPeriphCLKConfigdeclaration of HAL_RCCEx_PeriphCLKConfigdeclaration of RCC_ClkInitTypeDefdeclaration of RCC_OscInitTypeDefdeclaration of HAL_RCC_CSSCallbackdeclaration of HAL_RCC_NMI_IRQHandlerdeclaration of HAL_RCC_GetClockConfigdeclaration of HAL_RCC_GetOscConfigdeclaration of RCC_OscInitStructdeclaration of HAL_RCC_GetPCLK2Freqdeclaration of HAL_RCC_GetPCLK1Freqdeclaration of HAL_RCC_GetHCLKFreqdeclaration of HAL_RCC_GetSysClockFreqdeclaration of HAL_RCC_DisableCSSdeclaration of HAL_RCC_EnableCSSdeclaration of HAL_RCC_MCOConfigdeclaration of RCC_MCOxdeclaration of RCC_MCOSourcedeclaration of RCC_MCODivdeclaration of HAL_RCC_ClockConfigdeclaration of FLatencydeclaration of HAL_RCC_OscConfigdeclaration of HAL_RCC_DeInitdeclaration of GPIO_PinStatedeclaration of GPIO_InitTypeDefdeclaration of HAL_GPIO_EXTI_Callbackdeclaration of GPIO_Pindeclaration of HAL_GPIO_EXTI_IRQHandlerdeclaration of HAL_GPIO_LockPindeclaration of GPIOxdeclaration of HAL_GPIO_TogglePindeclaration of HAL_GPIO_WritePindeclaration of HAL_GPIO_ReadPindeclaration of HAL_GPIO_DeInitdeclaration of HAL_GPIO_Initdeclaration of GPIO_Initdeclaration of HAL_DMA_MemoryTypeDefdeclaration of HAL_DMAEx_ChangeMemorydeclaration of hdmadeclaration of memorydeclaration of HAL_DMAEx_MultiBufferStart_ITdeclaration of SrcAddressdeclaration of DstAddressdeclaration of SecondMemAddressdeclaration of DataLengthdeclaration of HAL_DMAEx_MultiBufferStartdeclaration of DMA_HandleTypeDefdeclaration of HAL_DMA_CallbackIDTypeDefdeclaration of HAL_DMA_LevelCompleteTypeDefdeclaration of HAL_DMA_StateTypeDefdeclaration of DMA_InitTypeDefdeclaration of HAL_DMA_GetErrordeclaration of HAL_DMA_GetStatedeclaration of HAL_DMA_UnRegisterCallbackdeclaration of CallbackIDdeclaration of HAL_DMA_RegisterCallbackdeclaration of pCallbackdeclaration of HAL_DMA_IRQHandlerdeclaration of HAL_DMA_PollForTransferdeclaration of CompleteLeveldeclaration of HAL_DMA_Abort_ITdeclaration of HAL_DMA_Abortdeclaration of HAL_DMA_Start_ITdeclaration of HAL_DMA_Startdeclaration of HAL_DMA_DeInitdeclaration of HAL_DMA_Initdeclaration of MPU_Region_InitTypeDefdeclaration of HAL_SYSTICK_Callbackdeclaration of HAL_SYSTICK_IRQHandlerdeclaration of HAL_SYSTICK_CLKSourceConfigdeclaration of CLKSourcedeclaration of HAL_NVIC_GetActivedeclaration of IRQndeclaration of HAL_NVIC_ClearPendingIRQdeclaration of HAL_NVIC_SetPendingIRQdeclaration of HAL_NVIC_GetPendingIRQdeclaration of HAL_NVIC_GetPrioritydeclaration of PriorityGroupdeclaration of pPreemptPrioritydeclaration of pSubPrioritydeclaration of HAL_NVIC_GetPriorityGroupingdeclaration of HAL_MPU_ConfigRegiondeclaration of MPU_Initdeclaration of HAL_MPU_DisableRegiondeclaration of RegionNumberdeclaration of HAL_MPU_EnableRegiondeclaration of HAL_MPU_Disabledeclaration of HAL_MPU_Enabledeclaration of MPU_Controldeclaration of HAL_SYSTICK_Configdeclaration of TicksNumbdeclaration of HAL_NVIC_SystemResetdeclaration of HAL_NVIC_DisableIRQdeclaration of HAL_NVIC_EnableIRQdeclaration of HAL_NVIC_SetPrioritydeclaration of PreemptPrioritydeclaration of SubPrioritydeclaration of HAL_NVIC_SetPriorityGroupingdeclaration of ADC_MultiModeTypeDefdeclaration of ADC_InjectionConfTypeDefdeclaration of HAL_ADCEx_MultiModeConfigChanneldeclaration of hadcdeclaration of multimodedeclaration of HAL_ADCEx_InjectedConfigChanneldeclaration of sConfigInjecteddeclaration of HAL_ADCEx_InjectedConvCpltCallbackdeclaration of HAL_ADCEx_MultiModeGetValuedeclaration of HAL_ADCEx_MultiModeStop_DMAdeclaration of HAL_ADCEx_MultiModeStart_DMAdeclaration of HAL_ADCEx_InjectedGetValuedeclaration of InjectedRankdeclaration of HAL_ADCEx_InjectedStop_ITdeclaration of HAL_ADCEx_InjectedStart_ITdeclaration of HAL_ADCEx_InjectedPollForConversiondeclaration of HAL_ADCEx_InjectedStopdeclaration of HAL_ADCEx_InjectedStartdeclaration of ADC_HandleTypeDefdeclaration of ADC_AnalogWDGConfTypeDefdeclaration of ADC_ChannelConfTypeDefdeclaration of ADC_InitTypeDefdeclaration of HAL_ADC_GetErrordeclaration of HAL_ADC_GetStatedeclaration of HAL_ADC_AnalogWDGConfigdeclaration of AnalogWDGConfigdeclaration of HAL_ADC_ConfigChanneldeclaration of sConfigdeclaration of HAL_ADC_ErrorCallbackdeclaration of HAL_ADC_LevelOutOfWindowCallbackdeclaration of HAL_ADC_ConvHalfCpltCallbackdeclaration of HAL_ADC_ConvCpltCallbackdeclaration of HAL_ADC_GetValuedeclaration of HAL_ADC_Stop_DMAdeclaration of HAL_ADC_Start_DMAdeclaration of HAL_ADC_IRQHandlerdeclaration of HAL_ADC_Stop_ITdeclaration of HAL_ADC_Start_ITdeclaration of HAL_ADC_PollForEventdeclaration of EventTypedeclaration of HAL_ADC_PollForConversiondeclaration of HAL_ADC_Stopdeclaration of HAL_ADC_Startdeclaration of HAL_ADC_MspDeInitdeclaration of HAL_ADC_MspInitdeclaration of HAL_ADC_DeInitdeclaration of HAL_ADC_Initdeclaration of DMA2D_HandleTypeDefdeclaration of HAL_DMA2D_StateTypeDefdeclaration of DMA2D_LayerCfgTypeDefdeclaration of DMA2D_InitTypeDefdeclaration of DMA2D_CLUTCfgTypeDefdeclaration of HAL_DMA2D_GetErrordeclaration of hdma2ddeclaration of HAL_DMA2D_GetStatedeclaration of HAL_DMA2D_ConfigDeadTimedeclaration of DeadTimedeclaration of HAL_DMA2D_DisableDeadTimedeclaration of HAL_DMA2D_EnableDeadTimedeclaration of HAL_DMA2D_ProgramLineEventdeclaration of HAL_DMA2D_ConfigCLUTdeclaration of CLUTCfgdeclaration of LayerIdxdeclaration of HAL_DMA2D_ConfigLayerdeclaration of HAL_DMA2D_CLUTLoadingCpltCallbackdeclaration of HAL_DMA2D_LineEventCallbackdeclaration of HAL_DMA2D_IRQHandlerdeclaration of HAL_DMA2D_PollForTransferdeclaration of HAL_DMA2D_CLUTLoading_Resumedeclaration of HAL_DMA2D_CLUTLoading_Suspenddeclaration of HAL_DMA2D_CLUTLoading_Abortdeclaration of HAL_DMA2D_CLUTLoad_ITdeclaration of HAL_DMA2D_CLUTLoaddeclaration of HAL_DMA2D_CLUTStartLoad_ITdeclaration of HAL_DMA2D_CLUTStartLoaddeclaration of HAL_DMA2D_EnableCLUTdeclaration of HAL_DMA2D_Abortdeclaration of HAL_DMA2D_Resumedeclaration of HAL_DMA2D_Suspenddeclaration of HAL_DMA2D_BlendingStart_ITdeclaration of SrcAddress1declaration of SrcAddress2declaration of HAL_DMA2D_Start_ITdeclaration of pdatadeclaration of HAL_DMA2D_BlendingStartdeclaration of HAL_DMA2D_Startdeclaration of HAL_DMA2D_MspDeInitdeclaration of HAL_DMA2D_MspInitdeclaration of HAL_DMA2D_DeInitdeclaration of HAL_DMA2D_Initdeclaration of DCMI_HandleTypeDefdeclaration of DCMI_InitTypeDefdeclaration of DCMI_SyncUnmaskTypeDefdeclaration of DCMI_CodesInitTypeDefdeclaration of HAL_DCMI_StateTypeDefdeclaration of HAL_DCMI_GetErrordeclaration of hdcmideclaration of HAL_DCMI_GetStatedeclaration of HAL_DCMI_ConfigSyncUnmaskdeclaration of SyncUnmaskdeclaration of HAL_DCMI_DisableCropdeclaration of HAL_DCMI_EnableCropdeclaration of HAL_DCMI_ConfigCropdeclaration of X0declaration of Y0declaration of XSizedeclaration of YSizedeclaration of HAL_DCMI_IRQHandlerdeclaration of HAL_DCMI_VsyncEventCallbackdeclaration of HAL_DCMI_FrameEventCallbackdeclaration of HAL_DCMI_LineEventCallbackdeclaration of HAL_DCMI_ErrorCallbackdeclaration of HAL_DCMI_Resumedeclaration of HAL_DCMI_Suspenddeclaration of HAL_DCMI_Stopdeclaration of HAL_DCMI_Start_DMAdeclaration of DCMI_Modedeclaration of HAL_DCMI_MspDeInitdeclaration of HAL_DCMI_MspInitdeclaration of HAL_DCMI_DeInitdeclaration of HAL_DCMI_Initdeclaration of ETH_PowerDownConfigTypeDefdeclaration of ETH_MACFilterConfigTypeDefdeclaration of ETH_HandleTypeDefdeclaration of pETH_txPtpCallbackTypeDefdeclaration of pETH_txFreeCallbackTypeDefdeclaration of pETH_rxLinkCallbackTypeDefdeclaration of pETH_rxAllocateCallbackTypeDefdeclaration of HAL_ETH_StateTypeDefdeclaration of ETH_InitTypeDefdeclaration of ETH_MediaInterfaceTypeDefdeclaration of ETH_DMAConfigTypeDefdeclaration of ETH_MACConfigTypeDefdeclaration of ETH_RxDescListTypeDefdeclaration of ETH_TimeStampTypeDefdeclaration of ETH_TxPacketConfigTypeDefdeclaration of ETH_TxDescListTypeDefdeclaration of ETH_BufferTypeDefdeclaration of ETH_DMADescTypeDefdeclaration of HAL_ETH_GetMACWakeUpSourcedeclaration of hethdeclaration of HAL_ETH_GetMACErrordeclaration of HAL_ETH_GetDMAErrordeclaration of HAL_ETH_GetErrordeclaration of HAL_ETH_GetStatedeclaration of HAL_ETH_SetWakeUpFilterdeclaration of pFilterdeclaration of Countdeclaration of HAL_ETH_ExitPowerDownModedeclaration of HAL_ETH_EnterPowerDownModedeclaration of pPowerDownConfigdeclaration of HAL_ETH_SetSourceMACAddrMatchdeclaration of AddrNbrdeclaration of pMACAddrdeclaration of HAL_ETH_SetHashTabledeclaration of pHashTabledeclaration of HAL_ETH_SetMACFilterConfigdeclaration of pFilterConfigdeclaration of HAL_ETH_GetMACFilterConfigdeclaration of HAL_ETH_SetRxVLANIdentifierdeclaration of ComparisonBitsdeclaration of VLANIdentifierdeclaration of HAL_ETH_SetMDIOClockRangedeclaration of HAL_ETH_SetDMAConfigdeclaration of dmaconfdeclaration of HAL_ETH_SetMACConfigdeclaration of macconfdeclaration of HAL_ETH_GetDMAConfigdeclaration of HAL_ETH_GetMACConfigdeclaration of HAL_ETH_TxPtpCallbackdeclaration of buffdeclaration of timestampdeclaration of HAL_ETH_TxFreeCallbackdeclaration of HAL_ETH_RxLinkCallbackdeclaration of pStartdeclaration of pEnddeclaration of HAL_ETH_RxAllocateCallbackdeclaration of HAL_ETH_WakeUpCallbackdeclaration of HAL_ETH_PMTCallbackdeclaration of HAL_ETH_ErrorCallbackdeclaration of HAL_ETH_RxCpltCallbackdeclaration of HAL_ETH_TxCpltCallbackdeclaration of HAL_ETH_IRQHandlerdeclaration of HAL_ETH_ReadPHYRegisterdeclaration of PHYAddrdeclaration of PHYRegdeclaration of pRegValuedeclaration of HAL_ETH_WritePHYRegisterdeclaration of RegValuedeclaration of HAL_ETH_Transmit_ITdeclaration of pTxConfigdeclaration of HAL_ETH_Transmitdeclaration of HAL_ETH_ReleaseTxPacketdeclaration of HAL_ETH_UnRegisterTxFreeCallbackdeclaration of HAL_ETH_RegisterTxFreeCallbackdeclaration of txFreeCallbackdeclaration of HAL_ETH_GetRxDataErrorCodedeclaration of pErrorCodedeclaration of HAL_ETH_UnRegisterRxLinkCallbackdeclaration of HAL_ETH_RegisterRxLinkCallbackdeclaration of rxLinkCallbackdeclaration of HAL_ETH_UnRegisterRxAllocateCallbackdeclaration of HAL_ETH_RegisterRxAllocateCallbackdeclaration of rxAllocateCallbackdeclaration of HAL_ETH_ReadDatadeclaration of pAppBuffdeclaration of HAL_ETH_Stop_ITdeclaration of HAL_ETH_Stopdeclaration of HAL_ETH_Start_ITdeclaration of HAL_ETH_Startdeclaration of HAL_ETH_MspDeInitdeclaration of HAL_ETH_MspInitdeclaration of HAL_ETH_DeInitdeclaration of HAL_ETH_Initdeclaration of FLASH_OBProgramInitTypeDefdeclaration of FLASH_EraseInitTypeDefdeclaration of FLASH_Erase_Sectordeclaration of Sectordeclaration of VoltageRangedeclaration of HAL_FLASHEx_OBGetConfigdeclaration of pOBInitdeclaration of HAL_FLASHEx_OBProgramdeclaration of HAL_FLASHEx_Erase_ITdeclaration of pEraseInitdeclaration of HAL_FLASHEx_Erasedeclaration of SectorErrordeclaration of FLASH_ProcessTypeDefdeclaration of FLASH_ProcedureTypeDefdeclaration of FLASH_WaitForLastOperationdeclaration of HAL_FLASH_GetErrordeclaration of HAL_FLASH_OB_Launchdeclaration of HAL_FLASH_OB_Lockdeclaration of HAL_FLASH_OB_Unlockdeclaration of HAL_FLASH_Lockdeclaration of HAL_FLASH_Unlockdeclaration of HAL_FLASH_OperationErrorCallbackdeclaration of ReturnValuedeclaration of HAL_FLASH_EndOfOperationCallbackdeclaration of HAL_FLASH_IRQHandlerdeclaration of HAL_FLASH_Program_ITdeclaration of TypeProgramdeclaration of Datadeclaration of HAL_FLASH_Programdeclaration of FMC_SDRAM_CommandTypeDefdeclaration of FMC_SDRAM_TimingTypeDefdeclaration of FMC_SDRAM_InitTypeDefdeclaration of FMC_NAND_PCC_TimingTypeDefdeclaration of FMC_NAND_InitTypeDefdeclaration of FMC_NORSRAM_TimingTypeDefdeclaration of FMC_NORSRAM_InitTypeDefdeclaration of FMC_SDRAM_GetModeStatusdeclaration of Devicedeclaration of Bankdeclaration of FMC_SDRAM_SetAutoRefreshNumberdeclaration of AutoRefreshNumberdeclaration of FMC_SDRAM_ProgramRefreshRatedeclaration of RefreshRatedeclaration of FMC_SDRAM_SendCommanddeclaration of Commanddeclaration of FMC_SDRAM_WriteProtection_Disabledeclaration of FMC_SDRAM_WriteProtection_Enabledeclaration of FMC_SDRAM_DeInitdeclaration of FMC_SDRAM_Timing_Initdeclaration of Timingdeclaration of FMC_SDRAM_Initdeclaration of Initdeclaration of FMC_NAND_GetECCdeclaration of ECCvaldeclaration of FMC_NAND_ECC_Disabledeclaration of FMC_NAND_ECC_Enabledeclaration of FMC_NAND_DeInitdeclaration of FMC_NAND_AttributeSpace_Timing_Initdeclaration of FMC_NAND_CommonSpace_Timing_Initdeclaration of FMC_NAND_Initdeclaration of FMC_NORSRAM_WriteOperation_Disabledeclaration of FMC_NORSRAM_WriteOperation_Enabledeclaration of FMC_NORSRAM_DeInitdeclaration of ExDevicedeclaration of FMC_NORSRAM_Extended_Timing_Initdeclaration of ExtendedModedeclaration of FMC_NORSRAM_Timing_Initdeclaration of FMC_NORSRAM_Initdeclaration of SRAM_HandleTypeDefdeclaration of HAL_SRAM_StateTypeDefdeclaration of HAL_SRAM_GetStatedeclaration of HAL_SRAM_WriteOperation_Disabledeclaration of HAL_SRAM_WriteOperation_Enabledeclaration of HAL_SRAM_DMA_XferErrorCallbackdeclaration of HAL_SRAM_DMA_XferCpltCallbackdeclaration of HAL_SRAM_Write_DMAdeclaration of pAddressdeclaration of pSrcBufferdeclaration of HAL_SRAM_Read_DMAdeclaration of pDstBufferdeclaration of HAL_SRAM_Write_32bdeclaration of HAL_SRAM_Read_32bdeclaration of HAL_SRAM_Write_16bdeclaration of HAL_SRAM_Read_16bdeclaration of HAL_SRAM_Write_8bdeclaration of HAL_SRAM_Read_8bdeclaration of HAL_SRAM_MspDeInitdeclaration of HAL_SRAM_MspInitdeclaration of HAL_SRAM_DeInitdeclaration of HAL_SRAM_Initdeclaration of ExtTimingdeclaration of NOR_HandleTypeDefdeclaration of NOR_CFITypeDefdeclaration of NOR_IDTypeDefdeclaration of HAL_NOR_StatusTypeDefdeclaration of HAL_NOR_StateTypeDefdeclaration of HAL_NOR_GetStatusdeclaration of hnordeclaration of HAL_NOR_GetStatedeclaration of HAL_NOR_WriteOperation_Disabledeclaration of HAL_NOR_WriteOperation_Enabledeclaration of HAL_NOR_Read_CFIdeclaration of pNOR_CFIdeclaration of HAL_NOR_Erase_Chipdeclaration of HAL_NOR_Erase_Blockdeclaration of BlockAddressdeclaration of HAL_NOR_ProgramBufferdeclaration of uwAddressdeclaration of uwBufferSizedeclaration of HAL_NOR_ReadBufferdeclaration of HAL_NOR_Programdeclaration of HAL_NOR_Readdeclaration of HAL_NOR_ReturnToReadModedeclaration of HAL_NOR_Read_IDdeclaration of pNOR_IDdeclaration of HAL_NOR_MspWaitdeclaration of HAL_NOR_MspDeInitdeclaration of HAL_NOR_MspInitdeclaration of HAL_NOR_DeInitdeclaration of HAL_NOR_Initdeclaration of SDRAM_HandleTypeDefdeclaration of HAL_SDRAM_StateTypeDefdeclaration of HAL_SDRAM_GetStatedeclaration of HAL_SDRAM_GetModeStatusdeclaration of HAL_SDRAM_SetAutoRefreshNumberdeclaration of HAL_SDRAM_ProgramRefreshRatedeclaration of HAL_SDRAM_SendCommanddeclaration of HAL_SDRAM_WriteProtection_Disabledeclaration of HAL_SDRAM_WriteProtection_Enabledeclaration of HAL_SDRAM_Write_DMAdeclaration of HAL_SDRAM_Read_DMAdeclaration of HAL_SDRAM_Write_32bdeclaration of HAL_SDRAM_Read_32bdeclaration of HAL_SDRAM_Write_16bdeclaration of HAL_SDRAM_Read_16bdeclaration of HAL_SDRAM_Write_8bdeclaration of HAL_SDRAM_Read_8bdeclaration of HAL_SDRAM_DMA_XferErrorCallbackdeclaration of HAL_SDRAM_DMA_XferCpltCallbackdeclaration of HAL_SDRAM_RefreshErrorCallbackdeclaration of HAL_SDRAM_IRQHandlerdeclaration of HAL_SDRAM_MspDeInitdeclaration of HAL_SDRAM_MspInitdeclaration of HAL_SDRAM_DeInitdeclaration of HAL_SDRAM_Initdeclaration of HAL_I2CEx_DisableFastModePlusdeclaration of ConfigFastModePlusdeclaration of HAL_I2CEx_EnableFastModePlusdeclaration of HAL_I2CEx_ConfigDigitalFilterdeclaration of hi2cdeclaration of DigitalFilterdeclaration of HAL_I2CEx_ConfigAnalogFilterdeclaration of AnalogFilterdeclaration of I2C_HandleTypeDefdeclaration of HAL_I2C_ModeTypeDefdeclaration of HAL_I2C_StateTypeDefdeclaration of I2C_InitTypeDefdeclaration of HAL_I2C_GetErrordeclaration of HAL_I2C_GetModedeclaration of HAL_I2C_GetStatedeclaration of HAL_I2C_AbortCpltCallbackdeclaration of HAL_I2C_ErrorCallbackdeclaration of HAL_I2C_MemRxCpltCallbackdeclaration of HAL_I2C_MemTxCpltCallbackdeclaration of HAL_I2C_ListenCpltCallbackdeclaration of HAL_I2C_AddrCallbackdeclaration of TransferDirectiondeclaration of AddrMatchCodedeclaration of HAL_I2C_SlaveRxCpltCallbackdeclaration of HAL_I2C_SlaveTxCpltCallbackdeclaration of HAL_I2C_MasterRxCpltCallbackdeclaration of HAL_I2C_MasterTxCpltCallbackdeclaration of HAL_I2C_ER_IRQHandlerdeclaration of HAL_I2C_EV_IRQHandlerdeclaration of HAL_I2C_Slave_Seq_Receive_DMAdeclaration of XferOptions(...)... % ...... <<= ...... >>= ...... *= ...#define WINT_MIN (__WINT_MIN__)#define WINT_MAX (__WINT_MAX__)#define WCHAR_MAX (__WCHAR_MAX__)#define WCHAR_MIN (__WCHAR_MIN__)#define PTRDIFF_MIN (-PTRDIFF_MAX - 1)#define PTRDIFF_MAX (__PTRDIFF_MAX__)#define SIG_ATOMIC_MAX (__STDINT_EXP(INT_MAX))#define SIG_ATOMIC_MIN (-__STDINT_EXP(INT_MAX) - 1)#define SIZE_MAX (__SIZE_MAX__)#define UINTMAX_MAX (__UINTMAX_MAX__)#define INTMAX_MIN (-INTMAX_MAX - 1)#define INTMAX_MAX (__INTMAX_MAX__)#define UINT_FAST64_MAX (__UINT_FAST64_MAX__)#define INT_FAST64_MAX (__INT_FAST64_MAX__)#define INT_FAST64_MIN (-__INT_FAST64_MAX__ - 1)#define UINT_FAST32_MAX (__UINT_FAST32_MAX__)#define INT_FAST32_MAX (__INT_FAST32_MAX__)#define INT_FAST32_MIN (-__INT_FAST32_MAX__ - 1)#define UINT_FAST16_MAX (__UINT_FAST16_MAX__)#define INT_FAST16_MAX (__INT_FAST16_MAX__)#define INT_FAST16_MIN (-__INT_FAST16_MAX__ - 1)#define UINT_FAST8_MAX (__UINT_FAST8_MAX__)#define INT_FAST8_MAX (__INT_FAST8_MAX__)#define INT_FAST8_MIN (-__INT_FAST8_MAX__ - 1)#define UINT_LEAST64_MAX (__UINT_LEAST64_MAX__)#define INT_LEAST64_MAX (__INT_LEAST64_MAX__)#define INT_LEAST64_MIN (-__INT_LEAST64_MAX__ - 1)#define UINT64_MAX (__UINT64_MAX__)#define INT64_MAX (__INT64_MAX__)#define INT64_MIN (-__INT64_MAX__ - 1)#define UINT_LEAST32_MAX (__UINT_LEAST32_MAX__)#define INT_LEAST32_MAX (__INT_LEAST32_MAX__)#define INT_LEAST32_MIN (-__INT_LEAST32_MAX__ - 1)#define UINT32_MAX (__UINT32_MAX__)#define INT32_MAX (__INT32_MAX__)#define INT32_MIN (-__INT32_MAX__ - 1)#define UINT_LEAST16_MAX (__UINT_LEAST16_MAX__)#define INT_LEAST16_MAX (__INT_LEAST16_MAX__)#define INT_LEAST16_MIN (-__INT_LEAST16_MAX__ - 1)#define UINT16_MAX (__UINT16_MAX__)#define INT16_MAX (__INT16_MAX__)#define INT16_MIN (-__INT16_MAX__ - 1)#define UINT_LEAST8_MAX (__UINT_LEAST8_MAX__)#define INT_LEAST8_MAX (__INT_LEAST8_MAX__)#define INT_LEAST8_MIN (-__INT_LEAST8_MAX__ - 1)#define UINT8_MAX (__UINT8_MAX__)#define INT8_MAX (__INT8_MAX__)#define INT8_MIN (-__INT8_MAX__ - 1)#define UINTPTR_MAX (__UINTPTR_MAX__)#define INTPTR_MAX (__INTPTR_MAX__)#define INTPTR_MIN (-__INTPTR_MAX__ - 1)#define __int_fast64_t_defined 1#define __int_fast32_t_defined 1#define __int_fast16_t_defined 1#define __int_fast8_t_defined 1#define __int_least64_t_defined 1#define __int_least32_t_defined 1#define __int_least16_t_defined 1#define __int_least8_t_defined 1#define __INTMAX_C(c) c ## LL#define __INT64_C(c) c ## LL#define __INT32_C(c) c ## L#define __INT16_C(c) c#define __INT8_C(c) c#define __WINT_MIN__ 0U#define __WINT_MAX__ 0xffffffffU#define __WCHAR_MIN__ 0U#define __PTRDIFF_MAX__ 0x7fffffff#define __SIZE_MAX__ 0xffffffffU#define __UINTMAX_MAX__ 0xffffffffffffffffULL#define __INTMAX_MAX__ 0x7fffffffffffffffLL#define __INT_FAST64_MAX__ 0x7fffffffffffffffLL#define __INT_FAST32_MAX__ 0x7fffffff#define __INT_FAST16_MAX__ 0x7fffffff#define __INT_FAST8_MAX__ 0x7fffffff#define __INT_LEAST64_MAX__ 0x7fffffffffffffffLL#define __INT64_MAX__ 0x7fffffffffffffffLL#define __INT_LEAST32_MAX__ 0x7fffffffL#define __INT32_MAX__ 0x7fffffffL#define __INT_LEAST16_MAX__ 0x7fff#define __INT16_MAX__ 0x7fff#define __INT_LEAST8_MAX__ 0x7f#define __INT8_MAX__ 0x7f#define __UINT_FAST64_TYPE__ long long unsigned int#define __UINT_FAST32_TYPE__ unsigned int#define __UINT_FAST16_TYPE__ unsigned int#define __UINT_FAST8_TYPE__ unsigned int#define __STDC_HOSTED__ 1#define __CM_CMSIS_VERSION ((__CM_CMSIS_VERSION_MAIN << 16U) | __CM_CMSIS_VERSION_SUB )#define __CM_CMSIS_VERSION_SUB ( 1U)#define __CM_CMSIS_VERSION_MAIN ( 5U)#define __ASM __asm#define __CMSIS_GCC_OUT_REG(r) "=r" (r)#define __CMSIS_GCC_USE_REG(r) "r" (r)#define __FPU_PRESENT 1U#define __FPU_USED 1U#define __PACKED_STRUCT struct __attribute__((packed, aligned(1)))#define __PKHTB(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0xFFFF0000UL) | ((((uint32_t)(ARG2)) >> (ARG3)) & 0x0000FFFFUL) )#define __PKHBT(ARG1,ARG2,ARG3) ( ((((uint32_t)(ARG1)) ) & 0x0000FFFFUL) | ((((uint32_t)(ARG2)) << (ARG3)) & 0xFFFF0000UL) )#define __USAT16(ARG1,ARG2) ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT16(ARG1,ARG2) ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat16 %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __USAT(ARG1,ARG2) __extension__ ({ uint32_t __RES, __ARG1 = (ARG1); __ASM ("usat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __SSAT(ARG1,ARG2) __extension__ ({ int32_t __RES, __ARG1 = (ARG1); __ASM ("ssat %0, %1, %2" : "=r" (__RES) : "I" (ARG2), "r" (__ARG1) ); __RES; })#define __CLZ (uint8_t)__builtin_clz#define __BKPT(value) __ASM volatile ("bkpt "#value)#define __SEV() __ASM volatile ("sev")#define __WFE() __ASM volatile ("wfe")#define __WFI() __ASM volatile ("wfi")#define __NOP() __ASM volatile ("nop")#define __CMSIS_GCC_RW_REG(r) "+r" (r)#define __RESTRICT __restrict#define __ALIGNED(x) __attribute__((aligned(x)))#define __UNALIGNED_UINT32_READ(addr) (((const struct T_UINT32_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT32_WRITE(addr,val) (void)((((struct T_UINT32_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT16_READ(addr) (((const struct T_UINT16_READ *)(const void *)(addr))->v)#define __UNALIGNED_UINT16_WRITE(addr,val) (void)((((struct T_UINT16_WRITE *)(void *)(addr))->v) = (val))#define __UNALIGNED_UINT32(x) (((struct T_UINT32 *)(x))->v)#define __PACKED_UNION union __attribute__((packed, aligned(1)))#define __PACKED __attribute__((packed, aligned(1)))#define __WEAK __attribute__((weak))#define __USED __attribute__((used))#define __NO_RETURN __attribute__((__noreturn__))#define __STATIC_FORCEINLINE __attribute__((always_inline)) static inline#define __STATIC_INLINE static inline#define __INLINE inline#define __ARM_ARCH_7EM__ 1#define __thumb2__ 1#define __ARM_FEATURE_DSP 1#define MPU_TYPE_RALIASES 4U#define MPU ((MPU_Type *) MPU_BASE )#define MPU_BASE (SCS_BASE + 0x0D90UL)#define SCS_BASE (0xE000E000UL)#define SCB_BASE (SCS_BASE + 0x0D00UL)#define SCB ((SCB_Type *) SCB_BASE )#define SCB_SHCSR_MEMFAULTENA_Msk (1UL << SCB_SHCSR_MEMFAULTENA_Pos)#define SCB_SHCSR_MEMFAULTENA_Pos 16U#define MPU_CTRL_ENABLE_Msk (1UL )#define ARM_MPU_CACHEP_WB_NWA 3U#define ARM_MPU_CACHEP_WT_NWA 2U#define ARM_MPU_CACHEP_WB_WRA 1U#define ARM_MPU_CACHEP_NOCACHE 0U#define ARM_MPU_ACCESS_NORMAL(OuterCp,InnerCp,IsShareable) ARM_MPU_ACCESS_((4U | (OuterCp)), IsShareable, ((InnerCp) & 2U), ((InnerCp) & 1U))#define ARM_MPU_ACCESS_DEVICE(IsShareable) ((IsShareable) ? ARM_MPU_ACCESS_(0U, 1U, 0U, 1U) : ARM_MPU_ACCESS_(2U, 0U, 0U, 0U))#define ARM_MPU_ACCESS_ORDERED ARM_MPU_ACCESS_(0U, 1U, 0U, 0U)#define ARM_MPU_RASR(DisableExec,AccessPermission,TypeExtField,IsShareable,IsCacheable,IsBufferable,SubRegionDisable,Size) ARM_MPU_RASR_EX(DisableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable), SubRegionDisable, Size)#define ARM_MPU_RASR_EX(DisableExec,AccessPermission,AccessAttributes,SubRegionDisable,Size) ((((DisableExec ) << MPU_RASR_XN_Pos) & MPU_RASR_XN_Msk) | (((AccessPermission) << MPU_RASR_AP_Pos) & MPU_RASR_AP_Msk) | (((AccessAttributes) ) & (MPU_RASR_TEX_Msk | MPU_RASR_S_Msk | MPU_RASR_C_Msk | MPU_RASR_B_Msk)))#define ARM_MPU_ACCESS_(TypeExtField,IsShareable,IsCacheable,IsBufferable) ((((TypeExtField ) << MPU_RASR_TEX_Pos) & MPU_RASR_TEX_Msk) | (((IsShareable ) << MPU_RASR_S_Pos) & MPU_RASR_S_Msk) | (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | (((IsBufferable ) << MPU_RASR_B_Pos) & MPU_RASR_B_Msk))#define ARM_MPU_RBAR(Region,BaseAddress) (((BaseAddress) & MPU_RBAR_ADDR_Msk) | ((Region) & MPU_RBAR_REGION_Msk) | (MPU_RBAR_VALID_Msk))#define ARM_MPU_AP_RO 6U#define ARM_MPU_AP_PRO 5U#define ARM_MPU_AP_FULL 3U#define ARM_MPU_AP_URO 2U#define ARM_MPU_AP_PRIV 1U#define ARM_MPU_AP_NONE 0U#define ARM_MPU_REGION_SIZE_4GB ((uint8_t)0x1FU)#define ARM_MPU_REGION_SIZE_2GB ((uint8_t)0x1EU)#define ARM_MPU_REGION_SIZE_1GB ((uint8_t)0x1DU)#define ARM_MPU_REGION_SIZE_512MB ((uint8_t)0x1CU)#define ARM_MPU_REGION_SIZE_256MB ((uint8_t)0x1BU)#define ARM_MPU_REGION_SIZE_128MB ((uint8_t)0x1AU)#define ARM_MPU_REGION_SIZE_64MB ((uint8_t)0x19U)#define ARM_MPU_REGION_SIZE_32MB ((uint8_t)0x18U)#define ARM_MPU_REGION_SIZE_16MB ((uint8_t)0x17U)#define ARM_MPU_REGION_SIZE_8MB ((uint8_t)0x16U)#define ARM_MPU_REGION_SIZE_4MB ((uint8_t)0x15U)#define ARM_MPU_REGION_SIZE_2MB ((uint8_t)0x14U)#define ARM_MPU_REGION_SIZE_1MB ((uint8_t)0x13U)#define ARM_MPU_REGION_SIZE_512KB ((uint8_t)0x12U)#define ARM_MPU_REGION_SIZE_256KB ((uint8_t)0x11U)#define ARM_MPU_REGION_SIZE_128KB ((uint8_t)0x10U)#define ARM_MPU_REGION_SIZE_64KB ((uint8_t)0x0FU)#define ARM_MPU_REGION_SIZE_32KB ((uint8_t)0x0EU)#define ARM_MPU_REGION_SIZE_16KB ((uint8_t)0x0DU)#define ARM_MPU_REGION_SIZE_8KB ((uint8_t)0x0CU)#define ARM_MPU_REGION_SIZE_4KB ((uint8_t)0x0BU)#define ARM_MPU_REGION_SIZE_2KB ((uint8_t)0x0AU)#define ARM_MPU_REGION_SIZE_1KB ((uint8_t)0x09U)#define ARM_MPU_REGION_SIZE_512B ((uint8_t)0x08U)#define ARM_MPU_REGION_SIZE_256B ((uint8_t)0x07U)#define ARM_MPU_REGION_SIZE_128B ((uint8_t)0x06U)#define ARM_MPU_REGION_SIZE_64B ((uint8_t)0x05U)#define ARM_MPU_REGION_SIZE_32B ((uint8_t)0x04U)#define ITM_RXBUFFER_EMPTY ((int32_t)0x5AA55AA5U)#define ITM ((ITM_Type *) ITM_BASE )#define ITM_BASE (0xE0000000UL)#define ITM_TCR_ITMENA_Msk (1UL )#define SysTick_LOAD_RELOAD_Msk (0xFFFFFFUL )#define SysTick_BASE (SCS_BASE + 0x0010UL)#define SysTick ((SysTick_Type *) SysTick_BASE )#define __NVIC_PRIO_BITS 4U#define NVIC_SetPriority __NVIC_SetPriority#define SysTick_CTRL_CLKSOURCE_Msk (1UL << SysTick_CTRL_CLKSOURCE_Pos)#define SysTick_CTRL_CLKSOURCE_Pos 2U#define SysTick_CTRL_TICKINT_Msk (1UL << SysTick_CTRL_TICKINT_Pos)#define SysTick_CTRL_TICKINT_Pos 1U#define SysTick_CTRL_ENABLE_Msk (1UL )#define __DCACHE_PRESENT 1U#define CCSIDR_SETS(x) (((x) & SCB_CCSIDR_NUMSETS_Msk ) >> SCB_CCSIDR_NUMSETS_Pos )#define SCB_CCSIDR_NUMSETS_Msk (0x7FFFUL << SCB_CCSIDR_NUMSETS_Pos)#define SCB_CCSIDR_NUMSETS_Pos 13U#define CCSIDR_WAYS(x) (((x) & SCB_CCSIDR_ASSOCIATIVITY_Msk) >> SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Msk (0x3FFUL << SCB_CCSIDR_ASSOCIATIVITY_Pos)#define SCB_CCSIDR_ASSOCIATIVITY_Pos 3U#define SCB_DCCISW_SET_Pos 5U#define SCB_DCCISW_SET_Msk (0x1FFUL << SCB_DCCISW_SET_Pos)#define SCB_DCCISW_WAY_Pos 30U#define SCB_DCCISW_WAY_Msk (3UL << SCB_DCCISW_WAY_Pos)#define SCB_DCCSW_SET_Pos 5U#define SCB_DCCSW_SET_Msk (0x1FFUL << SCB_DCCSW_SET_Pos)#define SCB_DCCSW_WAY_Pos 30U#define SCB_DCCSW_WAY_Msk (3UL << SCB_DCCSW_WAY_Pos)#define SCB_DCISW_SET_Pos 5U#define SCB_DCISW_SET_Msk (0x1FFUL << SCB_DCISW_SET_Pos)#define SCB_DCISW_WAY_Pos 30U#define SCB_DCISW_WAY_Msk (3UL << SCB_DCISW_WAY_Pos)#define SCB_CCR_DC_Msk (1UL << SCB_CCR_DC_Pos)#define SCB_CCR_DC_Pos 16U#define __ICACHE_PRESENT 1U#define SCB_CCR_IC_Msk (1UL << SCB_CCR_IC_Pos)#define SCB_CCR_IC_Pos 17U#define FPU_MVFR0_Single_precision_Msk (0xFUL << FPU_MVFR0_Single_precision_Pos)#define FPU_MVFR0_Single_precision_Pos 4U#define FPU_MVFR0_Double_precision_Msk (0xFUL << FPU_MVFR0_Double_precision_Pos)#define FPU_MVFR0_Double_precision_Pos 8U#define SCB_AIRCR_VECTKEY_Pos 16U#define SCB_AIRCR_PRIGROUP_Msk (7UL << SCB_AIRCR_PRIGROUP_Pos)#define SCB_AIRCR_PRIGROUP_Pos 8U#define SCB_AIRCR_SYSRESETREQ_Msk (1UL << SCB_AIRCR_SYSRESETREQ_Pos)#define SCB_AIRCR_SYSRESETREQ_Pos 2U#define NVIC_USER_IRQ_OFFSET 16#define NVIC ((NVIC_Type *) NVIC_BASE )#define NVIC_BASE (SCS_BASE + 0x0100UL)#define SCB_AIRCR_VECTKEY_Msk (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)#define EXC_RETURN_THREAD_PSP_FPU (0xFFFFFFEDUL)#define EXC_RETURN_THREAD_MSP_FPU (0xFFFFFFE9UL)#define EXC_RETURN_HANDLER_FPU (0xFFFFFFE1UL)#define EXC_RETURN_THREAD_PSP (0xFFFFFFFDUL)#define EXC_RETURN_THREAD_MSP (0xFFFFFFF9UL)#define EXC_RETURN_HANDLER (0xFFFFFFF1UL)#define NVIC_GetVector __NVIC_GetVector#define NVIC_SetVector __NVIC_SetVector#define NVIC_SystemReset __NVIC_SystemReset#define NVIC_GetPriority __NVIC_GetPriority#define NVIC_GetActive __NVIC_GetActive#define NVIC_ClearPendingIRQ __NVIC_ClearPendingIRQ#define NVIC_SetPendingIRQ __NVIC_SetPendingIRQ#define NVIC_GetPendingIRQ __NVIC_GetPendingIRQ#define NVIC_DisableIRQ __NVIC_DisableIRQ#define NVIC_GetEnableIRQ __NVIC_GetEnableIRQ#define NVIC_EnableIRQ __NVIC_EnableIRQ#define NVIC_GetPriorityGrouping __NVIC_GetPriorityGrouping#define NVIC_SetPriorityGrouping __NVIC_SetPriorityGrouping#define FPU ((FPU_Type *) FPU_BASE )#define FPU_BASE (SCS_BASE + 0x0F30UL)#define CoreDebug ((CoreDebug_Type *) CoreDebug_BASE)#define TPI ((TPI_Type *) TPI_BASE )#define DWT ((DWT_Type *) DWT_BASE )#define SCnSCB ((SCnSCB_Type *) SCS_BASE )#define CoreDebug_BASE (0xE000EDF0UL)#define TPI_BASE (0xE0040000UL)#define DWT_BASE (0xE0001000UL)#define _FLD2VAL(field,value) (((uint32_t)(value) & field ## _Msk) >> field ## _Pos)#define _VAL2FLD(field,value) (((uint32_t)(value) << field ## _Pos) & field ## _Msk)#define CoreDebug_DEMCR_VC_CORERESET_Msk (1UL )#define CoreDebug_DEMCR_VC_CORERESET_Pos 0U#define CoreDebug_DEMCR_VC_MMERR_Msk (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)#define CoreDebug_DEMCR_VC_MMERR_Pos 4U#define CoreDebug_DEMCR_VC_NOCPERR_Msk (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)#define CoreDebug_DEMCR_VC_NOCPERR_Pos 5U#define CoreDebug_DEMCR_VC_CHKERR_Msk (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)#define CoreDebug_DEMCR_VC_CHKERR_Pos 6U#define CoreDebug_DEMCR_VC_STATERR_Msk (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)#define CoreDebug_DEMCR_VC_STATERR_Pos 7U#define CoreDebug_DEMCR_VC_BUSERR_Msk (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)#define CoreDebug_DEMCR_VC_BUSERR_Pos 8U#define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)#define CoreDebug_DEMCR_VC_INTERR_Pos 9U#define CoreDebug_DEMCR_VC_HARDERR_Msk (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)#define CoreDebug_DEMCR_VC_HARDERR_Pos 10U#define CoreDebug_DEMCR_MON_EN_Msk (1UL << CoreDebug_DEMCR_MON_EN_Pos)#define CoreDebug_DEMCR_MON_EN_Pos 16U#define CoreDebug_DEMCR_MON_PEND_Msk (1UL << CoreDebug_DEMCR_MON_PEND_Pos)#define CoreDebug_DEMCR_MON_PEND_Pos 17U#define CoreDebug_DEMCR_MON_STEP_Msk (1UL << CoreDebug_DEMCR_MON_STEP_Pos)#define CoreDebug_DEMCR_MON_STEP_Pos 18U#define CoreDebug_DEMCR_MON_REQ_Msk (1UL << CoreDebug_DEMCR_MON_REQ_Pos)#define CoreDebug_DEMCR_MON_REQ_Pos 19U#define CoreDebug_DEMCR_TRCENA_Msk (1UL << CoreDebug_DEMCR_TRCENA_Pos)#define CoreDebug_DEMCR_TRCENA_Pos 24U#define CoreDebug_DCRSR_REGSEL_Msk (0x1FUL )#define CoreDebug_DCRSR_REGSEL_Pos 0U#define CoreDebug_DCRSR_REGWnR_Msk (1UL << CoreDebug_DCRSR_REGWnR_Pos)#define CoreDebug_DCRSR_REGWnR_Pos 16U#define CoreDebug_DHCSR_C_DEBUGEN_Msk (1UL )#define CoreDebug_DHCSR_C_DEBUGEN_Pos 0U#define CoreDebug_DHCSR_C_HALT_Msk (1UL << CoreDebug_DHCSR_C_HALT_Pos)#define CoreDebug_DHCSR_C_HALT_Pos 1U#define CoreDebug_DHCSR_C_STEP_Msk (1UL << CoreDebug_DHCSR_C_STEP_Pos)#define CoreDebug_DHCSR_C_STEP_Pos 2U#define CoreDebug_DHCSR_C_MASKINTS_Msk (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)#define CoreDebug_DHCSR_C_MASKINTS_Pos 3U#define CoreDebug_DHCSR_C_SNAPSTALL_Msk (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)#define CoreDebug_DHCSR_C_SNAPSTALL_Pos 5U#define CoreDebug_DHCSR_S_REGRDY_Msk (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)#define CoreDebug_DHCSR_S_REGRDY_Pos 16U#define CoreDebug_DHCSR_S_HALT_Msk (1UL << CoreDebug_DHCSR_S_HALT_Pos)#define CoreDebug_DHCSR_S_HALT_Pos 17U#define CoreDebug_DHCSR_S_SLEEP_Msk (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)#define CoreDebug_DHCSR_S_SLEEP_Pos 18U#define CoreDebug_DHCSR_S_LOCKUP_Msk (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)#define CoreDebug_DHCSR_S_LOCKUP_Pos 19U#define CoreDebug_DHCSR_S_RETIRE_ST_Msk (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)#define CoreDebug_DHCSR_S_RETIRE_ST_Pos 24U#define CoreDebug_DHCSR_S_RESET_ST_Msk (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)#define CoreDebug_DHCSR_S_RESET_ST_Pos 25U#define CoreDebug_DHCSR_DBGKEY_Msk (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)#define CoreDebug_DHCSR_DBGKEY_Pos 16U#define FPU_MVFR1_FtZ_mode_Msk (0xFUL )#define FPU_MVFR1_FtZ_mode_Pos 0U#define FPU_MVFR1_D_NaN_mode_Msk (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)#define FPU_MVFR1_D_NaN_mode_Pos 4U#define FPU_MVFR1_FP_HPFP_Msk (0xFUL << FPU_MVFR1_FP_HPFP_Pos)#define FPU_MVFR1_FP_HPFP_Pos 24U#define FPU_MVFR1_FP_fused_MAC_Msk (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)#define FPU_MVFR1_FP_fused_MAC_Pos 28U#define FPU_MVFR0_A_SIMD_registers_Msk (0xFUL )#define FPU_MVFR0_A_SIMD_registers_Pos 0U#define FPU_MVFR0_FP_excep_trapping_Msk (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)#define FPU_MVFR0_FP_excep_trapping_Pos 12U#define FPU_MVFR0_Divide_Msk (0xFUL << FPU_MVFR0_Divide_Pos)#define FPU_MVFR0_Divide_Pos 16U#define FPU_MVFR0_Square_root_Msk (0xFUL << FPU_MVFR0_Square_root_Pos)#define FPU_MVFR0_Square_root_Pos 20U#define FPU_MVFR0_Short_vectors_Msk (0xFUL << FPU_MVFR0_Short_vectors_Pos)#define FPU_MVFR0_Short_vectors_Pos 24U#define FPU_MVFR0_FP_rounding_modes_Msk (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)#define FPU_MVFR0_FP_rounding_modes_Pos 28U#define FPU_FPDSCR_RMode_Msk (3UL << FPU_FPDSCR_RMode_Pos)#define FPU_FPDSCR_RMode_Pos 22U#define FPU_FPDSCR_FZ_Msk (1UL << FPU_FPDSCR_FZ_Pos)#define FPU_FPDSCR_FZ_Pos 24U#define FPU_FPDSCR_DN_Msk (1UL << FPU_FPDSCR_DN_Pos)#define FPU_FPDSCR_DN_Pos 25U#define FPU_FPDSCR_AHP_Msk (1UL << FPU_FPDSCR_AHP_Pos)#define FPU_FPDSCR_AHP_Pos 26U#define FPU_FPCAR_ADDRESS_Msk (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)#define FPU_FPCAR_ADDRESS_Pos 3U#define FPU_FPCCR_LSPACT_Msk (1UL )#define FPU_FPCCR_LSPACT_Pos 0U#define FPU_FPCCR_USER_Msk (1UL << FPU_FPCCR_USER_Pos)#define FPU_FPCCR_USER_Pos 1U#define FPU_FPCCR_THREAD_Msk (1UL << FPU_FPCCR_THREAD_Pos)#define FPU_FPCCR_THREAD_Pos 3U#define FPU_FPCCR_HFRDY_Msk (1UL << FPU_FPCCR_HFRDY_Pos)#define FPU_FPCCR_HFRDY_Pos 4U#define FPU_FPCCR_MMRDY_Msk (1UL << FPU_FPCCR_MMRDY_Pos)#define FPU_FPCCR_MMRDY_Pos 5U#define FPU_FPCCR_BFRDY_Msk (1UL << FPU_FPCCR_BFRDY_Pos)#define FPU_FPCCR_BFRDY_Pos 6U#define FPU_FPCCR_MONRDY_Msk (1UL << FPU_FPCCR_MONRDY_Pos)#define FPU_FPCCR_MONRDY_Pos 8U#define FPU_FPCCR_LSPEN_Msk (1UL << FPU_FPCCR_LSPEN_Pos)#define FPU_FPCCR_LSPEN_Pos 30U#define FPU_FPCCR_ASPEN_Msk (1UL << FPU_FPCCR_ASPEN_Pos)#define FPU_FPCCR_ASPEN_Pos 31U#define MPU_RASR_ENABLE_Msk (1UL )#define MPU_RASR_ENABLE_Pos 0U#define MPU_RASR_SIZE_Msk (0x1FUL << MPU_RASR_SIZE_Pos)#define MPU_RASR_SIZE_Pos 1U#define MPU_RASR_SRD_Msk (0xFFUL << MPU_RASR_SRD_Pos)#define MPU_RASR_SRD_Pos 8U#define MPU_RASR_B_Msk (1UL << MPU_RASR_B_Pos)#define MPU_RASR_B_Pos 16U#define MPU_RASR_C_Msk (1UL << MPU_RASR_C_Pos)#define MPU_RASR_C_Pos 17U#define MPU_RASR_S_Msk (1UL << MPU_RASR_S_Pos)#define MPU_RASR_S_Pos 18U#define MPU_RASR_TEX_Msk (0x7UL << MPU_RASR_TEX_Pos)#define MPU_RASR_TEX_Pos 19U#define MPU_RASR_AP_Msk (0x7UL << MPU_RASR_AP_Pos)#define MPU_RASR_AP_Pos 24U#define MPU_RASR_XN_Msk (1UL << MPU_RASR_XN_Pos)#define MPU_RASR_XN_Pos 28U#define MPU_RASR_ATTRS_Msk (0xFFFFUL << MPU_RASR_ATTRS_Pos)#define MPU_RASR_ATTRS_Pos 16U#define MPU_RBAR_REGION_Msk (0xFUL )#define MPU_RBAR_REGION_Pos 0U#define MPU_RBAR_VALID_Msk (1UL << MPU_RBAR_VALID_Pos)#define MPU_RBAR_VALID_Pos 4U#define MPU_RBAR_ADDR_Msk (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)#define MPU_RBAR_ADDR_Pos 5U#define MPU_RNR_REGION_Msk (0xFFUL )#define MPU_RNR_REGION_Pos 0U#define MPU_CTRL_ENABLE_Pos 0U#define MPU_CTRL_HFNMIENA_Msk (1UL << MPU_CTRL_HFNMIENA_Pos)#define MPU_CTRL_HFNMIENA_Pos 1U#define MPU_CTRL_PRIVDEFENA_Msk (1UL << MPU_CTRL_PRIVDEFENA_Pos)#define MPU_CTRL_PRIVDEFENA_Pos 2U#define MPU_TYPE_SEPARATE_Msk (1UL )#define MPU_TYPE_SEPARATE_Pos 0U#define MPU_TYPE_DREGION_Msk (0xFFUL << MPU_TYPE_DREGION_Pos)#define MPU_TYPE_DREGION_Pos 8U#define MPU_TYPE_IREGION_Msk (0xFFUL << MPU_TYPE_IREGION_Pos)#define MPU_TYPE_IREGION_Pos 16U#define TPI_DEVTYPE_MajorType_Msk (0xFUL << TPI_DEVTYPE_MajorType_Pos)#define TPI_DEVTYPE_MajorType_Pos 0U#define TPI_DEVTYPE_SubType_Msk (0xFUL )#define TPI_DEVTYPE_SubType_Pos 4U#define TPI_DEVID_NrTraceInput_Msk (0x1FUL )#define TPI_DEVID_NrTraceInput_Pos 0U#define TPI_DEVID_AsynClkIn_Msk (0x1UL << TPI_DEVID_AsynClkIn_Pos)#define TPI_DEVID_AsynClkIn_Pos 5U#define TPI_DEVID_MinBufSz_Msk (0x7UL << TPI_DEVID_MinBufSz_Pos)#define TPI_DEVID_MinBufSz_Pos 6U#define TPI_DEVID_PTINVALID_Msk (0x1UL << TPI_DEVID_PTINVALID_Pos)#define TPI_DEVID_PTINVALID_Pos 9U#define TPI_DEVID_MANCVALID_Msk (0x1UL << TPI_DEVID_MANCVALID_Pos)#define TPI_DEVID_MANCVALID_Pos 10U#define TPI_DEVID_NRZVALID_Msk (0x1UL << TPI_DEVID_NRZVALID_Pos)#define TPI_DEVID_NRZVALID_Pos 11U#define TPI_ITCTRL_Mode_Msk (0x3UL )#define TPI_ITCTRL_Mode_Pos 0U#define TPI_ITATBCTR0_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY1_Pos 0U#define TPI_ITATBCTR0_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR0_ATREADY2_Pos 0U#define TPI_FIFO1_ITM0_Msk (0xFFUL )#define TPI_FIFO1_ITM0_Pos 0U#define TPI_FIFO1_ITM1_Msk (0xFFUL << TPI_FIFO1_ITM1_Pos)#define TPI_FIFO1_ITM1_Pos 8U#define TPI_FIFO1_ITM2_Msk (0xFFUL << TPI_FIFO1_ITM2_Pos)#define TPI_FIFO1_ITM2_Pos 16U#define TPI_FIFO1_ETM_bytecount_Msk (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)#define TPI_FIFO1_ETM_bytecount_Pos 24U#define TPI_FIFO1_ETM_ATVALID_Msk (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)#define TPI_FIFO1_ETM_ATVALID_Pos 26U#define TPI_FIFO1_ITM_bytecount_Msk (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)#define TPI_FIFO1_ITM_bytecount_Pos 27U#define TPI_FIFO1_ITM_ATVALID_Msk (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)#define TPI_FIFO1_ITM_ATVALID_Pos 29U#define TPI_ITATBCTR2_ATREADY1_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY1_Pos 0U#define TPI_ITATBCTR2_ATREADY2_Msk (0x1UL )#define TPI_ITATBCTR2_ATREADY2_Pos 0U#define TPI_FIFO0_ETM0_Msk (0xFFUL )#define TPI_FIFO0_ETM0_Pos 0U#define TPI_FIFO0_ETM1_Msk (0xFFUL << TPI_FIFO0_ETM1_Pos)#define TPI_FIFO0_ETM1_Pos 8U#define TPI_FIFO0_ETM2_Msk (0xFFUL << TPI_FIFO0_ETM2_Pos)#define TPI_FIFO0_ETM2_Pos 16U#define TPI_FIFO0_ETM_bytecount_Msk (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)#define TPI_FIFO0_ETM_bytecount_Pos 24U#define TPI_FIFO0_ETM_ATVALID_Msk (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)#define TPI_FIFO0_ETM_ATVALID_Pos 26U#define TPI_FIFO0_ITM_bytecount_Msk (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)#define TPI_FIFO0_ITM_bytecount_Pos 27U#define TPI_FIFO0_ITM_ATVALID_Msk (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)#define TPI_FIFO0_ITM_ATVALID_Pos 29U#define TPI_TRIGGER_TRIGGER_Msk (0x1UL )#define TPI_TRIGGER_TRIGGER_Pos 0U#define TPI_FFCR_EnFCont_Msk (0x1UL << TPI_FFCR_EnFCont_Pos)#define TPI_FFCR_EnFCont_Pos 1U#define TPI_FFCR_TrigIn_Msk (0x1UL << TPI_FFCR_TrigIn_Pos)#define TPI_FFCR_TrigIn_Pos 8U#define TPI_FFSR_FlInProg_Msk (0x1UL )#define TPI_FFSR_FlInProg_Pos 0U#define TPI_FFSR_FtStopped_Msk (0x1UL << TPI_FFSR_FtStopped_Pos)#define TPI_FFSR_FtStopped_Pos 1U#define TPI_FFSR_TCPresent_Msk (0x1UL << TPI_FFSR_TCPresent_Pos)#define TPI_FFSR_TCPresent_Pos 2U#define TPI_FFSR_FtNonStop_Msk (0x1UL << TPI_FFSR_FtNonStop_Pos)#define TPI_FFSR_FtNonStop_Pos 3U#define TPI_SPPR_TXMODE_Msk (0x3UL )#define TPI_SPPR_TXMODE_Pos 0U#define TPI_ACPR_PRESCALER_Msk (0x1FFFUL )#define TPI_ACPR_PRESCALER_Pos 0U#define DWT_FUNCTION_FUNCTION_Msk (0xFUL )#define DWT_FUNCTION_FUNCTION_Pos 0U#define DWT_FUNCTION_EMITRANGE_Msk (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)#define DWT_FUNCTION_EMITRANGE_Pos 5U#define DWT_FUNCTION_CYCMATCH_Msk (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)#define DWT_FUNCTION_CYCMATCH_Pos 7U#define DWT_FUNCTION_DATAVMATCH_Msk (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)#define DWT_FUNCTION_DATAVMATCH_Pos 8U#define DWT_FUNCTION_LNK1ENA_Msk (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)#define DWT_FUNCTION_LNK1ENA_Pos 9U#define DWT_FUNCTION_DATAVSIZE_Msk (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)#define DWT_FUNCTION_DATAVSIZE_Pos 10U#define DWT_FUNCTION_DATAVADDR0_Msk (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)#define DWT_FUNCTION_DATAVADDR0_Pos 12U#define DWT_FUNCTION_DATAVADDR1_Msk (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)#define DWT_FUNCTION_DATAVADDR1_Pos 16U#define DWT_FUNCTION_MATCHED_Msk (0x1UL << DWT_FUNCTION_MATCHED_Pos)#define DWT_FUNCTION_MATCHED_Pos 24U#define DWT_MASK_MASK_Msk (0x1FUL )#define DWT_MASK_MASK_Pos 0U#define DWT_FOLDCNT_FOLDCNT_Msk (0xFFUL )#define DWT_FOLDCNT_FOLDCNT_Pos 0U#define DWT_LSUCNT_LSUCNT_Msk (0xFFUL )#define DWT_LSUCNT_LSUCNT_Pos 0U#define DWT_SLEEPCNT_SLEEPCNT_Msk (0xFFUL )#define DWT_SLEEPCNT_SLEEPCNT_Pos 0U#define DWT_EXCCNT_EXCCNT_Msk (0xFFUL )#define DWT_EXCCNT_EXCCNT_Pos 0U#define DWT_CPICNT_CPICNT_Msk (0xFFUL )#define DWT_CPICNT_CPICNT_Pos 0U#define DWT_CTRL_CYCCNTENA_Msk (0x1UL )#define DWT_CTRL_CYCCNTENA_Pos 0U#define DWT_CTRL_POSTPRESET_Msk (0xFUL << DWT_CTRL_POSTPRESET_Pos)#define DWT_CTRL_POSTPRESET_Pos 1U#define DWT_CTRL_POSTINIT_Msk (0xFUL << DWT_CTRL_POSTINIT_Pos)#define DWT_CTRL_POSTINIT_Pos 5U#define DWT_CTRL_CYCTAP_Msk (0x1UL << DWT_CTRL_CYCTAP_Pos)#define DWT_CTRL_CYCTAP_Pos 9U#define DWT_CTRL_SYNCTAP_Msk (0x3UL << DWT_CTRL_SYNCTAP_Pos)#define DWT_CTRL_SYNCTAP_Pos 10U#define DWT_CTRL_PCSAMPLENA_Msk (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)#define DWT_CTRL_PCSAMPLENA_Pos 12U#define DWT_CTRL_EXCTRCENA_Msk (0x1UL << DWT_CTRL_EXCTRCENA_Pos)#define DWT_CTRL_EXCTRCENA_Pos 16U#define DWT_CTRL_CPIEVTENA_Msk (0x1UL << DWT_CTRL_CPIEVTENA_Pos)#define DWT_CTRL_CPIEVTENA_Pos 17U#define DWT_CTRL_EXCEVTENA_Msk (0x1UL << DWT_CTRL_EXCEVTENA_Pos)#define DWT_CTRL_EXCEVTENA_Pos 18U#define DWT_CTRL_SLEEPEVTENA_Msk (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)#define DWT_CTRL_SLEEPEVTENA_Pos 19U#define DWT_CTRL_LSUEVTENA_Msk (0x1UL << DWT_CTRL_LSUEVTENA_Pos)#define DWT_CTRL_LSUEVTENA_Pos 20U#define DWT_CTRL_FOLDEVTENA_Msk (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)#define DWT_CTRL_FOLDEVTENA_Pos 21U#define DWT_CTRL_CYCEVTENA_Msk (0x1UL << DWT_CTRL_CYCEVTENA_Pos)#define DWT_CTRL_CYCEVTENA_Pos 22U#define DWT_CTRL_NOPRFCNT_Msk (0x1UL << DWT_CTRL_NOPRFCNT_Pos)#define DWT_CTRL_NOPRFCNT_Pos 24U#define DWT_CTRL_NOCYCCNT_Msk (0x1UL << DWT_CTRL_NOCYCCNT_Pos)#define DWT_CTRL_NOCYCCNT_Pos 25U#define DWT_CTRL_NOEXTTRIG_Msk (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)#define DWT_CTRL_NOEXTTRIG_Pos 26U#define DWT_CTRL_NOTRCPKT_Msk (0x1UL << DWT_CTRL_NOTRCPKT_Pos)#define DWT_CTRL_NOTRCPKT_Pos 27U#define DWT_CTRL_NUMCOMP_Msk (0xFUL << DWT_CTRL_NUMCOMP_Pos)#define DWT_CTRL_NUMCOMP_Pos 28U#define ITM_LSR_Present_Msk (1UL )#define ITM_LSR_Present_Pos 0U#define ITM_LSR_Access_Msk (1UL << ITM_LSR_Access_Pos)#define ITM_LSR_Access_Pos 1U#define ITM_LSR_ByteAcc_Msk (1UL << ITM_LSR_ByteAcc_Pos)#define ITM_LSR_ByteAcc_Pos 2U#define ITM_IMCR_INTEGRATION_Msk (1UL )#define ITM_IMCR_INTEGRATION_Pos 0U#define ITM_IRR_ATREADYM_Msk (1UL )#define ITM_IRR_ATREADYM_Pos 0U#define ITM_IWR_ATVALIDM_Msk (1UL )#define ITM_IWR_ATVALIDM_Pos 0U#define ITM_TCR_ITMENA_Pos 0U#define ITM_TCR_TSENA_Msk (1UL << ITM_TCR_TSENA_Pos)#define ITM_TCR_TSENA_Pos 1U#define ITM_TCR_SYNCENA_Msk (1UL << ITM_TCR_SYNCENA_Pos)#define ITM_TCR_SYNCENA_Pos 2U#define ITM_TCR_DWTENA_Msk (1UL << ITM_TCR_DWTENA_Pos)#define ITM_TCR_DWTENA_Pos 3U#define ITM_TCR_SWOENA_Msk (1UL << ITM_TCR_SWOENA_Pos)#define ITM_TCR_SWOENA_Pos 4U#define ITM_TCR_TSPrescale_Msk (3UL << ITM_TCR_TSPrescale_Pos)#define ITM_TCR_TSPrescale_Pos 8U#define ITM_TCR_GTSFREQ_Msk (3UL << ITM_TCR_GTSFREQ_Pos)#define ITM_TCR_GTSFREQ_Pos 10U#define ITM_TCR_TraceBusID_Msk (0x7FUL << ITM_TCR_TraceBusID_Pos)#define ITM_TCR_TraceBusID_Pos 16U#define ITM_TCR_BUSY_Msk (1UL << ITM_TCR_BUSY_Pos)#define ITM_TCR_BUSY_Pos 23U#define ITM_TPR_PRIVMASK_Msk (0xFFFFFFFFUL )#define ITM_TPR_PRIVMASK_Pos 0U#define SysTick_CALIB_TENMS_Msk (0xFFFFFFUL )#define SysTick_CALIB_TENMS_Pos 0U#define SysTick_CALIB_SKEW_Msk (1UL << SysTick_CALIB_SKEW_Pos)#define SysTick_CALIB_SKEW_Pos 30U#define SysTick_CALIB_NOREF_Msk (1UL << SysTick_CALIB_NOREF_Pos)#define SysTick_CALIB_NOREF_Pos 31U#define SysTick_VAL_CURRENT_Msk (0xFFFFFFUL )#define SysTick_VAL_CURRENT_Pos 0U#define SysTick_LOAD_RELOAD_Pos 0U#define SysTick_CTRL_ENABLE_Pos 0U#define SysTick_CTRL_COUNTFLAG_Msk (1UL << SysTick_CTRL_COUNTFLAG_Pos)#define SysTick_CTRL_COUNTFLAG_Pos 16U#define SCnSCB_ACTLR_DISMCYCINT_Msk (1UL )#define SCnSCB_ACTLR_DISMCYCINT_Pos 0U#define SCnSCB_ACTLR_DISFOLD_Msk (1UL << SCnSCB_ACTLR_DISFOLD_Pos)#define SCnSCB_ACTLR_DISFOLD_Pos 2U#define SCnSCB_ACTLR_FPEXCODIS_Msk (1UL << SCnSCB_ACTLR_FPEXCODIS_Pos)#define SCnSCB_ACTLR_FPEXCODIS_Pos 10U#define SCnSCB_ACTLR_DISRAMODE_Msk (1UL << SCnSCB_ACTLR_DISRAMODE_Pos)#define SCnSCB_ACTLR_DISRAMODE_Pos 11U#define SCnSCB_ACTLR_DISITMATBFLUSH_Msk (1UL << SCnSCB_ACTLR_DISITMATBFLUSH_Pos)#define SCnSCB_ACTLR_DISITMATBFLUSH_Pos 12U#define SCnSCB_ICTR_INTLINESNUM_Msk (0xFUL )#define SCnSCB_ICTR_INTLINESNUM_Pos 0U#define SCB_ABFSR_ITCM_Msk (1UL )#define SCB_ABFSR_ITCM_Pos 0U#define SCB_ABFSR_DTCM_Msk (1UL << SCB_ABFSR_DTCM_Pos)#define SCB_ABFSR_DTCM_Pos 1U#define SCB_ABFSR_AHBP_Msk (1UL << SCB_ABFSR_AHBP_Pos)#define SCB_ABFSR_AHBP_Pos 2U#define SCB_ABFSR_AXIM_Msk (1UL << SCB_ABFSR_AXIM_Pos)#define SCB_ABFSR_AXIM_Pos 3U#define SCB_ABFSR_EPPB_Msk (1UL << SCB_ABFSR_EPPB_Pos)#define SCB_ABFSR_EPPB_Pos 4U#define SCB_ABFSR_AXIMTYPE_Msk (3UL << SCB_ABFSR_AXIMTYPE_Pos)#define SCB_ABFSR_AXIMTYPE_Pos 8U#define SCB_AHBSCR_CTL_Msk (3UL )#define SCB_AHBSCR_CTL_Pos 0U#define SCB_AHBSCR_TPRI_Msk (0x1FFUL << SCB_AHBPCR_TPRI_Pos)#define SCB_AHBSCR_TPRI_Pos 2U#define SCB_AHBSCR_INITCOUNT_Msk (0x1FUL << SCB_AHBPCR_INITCOUNT_Pos)#define SCB_AHBSCR_INITCOUNT_Pos 11U#define SCB_CACR_SIWT_Msk (1UL )#define SCB_CACR_SIWT_Pos 0U#define SCB_CACR_ECCEN_Msk (1UL << SCB_CACR_ECCEN_Pos)#define SCB_CACR_ECCEN_Pos 1U#define SCB_CACR_FORCEWT_Msk (1UL << SCB_CACR_FORCEWT_Pos)#define SCB_CACR_FORCEWT_Pos 2U#define SCB_AHBPCR_EN_Msk (1UL )#define SCB_AHBPCR_EN_Pos 0U#define SCB_AHBPCR_SZ_Msk (7UL << SCB_AHBPCR_SZ_Pos)#define SCB_AHBPCR_SZ_Pos 1U#define SCB_DTCMCR_EN_Msk (1UL )#define SCB_DTCMCR_EN_Pos 0U#define SCB_DTCMCR_RMW_Msk (1UL << SCB_DTCMCR_RMW_Pos)#define SCB_DTCMCR_RMW_Pos 1U#define SCB_DTCMCR_RETEN_Msk (1UL << SCB_DTCMCR_RETEN_Pos)#define SCB_DTCMCR_RETEN_Pos 2U#define SCB_DTCMCR_SZ_Msk (0xFUL << SCB_DTCMCR_SZ_Pos)#define SCB_DTCMCR_SZ_Pos 3U#define SCB_ITCMCR_EN_Msk (1UL )#define SCB_ITCMCR_EN_Pos 0U#define SCB_ITCMCR_RMW_Msk (1UL << SCB_ITCMCR_RMW_Pos)#define SCB_ITCMCR_RMW_Pos 1U#define SCB_ITCMCR_RETEN_Msk (1UL << SCB_ITCMCR_RETEN_Pos)#define SCB_ITCMCR_RETEN_Pos 2U#define SCB_ITCMCR_SZ_Msk (0xFUL << SCB_ITCMCR_SZ_Pos)#define SCB_ITCMCR_SZ_Pos 3U#define SCB_STIR_INTID_Msk (0x1FFUL )#define SCB_STIR_INTID_Pos 0U#define SCB_CSSELR_IND_Msk (1UL )#define SCB_CSSELR_IND_Pos 0U#define SCB_CSSELR_LEVEL_Msk (7UL << SCB_CSSELR_LEVEL_Pos)#define SCB_CSSELR_LEVEL_Pos 1U#define SCB_CCSIDR_LINESIZE_Msk (7UL )#define SCB_CCSIDR_LINESIZE_Pos 0U#define SCB_CCSIDR_WA_Msk (1UL << SCB_CCSIDR_WA_Pos)#define SCB_CCSIDR_WA_Pos 28U#define SCB_CCSIDR_RA_Msk (1UL << SCB_CCSIDR_RA_Pos)#define SCB_CCSIDR_RA_Pos 29U#define SCB_CCSIDR_WB_Msk (1UL << SCB_CCSIDR_WB_Pos)#define SCB_CCSIDR_WB_Pos 30U#define SCB_CCSIDR_WT_Msk (1UL << SCB_CCSIDR_WT_Pos)#define SCB_CCSIDR_WT_Pos 31U#define SCB_CTR_IMINLINE_Msk (0xFUL )#define SCB_CTR_IMINLINE_Pos 0U#define SCB_CTR_DMINLINE_Msk (0xFUL << SCB_CTR_DMINLINE_Pos)#define SCB_CTR_DMINLINE_Pos 16U#define SCB_CTR_ERG_Msk (0xFUL << SCB_CTR_ERG_Pos)#define SCB_CTR_ERG_Pos 20U#define SCB_CTR_CWG_Msk (0xFUL << SCB_CTR_CWG_Pos)#define SCB_CTR_CWG_Pos 24U#define SCB_CTR_FORMAT_Msk (7UL << SCB_CTR_FORMAT_Pos)#define SCB_CTR_FORMAT_Pos 29U#define SCB_CLIDR_LOC_Msk (7UL << SCB_CLIDR_LOC_Pos)#define SCB_CLIDR_LOC_Pos 24U#define SCB_CLIDR_LOUU_Msk (7UL << SCB_CLIDR_LOUU_Pos)#define SCB_CLIDR_LOUU_Pos 27U#define SCB_DFSR_HALTED_Msk (1UL )#define SCB_DFSR_HALTED_Pos 0U#define SCB_DFSR_BKPT_Msk (1UL << SCB_DFSR_BKPT_Pos)#define SCB_DFSR_BKPT_Pos 1U#define SCB_DFSR_DWTTRAP_Msk (1UL << SCB_DFSR_DWTTRAP_Pos)#define SCB_DFSR_DWTTRAP_Pos 2U#define SCB_DFSR_VCATCH_Msk (1UL << SCB_DFSR_VCATCH_Pos)#define SCB_DFSR_VCATCH_Pos 3U#define SCB_DFSR_EXTERNAL_Msk (1UL << SCB_DFSR_EXTERNAL_Pos)#define SCB_DFSR_EXTERNAL_Pos 4U#define SCB_HFSR_VECTTBL_Msk (1UL << SCB_HFSR_VECTTBL_Pos)#define SCB_HFSR_VECTTBL_Pos 1U#define SCB_HFSR_FORCED_Msk (1UL << SCB_HFSR_FORCED_Pos)#define SCB_HFSR_FORCED_Pos 30U#define SCB_HFSR_DEBUGEVT_Msk (1UL << SCB_HFSR_DEBUGEVT_Pos)#define SCB_HFSR_DEBUGEVT_Pos 31U#define SCB_CFSR_UNDEFINSTR_Msk (1UL << SCB_CFSR_UNDEFINSTR_Pos)#define SCB_CFSR_UNDEFINSTR_Pos (SCB_CFSR_USGFAULTSR_Pos + 0U)#define SCB_CFSR_INVSTATE_Msk (1UL << SCB_CFSR_INVSTATE_Pos)#define SCB_CFSR_INVSTATE_Pos (SCB_CFSR_USGFAULTSR_Pos + 1U)#define SCB_CFSR_INVPC_Msk (1UL << SCB_CFSR_INVPC_Pos)#define SCB_CFSR_INVPC_Pos (SCB_CFSR_USGFAULTSR_Pos + 2U)#define SCB_CFSR_NOCP_Msk (1UL << SCB_CFSR_NOCP_Pos)#define SCB_CFSR_NOCP_Pos (SCB_CFSR_USGFAULTSR_Pos + 3U)#define SCB_CFSR_UNALIGNED_Msk (1UL << SCB_CFSR_UNALIGNED_Pos)#define SCB_CFSR_UNALIGNED_Pos (SCB_CFSR_USGFAULTSR_Pos + 8U)#define SCB_CFSR_DIVBYZERO_Msk (1UL << SCB_CFSR_DIVBYZERO_Pos)#define SCB_CFSR_DIVBYZERO_Pos (SCB_CFSR_USGFAULTSR_Pos + 9U)#define SCB_CFSR_IBUSERR_Msk (1UL << SCB_CFSR_IBUSERR_Pos)#define SCB_CFSR_IBUSERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 0U)#define SCB_CFSR_PRECISERR_Msk (1UL << SCB_CFSR_PRECISERR_Pos)#define SCB_CFSR_PRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 1U)#define SCB_CFSR_IMPRECISERR_Msk (1UL << SCB_CFSR_IMPRECISERR_Pos)#define SCB_CFSR_IMPRECISERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 2U)#define SCB_CFSR_UNSTKERR_Msk (1UL << SCB_CFSR_UNSTKERR_Pos)#define SCB_CFSR_UNSTKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 3U)#define SCB_CFSR_STKERR_Msk (1UL << SCB_CFSR_STKERR_Pos)#define SCB_CFSR_STKERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 4U)#define SCB_CFSR_LSPERR_Msk (1UL << SCB_CFSR_LSPERR_Pos)#define SCB_CFSR_LSPERR_Pos (SCB_CFSR_BUSFAULTSR_Pos + 5U)#define SCB_CFSR_BFARVALID_Msk (1UL << SCB_CFSR_BFARVALID_Pos)#define SCB_CFSR_BFARVALID_Pos (SCB_CFSR_BUSFAULTSR_Pos + 7U)#define SCB_CFSR_IACCVIOL_Msk (1UL )#define SCB_CFSR_IACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 0U)#define SCB_CFSR_DACCVIOL_Msk (1UL << SCB_CFSR_DACCVIOL_Pos)#define SCB_CFSR_DACCVIOL_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 1U)#define SCB_CFSR_MUNSTKERR_Msk (1UL << SCB_CFSR_MUNSTKERR_Pos)#define SCB_CFSR_MUNSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 3U)#define SCB_CFSR_MSTKERR_Msk (1UL << SCB_CFSR_MSTKERR_Pos)#define SCB_CFSR_MSTKERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 4U)#define SCB_CFSR_MLSPERR_Msk (1UL << SCB_CFSR_MLSPERR_Pos)#define SCB_CFSR_MLSPERR_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 5U)#define SCB_CFSR_MMARVALID_Msk (1UL << SCB_CFSR_MMARVALID_Pos)#define SCB_CFSR_MMARVALID_Pos (SCB_SHCSR_MEMFAULTACT_Pos + 7U)#define SCB_CFSR_MEMFAULTSR_Msk (0xFFUL )#define SCB_CFSR_MEMFAULTSR_Pos 0U#define SCB_CFSR_BUSFAULTSR_Msk (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)#define SCB_CFSR_BUSFAULTSR_Pos 8U#define SCB_CFSR_USGFAULTSR_Msk (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)#define SCB_CFSR_USGFAULTSR_Pos 16U#define SCB_SHCSR_MEMFAULTACT_Msk (1UL )#define SCB_SHCSR_MEMFAULTACT_Pos 0U#define SCB_SHCSR_BUSFAULTACT_Msk (1UL << SCB_SHCSR_BUSFAULTACT_Pos)#define SCB_SHCSR_BUSFAULTACT_Pos 1U#define SCB_SHCSR_USGFAULTACT_Msk (1UL << SCB_SHCSR_USGFAULTACT_Pos)#define SCB_SHCSR_USGFAULTACT_Pos 3U#define SCB_SHCSR_SVCALLACT_Msk (1UL << SCB_SHCSR_SVCALLACT_Pos)#define SCB_SHCSR_SVCALLACT_Pos 7U#define SCB_SHCSR_MONITORACT_Msk (1UL << SCB_SHCSR_MONITORACT_Pos)#define SCB_SHCSR_MONITORACT_Pos 8U#define SCB_SHCSR_PENDSVACT_Msk (1UL << SCB_SHCSR_PENDSVACT_Pos)#define SCB_SHCSR_PENDSVACT_Pos 10U#define SCB_SHCSR_SYSTICKACT_Msk (1UL << SCB_SHCSR_SYSTICKACT_Pos)#define SCB_SHCSR_SYSTICKACT_Pos 11U#define SCB_SHCSR_USGFAULTPENDED_Msk (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)#define SCB_SHCSR_USGFAULTPENDED_Pos 12U#define SCB_SHCSR_MEMFAULTPENDED_Msk (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)#define SCB_SHCSR_MEMFAULTPENDED_Pos 13U#define SCB_SHCSR_BUSFAULTPENDED_Msk (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)#define SCB_SHCSR_BUSFAULTPENDED_Pos 14U#define SCB_SHCSR_SVCALLPENDED_Msk (1UL << SCB_SHCSR_SVCALLPENDED_Pos)#define SCB_SHCSR_SVCALLPENDED_Pos 15U#define SCB_SHCSR_BUSFAULTENA_Msk (1UL << SCB_SHCSR_BUSFAULTENA_Pos)#define SCB_SHCSR_BUSFAULTENA_Pos 17U#define SCB_SHCSR_USGFAULTENA_Msk (1UL << SCB_SHCSR_USGFAULTENA_Pos)#define SCB_SHCSR_USGFAULTENA_Pos 18U#define SCB_CCR_NONBASETHRDENA_Msk (1UL )#define SCB_CCR_NONBASETHRDENA_Pos 0U#define SCB_CCR_USERSETMPEND_Msk (1UL << SCB_CCR_USERSETMPEND_Pos)#define SCB_CCR_USERSETMPEND_Pos 1U#define SCB_CCR_UNALIGN_TRP_Msk (1UL << SCB_CCR_UNALIGN_TRP_Pos)#define SCB_CCR_UNALIGN_TRP_Pos 3U#define SCB_CCR_DIV_0_TRP_Msk (1UL << SCB_CCR_DIV_0_TRP_Pos)#define SCB_CCR_DIV_0_TRP_Pos 4U#define SCB_CCR_BFHFNMIGN_Msk (1UL << SCB_CCR_BFHFNMIGN_Pos)#define SCB_CCR_BFHFNMIGN_Pos 8U#define SCB_CCR_STKALIGN_Msk (1UL << SCB_CCR_STKALIGN_Pos)#define SCB_CCR_STKALIGN_Pos 9U#define SCB_CCR_BP_Msk (1UL << SCB_CCR_BP_Pos)#define SCB_CCR_BP_Pos 18U#define SCB_SCR_SLEEPONEXIT_Msk (1UL << SCB_SCR_SLEEPONEXIT_Pos)#define SCB_SCR_SLEEPONEXIT_Pos 1U#define SCB_SCR_SLEEPDEEP_Msk (1UL << SCB_SCR_SLEEPDEEP_Pos)#define SCB_SCR_SLEEPDEEP_Pos 2U#define SCB_SCR_SEVONPEND_Msk (1UL << SCB_SCR_SEVONPEND_Pos)#define SCB_SCR_SEVONPEND_Pos 4U#define SCB_AIRCR_VECTRESET_Msk (1UL )#define SCB_AIRCR_VECTRESET_Pos 0U#define SCB_AIRCR_VECTCLRACTIVE_Msk (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)#define SCB_AIRCR_VECTCLRACTIVE_Pos 1U#define SCB_AIRCR_ENDIANESS_Msk (1UL << SCB_AIRCR_ENDIANESS_Pos)#define SCB_AIRCR_ENDIANESS_Pos 15U#define SCB_AIRCR_VECTKEYSTAT_Msk (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)#define SCB_AIRCR_VECTKEYSTAT_Pos 16U#define SCB_VTOR_TBLOFF_Msk (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)#define SCB_VTOR_TBLOFF_Pos 7U#define SCB_ICSR_VECTACTIVE_Msk (0x1FFUL )#define SCB_ICSR_VECTACTIVE_Pos 0U#define SCB_ICSR_RETTOBASE_Msk (1UL << SCB_ICSR_RETTOBASE_Pos)#define SCB_ICSR_RETTOBASE_Pos 11U#define SCB_ICSR_VECTPENDING_Msk (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)#define SCB_ICSR_VECTPENDING_Pos 12U#define SCB_ICSR_ISRPENDING_Msk (1UL << SCB_ICSR_ISRPENDING_Pos)#define SCB_ICSR_ISRPENDING_Pos 22U#define SCB_ICSR_ISRPREEMPT_Msk (1UL << SCB_ICSR_ISRPREEMPT_Pos)#define SCB_ICSR_ISRPREEMPT_Pos 23U#define SCB_ICSR_PENDSTCLR_Msk (1UL << SCB_ICSR_PENDSTCLR_Pos)#define SCB_ICSR_PENDSTCLR_Pos 25U#define SCB_ICSR_PENDSTSET_Msk (1UL << SCB_ICSR_PENDSTSET_Pos)#define SCB_ICSR_PENDSTSET_Pos 26U#define SCB_ICSR_PENDSVCLR_Msk (1UL << SCB_ICSR_PENDSVCLR_Pos)#define SCB_ICSR_PENDSVCLR_Pos 27U#define SCB_ICSR_PENDSVSET_Msk (1UL << SCB_ICSR_PENDSVSET_Pos)#define SCB_ICSR_PENDSVSET_Pos 28U#define SCB_ICSR_NMIPENDSET_Msk (1UL << SCB_ICSR_NMIPENDSET_Pos)#define SCB_ICSR_NMIPENDSET_Pos 31U#define SCB_CPUID_REVISION_Msk (0xFUL )#define SCB_CPUID_REVISION_Pos 0U#define SCB_CPUID_PARTNO_Msk (0xFFFUL << SCB_CPUID_PARTNO_Pos)#define SCB_CPUID_PARTNO_Pos 4U#define SCB_CPUID_ARCHITECTURE_Msk (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)#define SCB_CPUID_ARCHITECTURE_Pos 16U#define SCB_CPUID_VARIANT_Msk (0xFUL << SCB_CPUID_VARIANT_Pos)#define SCB_CPUID_VARIANT_Pos 20U#define SCB_CPUID_IMPLEMENTER_Msk (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)#define SCB_CPUID_IMPLEMENTER_Pos 24U#define NVIC_STIR_INTID_Msk (0x1FFUL )#define NVIC_STIR_INTID_Pos 0U#define CONTROL_nPRIV_Msk (1UL )#define CONTROL_nPRIV_Pos 0U#define CONTROL_SPSEL_Msk (1UL << CONTROL_SPSEL_Pos)#define CONTROL_SPSEL_Pos 1U#define CONTROL_FPCA_Msk (1UL << CONTROL_FPCA_Pos)#define CONTROL_FPCA_Pos 2U#define xPSR_ISR_Msk (0x1FFUL )#define xPSR_ISR_Pos 0U#define xPSR_ICI_IT_1_Msk (0x3FUL << xPSR_ICI_IT_1_Pos)#define xPSR_ICI_IT_1_Pos 10U#define xPSR_GE_Msk (0xFUL << xPSR_GE_Pos)#define xPSR_GE_Pos 16U#define xPSR_T_Msk (1UL << xPSR_T_Pos)#define xPSR_T_Pos 24U#define xPSR_ICI_IT_2_Msk (3UL << xPSR_ICI_IT_2_Pos)#define xPSR_ICI_IT_2_Pos 25U#define xPSR_Q_Msk (1UL << xPSR_Q_Pos)#define xPSR_Q_Pos 27U#define xPSR_V_Msk (1UL << xPSR_V_Pos)#define xPSR_V_Pos 28U#define xPSR_C_Msk (1UL << xPSR_C_Pos)#define xPSR_C_Pos 29U#define xPSR_Z_Msk (1UL << xPSR_Z_Pos)#define xPSR_Z_Pos 30U#define xPSR_N_Msk (1UL << xPSR_N_Pos)#define xPSR_N_Pos 31U#define IPSR_ISR_Msk (0x1FFUL )#define IPSR_ISR_Pos 0U#define APSR_GE_Msk (0xFUL << APSR_GE_Pos)#define APSR_GE_Pos 16U#define APSR_Q_Msk (1UL << APSR_Q_Pos)#define APSR_Q_Pos 27U#define APSR_V_Msk (1UL << APSR_V_Pos)#define APSR_V_Pos 28U#define APSR_C_Msk (1UL << APSR_C_Pos)#define APSR_C_Pos 29U#define APSR_Z_Msk (1UL << APSR_Z_Pos)#define APSR_Z_Pos 30U#define APSR_N_Msk (1UL << APSR_N_Pos)#define APSR_N_Pos 31U#define __IOM volatile#define __OM volatile#define __IM volatile const#define __O volatile#define __I volatile const#define __CORTEX_M (7U)#define __CM7_CMSIS_VERSION ((__CM7_CMSIS_VERSION_MAIN << 16U) | __CM7_CMSIS_VERSION_SUB )#define __CM7_CMSIS_VERSION_SUB ( __CM_CMSIS_VERSION_SUB)#define __CM7_CMSIS_VERSION_MAIN (__CM_CMSIS_VERSION_MAIN)#define __MPU_PRESENT 1U#define __Vendor_SysTickConfig 0U#define HASH_RNG_IRQHandler RNG_IRQHandler#define HASH_RNG_IRQn RNG_IRQn#define IS_HCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_PCD_ALL_INSTANCE(INSTANCE) (((INSTANCE) == USB_OTG_FS) || ((INSTANCE) == USB_OTG_HS))#define IS_WWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == WWDG)#define IS_IWDG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == IWDG)#define IS_IRDA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_SMARTCARD_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_WAKEUP_FROMSTOP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_LIN_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HWFLOW_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_HALFDUPLEX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_UART_DRIVER_ENABLE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_UART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == UART4) || ((__INSTANCE__) == UART5) || ((__INSTANCE__) == USART6) || ((__INSTANCE__) == UART7) || ((__INSTANCE__) == UART8))#define IS_USART_INSTANCE(__INSTANCE__) (((__INSTANCE__) == USART1) || ((__INSTANCE__) == USART2) || ((__INSTANCE__) == USART3) || ((__INSTANCE__) == USART6))#define IS_TIM_COMMUTATION_EVENT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_HALL_SENSOR_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_REPETITION_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCK_DIVISION_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_TRGO2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) )#define IS_TIM_CCXN_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3))))#define IS_TIM_CCX_INSTANCE(__INSTANCE__,__CHANNEL__) ((((__INSTANCE__) == TIM1) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM2) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM3) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM4) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM5) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4))) || (((__INSTANCE__) == TIM8) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2) || ((__CHANNEL__) == TIM_CHANNEL_3) || ((__CHANNEL__) == TIM_CHANNEL_4) || ((__CHANNEL__) == TIM_CHANNEL_5) || ((__CHANNEL__) == TIM_CHANNEL_6))) || (((__INSTANCE__) == TIM9) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM10) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM11) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM12) && (((__CHANNEL__) == TIM_CHANNEL_1) || ((__CHANNEL__) == TIM_CHANNEL_2))) || (((__INSTANCE__) == TIM13) && (((__CHANNEL__) == TIM_CHANNEL_1))) || (((__INSTANCE__) == TIM14) && (((__CHANNEL__) == TIM_CHANNEL_1))))#define IS_TIM_REMAP_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM11))#define IS_TIM_ETR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_SLAVE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_MASTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8))#define IS_TIM_XOR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_ADVANCED_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CLOCKSOURCE_TIX_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_OCXREF_CLEAR_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5))#define IS_TIM_ENCODER_INTERFACE_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COUNTER_MODE_SELECT_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_COMBINED3PHASEPWM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMABURST_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_CC_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_DMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7))#define IS_TIM_CCDMA_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC6_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC5_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC4_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC3_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8))#define IS_TIM_CC2_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM12))#define IS_TIM_CC1_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_TIM_BKIN2_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAKSOURCE_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_BREAK_INSTANCE(INSTANCE) (((INSTANCE) == TIM1) || ((INSTANCE) == TIM8))#define IS_TIM_32B_COUNTER_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM5))#define IS_TIM_INSTANCE(__INSTANCE__) (((__INSTANCE__) == TIM1) || ((__INSTANCE__) == TIM2) || ((__INSTANCE__) == TIM3) || ((__INSTANCE__) == TIM4) || ((__INSTANCE__) == TIM5) || ((__INSTANCE__) == TIM6) || ((__INSTANCE__) == TIM7) || ((__INSTANCE__) == TIM8) || ((__INSTANCE__) == TIM9) || ((__INSTANCE__) == TIM10) || ((__INSTANCE__) == TIM11) || ((__INSTANCE__) == TIM12) || ((__INSTANCE__) == TIM13) || ((__INSTANCE__) == TIM14))#define IS_SPI_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3) || ((__INSTANCE__) == SPI4) || ((__INSTANCE__) == SPI5) || ((__INSTANCE__) == SPI6))#define IS_SPDIFRX_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == SPDIFRX)#define IS_SDMMC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SDMMC1) || ((__INSTANCE__) == SDMMC2))#define IS_SAI_BLOCK_PERIPH IS_SAI_ALL_INSTANCE#define IS_SAI_ALL_INSTANCE(__PERIPH__) (((__PERIPH__) == SAI1_Block_A) || ((__PERIPH__) == SAI1_Block_B) || ((__PERIPH__) == SAI2_Block_A) || ((__PERIPH__) == SAI2_Block_B))#define IS_RTC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RTC)#define IS_RNG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == RNG)#define IS_JPEG_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == JPEG)#define IS_MDIOS_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == MDIOS)#define IS_LTDC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LTDC)#define IS_LPTIM_INSTANCE(__INSTANCE__) ((__INSTANCE__) == LPTIM1)#define IS_I2S_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == SPI1) || ((__INSTANCE__) == SPI2) || ((__INSTANCE__) == SPI3))#define IS_SMBUS_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_I2C_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == I2C1) || ((__INSTANCE__) == I2C2) || ((__INSTANCE__) == I2C3) || ((__INSTANCE__) == I2C4))#define IS_QSPI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == QUADSPI)#define IS_CEC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CEC)#define IS_GPIO_AF_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_GPIO_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == GPIOA) || ((__INSTANCE__) == GPIOB) || ((__INSTANCE__) == GPIOC) || ((__INSTANCE__) == GPIOD) || ((__INSTANCE__) == GPIOE) || ((__INSTANCE__) == GPIOF) || ((__INSTANCE__) == GPIOG) || ((__INSTANCE__) == GPIOH) || ((__INSTANCE__) == GPIOI) || ((__INSTANCE__) == GPIOJ) || ((__INSTANCE__) == GPIOK))#define IS_DMA_STREAM_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == DMA1_Stream0) || ((__INSTANCE__) == DMA1_Stream1) || ((__INSTANCE__) == DMA1_Stream2) || ((__INSTANCE__) == DMA1_Stream3) || ((__INSTANCE__) == DMA1_Stream4) || ((__INSTANCE__) == DMA1_Stream5) || ((__INSTANCE__) == DMA1_Stream6) || ((__INSTANCE__) == DMA1_Stream7) || ((__INSTANCE__) == DMA2_Stream0) || ((__INSTANCE__) == DMA2_Stream1) || ((__INSTANCE__) == DMA2_Stream2) || ((__INSTANCE__) == DMA2_Stream3) || ((__INSTANCE__) == DMA2_Stream4) || ((__INSTANCE__) == DMA2_Stream5) || ((__INSTANCE__) == DMA2_Stream6) || ((__INSTANCE__) == DMA2_Stream7))#define IS_DMA2D_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DMA2D)#define IS_DFSDM_CHANNEL_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Channel0) || ((INSTANCE) == DFSDM1_Channel1) || ((INSTANCE) == DFSDM1_Channel2) || ((INSTANCE) == DFSDM1_Channel3) || ((INSTANCE) == DFSDM1_Channel4) || ((INSTANCE) == DFSDM1_Channel5) || ((INSTANCE) == DFSDM1_Channel6) || ((INSTANCE) == DFSDM1_Channel7))#define IS_DFSDM_FILTER_ALL_INSTANCE(INSTANCE) (((INSTANCE) == DFSDM1_Filter0) || ((INSTANCE) == DFSDM1_Filter1) || ((INSTANCE) == DFSDM1_Filter2) || ((INSTANCE) == DFSDM1_Filter3))#define IS_DCMI_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DCMI)#define IS_DAC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == DAC1)#define IS_CRC_ALL_INSTANCE(__INSTANCE__) ((__INSTANCE__) == CRC)#define IS_CAN_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == CAN1) || ((__INSTANCE__) == CAN2) || ((__INSTANCE__) == CAN3))#define IS_ADC_COMMON_INSTANCE(INSTANCE) ((INSTANCE) == ADC123_COMMON)#define IS_ADC_MULTIMODE_MASTER_INSTANCE(INSTANCE) ((INSTANCE) == ADC1)#define IS_ADC_ALL_INSTANCE(__INSTANCE__) (((__INSTANCE__) == ADC1) || ((__INSTANCE__) == ADC2) || ((__INSTANCE__) == ADC3))#define DSI_WRPCR_REGEN DSI_WRPCR_REGEN_Msk#define DSI_WRPCR_REGEN_Msk (0x1UL << DSI_WRPCR_REGEN_Pos)#define DSI_WRPCR_REGEN_Pos (24U)#define DSI_WRPCR_PLL_ODF1 DSI_WRPCR_PLL_ODF1_Msk#define DSI_WRPCR_PLL_ODF1_Msk (0x1UL << DSI_WRPCR_PLL_ODF1_Pos)#define DSI_WRPCR_PLL_ODF1_Pos (17U)#define DSI_WRPCR_PLL_ODF0 DSI_WRPCR_PLL_ODF0_Msk#define DSI_WRPCR_PLL_ODF0_Msk (0x1UL << DSI_WRPCR_PLL_ODF0_Pos)#define DSI_WRPCR_PLL_ODF0_Pos (16U)#define DSI_WRPCR_PLL_ODF DSI_WRPCR_PLL_ODF_Msk#define DSI_WRPCR_PLL_ODF_Msk (0x3UL << DSI_WRPCR_PLL_ODF_Pos)#define DSI_WRPCR_PLL_ODF_Pos (16U)#define DSI_WRPCR_PLL_IDF3 DSI_WRPCR_PLL_IDF3_Msk#define DSI_WRPCR_PLL_IDF3_Msk (0x1UL << DSI_WRPCR_PLL_IDF3_Pos)#define DSI_WRPCR_PLL_IDF3_Pos (14U)#define DSI_WRPCR_PLL_IDF2 DSI_WRPCR_PLL_IDF2_Msk#define DSI_WRPCR_PLL_IDF2_Msk (0x1UL << DSI_WRPCR_PLL_IDF2_Pos)#define DSI_WRPCR_PLL_IDF2_Pos (13U)#define DSI_WRPCR_PLL_IDF1 DSI_WRPCR_PLL_IDF1_Msk#define DSI_WRPCR_PLL_IDF1_Msk (0x1UL << DSI_WRPCR_PLL_IDF1_Pos)#define DSI_WRPCR_PLL_IDF1_Pos (12U)#define DSI_WRPCR_PLL_IDF0 DSI_WRPCR_PLL_IDF0_Msk#define DSI_WRPCR_PLL_IDF0_Msk (0x1UL << DSI_WRPCR_PLL_IDF0_Pos)#define DSI_WRPCR_PLL_IDF0_Pos (11U)#define DSI_WRPCR_PLL_IDF DSI_WRPCR_PLL_IDF_Msk#define DSI_WRPCR_PLL_IDF_Msk (0xFUL << DSI_WRPCR_PLL_IDF_Pos)#define DSI_WRPCR_PLL_IDF_Pos (11U)#define DSI_WRPCR_PLL_NDIV6 DSI_WRPCR_PLL_NDIV6_Msk#define DSI_WRPCR_PLL_NDIV6_Msk (0x1UL << DSI_WRPCR_PLL_NDIV6_Pos)#define DSI_WRPCR_PLL_NDIV6_Pos (8U)#define DSI_WRPCR_PLL_NDIV5 DSI_WRPCR_PLL_NDIV5_Msk#define DSI_WRPCR_PLL_NDIV5_Msk (0x1UL << DSI_WRPCR_PLL_NDIV5_Pos)#define DSI_WRPCR_PLL_NDIV5_Pos (7U)#define DSI_WRPCR_PLL_NDIV4 DSI_WRPCR_PLL_NDIV4_Msk#define DSI_WRPCR_PLL_NDIV4_Msk (0x1UL << DSI_WRPCR_PLL_NDIV4_Pos)#define DSI_WRPCR_PLL_NDIV4_Pos (6U)#define DSI_WRPCR_PLL_NDIV3 DSI_WRPCR_PLL_NDIV3_Msk#define DSI_WRPCR_PLL_NDIV3_Msk (0x1UL << DSI_WRPCR_PLL_NDIV3_Pos)#define DSI_WRPCR_PLL_NDIV3_Pos (5U)#define DSI_WRPCR_PLL_NDIV2 DSI_WRPCR_PLL_NDIV2_Msk#define DSI_WRPCR_PLL_NDIV2_Msk (0x1UL << DSI_WRPCR_PLL_NDIV2_Pos)#define DSI_WRPCR_PLL_NDIV2_Pos (4U)#define DSI_WRPCR_PLL_NDIV1 DSI_WRPCR_PLL_NDIV1_Msk#define DSI_WRPCR_PLL_NDIV1_Msk (0x1UL << DSI_WRPCR_PLL_NDIV1_Pos)#define DSI_WRPCR_PLL_NDIV1_Pos (3U)#define DSI_WRPCR_PLL_NDIV0 DSI_WRPCR_PLL_NDIV0_Msk#define DSI_WRPCR_PLL_NDIV0_Msk (0x1UL << DSI_WRPCR_PLL_NDIV0_Pos)#define DSI_WRPCR_PLL_NDIV0_Pos (2U)#define DSI_WRPCR_PLL_NDIV DSI_WRPCR_PLL_NDIV_Msk#define DSI_WRPCR_PLL_NDIV_Msk (0x7FUL << DSI_WRPCR_PLL_NDIV_Pos)#define DSI_WRPCR_PLL_NDIV_Pos (2U)#define DSI_WRPCR_PLLEN DSI_WRPCR_PLLEN_Msk#define DSI_WRPCR_PLLEN_Msk (0x1UL << DSI_WRPCR_PLLEN_Pos)#define DSI_WRPCR_PLLEN_Pos (0U)#define DSI_WPCR4_TCLKPOST7 DSI_WPCR4_TCLKPOST7_Msk#define DSI_WPCR4_TCLKPOST7_Msk (0x1UL << DSI_WPCR4_TCLKPOST7_Pos)#define DSI_WPCR4_TCLKPOST7_Pos (7U)#define DSI_WPCR4_TCLKPOST6 DSI_WPCR4_TCLKPOST6_Msk#define DSI_WPCR4_TCLKPOST6_Msk (0x1UL << DSI_WPCR4_TCLKPOST6_Pos)#define DSI_WPCR4_TCLKPOST6_Pos (6U)#define DSI_WPCR4_TCLKPOST5 DSI_WPCR4_TCLKPOST5_Msk#define DSI_WPCR4_TCLKPOST5_Msk (0x1UL << DSI_WPCR4_TCLKPOST5_Pos)#define DSI_WPCR4_TCLKPOST5_Pos (5U)#define DSI_WPCR4_TCLKPOST4 DSI_WPCR4_TCLKPOST4_Msk#define DSI_WPCR4_TCLKPOST4_Msk (0x1UL << DSI_WPCR4_TCLKPOST4_Pos)#define DSI_WPCR4_TCLKPOST4_Pos (4U)#define DSI_WPCR4_TCLKPOST3 DSI_WPCR4_TCLKPOST3_Msk#define DSI_WPCR4_TCLKPOST3_Msk (0x1UL << DSI_WPCR4_TCLKPOST3_Pos)#define DSI_WPCR4_TCLKPOST3_Pos (3U)#define DSI_WPCR4_TCLKPOST2 DSI_WPCR4_TCLKPOST2_Msk#define DSI_WPCR4_TCLKPOST2_Msk (0x1UL << DSI_WPCR4_TCLKPOST2_Pos)#define DSI_WPCR4_TCLKPOST2_Pos (2U)#define DSI_WPCR4_TCLKPOST1 DSI_WPCR4_TCLKPOST1_Msk#define DSI_WPCR4_TCLKPOST1_Msk (0x1UL << DSI_WPCR4_TCLKPOST1_Pos)#define DSI_WPCR4_TCLKPOST1_Pos (1U)#define DSI_WPCR4_TCLKPOST0 DSI_WPCR4_TCLKPOST0_Msk#define DSI_WPCR4_TCLKPOST0_Msk (0x1UL << DSI_WPCR4_TCLKPOST0_Pos)#define DSI_WPCR4_TCLKPOST0_Pos (0U)#define DSI_WPCR4_TCLKPOST DSI_WPCR4_TCLKPOST_Msk#define DSI_WPCR4_TCLKPOST_Msk (0xFFUL << DSI_WPCR4_TCLKPOST_Pos)#define DSI_WPCR4_TCLKPOST_Pos (0U)#define DSI_WPCR3_TLPXC7 DSI_WPCR3_TLPXC7_Msk#define DSI_WPCR3_TLPXC7_Msk (0x1UL << DSI_WPCR3_TLPXC7_Pos)#define DSI_WPCR3_TLPXC7_Pos (31U)#define DSI_WPCR3_TLPXC6 DSI_WPCR3_TLPXC6_Msk#define DSI_WPCR3_TLPXC6_Msk (0x1UL << DSI_WPCR3_TLPXC6_Pos)#define DSI_WPCR3_TLPXC6_Pos (30U)#define DSI_WPCR3_TLPXC5 DSI_WPCR3_TLPXC5_Msk#define DSI_WPCR3_TLPXC5_Msk (0x1UL << DSI_WPCR3_TLPXC5_Pos)#define DSI_WPCR3_TLPXC5_Pos (29U)#define DSI_WPCR3_TLPXC4 DSI_WPCR3_TLPXC4_Msk#define DSI_WPCR3_TLPXC4_Msk (0x1UL << DSI_WPCR3_TLPXC4_Pos)#define DSI_WPCR3_TLPXC4_Pos (28U)#define DSI_WPCR3_TLPXC3 DSI_WPCR3_TLPXC3_Msk#define DSI_WPCR3_TLPXC3_Msk (0x1UL << DSI_WPCR3_TLPXC3_Pos)#define DSI_WPCR3_TLPXC3_Pos (27U)#define DSI_WPCR3_TLPXC2 DSI_WPCR3_TLPXC2_Msk#define DSI_WPCR3_TLPXC2_Msk (0x1UL << DSI_WPCR3_TLPXC2_Pos)#define DSI_WPCR3_TLPXC2_Pos (26U)#define DSI_WPCR3_TLPXC1 DSI_WPCR3_TLPXC1_Msk#define DSI_WPCR3_TLPXC1_Msk (0x1UL << DSI_WPCR3_TLPXC1_Pos)#define DSI_WPCR3_TLPXC1_Pos (25U)#define DSI_WPCR3_TLPXC0 DSI_WPCR3_TLPXC0_Msk#define DSI_WPCR3_TLPXC0_Msk (0x1UL << DSI_WPCR3_TLPXC0_Pos)#define DSI_WPCR3_TLPXC0_Pos (24U)#define DSI_WPCR3_TLPXC DSI_WPCR3_TLPXC_Msk#define DSI_WPCR3_TLPXC_Msk (0xFFUL << DSI_WPCR3_TLPXC_Pos)#define DSI_WPCR3_TLPXC_Pos (24U)#define DSI_WPCR3_THSEXIT7 DSI_WPCR3_THSEXIT7_Msk#define DSI_WPCR3_THSEXIT7_Msk (0x1UL << DSI_WPCR3_THSEXIT7_Pos)#define DSI_WPCR3_THSEXIT7_Pos (23U)#define DSI_WPCR3_THSEXIT6 DSI_WPCR3_THSEXIT6_Msk#define DSI_WPCR3_THSEXIT6_Msk (0x1UL << DSI_WPCR3_THSEXIT6_Pos)#define DSI_WPCR3_THSEXIT6_Pos (22U)#define DSI_WPCR3_THSEXIT5 DSI_WPCR3_THSEXIT5_Msk#define DSI_WPCR3_THSEXIT5_Msk (0x1UL << DSI_WPCR3_THSEXIT5_Pos)#define DSI_WPCR3_THSEXIT5_Pos (21U)#define DSI_WPCR3_THSEXIT4 DSI_WPCR3_THSEXIT4_Msk#define DSI_WPCR3_THSEXIT4_Msk (0x1UL << DSI_WPCR3_THSEXIT4_Pos)#define DSI_WPCR3_THSEXIT4_Pos (20U)#define DSI_WPCR3_THSEXIT3 DSI_WPCR3_THSEXIT3_Msk#define DSI_WPCR3_THSEXIT3_Msk (0x1UL << DSI_WPCR3_THSEXIT3_Pos)#define DSI_WPCR3_THSEXIT3_Pos (19U)#define DSI_WPCR3_THSEXIT2 DSI_WPCR3_THSEXIT2_Msk#define DSI_WPCR3_THSEXIT2_Msk (0x1UL << DSI_WPCR3_THSEXIT2_Pos)#define DSI_WPCR3_THSEXIT2_Pos (18U)#define DSI_WPCR3_THSEXIT1 DSI_WPCR3_THSEXIT1_Msk#define DSI_WPCR3_THSEXIT1_Msk (0x1UL << DSI_WPCR3_THSEXIT1_Pos)#define DSI_WPCR3_THSEXIT1_Pos (17U)#define DSI_WPCR3_THSEXIT0 DSI_WPCR3_THSEXIT0_Msk#define DSI_WPCR3_THSEXIT0_Msk (0x1UL << DSI_WPCR3_THSEXIT0_Pos)#define DSI_WPCR3_THSEXIT0_Pos (16U)#define DSI_WPCR3_THSEXIT DSI_WPCR3_THSEXIT_Msk#define DSI_WPCR3_THSEXIT_Msk (0xFFUL << DSI_WPCR3_THSEXIT_Pos)#define DSI_WPCR3_THSEXIT_Pos (16U)#define DSI_WPCR3_TLPXD7 DSI_WPCR3_TLPXD7_Msk#define DSI_WPCR3_TLPXD7_Msk (0x1UL << DSI_WPCR3_TLPXD7_Pos)#define DSI_WPCR3_TLPXD7_Pos (15U)#define DSI_WPCR3_TLPXD6 DSI_WPCR3_TLPXD6_Msk#define DSI_WPCR3_TLPXD6_Msk (0x1UL << DSI_WPCR3_TLPXD6_Pos)#define DSI_WPCR3_TLPXD6_Pos (14U)#define DSI_WPCR3_TLPXD5 DSI_WPCR3_TLPXD5_Msk#define DSI_WPCR3_TLPXD5_Msk (0x1UL << DSI_WPCR3_TLPXD5_Pos)#define DSI_WPCR3_TLPXD5_Pos (13U)#define DSI_WPCR3_TLPXD4 DSI_WPCR3_TLPXD4_Msk#define DSI_WPCR3_TLPXD4_Msk (0x1UL << DSI_WPCR3_TLPXD4_Pos)#define DSI_WPCR3_TLPXD4_Pos (12U)#define DSI_WPCR3_TLPXD3 DSI_WPCR3_TLPXD3_Msk#define DSI_WPCR3_TLPXD3_Msk (0x1UL << DSI_WPCR3_TLPXD3_Pos)#define DSI_WPCR3_TLPXD3_Pos (11U)#define DSI_WPCR3_TLPXD2 DSI_WPCR3_TLPXD2_Msk#define DSI_WPCR3_TLPXD2_Msk (0x1UL << DSI_WPCR3_TLPXD2_Pos)#define DSI_WPCR3_TLPXD2_Pos (10U)#define DSI_WPCR3_TLPXD1 DSI_WPCR3_TLPXD1_Msk#define DSI_WPCR3_TLPXD1_Msk (0x1UL << DSI_WPCR3_TLPXD1_Pos)#define DSI_WPCR3_TLPXD1_Pos (9U)#define DSI_WPCR3_TLPXD0 DSI_WPCR3_TLPXD0_Msk#define DSI_WPCR3_TLPXD0_Msk (0x1UL << DSI_WPCR3_TLPXD0_Pos)#define DSI_WPCR3_TLPXD0_Pos (8U)#define DSI_WPCR3_TLPXD DSI_WPCR3_TLPXD_Msk#define DSI_WPCR3_TLPXD_Msk (0xFFUL << DSI_WPCR3_TLPXD_Pos)#define DSI_WPCR3_TLPXD_Pos (8U)#define DSI_WPCR3_THSZERO7 DSI_WPCR3_THSZERO7_Msk#define DSI_WPCR3_THSZERO7_Msk (0x1UL << DSI_WPCR3_THSZERO7_Pos)#define DSI_WPCR3_THSZERO7_Pos (7U)#define DSI_WPCR3_THSZERO6 DSI_WPCR3_THSZERO6_Msk#define DSI_WPCR3_THSZERO6_Msk (0x1UL << DSI_WPCR3_THSZERO6_Pos)#define DSI_WPCR3_THSZERO6_Pos (6U)#define DSI_WPCR3_THSZERO5 DSI_WPCR3_THSZERO5_Msk#define DSI_WPCR3_THSZERO5_Msk (0x1UL << DSI_WPCR3_THSZERO5_Pos)#define DSI_WPCR3_THSZERO5_Pos (5U)#define DSI_WPCR3_THSZERO4 DSI_WPCR3_THSZERO4_Msk#define DSI_WPCR3_THSZERO4_Msk (0x1UL << DSI_WPCR3_THSZERO4_Pos)#define DSI_WPCR3_THSZERO4_Pos (4U)#define DSI_WPCR3_THSZERO3 DSI_WPCR3_THSZERO3_Msk#define DSI_WPCR3_THSZERO3_Msk (0x1UL << DSI_WPCR3_THSZERO3_Pos)#define DSI_WPCR3_THSZERO3_Pos (3U)#define DSI_WPCR3_THSZERO2 DSI_WPCR3_THSZERO2_Msk#define DSI_WPCR3_THSZERO2_Msk (0x1UL << DSI_WPCR3_THSZERO2_Pos)#define DSI_WPCR3_THSZERO2_Pos (2U)#define DSI_WPCR3_THSZERO1 DSI_WPCR3_THSZERO1_Msk#define DSI_WPCR3_THSZERO1_Msk (0x1UL << DSI_WPCR3_THSZERO1_Pos)#define DSI_WPCR3_THSZERO1_Pos (1U)#define DSI_WPCR3_THSZERO0 DSI_WPCR3_THSZERO0_Msk#define DSI_WPCR3_THSZERO0_Msk (0x1UL << DSI_WPCR3_THSZERO0_Pos)#define DSI_WPCR3_THSZERO0_Pos (0U)#define DSI_WPCR3_THSZERO DSI_WPCR3_THSZERO_Msk#define DSI_WPCR3_THSZERO_Msk (0xFFUL << DSI_WPCR3_THSZERO_Pos)#define DSI_WPCR3_THSZERO_Pos (0U)#define DSI_WPCR2_THSTRAIL7 DSI_WPCR2_THSTRAIL7_Msk#define DSI_WPCR2_THSTRAIL7_Msk (0x1UL << DSI_WPCR2_THSTRAIL7_Pos)#define DSI_WPCR2_THSTRAIL7_Pos (31U)#define DSI_WPCR2_THSTRAIL6 DSI_WPCR2_THSTRAIL6_Msk#define DSI_WPCR2_THSTRAIL6_Msk (0x1UL << DSI_WPCR2_THSTRAIL6_Pos)#define DSI_WPCR2_THSTRAIL6_Pos (30U)#define DSI_WPCR2_THSTRAIL5 DSI_WPCR2_THSTRAIL5_Msk#define DSI_WPCR2_THSTRAIL5_Msk (0x1UL << DSI_WPCR2_THSTRAIL5_Pos)#define DSI_WPCR2_THSTRAIL5_Pos (29U)#define DSI_WPCR2_THSTRAIL4 DSI_WPCR2_THSTRAIL4_Msk#define DSI_WPCR2_THSTRAIL4_Msk (0x1UL << DSI_WPCR2_THSTRAIL4_Pos)#define DSI_WPCR2_THSTRAIL4_Pos (28U)#define DSI_WPCR2_THSTRAIL3 DSI_WPCR2_THSTRAIL3_Msk#define DSI_WPCR2_THSTRAIL3_Msk (0x1UL << DSI_WPCR2_THSTRAIL3_Pos)#define DSI_WPCR2_THSTRAIL3_Pos (27U)#define DSI_WPCR2_THSTRAIL2 DSI_WPCR2_THSTRAIL2_Msk#define DSI_WPCR2_THSTRAIL2_Msk (0x1UL << DSI_WPCR2_THSTRAIL2_Pos)#define DSI_WPCR2_THSTRAIL2_Pos (26U)#define DSI_WPCR2_THSTRAIL1 DSI_WPCR2_THSTRAIL1_Msk#define DSI_WPCR2_THSTRAIL1_Msk (0x1UL << DSI_WPCR2_THSTRAIL1_Pos)#define DSI_WPCR2_THSTRAIL1_Pos (25U)#define DSI_WPCR2_THSTRAIL0 DSI_WPCR2_THSTRAIL0_Msk#define DSI_WPCR2_THSTRAIL0_Msk (0x1UL << DSI_WPCR2_THSTRAIL0_Pos)#define DSI_WPCR2_THSTRAIL0_Pos (24U)#define DSI_WPCR2_THSTRAIL DSI_WPCR2_THSTRAIL_Msk#define DSI_WPCR2_THSTRAIL_Msk (0xFFUL << DSI_WPCR2_THSTRAIL_Pos)#define DSI_WPCR2_THSTRAIL_Pos (24U)#define DSI_WPCR2_THSPREP7 DSI_WPCR2_THSPREP7_Msk#define DSI_WPCR2_THSPREP7_Msk (0x1UL << DSI_WPCR2_THSPREP7_Pos)#define DSI_WPCR2_THSPREP7_Pos (23U)#define DSI_WPCR2_THSPREP6 DSI_WPCR2_THSPREP6_Msk#define DSI_WPCR2_THSPREP6_Msk (0x1UL << DSI_WPCR2_THSPREP6_Pos)#define DSI_WPCR2_THSPREP6_Pos (22U)#define DSI_WPCR2_THSPREP5 DSI_WPCR2_THSPREP5_Msk#define DSI_WPCR2_THSPREP5_Msk (0x1UL << DSI_WPCR2_THSPREP5_Pos)#define DSI_WPCR2_THSPREP5_Pos (21U)#define DSI_WPCR2_THSPREP4 DSI_WPCR2_THSPREP4_Msk#define DSI_WPCR2_THSPREP4_Msk (0x1UL << DSI_WPCR2_THSPREP4_Pos)#define DSI_WPCR2_THSPREP4_Pos (20U)#define DSI_WPCR2_THSPREP3 DSI_WPCR2_THSPREP3_Msk#define DSI_WPCR2_THSPREP3_Msk (0x1UL << DSI_WPCR2_THSPREP3_Pos)#define DSI_WPCR2_THSPREP3_Pos (19U)#define DSI_WPCR2_THSPREP2 DSI_WPCR2_THSPREP2_Msk#define DSI_WPCR2_THSPREP2_Msk (0x1UL << DSI_WPCR2_THSPREP2_Pos)#define DSI_WPCR2_THSPREP2_Pos (18U)#define DSI_WPCR2_THSPREP1 DSI_WPCR2_THSPREP1_Msk#define DSI_WPCR2_THSPREP1_Msk (0x1UL << DSI_WPCR2_THSPREP1_Pos)#define DSI_WPCR2_THSPREP1_Pos (17U)#define DSI_WPCR2_THSPREP0 DSI_WPCR2_THSPREP0_Msk#define DSI_WPCR2_THSPREP0_Msk (0x1UL << DSI_WPCR2_THSPREP0_Pos)#define DSI_WPCR2_THSPREP0_Pos (16U)#define DSI_WPCR2_THSPREP DSI_WPCR2_THSPREP_Msk#define DSI_WPCR2_THSPREP_Msk (0xFFUL << DSI_WPCR2_THSPREP_Pos)#define DSI_WPCR2_THSPREP_Pos (16U)#define DSI_WPCR2_TCLKZERO7 DSI_WPCR2_TCLKZERO7_Msk#define DSI_WPCR2_TCLKZERO7_Msk (0x1UL << DSI_WPCR2_TCLKZERO7_Pos)#define DSI_WPCR2_TCLKZERO7_Pos (15U)#define DSI_WPCR2_TCLKZERO6 DSI_WPCR2_TCLKZERO6_Msk#define DSI_WPCR2_TCLKZERO6_Msk (0x1UL << DSI_WPCR2_TCLKZERO6_Pos)#define DSI_WPCR2_TCLKZERO6_Pos (14U)#define DSI_WPCR2_TCLKZERO5 DSI_WPCR2_TCLKZERO5_Msk#define DSI_WPCR2_TCLKZERO5_Msk (0x1UL << DSI_WPCR2_TCLKZERO5_Pos)#define DSI_WPCR2_TCLKZERO5_Pos (13U)#define DSI_WPCR2_TCLKZERO4 DSI_WPCR2_TCLKZERO4_Msk#define DSI_WPCR2_TCLKZERO4_Msk (0x1UL << DSI_WPCR2_TCLKZERO4_Pos)#define DSI_WPCR2_TCLKZERO4_Pos (12U)#define DSI_WPCR2_TCLKZERO3 DSI_WPCR2_TCLKZERO3_Msk#define DSI_WPCR2_TCLKZERO3_Msk (0x1UL << DSI_WPCR2_TCLKZERO3_Pos)#define DSI_WPCR2_TCLKZERO3_Pos (11U)#define DSI_WPCR2_TCLKZERO2 DSI_WPCR2_TCLKZERO2_Msk#define DSI_WPCR2_TCLKZERO2_Msk (0x1UL << DSI_WPCR2_TCLKZERO2_Pos)#define DSI_WPCR2_TCLKZERO2_Pos (10U)#define DSI_WPCR2_TCLKZERO1 DSI_WPCR2_TCLKZERO1_Msk#define DSI_WPCR2_TCLKZERO1_Msk (0x1UL << DSI_WPCR2_TCLKZERO1_Pos)#define DSI_WPCR2_TCLKZERO1_Pos (9U)#define DSI_WPCR2_TCLKZERO0 DSI_WPCR2_TCLKZERO0_Msk#define DSI_WPCR2_TCLKZERO0_Msk (0x1UL << DSI_WPCR2_TCLKZERO0_Pos)#define DSI_WPCR2_TCLKZERO0_Pos (8U)#define DSI_WPCR2_TCLKZERO DSI_WPCR2_TCLKZERO_Msk#define DSI_WPCR2_TCLKZERO_Msk (0xFFUL << DSI_WPCR2_TCLKZERO_Pos)#define DSI_WPCR2_TCLKZERO_Pos (8U)#define DSI_WPCR2_TCLKPREP7 DSI_WPCR2_TCLKPREP7_Msk#define DSI_WPCR2_TCLKPREP7_Msk (0x1UL << DSI_WPCR2_TCLKPREP7_Pos)#define DSI_WPCR2_TCLKPREP7_Pos (7U)#define DSI_WPCR2_TCLKPREP6 DSI_WPCR2_TCLKPREP6_Msk#define DSI_WPCR2_TCLKPREP6_Msk (0x1UL << DSI_WPCR2_TCLKPREP6_Pos)#define DSI_WPCR2_TCLKPREP6_Pos (6U)#define DSI_WPCR2_TCLKPREP5 DSI_WPCR2_TCLKPREP5_Msk#define DSI_WPCR2_TCLKPREP5_Msk (0x1UL << DSI_WPCR2_TCLKPREP5_Pos)#define DSI_WPCR2_TCLKPREP5_Pos (5U)#define DSI_WPCR2_TCLKPREP4 DSI_WPCR2_TCLKPREP4_Msk#define DSI_WPCR2_TCLKPREP4_Msk (0x1UL << DSI_WPCR2_TCLKPREP4_Pos)#define DSI_WPCR2_TCLKPREP4_Pos (4U)#define DSI_WPCR2_TCLKPREP3 DSI_WPCR2_TCLKPREP3_Msk#define DSI_WPCR2_TCLKPREP3_Msk (0x1UL << DSI_WPCR2_TCLKPREP3_Pos)#define DSI_WPCR2_TCLKPREP3_Pos (3U)#define DSI_WPCR2_TCLKPREP2 DSI_WPCR2_TCLKPREP2_Msk#define DSI_WPCR2_TCLKPREP2_Msk (0x1UL << DSI_WPCR2_TCLKPREP2_Pos)#define DSI_WPCR2_TCLKPREP2_Pos (2U)#define DSI_WPCR2_TCLKPREP1 DSI_WPCR2_TCLKPREP1_Msk#define DSI_WPCR2_TCLKPREP1_Msk (0x1UL << DSI_WPCR2_TCLKPREP1_Pos)#define DSI_WPCR2_TCLKPREP1_Pos (1U)#define DSI_WPCR2_TCLKPREP0 DSI_WPCR2_TCLKPREP0_Msk#define DSI_WPCR2_TCLKPREP0_Msk (0x1UL << DSI_WPCR2_TCLKPREP0_Pos)#define DSI_WPCR2_TCLKPREP0_Pos (0U)#define DSI_WPCR2_TCLKPREP DSI_WPCR2_TCLKPREP_Msk#define DSI_WPCR2_TCLKPREP_Msk (0xFFUL << DSI_WPCR2_TCLKPREP_Pos)#define DSI_WPCR2_TCLKPREP_Pos (0U)#define DSI_WPCR1_LPRXFT1 DSI_WPCR1_LPRXFT1_Msk#define DSI_WPCR1_LPRXFT1_Msk (0x1UL << DSI_WPCR1_LPRXFT1_Pos)#define DSI_WPCR1_LPRXFT1_Pos (26U)#define DSI_WPCR1_LPRXFT0 DSI_WPCR1_LPRXFT0_Msk#define DSI_WPCR1_LPRXFT0_Msk (0x1UL << DSI_WPCR1_LPRXFT0_Pos)#define DSI_WPCR1_LPRXFT0_Pos (25U)#define DSI_WPCR1_LPRXFT DSI_WPCR1_LPRXFT_Msk#define DSI_WPCR1_LPRXFT_Msk (0x3UL << DSI_WPCR1_LPRXFT_Pos)#define DSI_WPCR1_LPRXFT_Pos (25U)#define DSI_WPCR1_FLPRXLPM DSI_WPCR1_FLPRXLPM_Msk#define DSI_WPCR1_FLPRXLPM_Msk (0x1UL << DSI_WPCR1_FLPRXLPM_Pos)#define DSI_WPCR1_FLPRXLPM_Pos (22U)#define DSI_WPCR1_HSTXSRCDL1 DSI_WPCR1_HSTXSRCDL1_Msk#define DSI_WPCR1_HSTXSRCDL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL1_Pos)#define DSI_WPCR1_HSTXSRCDL1_Pos (19U)#define DSI_WPCR1_HSTXSRCDL0 DSI_WPCR1_HSTXSRCDL0_Msk#define DSI_WPCR1_HSTXSRCDL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCDL0_Pos)#define DSI_WPCR1_HSTXSRCDL0_Pos (18U)#define DSI_WPCR1_HSTXSRCDL DSI_WPCR1_HSTXSRCDL_Msk#define DSI_WPCR1_HSTXSRCDL_Msk (0x3UL << DSI_WPCR1_HSTXSRCDL_Pos)#define DSI_WPCR1_HSTXSRCDL_Pos (18U)#define DSI_WPCR1_HSTXSRCCL1 DSI_WPCR1_HSTXSRCCL1_Msk#define DSI_WPCR1_HSTXSRCCL1_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL1_Pos)#define DSI_WPCR1_HSTXSRCCL1_Pos (17U)#define DSI_WPCR1_HSTXSRCCL0 DSI_WPCR1_HSTXSRCCL0_Msk#define DSI_WPCR1_HSTXSRCCL0_Msk (0x1UL << DSI_WPCR1_HSTXSRCCL0_Pos)#define DSI_WPCR1_HSTXSRCCL0_Pos (16U)#define DSI_WPCR1_HSTXSRCCL DSI_WPCR1_HSTXSRCCL_Msk#define DSI_WPCR1_HSTXSRCCL_Msk (0x3UL << DSI_WPCR1_HSTXSRCCL_Pos)#define DSI_WPCR1_HSTXSRCCL_Pos (16U)#define DSI_WPCR1_LPRXVCDL1 DSI_WPCR1_LPRXVCDL1_Msk#define DSI_WPCR1_LPRXVCDL1_Msk (0x1UL << DSI_WPCR1_LPRXVCDL1_Pos)#define DSI_WPCR1_LPRXVCDL1_Pos (15U)#define DSI_WPCR1_LPRXVCDL0 DSI_WPCR1_LPRXVCDL0_Msk#define DSI_WPCR1_LPRXVCDL0_Msk (0x1UL << DSI_WPCR1_LPRXVCDL0_Pos)#define DSI_WPCR1_LPRXVCDL0_Pos (14U)#define DSI_WPCR1_LPRXVCDL DSI_WPCR1_LPRXVCDL_Msk#define DSI_WPCR1_LPRXVCDL_Msk (0x3UL << DSI_WPCR1_LPRXVCDL_Pos)#define DSI_WPCR1_LPRXVCDL_Pos (14U)#define DSI_WPCR1_SDDC DSI_WPCR1_SDDC_Msk#define DSI_WPCR1_SDDC_Msk (0x1UL << DSI_WPCR1_SDDC_Pos)#define DSI_WPCR1_SDDC_Pos (12U)#define DSI_WPCR1_LPSRCDL1 DSI_WPCR1_LPSRCDL1_Msk#define DSI_WPCR1_LPSRCDL1_Msk (0x1UL << DSI_WPCR1_LPSRCDL1_Pos)#define DSI_WPCR1_LPSRCDL1_Pos (9U)#define DSI_WPCR1_LPSRCDL0 DSI_WPCR1_LPSRCDL0_Msk#define DSI_WPCR1_LPSRCDL0_Msk (0x1UL << DSI_WPCR1_LPSRCDL0_Pos)#define DSI_WPCR1_LPSRCDL0_Pos (8U)#define DSI_WPCR1_LPSRCDL DSI_WPCR1_LPSRCDL_Msk#define DSI_WPCR1_LPSRCDL_Msk (0x3UL << DSI_WPCR1_LPSRCDL_Pos)#define DSI_WPCR1_LPSRCDL_Pos (8U)#define DSI_WPCR1_LPSRCCL1 DSI_WPCR1_LPSRCCL1_Msk#define DSI_WPCR1_LPSRCCL1_Msk (0x1UL << DSI_WPCR1_LPSRCCL1_Pos)#define DSI_WPCR1_LPSRCCL1_Pos (7U)#define DSI_WPCR1_LPSRCCL0 DSI_WPCR1_LPSRCCL0_Msk#define DSI_WPCR1_LPSRCCL0_Msk (0x1UL << DSI_WPCR1_LPSRCCL0_Pos)#define DSI_WPCR1_LPSRCCL0_Pos (6U)#define DSI_WPCR1_LPSRCCL DSI_WPCR1_LPSRCCL_Msk#define DSI_WPCR1_LPSRCCL_Msk (0x3UL << DSI_WPCR1_LPSRCCL_Pos)#define DSI_WPCR1_LPSRCCL_Pos (6U)#define DSI_WPCR1_HSTXDDL1 DSI_WPCR1_HSTXDDL1_Msk#define DSI_WPCR1_HSTXDDL1_Msk (0x1UL << DSI_WPCR1_HSTXDDL1_Pos)#define DSI_WPCR1_HSTXDDL1_Pos (3U)#define DSI_WPCR1_HSTXDDL0 DSI_WPCR1_HSTXDDL0_Msk#define DSI_WPCR1_HSTXDDL0_Msk (0x1UL << DSI_WPCR1_HSTXDDL0_Pos)#define DSI_WPCR1_HSTXDDL0_Pos (2U)#define DSI_WPCR1_HSTXDDL DSI_WPCR1_HSTXDDL_Msk#define DSI_WPCR1_HSTXDDL_Msk (0x3UL << DSI_WPCR1_HSTXDDL_Pos)#define DSI_WPCR1_HSTXDDL_Pos (2U)#define DSI_WPCR1_HSTXDCL1 DSI_WPCR1_HSTXDCL1_Msk#define DSI_WPCR1_HSTXDCL1_Msk (0x1UL << DSI_WPCR1_HSTXDCL1_Pos)#define DSI_WPCR1_HSTXDCL1_Pos (1U)#define DSI_WPCR1_HSTXDCL0 DSI_WPCR1_HSTXDCL0_Msk#define DSI_WPCR1_HSTXDCL0_Msk (0x1UL << DSI_WPCR1_HSTXDCL0_Pos)#define DSI_WPCR1_HSTXDCL0_Pos (0U)#define DSI_WPCR1_HSTXDCL DSI_WPCR1_HSTXDCL_Msk#define DSI_WPCR1_HSTXDCL_Msk (0x3UL << DSI_WPCR1_HSTXDCL_Pos)#define DSI_WPCR1_HSTXDCL_Pos (0U)#define DSI_WPCR0_TCLKPOSTEN DSI_WPCR0_TCLKPOSTEN_Msk#define DSI_WPCR0_TCLKPOSTEN_Msk (0x1UL << DSI_WPCR0_TCLKPOSTEN_Pos)#define DSI_WPCR0_TCLKPOSTEN_Pos (27U)#define DSI_WPCR0_TLPXCEN DSI_WPCR0_TLPXCEN_Msk#define DSI_WPCR0_TLPXCEN_Msk (0x1UL << DSI_WPCR0_TLPXCEN_Pos)#define DSI_WPCR0_TLPXCEN_Pos (26U)#define DSI_WPCR0_THSEXITEN DSI_WPCR0_THSEXITEN_Msk#define DSI_WPCR0_THSEXITEN_Msk (0x1UL << DSI_WPCR0_THSEXITEN_Pos)#define DSI_WPCR0_THSEXITEN_Pos (25U)#define DSI_WPCR0_TLPXDEN DSI_WPCR0_TLPXDEN_Msk#define DSI_WPCR0_TLPXDEN_Msk (0x1UL << DSI_WPCR0_TLPXDEN_Pos)#define DSI_WPCR0_TLPXDEN_Pos (24U)#define DSI_WPCR0_THSZEROEN DSI_WPCR0_THSZEROEN_Msk#define DSI_WPCR0_THSZEROEN_Msk (0x1UL << DSI_WPCR0_THSZEROEN_Pos)#define DSI_WPCR0_THSZEROEN_Pos (23U)#define DSI_WPCR0_THSTRAILEN DSI_WPCR0_THSTRAILEN_Msk#define DSI_WPCR0_THSTRAILEN_Msk (0x1UL << DSI_WPCR0_THSTRAILEN_Pos)#define DSI_WPCR0_THSTRAILEN_Pos (22U)#define DSI_WPCR0_THSPREPEN DSI_WPCR0_THSPREPEN_Msk#define DSI_WPCR0_THSPREPEN_Msk (0x1UL << DSI_WPCR0_THSPREPEN_Pos)#define DSI_WPCR0_THSPREPEN_Pos (21U)#define DSI_WPCR0_TCLKZEROEN DSI_WPCR0_TCLKZEROEN_Msk#define DSI_WPCR0_TCLKZEROEN_Msk (0x1UL << DSI_WPCR0_TCLKZEROEN_Pos)#define DSI_WPCR0_TCLKZEROEN_Pos (20U)#define DSI_WPCR0_TCLKPREPEN DSI_WPCR0_TCLKPREPEN_Msk#define DSI_WPCR0_TCLKPREPEN_Msk (0x1UL << DSI_WPCR0_TCLKPREPEN_Pos)#define DSI_WPCR0_TCLKPREPEN_Pos (19U)#define DSI_WPCR0_PDEN DSI_WPCR0_PDEN_Msk#define DSI_WPCR0_PDEN_Msk (0x1UL << DSI_WPCR0_PDEN_Pos)#define DSI_WPCR0_PDEN_Pos (18U)#define DSI_WPCR0_TDDL DSI_WPCR0_TDDL_Msk#define DSI_WPCR0_TDDL_Msk (0x1UL << DSI_WPCR0_TDDL_Pos)#define DSI_WPCR0_TDDL_Pos (16U)#define DSI_WPCR0_CDOFFDL DSI_WPCR0_CDOFFDL_Msk#define DSI_WPCR0_CDOFFDL_Msk (0x1UL << DSI_WPCR0_CDOFFDL_Pos)#define DSI_WPCR0_CDOFFDL_Pos (14U)#define DSI_WPCR0_FTXSMDL DSI_WPCR0_FTXSMDL_Msk#define DSI_WPCR0_FTXSMDL_Msk (0x1UL << DSI_WPCR0_FTXSMDL_Pos)#define DSI_WPCR0_FTXSMDL_Pos (13U)#define DSI_WPCR0_FTXSMCL DSI_WPCR0_FTXSMCL_Msk#define DSI_WPCR0_FTXSMCL_Msk (0x1UL << DSI_WPCR0_FTXSMCL_Pos)#define DSI_WPCR0_FTXSMCL_Pos (12U)#define DSI_WPCR0_HSIDL1 DSI_WPCR0_HSIDL1_Msk#define DSI_WPCR0_HSIDL1_Msk (0x1UL << DSI_WPCR0_HSIDL1_Pos)#define DSI_WPCR0_HSIDL1_Pos (11U)#define DSI_WPCR0_HSIDL0 DSI_WPCR0_HSIDL0_Msk#define DSI_WPCR0_HSIDL0_Msk (0x1UL << DSI_WPCR0_HSIDL0_Pos)#define DSI_WPCR0_HSIDL0_Pos (10U)#define DSI_WPCR0_HSICL DSI_WPCR0_HSICL_Msk#define DSI_WPCR0_HSICL_Msk (0x1UL << DSI_WPCR0_HSICL_Pos)#define DSI_WPCR0_HSICL_Pos (9U)#define DSI_WPCR0_SWDL1 DSI_WPCR0_SWDL1_Msk#define DSI_WPCR0_SWDL1_Msk (0x1UL << DSI_WPCR0_SWDL1_Pos)#define DSI_WPCR0_SWDL1_Pos (8U)#define DSI_WPCR0_SWDL0 DSI_WPCR0_SWDL0_Msk#define DSI_WPCR0_SWDL0_Msk (0x1UL << DSI_WPCR0_SWDL0_Pos)#define DSI_WPCR0_SWDL0_Pos (7U)#define DSI_WPCR0_SWCL DSI_WPCR0_SWCL_Msk#define DSI_WPCR0_SWCL_Msk (0x1UL << DSI_WPCR0_SWCL_Pos)#define DSI_WPCR0_SWCL_Pos (6U)#define DSI_WPCR0_UIX4_5 (0x20UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_4 (0x10UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_3 (0x08UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_2 (0x04UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_1 (0x02UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_0 (0x01UL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4 DSI_WPCR0_UIX4_Msk#define DSI_WPCR0_UIX4_Msk (0x3FUL << DSI_WPCR0_UIX4_Pos)#define DSI_WPCR0_UIX4_Pos (0U)#define DSI_WIFCR_CRRIF DSI_WIFCR_CRRIF_Msk#define DSI_WIFCR_CRRIF_Msk (0x1UL << DSI_WIFCR_CRRIF_Pos)#define DSI_WIFCR_CRRIF_Pos (13U)#define DSI_WIFCR_CPLLUIF DSI_WIFCR_CPLLUIF_Msk#define DSI_WIFCR_CPLLUIF_Msk (0x1UL << DSI_WIFCR_CPLLUIF_Pos)#define DSI_WIFCR_CPLLUIF_Pos (10U)#define DSI_WIFCR_CPLLLIF DSI_WIFCR_CPLLLIF_Msk#define DSI_WIFCR_CPLLLIF_Msk (0x1UL << DSI_WIFCR_CPLLLIF_Pos)#define DSI_WIFCR_CPLLLIF_Pos (9U)#define DSI_WIFCR_CERIF DSI_WIFCR_CERIF_Msk#define DSI_WIFCR_CERIF_Msk (0x1UL << DSI_WIFCR_CERIF_Pos)#define DSI_WIFCR_CERIF_Pos (1U)#define DSI_WIFCR_CTEIF DSI_WIFCR_CTEIF_Msk#define DSI_WIFCR_CTEIF_Msk (0x1UL << DSI_WIFCR_CTEIF_Pos)#define DSI_WIFCR_CTEIF_Pos (0U)#define DSI_WISR_RRIF DSI_WISR_RRIF_Msk#define DSI_WISR_RRIF_Msk (0x1UL << DSI_WISR_RRIF_Pos)#define DSI_WISR_RRIF_Pos (13U)#define DSI_WISR_RRS DSI_WISR_RRS_Msk#define DSI_WISR_RRS_Msk (0x1UL << DSI_WISR_RRS_Pos)#define DSI_WISR_RRS_Pos (12U)#define DSI_WISR_PLLUIF DSI_WISR_PLLUIF_Msk#define DSI_WISR_PLLUIF_Msk (0x1UL << DSI_WISR_PLLUIF_Pos)#define DSI_WISR_PLLUIF_Pos (10U)#define DSI_WISR_PLLLIF DSI_WISR_PLLLIF_Msk#define DSI_WISR_PLLLIF_Msk (0x1UL << DSI_WISR_PLLLIF_Pos)#define DSI_WISR_PLLLIF_Pos (9U)#define DSI_WISR_PLLLS DSI_WISR_PLLLS_Msk#define DSI_WISR_PLLLS_Msk (0x1UL << DSI_WISR_PLLLS_Pos)#define DSI_WISR_PLLLS_Pos (8U)#define DSI_WISR_BUSY DSI_WISR_BUSY_Msk#define DSI_WISR_BUSY_Msk (0x1UL << DSI_WISR_BUSY_Pos)#define DSI_WISR_BUSY_Pos (2U)#define DSI_WISR_ERIF DSI_WISR_ERIF_Msk#define DSI_WISR_ERIF_Msk (0x1UL << DSI_WISR_ERIF_Pos)#define DSI_WISR_ERIF_Pos (1U)#define DSI_WISR_TEIF DSI_WISR_TEIF_Msk#define DSI_WISR_TEIF_Msk (0x1UL << DSI_WISR_TEIF_Pos)#define DSI_WISR_TEIF_Pos (0U)#define DSI_WIER_RRIE DSI_WIER_RRIE_Msk#define DSI_WIER_RRIE_Msk (0x1UL << DSI_WIER_RRIE_Pos)#define DSI_WIER_RRIE_Pos (13U)#define DSI_WIER_PLLUIE DSI_WIER_PLLUIE_Msk#define DSI_WIER_PLLUIE_Msk (0x1UL << DSI_WIER_PLLUIE_Pos)#define DSI_WIER_PLLUIE_Pos (10U)#define DSI_WIER_PLLLIE DSI_WIER_PLLLIE_Msk#define DSI_WIER_PLLLIE_Msk (0x1UL << DSI_WIER_PLLLIE_Pos)#define DSI_WIER_PLLLIE_Pos (9U)#define DSI_WIER_ERIE DSI_WIER_ERIE_Msk#define DSI_WIER_ERIE_Msk (0x1UL << DSI_WIER_ERIE_Pos)#define DSI_WIER_ERIE_Pos (1U)#define DSI_WIER_TEIE DSI_WIER_TEIE_Msk#define DSI_WIER_TEIE_Msk (0x1UL << DSI_WIER_TEIE_Pos)#define DSI_WIER_TEIE_Pos (0U)#define DSI_WCR_DSIEN DSI_WCR_DSIEN_Msk#define DSI_WCR_DSIEN_Msk (0x1UL << DSI_WCR_DSIEN_Pos)#define DSI_WCR_DSIEN_Pos (3U)#define DSI_WCR_LTDCEN DSI_WCR_LTDCEN_Msk#define DSI_WCR_LTDCEN_Msk (0x1UL << DSI_WCR_LTDCEN_Pos)#define DSI_WCR_LTDCEN_Pos (2U)#define DSI_WCR_SHTDN DSI_WCR_SHTDN_Msk#define DSI_WCR_SHTDN_Msk (0x1UL << DSI_WCR_SHTDN_Pos)#define DSI_WCR_SHTDN_Pos (1U)#define DSI_WCR_COLM DSI_WCR_COLM_Msk#define DSI_WCR_COLM_Msk (0x1UL << DSI_WCR_COLM_Pos)#define DSI_WCR_COLM_Pos (0U)#define DSI_WCFGR_VSPOL DSI_WCFGR_VSPOL_Msk#define DSI_WCFGR_VSPOL_Msk (0x1UL << DSI_WCFGR_VSPOL_Pos)#define DSI_WCFGR_VSPOL_Pos (7U)#define DSI_WCFGR_AR DSI_WCFGR_AR_Msk#define DSI_WCFGR_AR_Msk (0x1UL << DSI_WCFGR_AR_Pos)#define DSI_WCFGR_AR_Pos (6U)#define DSI_WCFGR_TEPOL DSI_WCFGR_TEPOL_Msk#define DSI_WCFGR_TEPOL_Msk (0x1UL << DSI_WCFGR_TEPOL_Pos)#define DSI_WCFGR_TEPOL_Pos (5U)#define DSI_WCFGR_TESRC DSI_WCFGR_TESRC_Msk#define DSI_WCFGR_TESRC_Msk (0x1UL << DSI_WCFGR_TESRC_Pos)#define DSI_WCFGR_TESRC_Pos (4U)#define DSI_WCFGR_COLMUX2 DSI_WCFGR_COLMUX2_Msk#define DSI_WCFGR_COLMUX2_Msk (0x1UL << DSI_WCFGR_COLMUX2_Pos)#define DSI_WCFGR_COLMUX2_Pos (3U)#define DSI_WCFGR_COLMUX1 DSI_WCFGR_COLMUX1_Msk#define DSI_WCFGR_COLMUX1_Msk (0x1UL << DSI_WCFGR_COLMUX1_Pos)#define DSI_WCFGR_COLMUX1_Pos (2U)#define DSI_WCFGR_COLMUX0 DSI_WCFGR_COLMUX0_Msk#define DSI_WCFGR_COLMUX0_Msk (0x1UL << DSI_WCFGR_COLMUX0_Pos)#define DSI_WCFGR_COLMUX0_Pos (1U)#define DSI_WCFGR_COLMUX DSI_WCFGR_COLMUX_Msk#define DSI_WCFGR_COLMUX_Msk (0x7UL << DSI_WCFGR_COLMUX_Pos)#define DSI_WCFGR_COLMUX_Pos (1U)#define DSI_WCFGR_DSIM DSI_WCFGR_DSIM_Msk#define DSI_WCFGR_DSIM_Msk (0x1UL << DSI_WCFGR_DSIM_Pos)#define DSI_WCFGR_DSIM_Pos (0U)#define DSI_TDCCR_S3DC DSI_TDCCR_S3DC_Msk#define DSI_TDCCR_S3DC_Msk (0x1UL << DSI_TDCCR_S3DC_Pos)#define DSI_TDCCR_S3DC_Pos (16U)#define DSI_TDCCR_RF DSI_TDCCR_RF_Msk#define DSI_TDCCR_RF_Msk (0x1UL << DSI_TDCCR_RF_Pos)#define DSI_TDCCR_RF_Pos (5U)#define DSI_TDCCR_SVS DSI_TDCCR_SVS_Msk#define DSI_TDCCR_SVS_Msk (0x1UL << DSI_TDCCR_SVS_Pos)#define DSI_TDCCR_SVS_Pos (4U)#define DSI_TDCCR_3DF1 0x00000008U#define DSI_TDCCR_3DF0 0x00000004U#define DSI_TDCCR_3DF 0x0000000CU#define DSI_TDCCR_3DM1 0x00000002U#define DSI_TDCCR_3DM0 0x00000001U#define DSI_TDCCR_3DM 0x00000003U#define DSI_VVACCR_VA13 DSI_VVACCR_VA13_Msk#define DSI_VVACCR_VA13_Msk (0x1UL << DSI_VVACCR_VA13_Pos)#define DSI_VVACCR_VA13_Pos (13U)#define DSI_VVACCR_VA12 DSI_VVACCR_VA12_Msk#define DSI_VVACCR_VA12_Msk (0x1UL << DSI_VVACCR_VA12_Pos)#define DSI_VVACCR_VA12_Pos (12U)#define DSI_VVACCR_VA11 DSI_VVACCR_VA11_Msk#define DSI_VVACCR_VA11_Msk (0x1UL << DSI_VVACCR_VA11_Pos)#define DSI_VVACCR_VA11_Pos (11U)#define DSI_VVACCR_VA10 DSI_VVACCR_VA10_Msk#define DSI_VVACCR_VA10_Msk (0x1UL << DSI_VVACCR_VA10_Pos)#define DSI_VVACCR_VA10_Pos (10U)#define DSI_VVACCR_VA9 DSI_VVACCR_VA9_Msk#define DSI_VVACCR_VA9_Msk (0x1UL << DSI_VVACCR_VA9_Pos)#define DSI_VVACCR_VA9_Pos (9U)#define DSI_VVACCR_VA8 DSI_VVACCR_VA8_Msk#define DSI_VVACCR_VA8_Msk (0x1UL << DSI_VVACCR_VA8_Pos)#define DSI_VVACCR_VA8_Pos (8U)#define DSI_VVACCR_VA7 DSI_VVACCR_VA7_Msk#define DSI_VVACCR_VA7_Msk (0x1UL << DSI_VVACCR_VA7_Pos)#define DSI_VVACCR_VA7_Pos (7U)#define DSI_VVACCR_VA6 DSI_VVACCR_VA6_Msk#define DSI_VVACCR_VA6_Msk (0x1UL << DSI_VVACCR_VA6_Pos)#define DSI_VVACCR_VA6_Pos (6U)#define DSI_VVACCR_VA5 DSI_VVACCR_VA5_Msk#define DSI_VVACCR_VA5_Msk (0x1UL << DSI_VVACCR_VA5_Pos)#define DSI_VVACCR_VA5_Pos (5U)#define DSI_VVACCR_VA4 DSI_VVACCR_VA4_Msk#define DSI_VVACCR_VA4_Msk (0x1UL << DSI_VVACCR_VA4_Pos)#define DSI_VVACCR_VA4_Pos (4U)#define DSI_VVACCR_VA3 DSI_VVACCR_VA3_Msk#define DSI_VVACCR_VA3_Msk (0x1UL << DSI_VVACCR_VA3_Pos)#define DSI_VVACCR_VA3_Pos (3U)#define DSI_VVACCR_VA2 DSI_VVACCR_VA2_Msk#define DSI_VVACCR_VA2_Msk (0x1UL << DSI_VVACCR_VA2_Pos)#define DSI_VVACCR_VA2_Pos (2U)#define DSI_VVACCR_VA1 DSI_VVACCR_VA1_Msk#define DSI_VVACCR_VA1_Msk (0x1UL << DSI_VVACCR_VA1_Pos)#define DSI_VVACCR_VA1_Pos (1U)#define DSI_VVACCR_VA0 DSI_VVACCR_VA0_Msk#define DSI_VVACCR_VA0_Msk (0x1UL << DSI_VVACCR_VA0_Pos)#define DSI_VVACCR_VA0_Pos (0U)#define DSI_VVACCR_VA DSI_VVACCR_VA_Msk#define DSI_VVACCR_VA_Msk (0x3FFFUL << DSI_VVACCR_VA_Pos)#define DSI_VVACCR_VA_Pos (0U)#define DSI_VVFPCCR_VFP9 DSI_VVFPCCR_VFP9_Msk#define DSI_VVFPCCR_VFP9_Msk (0x1UL << DSI_VVFPCCR_VFP9_Pos)#define DSI_VVFPCCR_VFP9_Pos (9U)#define DSI_VVFPCCR_VFP8 DSI_VVFPCCR_VFP8_Msk#define DSI_VVFPCCR_VFP8_Msk (0x1UL << DSI_VVFPCCR_VFP8_Pos)#define DSI_VVFPCCR_VFP8_Pos (8U)#define DSI_VVFPCCR_VFP7 DSI_VVFPCCR_VFP7_Msk#define DSI_VVFPCCR_VFP7_Msk (0x1UL << DSI_VVFPCCR_VFP7_Pos)#define DSI_VVFPCCR_VFP7_Pos (7U)#define DSI_VVFPCCR_VFP6 DSI_VVFPCCR_VFP6_Msk#define DSI_VVFPCCR_VFP6_Msk (0x1UL << DSI_VVFPCCR_VFP6_Pos)#define DSI_VVFPCCR_VFP6_Pos (6U)#define DSI_VVFPCCR_VFP5 DSI_VVFPCCR_VFP5_Msk#define DSI_VVFPCCR_VFP5_Msk (0x1UL << DSI_VVFPCCR_VFP5_Pos)#define DSI_VVFPCCR_VFP5_Pos (5U)#define DSI_VVFPCCR_VFP4 DSI_VVFPCCR_VFP4_Msk#define DSI_VVFPCCR_VFP4_Msk (0x1UL << DSI_VVFPCCR_VFP4_Pos)#define DSI_VVFPCCR_VFP4_Pos (4U)#define DSI_VVFPCCR_VFP3 DSI_VVFPCCR_VFP3_Msk#define DSI_VVFPCCR_VFP3_Msk (0x1UL << DSI_VVFPCCR_VFP3_Pos)#define DSI_VVFPCCR_VFP3_Pos (3U)#define DSI_VVFPCCR_VFP2 DSI_VVFPCCR_VFP2_Msk#define DSI_VVFPCCR_VFP2_Msk (0x1UL << DSI_VVFPCCR_VFP2_Pos)#define DSI_VVFPCCR_VFP2_Pos (2U)#define DSI_VVFPCCR_VFP1 DSI_VVFPCCR_VFP1_Msk#define DSI_VVFPCCR_VFP1_Msk (0x1UL << DSI_VVFPCCR_VFP1_Pos)#define DSI_VVFPCCR_VFP1_Pos (1U)#define DSI_VVFPCCR_VFP0 DSI_VVFPCCR_VFP0_Msk#define DSI_VVFPCCR_VFP0_Msk (0x1UL << DSI_VVFPCCR_VFP0_Pos)#define DSI_VVFPCCR_VFP0_Pos (0U)#define DSI_VVFPCCR_VFP DSI_VVFPCCR_VFP_Msk#define DSI_VVFPCCR_VFP_Msk (0x3FFUL << DSI_VVFPCCR_VFP_Pos)#define DSI_VVFPCCR_VFP_Pos (0U)#define DSI_VVBPCCR_VBP9 DSI_VVBPCCR_VBP9_Msk#define DSI_VVBPCCR_VBP9_Msk (0x1UL << DSI_VVBPCCR_VBP9_Pos)#define DSI_VVBPCCR_VBP9_Pos (9U)#define DSI_VVBPCCR_VBP8 DSI_VVBPCCR_VBP8_Msk#define DSI_VVBPCCR_VBP8_Msk (0x1UL << DSI_VVBPCCR_VBP8_Pos)#define DSI_VVBPCCR_VBP8_Pos (8U)#define DSI_VVBPCCR_VBP7 DSI_VVBPCCR_VBP7_Msk#define DSI_VVBPCCR_VBP7_Msk (0x1UL << DSI_VVBPCCR_VBP7_Pos)#define DSI_VVBPCCR_VBP7_Pos (7U)#define DSI_VVBPCCR_VBP6 DSI_VVBPCCR_VBP6_Msk#define DSI_VVBPCCR_VBP6_Msk (0x1UL << DSI_VVBPCCR_VBP6_Pos)#define DSI_VVBPCCR_VBP6_Pos (6U)#define DSI_VVBPCCR_VBP5 DSI_VVBPCCR_VBP5_Msk#define DSI_VVBPCCR_VBP5_Msk (0x1UL << DSI_VVBPCCR_VBP5_Pos)#define DSI_VVBPCCR_VBP5_Pos (5U)#define DSI_VVBPCCR_VBP4 DSI_VVBPCCR_VBP4_Msk#define DSI_VVBPCCR_VBP4_Msk (0x1UL << DSI_VVBPCCR_VBP4_Pos)#define DSI_VVBPCCR_VBP4_Pos (4U)#define DSI_VVBPCCR_VBP3 DSI_VVBPCCR_VBP3_Msk#define DSI_VVBPCCR_VBP3_Msk (0x1UL << DSI_VVBPCCR_VBP3_Pos)#define DSI_VVBPCCR_VBP3_Pos (3U)#define DSI_VVBPCCR_VBP2 DSI_VVBPCCR_VBP2_Msk#define DSI_VVBPCCR_VBP2_Msk (0x1UL << DSI_VVBPCCR_VBP2_Pos)#define DSI_VVBPCCR_VBP2_Pos (2U)#define DSI_VVBPCCR_VBP1 DSI_VVBPCCR_VBP1_Msk#define DSI_VVBPCCR_VBP1_Msk (0x1UL << DSI_VVBPCCR_VBP1_Pos)#define DSI_VVBPCCR_VBP1_Pos (1U)#define DSI_VVBPCCR_VBP0 DSI_VVBPCCR_VBP0_Msk#define DSI_VVBPCCR_VBP0_Msk (0x1UL << DSI_VVBPCCR_VBP0_Pos)#define DSI_VVBPCCR_VBP0_Pos (0U)#define DSI_VVBPCCR_VBP DSI_VVBPCCR_VBP_Msk#define DSI_VVBPCCR_VBP_Msk (0x3FFUL << DSI_VVBPCCR_VBP_Pos)#define DSI_VVBPCCR_VBP_Pos (0U)#define DSI_VVSACCR_VSA9 DSI_VVSACCR_VSA9_Msk#define DSI_VVSACCR_VSA9_Msk (0x1UL << DSI_VVSACCR_VSA9_Pos)#define DSI_VVSACCR_VSA9_Pos (9U)#define DSI_VVSACCR_VSA8 DSI_VVSACCR_VSA8_Msk#define DSI_VVSACCR_VSA8_Msk (0x1UL << DSI_VVSACCR_VSA8_Pos)#define DSI_VVSACCR_VSA8_Pos (8U)#define DSI_VVSACCR_VSA7 DSI_VVSACCR_VSA7_Msk#define DSI_VVSACCR_VSA7_Msk (0x1UL << DSI_VVSACCR_VSA7_Pos)#define DSI_VVSACCR_VSA7_Pos (7U)#define DSI_VVSACCR_VSA6 DSI_VVSACCR_VSA6_Msk#define DSI_VVSACCR_VSA6_Msk (0x1UL << DSI_VVSACCR_VSA6_Pos)#define DSI_VVSACCR_VSA6_Pos (6U)#define DSI_VVSACCR_VSA5 DSI_VVSACCR_VSA5_Msk#define DSI_VVSACCR_VSA5_Msk (0x1UL << DSI_VVSACCR_VSA5_Pos)#define DSI_VVSACCR_VSA5_Pos (5U)#define DSI_VVSACCR_VSA4 DSI_VVSACCR_VSA4_Msk#define DSI_VVSACCR_VSA4_Msk (0x1UL << DSI_VVSACCR_VSA4_Pos)#define DSI_VVSACCR_VSA4_Pos (4U)#define DSI_VVSACCR_VSA3 DSI_VVSACCR_VSA3_Msk#define DSI_VVSACCR_VSA3_Msk (0x1UL << DSI_VVSACCR_VSA3_Pos)#define DSI_VVSACCR_VSA3_Pos (3U)#define DSI_VVSACCR_VSA2 DSI_VVSACCR_VSA2_Msk#define DSI_VVSACCR_VSA2_Msk (0x1UL << DSI_VVSACCR_VSA2_Pos)#define DSI_VVSACCR_VSA2_Pos (2U)#define DSI_VVSACCR_VSA1 DSI_VVSACCR_VSA1_Msk#define DSI_VVSACCR_VSA1_Msk (0x1UL << DSI_VVSACCR_VSA1_Pos)#define DSI_VVSACCR_VSA1_Pos (1U)#define DSI_VVSACCR_VSA0 DSI_VVSACCR_VSA0_Msk#define DSI_VVSACCR_VSA0_Msk (0x1UL << DSI_VVSACCR_VSA0_Pos)#define DSI_VVSACCR_VSA0_Pos (0U)#define DSI_VVSACCR_VSA DSI_VVSACCR_VSA_Msk#define DSI_VVSACCR_VSA_Msk (0x3FFUL << DSI_VVSACCR_VSA_Pos)#define DSI_VVSACCR_VSA_Pos (0U)#define DSI_VLCCR_HLINE14 DSI_VLCCR_HLINE14_Msk#define DSI_VLCCR_HLINE14_Msk (0x1UL << DSI_VLCCR_HLINE14_Pos)#define DSI_VLCCR_HLINE14_Pos (14U)#define DSI_VLCCR_HLINE13 DSI_VLCCR_HLINE13_Msk#define DSI_VLCCR_HLINE13_Msk (0x1UL << DSI_VLCCR_HLINE13_Pos)#define DSI_VLCCR_HLINE13_Pos (13U)#define DSI_VLCCR_HLINE12 DSI_VLCCR_HLINE12_Msk#define DSI_VLCCR_HLINE12_Msk (0x1UL << DSI_VLCCR_HLINE12_Pos)#define DSI_VLCCR_HLINE12_Pos (12U)#define DSI_VLCCR_HLINE11 DSI_VLCCR_HLINE11_Msk#define DSI_VLCCR_HLINE11_Msk (0x1UL << DSI_VLCCR_HLINE11_Pos)#define DSI_VLCCR_HLINE11_Pos (11U)#define DSI_VLCCR_HLINE10 DSI_VLCCR_HLINE10_Msk#define DSI_VLCCR_HLINE10_Msk (0x1UL << DSI_VLCCR_HLINE10_Pos)#define DSI_VLCCR_HLINE10_Pos (10U)#define DSI_VLCCR_HLINE9 DSI_VLCCR_HLINE9_Msk#define DSI_VLCCR_HLINE9_Msk (0x1UL << DSI_VLCCR_HLINE9_Pos)#define DSI_VLCCR_HLINE9_Pos (9U)#define DSI_VLCCR_HLINE8 DSI_VLCCR_HLINE8_Msk#define DSI_VLCCR_HLINE8_Msk (0x1UL << DSI_VLCCR_HLINE8_Pos)#define DSI_VLCCR_HLINE8_Pos (8U)#define DSI_VLCCR_HLINE7 DSI_VLCCR_HLINE7_Msk#define DSI_VLCCR_HLINE7_Msk (0x1UL << DSI_VLCCR_HLINE7_Pos)#define DSI_VLCCR_HLINE7_Pos (7U)#define DSI_VLCCR_HLINE6 DSI_VLCCR_HLINE6_Msk#define DSI_VLCCR_HLINE6_Msk (0x1UL << DSI_VLCCR_HLINE6_Pos)#define DSI_VLCCR_HLINE6_Pos (6U)#define DSI_VLCCR_HLINE5 DSI_VLCCR_HLINE5_Msk#define DSI_VLCCR_HLINE5_Msk (0x1UL << DSI_VLCCR_HLINE5_Pos)#define DSI_VLCCR_HLINE5_Pos (5U)#define DSI_VLCCR_HLINE4 DSI_VLCCR_HLINE4_Msk#define DSI_VLCCR_HLINE4_Msk (0x1UL << DSI_VLCCR_HLINE4_Pos)#define DSI_VLCCR_HLINE4_Pos (4U)#define DSI_VLCCR_HLINE3 DSI_VLCCR_HLINE3_Msk#define DSI_VLCCR_HLINE3_Msk (0x1UL << DSI_VLCCR_HLINE3_Pos)#define DSI_VLCCR_HLINE3_Pos (3U)#define DSI_VLCCR_HLINE2 DSI_VLCCR_HLINE2_Msk#define DSI_VLCCR_HLINE2_Msk (0x1UL << DSI_VLCCR_HLINE2_Pos)#define DSI_VLCCR_HLINE2_Pos (2U)#define DSI_VLCCR_HLINE1 DSI_VLCCR_HLINE1_Msk#define DSI_VLCCR_HLINE1_Msk (0x1UL << DSI_VLCCR_HLINE1_Pos)#define DSI_VLCCR_HLINE1_Pos (1U)#define DSI_VLCCR_HLINE0 DSI_VLCCR_HLINE0_Msk#define DSI_VLCCR_HLINE0_Msk (0x1UL << DSI_VLCCR_HLINE0_Pos)#define DSI_VLCCR_HLINE0_Pos (0U)#define DSI_VLCCR_HLINE DSI_VLCCR_HLINE_Msk#define DSI_VLCCR_HLINE_Msk (0x7FFFUL << DSI_VLCCR_HLINE_Pos)#define DSI_VLCCR_HLINE_Pos (0U)#define DSI_VHBPCCR_HBP11 DSI_VHBPCCR_HBP11_Msk#define DSI_VHBPCCR_HBP11_Msk (0x1UL << DSI_VHBPCCR_HBP11_Pos)#define DSI_VHBPCCR_HBP11_Pos (11U)#define DSI_VHBPCCR_HBP10 DSI_VHBPCCR_HBP10_Msk#define DSI_VHBPCCR_HBP10_Msk (0x1UL << DSI_VHBPCCR_HBP10_Pos)#define DSI_VHBPCCR_HBP10_Pos (10U)#define DSI_VHBPCCR_HBP9 DSI_VHBPCCR_HBP9_Msk#define DSI_VHBPCCR_HBP9_Msk (0x1UL << DSI_VHBPCCR_HBP9_Pos)#define DSI_VHBPCCR_HBP9_Pos (9U)#define DSI_VHBPCCR_HBP8 DSI_VHBPCCR_HBP8_Msk#define DSI_VHBPCCR_HBP8_Msk (0x1UL << DSI_VHBPCCR_HBP8_Pos)#define DSI_VHBPCCR_HBP8_Pos (8U)#define DSI_VHBPCCR_HBP7 DSI_VHBPCCR_HBP7_Msk#define DSI_VHBPCCR_HBP7_Msk (0x1UL << DSI_VHBPCCR_HBP7_Pos)#define DSI_VHBPCCR_HBP7_Pos (7U)#define DSI_VHBPCCR_HBP6 DSI_VHBPCCR_HBP6_Msk#define DSI_VHBPCCR_HBP6_Msk (0x1UL << DSI_VHBPCCR_HBP6_Pos)#define DSI_VHBPCCR_HBP6_Pos (6U)#define DSI_VHBPCCR_HBP5 DSI_VHBPCCR_HBP5_Msk#define DSI_VHBPCCR_HBP5_Msk (0x1UL << DSI_VHBPCCR_HBP5_Pos)#define DSI_VHBPCCR_HBP5_Pos (5U)#define DSI_VHBPCCR_HBP4 DSI_VHBPCCR_HBP4_Msk#define DSI_VHBPCCR_HBP4_Msk (0x1UL << DSI_VHBPCCR_HBP4_Pos)#define DSI_VHBPCCR_HBP4_Pos (4U)#define DSI_VHBPCCR_HBP3 DSI_VHBPCCR_HBP3_Msk#define DSI_VHBPCCR_HBP3_Msk (0x1UL << DSI_VHBPCCR_HBP3_Pos)#define DSI_VHBPCCR_HBP3_Pos (3U)#define DSI_VHBPCCR_HBP2 DSI_VHBPCCR_HBP2_Msk#define DSI_VHBPCCR_HBP2_Msk (0x1UL << DSI_VHBPCCR_HBP2_Pos)#define DSI_VHBPCCR_HBP2_Pos (2U)#define DSI_VHBPCCR_HBP1 DSI_VHBPCCR_HBP1_Msk#define DSI_VHBPCCR_HBP1_Msk (0x1UL << DSI_VHBPCCR_HBP1_Pos)#define DSI_VHBPCCR_HBP1_Pos (1U)#define DSI_VHBPCCR_HBP0 DSI_VHBPCCR_HBP0_Msk#define DSI_VHBPCCR_HBP0_Msk (0x1UL << DSI_VHBPCCR_HBP0_Pos)#define DSI_VHBPCCR_HBP0_Pos (0U)#define DSI_VHBPCCR_HBP DSI_VHBPCCR_HBP_Msk#define DSI_VHBPCCR_HBP_Msk (0xFFFUL << DSI_VHBPCCR_HBP_Pos)#define DSI_VHBPCCR_HBP_Pos (0U)#define DSI_VHSACCR_HSA11 DSI_VHSACCR_HSA11_Msk#define DSI_VHSACCR_HSA11_Msk (0x1UL << DSI_VHSACCR_HSA11_Pos)#define DSI_VHSACCR_HSA11_Pos (11U)#define DSI_VHSACCR_HSA10 DSI_VHSACCR_HSA10_Msk#define DSI_VHSACCR_HSA10_Msk (0x1UL << DSI_VHSACCR_HSA10_Pos)#define DSI_VHSACCR_HSA10_Pos (10U)#define DSI_VHSACCR_HSA9 DSI_VHSACCR_HSA9_Msk#define DSI_VHSACCR_HSA9_Msk (0x1UL << DSI_VHSACCR_HSA9_Pos)#define DSI_VHSACCR_HSA9_Pos (9U)#define DSI_VHSACCR_HSA8 DSI_VHSACCR_HSA8_Msk#define DSI_VHSACCR_HSA8_Msk (0x1UL << DSI_VHSACCR_HSA8_Pos)#define DSI_VHSACCR_HSA8_Pos (8U)#define DSI_VHSACCR_HSA7 DSI_VHSACCR_HSA7_Msk#define DSI_VHSACCR_HSA7_Msk (0x1UL << DSI_VHSACCR_HSA7_Pos)#define DSI_VHSACCR_HSA7_Pos (7U)#define DSI_VHSACCR_HSA6 DSI_VHSACCR_HSA6_Msk#define DSI_VHSACCR_HSA6_Msk (0x1UL << DSI_VHSACCR_HSA6_Pos)#define DSI_VHSACCR_HSA6_Pos (6U)#define DSI_VHSACCR_HSA5 DSI_VHSACCR_HSA5_Msk#define DSI_VHSACCR_HSA5_Msk (0x1UL << DSI_VHSACCR_HSA5_Pos)#define DSI_VHSACCR_HSA5_Pos (5U)#define DSI_VHSACCR_HSA4 DSI_VHSACCR_HSA4_Msk#define DSI_VHSACCR_HSA4_Msk (0x1UL << DSI_VHSACCR_HSA4_Pos)#define DSI_VHSACCR_HSA4_Pos (4U)#define DSI_VHSACCR_HSA3 DSI_VHSACCR_HSA3_Msk#define DSI_VHSACCR_HSA3_Msk (0x1UL << DSI_VHSACCR_HSA3_Pos)#define DSI_VHSACCR_HSA3_Pos (3U)#define DSI_VHSACCR_HSA2 DSI_VHSACCR_HSA2_Msk#define DSI_VHSACCR_HSA2_Msk (0x1UL << DSI_VHSACCR_HSA2_Pos)#define DSI_VHSACCR_HSA2_Pos (2U)#define DSI_VHSACCR_HSA1 DSI_VHSACCR_HSA1_Msk#define DSI_VHSACCR_HSA1_Msk (0x1UL << DSI_VHSACCR_HSA1_Pos)#define DSI_VHSACCR_HSA1_Pos (1U)#define DSI_VHSACCR_HSA0 DSI_VHSACCR_HSA0_Msk#define DSI_VHSACCR_HSA0_Msk (0x1UL << DSI_VHSACCR_HSA0_Pos)#define DSI_VHSACCR_HSA0_Pos (0U)#define DSI_VHSACCR_HSA DSI_VHSACCR_HSA_Msk#define DSI_VHSACCR_HSA_Msk (0xFFFUL << DSI_VHSACCR_HSA_Pos)#define DSI_VHSACCR_HSA_Pos (0U)#define DSI_VNPCCR_NPSIZE12 DSI_VNPCCR_NPSIZE12_Msk#define DSI_VNPCCR_NPSIZE12_Msk (0x1UL << DSI_VNPCCR_NPSIZE12_Pos)#define DSI_VNPCCR_NPSIZE12_Pos (12U)#define DSI_VNPCCR_NPSIZE11 DSI_VNPCCR_NPSIZE11_Msk#define DSI_VNPCCR_NPSIZE11_Msk (0x1UL << DSI_VNPCCR_NPSIZE11_Pos)#define DSI_VNPCCR_NPSIZE11_Pos (11U)#define DSI_VNPCCR_NPSIZE10 DSI_VNPCCR_NPSIZE10_Msk#define DSI_VNPCCR_NPSIZE10_Msk (0x1UL << DSI_VNPCCR_NPSIZE10_Pos)#define DSI_VNPCCR_NPSIZE10_Pos (10U)#define DSI_VNPCCR_NPSIZE9 DSI_VNPCCR_NPSIZE9_Msk#define DSI_VNPCCR_NPSIZE9_Msk (0x1UL << DSI_VNPCCR_NPSIZE9_Pos)#define DSI_VNPCCR_NPSIZE9_Pos (9U)#define DSI_VNPCCR_NPSIZE8 DSI_VNPCCR_NPSIZE8_Msk#define DSI_VNPCCR_NPSIZE8_Msk (0x1UL << DSI_VNPCCR_NPSIZE8_Pos)#define DSI_VNPCCR_NPSIZE8_Pos (8U)#define DSI_VNPCCR_NPSIZE7 DSI_VNPCCR_NPSIZE7_Msk#define DSI_VNPCCR_NPSIZE7_Msk (0x1UL << DSI_VNPCCR_NPSIZE7_Pos)#define DSI_VNPCCR_NPSIZE7_Pos (7U)#define DSI_VNPCCR_NPSIZE6 DSI_VNPCCR_NPSIZE6_Msk#define DSI_VNPCCR_NPSIZE6_Msk (0x1UL << DSI_VNPCCR_NPSIZE6_Pos)#define DSI_VNPCCR_NPSIZE6_Pos (6U)#define DSI_VNPCCR_NPSIZE5 DSI_VNPCCR_NPSIZE5_Msk#define DSI_VNPCCR_NPSIZE5_Msk (0x1UL << DSI_VNPCCR_NPSIZE5_Pos)#define DSI_VNPCCR_NPSIZE5_Pos (5U)#define DSI_VNPCCR_NPSIZE4 DSI_VNPCCR_NPSIZE4_Msk#define DSI_VNPCCR_NPSIZE4_Msk (0x1UL << DSI_VNPCCR_NPSIZE4_Pos)#define DSI_VNPCCR_NPSIZE4_Pos (4U)#define DSI_VNPCCR_NPSIZE3 DSI_VNPCCR_NPSIZE3_Msk#define DSI_VNPCCR_NPSIZE3_Msk (0x1UL << DSI_VNPCCR_NPSIZE3_Pos)#define DSI_VNPCCR_NPSIZE3_Pos (3U)#define DSI_VNPCCR_NPSIZE2 DSI_VNPCCR_NPSIZE2_Msk#define DSI_VNPCCR_NPSIZE2_Msk (0x1UL << DSI_VNPCCR_NPSIZE2_Pos)#define DSI_VNPCCR_NPSIZE2_Pos (2U)#define DSI_VNPCCR_NPSIZE1 DSI_VNPCCR_NPSIZE1_Msk#define DSI_VNPCCR_NPSIZE1_Msk (0x1UL << DSI_VNPCCR_NPSIZE1_Pos)#define DSI_VNPCCR_NPSIZE1_Pos (1U)#define DSI_VNPCCR_NPSIZE0 DSI_VNPCCR_NPSIZE0_Msk#define DSI_VNPCCR_NPSIZE0_Msk (0x1UL << DSI_VNPCCR_NPSIZE0_Pos)#define DSI_VNPCCR_NPSIZE0_Pos (0U)#define DSI_VNPCCR_NPSIZE DSI_VNPCCR_NPSIZE_Msk#define DSI_VNPCCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCCR_NPSIZE_Pos)#define DSI_VNPCCR_NPSIZE_Pos (0U)#define DSI_VCCCR_NUMC12 DSI_VCCCR_NUMC12_Msk#define DSI_VCCCR_NUMC12_Msk (0x1UL << DSI_VCCCR_NUMC12_Pos)#define DSI_VCCCR_NUMC12_Pos (12U)#define DSI_VCCCR_NUMC11 DSI_VCCCR_NUMC11_Msk#define DSI_VCCCR_NUMC11_Msk (0x1UL << DSI_VCCCR_NUMC11_Pos)#define DSI_VCCCR_NUMC11_Pos (11U)#define DSI_VCCCR_NUMC10 DSI_VCCCR_NUMC10_Msk#define DSI_VCCCR_NUMC10_Msk (0x1UL << DSI_VCCCR_NUMC10_Pos)#define DSI_VCCCR_NUMC10_Pos (10U)#define DSI_VCCCR_NUMC9 DSI_VCCCR_NUMC9_Msk#define DSI_VCCCR_NUMC9_Msk (0x1UL << DSI_VCCCR_NUMC9_Pos)#define DSI_VCCCR_NUMC9_Pos (9U)#define DSI_VCCCR_NUMC8 DSI_VCCCR_NUMC8_Msk#define DSI_VCCCR_NUMC8_Msk (0x1UL << DSI_VCCCR_NUMC8_Pos)#define DSI_VCCCR_NUMC8_Pos (8U)#define DSI_VCCCR_NUMC7 DSI_VCCCR_NUMC7_Msk#define DSI_VCCCR_NUMC7_Msk (0x1UL << DSI_VCCCR_NUMC7_Pos)#define DSI_VCCCR_NUMC7_Pos (7U)#define DSI_VCCCR_NUMC6 DSI_VCCCR_NUMC6_Msk#define DSI_VCCCR_NUMC6_Msk (0x1UL << DSI_VCCCR_NUMC6_Pos)#define DSI_VCCCR_NUMC6_Pos (6U)#define DSI_VCCCR_NUMC5 DSI_VCCCR_NUMC5_Msk#define DSI_VCCCR_NUMC5_Msk (0x1UL << DSI_VCCCR_NUMC5_Pos)#define DSI_VCCCR_NUMC5_Pos (5U)#define DSI_VCCCR_NUMC4 DSI_VCCCR_NUMC4_Msk#define DSI_VCCCR_NUMC4_Msk (0x1UL << DSI_VCCCR_NUMC4_Pos)#define DSI_VCCCR_NUMC4_Pos (4U)#define DSI_VCCCR_NUMC3 DSI_VCCCR_NUMC3_Msk#define DSI_VCCCR_NUMC3_Msk (0x1UL << DSI_VCCCR_NUMC3_Pos)#define DSI_VCCCR_NUMC3_Pos (3U)#define DSI_VCCCR_NUMC2 DSI_VCCCR_NUMC2_Msk#define DSI_VCCCR_NUMC2_Msk (0x1UL << DSI_VCCCR_NUMC2_Pos)#define DSI_VCCCR_NUMC2_Pos (2U)#define DSI_VCCCR_NUMC1 DSI_VCCCR_NUMC1_Msk#define DSI_VCCCR_NUMC1_Msk (0x1UL << DSI_VCCCR_NUMC1_Pos)#define DSI_VCCCR_NUMC1_Pos (1U)#define DSI_VCCCR_NUMC0 DSI_VCCCR_NUMC0_Msk#define DSI_VCCCR_NUMC0_Msk (0x1UL << DSI_VCCCR_NUMC0_Pos)#define DSI_VCCCR_NUMC0_Pos (0U)#define DSI_VCCCR_NUMC DSI_VCCCR_NUMC_Msk#define DSI_VCCCR_NUMC_Msk (0x1FFFUL << DSI_VCCCR_NUMC_Pos)#define DSI_VCCCR_NUMC_Pos (0U)#define DSI_VPCCR_VPSIZE13 DSI_VPCCR_VPSIZE13_Msk#define DSI_VPCCR_VPSIZE13_Msk (0x1UL << DSI_VPCCR_VPSIZE13_Pos)#define DSI_VPCCR_VPSIZE13_Pos (13U)#define DSI_VPCCR_VPSIZE12 DSI_VPCCR_VPSIZE12_Msk#define DSI_VPCCR_VPSIZE12_Msk (0x1UL << DSI_VPCCR_VPSIZE12_Pos)#define DSI_VPCCR_VPSIZE12_Pos (12U)#define DSI_VPCCR_VPSIZE11 DSI_VPCCR_VPSIZE11_Msk#define DSI_VPCCR_VPSIZE11_Msk (0x1UL << DSI_VPCCR_VPSIZE11_Pos)#define DSI_VPCCR_VPSIZE11_Pos (11U)#define DSI_VPCCR_VPSIZE10 DSI_VPCCR_VPSIZE10_Msk#define DSI_VPCCR_VPSIZE10_Msk (0x1UL << DSI_VPCCR_VPSIZE10_Pos)#define DSI_VPCCR_VPSIZE10_Pos (10U)#define DSI_VPCCR_VPSIZE9 DSI_VPCCR_VPSIZE9_Msk#define DSI_VPCCR_VPSIZE9_Msk (0x1UL << DSI_VPCCR_VPSIZE9_Pos)#define DSI_VPCCR_VPSIZE9_Pos (9U)#define DSI_VPCCR_VPSIZE8 DSI_VPCCR_VPSIZE8_Msk#define DSI_VPCCR_VPSIZE8_Msk (0x1UL << DSI_VPCCR_VPSIZE8_Pos)#define DSI_VPCCR_VPSIZE8_Pos (8U)#define DSI_VPCCR_VPSIZE7 DSI_VPCCR_VPSIZE7_Msk#define DSI_VPCCR_VPSIZE7_Msk (0x1UL << DSI_VPCCR_VPSIZE7_Pos)#define DSI_VPCCR_VPSIZE7_Pos (7U)#define DSI_VPCCR_VPSIZE6 DSI_VPCCR_VPSIZE6_Msk#define DSI_VPCCR_VPSIZE6_Msk (0x1UL << DSI_VPCCR_VPSIZE6_Pos)#define DSI_VPCCR_VPSIZE6_Pos (6U)#define DSI_VPCCR_VPSIZE5 DSI_VPCCR_VPSIZE5_Msk#define DSI_VPCCR_VPSIZE5_Msk (0x1UL << DSI_VPCCR_VPSIZE5_Pos)#define DSI_VPCCR_VPSIZE5_Pos (5U)#define DSI_VPCCR_VPSIZE4 DSI_VPCCR_VPSIZE4_Msk#define DSI_VPCCR_VPSIZE4_Msk (0x1UL << DSI_VPCCR_VPSIZE4_Pos)#define DSI_VPCCR_VPSIZE4_Pos (4U)#define DSI_VPCCR_VPSIZE3 DSI_VPCCR_VPSIZE3_Msk#define DSI_VPCCR_VPSIZE3_Msk (0x1UL << DSI_VPCCR_VPSIZE3_Pos)#define DSI_VPCCR_VPSIZE3_Pos (3U)#define DSI_VPCCR_VPSIZE2 DSI_VPCCR_VPSIZE2_Msk#define DSI_VPCCR_VPSIZE2_Msk (0x1UL << DSI_VPCCR_VPSIZE2_Pos)#define DSI_VPCCR_VPSIZE2_Pos (2U)#define DSI_VPCCR_VPSIZE1 DSI_VPCCR_VPSIZE1_Msk#define DSI_VPCCR_VPSIZE1_Msk (0x1UL << DSI_VPCCR_VPSIZE1_Pos)#define DSI_VPCCR_VPSIZE1_Pos (1U)#define DSI_VPCCR_VPSIZE0 DSI_VPCCR_VPSIZE0_Msk#define DSI_VPCCR_VPSIZE0_Msk (0x1UL << DSI_VPCCR_VPSIZE0_Pos)#define DSI_VPCCR_VPSIZE0_Pos (0U)#define DSI_VPCCR_VPSIZE DSI_VPCCR_VPSIZE_Msk#define DSI_VPCCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCCR_VPSIZE_Pos)#define DSI_VPCCR_VPSIZE_Pos (0U)#define DSI_VMCCR_LPCE DSI_VMCCR_LPCE_Msk#define DSI_VMCCR_LPCE_Msk (0x1UL << DSI_VMCCR_LPCE_Pos)#define DSI_VMCCR_LPCE_Pos (15U)#define DSI_VMCCR_FBTAAE DSI_VMCCR_FBTAAE_Msk#define DSI_VMCCR_FBTAAE_Msk (0x1UL << DSI_VMCCR_FBTAAE_Pos)#define DSI_VMCCR_FBTAAE_Pos (14U)#define DSI_VMCCR_LPHFE DSI_VMCCR_LPHFE_Msk#define DSI_VMCCR_LPHFE_Msk (0x1UL << DSI_VMCCR_LPHFE_Pos)#define DSI_VMCCR_LPHFE_Pos (13U)#define DSI_VMCCR_LPHBPE DSI_VMCCR_LPHBPE_Msk#define DSI_VMCCR_LPHBPE_Msk (0x1UL << DSI_VMCCR_LPHBPE_Pos)#define DSI_VMCCR_LPHBPE_Pos (12U)#define DSI_VMCCR_LPVAE DSI_VMCCR_LPVAE_Msk#define DSI_VMCCR_LPVAE_Msk (0x1UL << DSI_VMCCR_LPVAE_Pos)#define DSI_VMCCR_LPVAE_Pos (11U)#define DSI_VMCCR_LPVFPE DSI_VMCCR_LPVFPE_Msk#define DSI_VMCCR_LPVFPE_Msk (0x1UL << DSI_VMCCR_LPVFPE_Pos)#define DSI_VMCCR_LPVFPE_Pos (10U)#define DSI_VMCCR_LPVBPE DSI_VMCCR_LPVBPE_Msk#define DSI_VMCCR_LPVBPE_Msk (0x1UL << DSI_VMCCR_LPVBPE_Pos)#define DSI_VMCCR_LPVBPE_Pos (9U)#define DSI_VMCCR_LPVSAE DSI_VMCCR_LPVSAE_Msk#define DSI_VMCCR_LPVSAE_Msk (0x1UL << DSI_VMCCR_LPVSAE_Pos)#define DSI_VMCCR_LPVSAE_Pos (8U)#define DSI_VMCCR_VMT1 DSI_VMCCR_VMT1_Msk#define DSI_VMCCR_VMT1_Msk (0x1UL << DSI_VMCCR_VMT1_Pos)#define DSI_VMCCR_VMT1_Pos (1U)#define DSI_VMCCR_VMT0 DSI_VMCCR_VMT0_Msk#define DSI_VMCCR_VMT0_Msk (0x1UL << DSI_VMCCR_VMT0_Pos)#define DSI_VMCCR_VMT0_Pos (0U)#define DSI_VMCCR_VMT DSI_VMCCR_VMT_Msk#define DSI_VMCCR_VMT_Msk (0x3UL << DSI_VMCCR_VMT_Pos)#define DSI_VMCCR_VMT_Pos (0U)#define DSI_LPMCCR_LPSIZE7 DSI_LPMCCR_LPSIZE7_Msk#define DSI_LPMCCR_LPSIZE7_Msk (0x1UL << DSI_LPMCCR_LPSIZE7_Pos)#define DSI_LPMCCR_LPSIZE7_Pos (23U)#define DSI_LPMCCR_LPSIZE6 DSI_LPMCCR_LPSIZE6_Msk#define DSI_LPMCCR_LPSIZE6_Msk (0x1UL << DSI_LPMCCR_LPSIZE6_Pos)#define DSI_LPMCCR_LPSIZE6_Pos (22U)#define DSI_LPMCCR_LPSIZE5 DSI_LPMCCR_LPSIZE5_Msk#define DSI_LPMCCR_LPSIZE5_Msk (0x1UL << DSI_LPMCCR_LPSIZE5_Pos)#define DSI_LPMCCR_LPSIZE5_Pos (21U)#define DSI_LPMCCR_LPSIZE4 DSI_LPMCCR_LPSIZE4_Msk#define DSI_LPMCCR_LPSIZE4_Msk (0x1UL << DSI_LPMCCR_LPSIZE4_Pos)#define DSI_LPMCCR_LPSIZE4_Pos (20U)#define DSI_LPMCCR_LPSIZE3 DSI_LPMCCR_LPSIZE3_Msk#define DSI_LPMCCR_LPSIZE3_Msk (0x1UL << DSI_LPMCCR_LPSIZE3_Pos)#define DSI_LPMCCR_LPSIZE3_Pos (19U)#define DSI_LPMCCR_LPSIZE2 DSI_LPMCCR_LPSIZE2_Msk#define DSI_LPMCCR_LPSIZE2_Msk (0x1UL << DSI_LPMCCR_LPSIZE2_Pos)#define DSI_LPMCCR_LPSIZE2_Pos (18U)#define DSI_LPMCCR_LPSIZE1 DSI_LPMCCR_LPSIZE1_Msk#define DSI_LPMCCR_LPSIZE1_Msk (0x1UL << DSI_LPMCCR_LPSIZE1_Pos)#define DSI_LPMCCR_LPSIZE1_Pos (17U)#define DSI_LPMCCR_LPSIZE0 DSI_LPMCCR_LPSIZE0_Msk#define DSI_LPMCCR_LPSIZE0_Msk (0x1UL << DSI_LPMCCR_LPSIZE0_Pos)#define DSI_LPMCCR_LPSIZE0_Pos (16U)#define DSI_LPMCCR_LPSIZE DSI_LPMCCR_LPSIZE_Msk#define DSI_LPMCCR_LPSIZE_Msk (0xFFUL << DSI_LPMCCR_LPSIZE_Pos)#define DSI_LPMCCR_LPSIZE_Pos (16U)#define DSI_LPMCCR_VLPSIZE7 DSI_LPMCCR_VLPSIZE7_Msk#define DSI_LPMCCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCCR_VLPSIZE7_Pos)#define DSI_LPMCCR_VLPSIZE7_Pos (7U)#define DSI_LPMCCR_VLPSIZE6 DSI_LPMCCR_VLPSIZE6_Msk#define DSI_LPMCCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCCR_VLPSIZE6_Pos)#define DSI_LPMCCR_VLPSIZE6_Pos (6U)#define DSI_LPMCCR_VLPSIZE5 DSI_LPMCCR_VLPSIZE5_Msk#define DSI_LPMCCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCCR_VLPSIZE5_Pos)#define DSI_LPMCCR_VLPSIZE5_Pos (5U)#define DSI_LPMCCR_VLPSIZE4 DSI_LPMCCR_VLPSIZE4_Msk#define DSI_LPMCCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCCR_VLPSIZE4_Pos)#define DSI_LPMCCR_VLPSIZE4_Pos (4U)#define DSI_LPMCCR_VLPSIZE3 DSI_LPMCCR_VLPSIZE3_Msk#define DSI_LPMCCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCCR_VLPSIZE3_Pos)#define DSI_LPMCCR_VLPSIZE3_Pos (3U)#define DSI_LPMCCR_VLPSIZE2 DSI_LPMCCR_VLPSIZE2_Msk#define DSI_LPMCCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCCR_VLPSIZE2_Pos)#define DSI_LPMCCR_VLPSIZE2_Pos (2U)#define DSI_LPMCCR_VLPSIZE1 DSI_LPMCCR_VLPSIZE1_Msk#define DSI_LPMCCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCCR_VLPSIZE1_Pos)#define DSI_LPMCCR_VLPSIZE1_Pos (1U)#define DSI_LPMCCR_VLPSIZE0 DSI_LPMCCR_VLPSIZE0_Msk#define DSI_LPMCCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCCR_VLPSIZE0_Pos)#define DSI_LPMCCR_VLPSIZE0_Pos (0U)#define DSI_LPMCCR_VLPSIZE DSI_LPMCCR_VLPSIZE_Msk#define DSI_LPMCCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCCR_VLPSIZE_Pos)#define DSI_LPMCCR_VLPSIZE_Pos (0U)#define DSI_LCCCR_LPE DSI_LCCCR_LPE_Msk#define DSI_LCCCR_LPE_Msk (0x1UL << DSI_LCCCR_LPE_Pos)#define DSI_LCCCR_LPE_Pos (8U)#define DSI_LCCCR_COLC3 DSI_LCCCR_COLC3_Msk#define DSI_LCCCR_COLC3_Msk (0x1UL << DSI_LCCCR_COLC3_Pos)#define DSI_LCCCR_COLC3_Pos (3U)#define DSI_LCCCR_COLC2 DSI_LCCCR_COLC2_Msk#define DSI_LCCCR_COLC2_Msk (0x1UL << DSI_LCCCR_COLC2_Pos)#define DSI_LCCCR_COLC2_Pos (2U)#define DSI_LCCCR_COLC1 DSI_LCCCR_COLC1_Msk#define DSI_LCCCR_COLC1_Msk (0x1UL << DSI_LCCCR_COLC1_Pos)call to HAL_ETH_MspInitcall to HAL_TIM_PeriodElapsedCallbackcall to __RBITcall to HAL_RCC_CSSCallbackcall to HAL_RCC_GetSysClockFreqcall to HAL_GPIO_EXTI_Callbackcall to HAL_DMA_GetErrorcall to HAL_DMA_GetStatecall to HAL_DMA_Abort_ITcall to HAL_DMA_Start_ITcall to HAL_ETH_MspDeInitcall to FLASH_Erase_Sectorcall to FLASH_WaitForLastOperationcall to HAL_FLASH_OperationErrorCallbackcall to HAL_FLASH_EndOfOperationCallbackcall to FMC_SDRAM_GetModeStatuscall to FMC_SDRAM_SetAutoRefreshNumbercall to FMC_SDRAM_ProgramRefreshRatecall to FMC_SDRAM_SendCommandcall to FMC_SDRAM_WriteProtection_Disablecall to FMC_SDRAM_WriteProtection_Enablecall to FMC_SDRAM_DeInitcall to FMC_SDRAM_Timing_Initcall to FMC_SDRAM_Initcall to HAL_SDRAM_DMA_XferErrorCallbackcall to HAL_SDRAM_DMA_XferCpltCallbackcall to HAL_SDRAM_RefreshErrorCallbackcall to HAL_SDRAM_MspDeInitcall to HAL_SDRAM_MspInitcall to HAL_I2C_AbortCpltCallbackcall to HAL_I2C_ErrorCallbackcall to HAL_I2C_MemRxCpltCallbackcall to HAL_I2C_MemTxCpltCallbackcall to HAL_I2C_ListenCpltCallbackcall to HAL_I2C_AddrCallbackcall to HAL_I2C_SlaveRxCpltCallbackcall to HAL_I2C_SlaveTxCpltCallbackcall to HAL_I2C_MasterRxCpltCallbackcall to HAL_I2C_MasterTxCpltCallbackcall to HAL_I2C_MspDeInitcall to HAL_I2C_MspInitcall to HAL_LTDC_ReloadEventCallbackcall to HAL_LTDC_LineEventCallbackcall to HAL_LTDC_ErrorCallbackcall to HAL_LTDC_MspDeInitcall to HAL_LTDC_MspInitcall to HAL_PWR_PVDCallbackcall to TIM_ETR_SetConfigcall to HAL_TIM_ErrorCallbackcall to HAL_TIM_TriggerHalfCpltCallbackcall to HAL_TIM_TriggerCallbackcall to HAL_TIM_PWM_PulseFinishedHalfCpltCallbackcall to HAL_TIM_PWM_PulseFinishedCallbackcall to HAL_TIM_IC_CaptureHalfCpltCallbackcall to HAL_TIM_IC_CaptureCallbackcall to HAL_TIM_PeriodElapsedHalfCpltCallbackcall to HAL_InitTickcall to ETH_DMARxDescListInitcall to ETH_DMATxDescListInitcall to ETH_MACAddressConfigcall to ETH_MACDMAConfigcall to FLASH_SetErrorCodecall to FLASH_Program_Bytecall to FLASH_Program_HalfWordcall to FLASH_Program_Wordcall to FLASH_Program_DoubleWordcall to FLASH_OB_GetBootAddresscall to FLASH_OB_GetBORcall to FLASH_OB_GetRDPcall to FLASH_OB_BootAddressConfigcall to FLASH_OB_BOR_LevelConfigcall to FLASH_OB_RDP_LevelConfigcall to FLASH_OB_DisableWRPcall to FLASH_OB_EnableWRPcall to FLASH_OB_GetUsercall to FLASH_OB_UserConfigcall to FLASH_OB_GetWRPcall to FLASH_MassErasecall to I2C_ConvertOtherXferOptionscall to I2C_Disable_IRQcall to I2C_Enable_IRQcall to I2C_TransferConfigcall to I2C_IsErrorOccurredcall to I2C_Flush_TXDRcall to I2C_WaitOnRXNEFlagUntilTimeoutcall to I2C_WaitOnSTOPFlagUntilTimeoutcall to I2C_WaitOnTXISFlagUntilTimeoutcall to I2C_WaitOnFlagUntilTimeoutcall to I2C_TreatErrorCallbackcall to I2C_ITErrorcall to I2C_ITSlaveSeqCpltcall to I2C_ITListenCpltcall to I2C_ITSlaveCpltcall to I2C_ITMasterCpltcall to I2C_ITMasterSeqCpltcall to I2C_ITAddrCpltcall to I2C_RequestMemoryReadcall to I2C_RequestMemoryWritecall to LTDC_SetConfigcall to __builtin_clzcall to TIM_ITRx_SetConfigcall to TIM_TI2_ConfigInputStagecall to TIM_TI1_ConfigInputStagecall to TIM_SlaveTimer_SetConfigdeclaration#define CAN_F7R2_FB19 CAN_F7R2_FB19_Msk#define CAN_F7R2_FB19_Msk (0x1UL << CAN_F7R2_FB19_Pos)#define CAN_F7R2_FB19_Pos (19U)#define CAN_F7R2_FB18 CAN_F7R2_FB18_Msk#define CAN_F7R2_FB18_Msk (0x1UL << CAN_F7R2_FB18_Pos)#define CAN_F7R2_FB18_Pos (18U)#define CAN_F7R2_FB17 CAN_F7R2_FB17_Msk#define CAN_F7R2_FB17_Msk (0x1UL << CAN_F7R2_FB17_Pos)#define CAN_F7R2_FB17_Pos (17U)#define CAN_F7R2_FB16 CAN_F7R2_FB16_Msk#define CAN_F7R2_FB16_Msk (0x1UL << CAN_F7R2_FB16_Pos)#define CAN_F7R2_FB16_Pos (16U)#define CAN_F7R2_FB15 CAN_F7R2_FB15_Msk#define CAN_F7R2_FB15_Msk (0x1UL << CAN_F7R2_FB15_Pos)#define CAN_F7R2_FB15_Pos (15U)#define CAN_F7R2_FB14 CAN_F7R2_FB14_Msk#define CAN_F7R2_FB14_Msk (0x1UL << CAN_F7R2_FB14_Pos)#define CAN_F7R2_FB14_Pos (14U)#define CAN_F7R2_FB13 CAN_F7R2_FB13_Msk#define CAN_F7R2_FB13_Msk (0x1UL << CAN_F7R2_FB13_Pos)#define CAN_F7R2_FB13_Pos (13U)#define CAN_F7R2_FB12 CAN_F7R2_FB12_Msk#define CAN_F7R2_FB12_Msk (0x1UL << CAN_F7R2_FB12_Pos)#define CAN_F7R2_FB12_Pos (12U)#define CAN_F7R2_FB11 CAN_F7R2_FB11_Msk#define CAN_F7R2_FB11_Msk (0x1UL << CAN_F7R2_FB11_Pos)#define CAN_F7R2_FB11_Pos (11U)#define CAN_F7R2_FB10 CAN_F7R2_FB10_Msk#define CAN_F7R2_FB10_Msk (0x1UL << CAN_F7R2_FB10_Pos)#define CAN_F7R2_FB10_Pos (10U)#define CAN_F7R2_FB9 CAN_F7R2_FB9_Msk#define CAN_F7R2_FB9_Msk (0x1UL << CAN_F7R2_FB9_Pos)#define CAN_F7R2_FB9_Pos (9U)#define CAN_F7R2_FB8 CAN_F7R2_FB8_Msk#define CAN_F7R2_FB8_Msk (0x1UL << CAN_F7R2_FB8_Pos)#define CAN_F7R2_FB8_Pos (8U)#define CAN_F7R2_FB7 CAN_F7R2_FB7_Msk#define CAN_F7R2_FB7_Msk (0x1UL << CAN_F7R2_FB7_Pos)#define CAN_F7R2_FB7_Pos (7U)#define CAN_F7R2_FB6 CAN_F7R2_FB6_Msk#define CAN_F7R2_FB6_Msk (0x1UL << CAN_F7R2_FB6_Pos)#define CAN_F7R2_FB6_Pos (6U)#define CAN_F7R2_FB5 CAN_F7R2_FB5_Msk#define CAN_F7R2_FB5_Msk (0x1UL << CAN_F7R2_FB5_Pos)#define CAN_F7R2_FB5_Pos (5U)#define CAN_F7R2_FB4 CAN_F7R2_FB4_Msk#define CAN_F7R2_FB4_Msk (0x1UL << CAN_F7R2_FB4_Pos)#define CAN_F7R2_FB4_Pos (4U)#define CAN_F7R2_FB3 CAN_F7R2_FB3_Msk#define CAN_F7R2_FB3_Msk (0x1UL << CAN_F7R2_FB3_Pos)#define CAN_F7R2_FB3_Pos (3U)#define CAN_F7R2_FB2 CAN_F7R2_FB2_Msk#define CAN_F7R2_FB2_Msk (0x1UL << CAN_F7R2_FB2_Pos)#define CAN_F7R2_FB2_Pos (2U)#define CAN_F7R2_FB1 CAN_F7R2_FB1_Msk#define CAN_F7R2_FB1_Msk (0x1UL << CAN_F7R2_FB1_Pos)#define CAN_F7R2_FB1_Pos (1U)#define CAN_F7R2_FB0 CAN_F7R2_FB0_Msk#define CAN_F7R2_FB0_Msk (0x1UL << CAN_F7R2_FB0_Pos)#define CAN_F7R2_FB0_Pos (0U)#define CAN_F6R2_FB31 CAN_F6R2_FB31_Msk#define CAN_F6R2_FB31_Msk (0x1UL << CAN_F6R2_FB31_Pos)#define CAN_F6R2_FB31_Pos (31U)#define CAN_F6R2_FB30 CAN_F6R2_FB30_Msk#define CAN_F6R2_FB30_Msk (0x1UL << CAN_F6R2_FB30_Pos)#define CAN_F6R2_FB30_Pos (30U)#define CAN_F6R2_FB29 CAN_F6R2_FB29_Msk#define CAN_F6R2_FB29_Msk (0x1UL << CAN_F6R2_FB29_Pos)#define CAN_F6R2_FB29_Pos (29U)#define CAN_F6R2_FB28 CAN_F6R2_FB28_Msk#define CAN_F6R2_FB28_Msk (0x1UL << CAN_F6R2_FB28_Pos)#define CAN_F6R2_FB28_Pos (28U)#define CAN_F6R2_FB27 CAN_F6R2_FB27_Msk#define CAN_F6R2_FB27_Msk (0x1UL << CAN_F6R2_FB27_Pos)#define CAN_F6R2_FB27_Pos (27U)#define CAN_F6R2_FB26 CAN_F6R2_FB26_Msk#define CAN_F6R2_FB26_Msk (0x1UL << CAN_F6R2_FB26_Pos)#define CAN_F6R2_FB26_Pos (26U)#define CAN_F6R2_FB25 CAN_F6R2_FB25_Msk#define CAN_F6R2_FB25_Msk (0x1UL << CAN_F6R2_FB25_Pos)#define CAN_F6R2_FB25_Pos (25U)#define CAN_F6R2_FB24 CAN_F6R2_FB24_Msk#define CAN_F6R2_FB24_Msk (0x1UL << CAN_F6R2_FB24_Pos)#define CAN_F6R2_FB24_Pos (24U)#define CAN_F6R2_FB23 CAN_F6R2_FB23_Msk#define CAN_F6R2_FB23_Msk (0x1UL << CAN_F6R2_FB23_Pos)#define CAN_F6R2_FB23_Pos (23U)#define CAN_F6R2_FB22 CAN_F6R2_FB22_Msk#define CAN_F6R2_FB22_Msk (0x1UL << CAN_F6R2_FB22_Pos)#define CAN_F6R2_FB22_Pos (22U)#define CAN_F6R2_FB21 CAN_F6R2_FB21_Msk#define CAN_F6R2_FB21_Msk (0x1UL << CAN_F6R2_FB21_Pos)#define CAN_F6R2_FB21_Pos (21U)#define CAN_F6R2_FB20 CAN_F6R2_FB20_Msk#define CAN_F6R2_FB20_Msk (0x1UL << CAN_F6R2_FB20_Pos)#define CAN_F6R2_FB20_Pos (20U)#define CAN_F6R2_FB19 CAN_F6R2_FB19_Msk#define CAN_F6R2_FB19_Msk (0x1UL << CAN_F6R2_FB19_Pos)#define CAN_F6R2_FB19_Pos (19U)#define CAN_F6R2_FB18 CAN_F6R2_FB18_Msk#define CAN_F6R2_FB18_Msk (0x1UL << CAN_F6R2_FB18_Pos)#define CAN_F6R2_FB18_Pos (18U)#define CAN_F6R2_FB17 CAN_F6R2_FB17_Msk#define CAN_F6R2_FB17_Msk (0x1UL << CAN_F6R2_FB17_Pos)#define CAN_F6R2_FB17_Pos (17U)#define CAN_F6R2_FB16 CAN_F6R2_FB16_Msk#define CAN_F6R2_FB16_Msk (0x1UL << CAN_F6R2_FB16_Pos)#define CAN_F6R2_FB16_Pos (16U)#define CAN_F6R2_FB15 CAN_F6R2_FB15_Msk#define CAN_F6R2_FB15_Msk (0x1UL << CAN_F6R2_FB15_Pos)#define CAN_F6R2_FB15_Pos (15U)#define CAN_F6R2_FB14 CAN_F6R2_FB14_Msk#define CAN_F6R2_FB14_Msk (0x1UL << CAN_F6R2_FB14_Pos)#define CAN_F6R2_FB14_Pos (14U)#define CAN_F6R2_FB13 CAN_F6R2_FB13_Msk#define CAN_F6R2_FB13_Msk (0x1UL << CAN_F6R2_FB13_Pos)#define CAN_F6R2_FB13_Pos (13U)#define CAN_F6R2_FB12 CAN_F6R2_FB12_Msk#define CAN_F6R2_FB12_Msk (0x1UL << CAN_F6R2_FB12_Pos)#define CAN_F6R2_FB12_Pos (12U)#define CAN_F6R2_FB11 CAN_F6R2_FB11_Msk#define CAN_F6R2_FB11_Msk (0x1UL << CAN_F6R2_FB11_Pos)#define CAN_F6R2_FB11_Pos (11U)#define CAN_F6R2_FB10 CAN_F6R2_FB10_Msk#define CAN_F6R2_FB10_Msk (0x1UL << CAN_F6R2_FB10_Pos)#define CAN_F6R2_FB10_Pos (10U)#define CAN_F6R2_FB9 CAN_F6R2_FB9_Msk#define CAN_F6R2_FB9_Msk (0x1UL << CAN_F6R2_FB9_Pos)#define CAN_F6R2_FB9_Pos (9U)#define CAN_F6R2_FB8 CAN_F6R2_FB8_Msk#define CAN_F6R2_FB8_Msk (0x1UL << CAN_F6R2_FB8_Pos)#define CAN_F6R2_FB8_Pos (8U)#define CAN_F6R2_FB7 CAN_F6R2_FB7_Msk#define CAN_F6R2_FB7_Msk (0x1UL << CAN_F6R2_FB7_Pos)#define CAN_F6R2_FB7_Pos (7U)#define CAN_F6R2_FB6 CAN_F6R2_FB6_Msk#define CAN_F6R2_FB6_Msk (0x1UL << CAN_F6R2_FB6_Pos)#define CAN_F6R2_FB6_Pos (6U)#define CAN_F6R2_FB5 CAN_F6R2_FB5_Msk#define CAN_F6R2_FB5_Msk (0x1UL << CAN_F6R2_FB5_Pos)#define CAN_F6R2_FB5_Pos (5U)#define CAN_F6R2_FB4 CAN_F6R2_FB4_Msk#define CAN_F6R2_FB4_Msk (0x1UL << CAN_F6R2_FB4_Pos)#define CAN_F6R2_FB4_Pos (4U)#define CAN_F6R2_FB3 CAN_F6R2_FB3_Msk#define CAN_F6R2_FB3_Msk (0x1UL << CAN_F6R2_FB3_Pos)#define CAN_F6R2_FB3_Pos (3U)#define CAN_F6R2_FB2 CAN_F6R2_FB2_Msk#define CAN_F6R2_FB2_Msk (0x1UL << CAN_F6R2_FB2_Pos)#define CAN_F6R2_FB2_Pos (2U)#define CAN_F6R2_FB1 CAN_F6R2_FB1_Msk#define CAN_F6R2_FB1_Msk (0x1UL << CAN_F6R2_FB1_Pos)#define CAN_F6R2_FB1_Pos (1U)#define CAN_F6R2_FB0 CAN_F6R2_FB0_Msk#define CAN_F6R2_FB0_Msk (0x1UL << CAN_F6R2_FB0_Pos)#define CAN_F6R2_FB0_Pos (0U)#define CAN_F5R2_FB31 CAN_F5R2_FB31_Msk#define CAN_F5R2_FB31_Msk (0x1UL << CAN_F5R2_FB31_Pos)#define CAN_F5R2_FB31_Pos (31U)#define CAN_F5R2_FB30 CAN_F5R2_FB30_Msk#define CAN_F5R2_FB30_Msk (0x1UL << CAN_F5R2_FB30_Pos)#define CAN_F5R2_FB30_Pos (30U)#define CAN_F5R2_FB29 CAN_F5R2_FB29_Msk#define CAN_F5R2_FB29_Msk (0x1UL << CAN_F5R2_FB29_Pos)#define CAN_F5R2_FB29_Pos (29U)#define CAN_F5R2_FB28 CAN_F5R2_FB28_Msk#define CAN_F5R2_FB28_Msk (0x1UL << CAN_F5R2_FB28_Pos)#define CAN_F5R2_FB28_Pos (28U)#define CAN_F5R2_FB27 CAN_F5R2_FB27_Msk#define CAN_F5R2_FB27_Msk (0x1UL << CAN_F5R2_FB27_Pos)#define CAN_F5R2_FB27_Pos (27U)#define CAN_F5R2_FB26 CAN_F5R2_FB26_Msk#define CAN_F5R2_FB26_Msk (0x1UL << CAN_F5R2_FB26_Pos)#define CAN_F5R2_FB26_Pos (26U)#define CAN_F5R2_FB25 CAN_F5R2_FB25_Msk#define CAN_F5R2_FB25_Msk (0x1UL << CAN_F5R2_FB25_Pos)#define CAN_F5R2_FB25_Pos (25U)#define CAN_F5R2_FB24 CAN_F5R2_FB24_Msk#define CAN_F5R2_FB24_Msk (0x1UL << CAN_F5R2_FB24_Pos)#define CAN_F5R2_FB24_Pos (24U)#define CAN_F5R2_FB23 CAN_F5R2_FB23_Msk#define CAN_F5R2_FB23_Msk (0x1UL << CAN_F5R2_FB23_Pos)#define CAN_F5R2_FB23_Pos (23U)#define CAN_F5R2_FB22 CAN_F5R2_FB22_Msk#define CAN_F5R2_FB22_Msk (0x1UL << CAN_F5R2_FB22_Pos)#define CAN_F5R2_FB22_Pos (22U)#define CAN_F5R2_FB21 CAN_F5R2_FB21_Msk#define CAN_F5R2_FB21_Msk (0x1UL << CAN_F5R2_FB21_Pos)#define CAN_F5R2_FB21_Pos (21U)#define CAN_F5R2_FB20 CAN_F5R2_FB20_Msk#define CAN_F5R2_FB20_Msk (0x1UL << CAN_F5R2_FB20_Pos)#define CAN_F5R2_FB20_Pos (20U)#define CAN_F5R2_FB19 CAN_F5R2_FB19_Msk#define CAN_F5R2_FB19_Msk (0x1UL << CAN_F5R2_FB19_Pos)#define CAN_F5R2_FB19_Pos (19U)#define CAN_F5R2_FB18 CAN_F5R2_FB18_Msk#define CAN_F5R2_FB18_Msk (0x1UL << CAN_F5R2_FB18_Pos)#define CAN_F5R2_FB18_Pos (18U)#define CAN_F5R2_FB17 CAN_F5R2_FB17_Msk#define CAN_F5R2_FB17_Msk (0x1UL << CAN_F5R2_FB17_Pos)#define CAN_F5R2_FB17_Pos (17U)#define CAN_F5R2_FB16 CAN_F5R2_FB16_Msk#define CAN_F5R2_FB16_Msk (0x1UL << CAN_F5R2_FB16_Pos)#define CAN_F5R2_FB16_Pos (16U)#define CAN_F5R2_FB15 CAN_F5R2_FB15_Msk#define CAN_F5R2_FB15_Msk (0x1UL << CAN_F5R2_FB15_Pos)#define CAN_F5R2_FB15_Pos (15U)#define CAN_F5R2_FB14 CAN_F5R2_FB14_Msk#define CAN_F5R2_FB14_Msk (0x1UL << CAN_F5R2_FB14_Pos)#define CAN_F5R2_FB14_Pos (14U)#define CAN_F5R2_FB13 CAN_F5R2_FB13_Msk#define CAN_F5R2_FB13_Msk (0x1UL << CAN_F5R2_FB13_Pos)#define CAN_F5R2_FB13_Pos (13U)#define CAN_F5R2_FB12 CAN_F5R2_FB12_Msk#define CAN_F5R2_FB12_Msk (0x1UL << CAN_F5R2_FB12_Pos)#define CAN_F5R2_FB12_Pos (12U)#define CAN_F5R2_FB11 CAN_F5R2_FB11_Msk#define CAN_F5R2_FB11_Msk (0x1UL << CAN_F5R2_FB11_Pos)#define CAN_F5R2_FB11_Pos (11U)#define CAN_F5R2_FB10 CAN_F5R2_FB10_Msk#define CAN_F5R2_FB10_Msk (0x1UL << CAN_F5R2_FB10_Pos)#define CAN_F5R2_FB10_Pos (10U)#define CAN_F5R2_FB9 CAN_F5R2_FB9_Msk#define CAN_F5R2_FB9_Msk (0x1UL << CAN_F5R2_FB9_Pos)#define CAN_F5R2_FB9_Pos (9U)#define CAN_F5R2_FB8 CAN_F5R2_FB8_Msk#define CAN_F5R2_FB8_Msk (0x1UL << CAN_F5R2_FB8_Pos)#define CAN_F5R2_FB8_Pos (8U)#define CAN_F5R2_FB7 CAN_F5R2_FB7_Msk#define CAN_F5R2_FB7_Msk (0x1UL << CAN_F5R2_FB7_Pos)#define CAN_F5R2_FB7_Pos (7U)#define CAN_F5R2_FB6 CAN_F5R2_FB6_Msk#define CAN_F5R2_FB6_Msk (0x1UL << CAN_F5R2_FB6_Pos)#define CAN_F5R2_FB6_Pos (6U)#define CAN_F5R2_FB5 CAN_F5R2_FB5_Msk#define CAN_F5R2_FB5_Msk (0x1UL << CAN_F5R2_FB5_Pos)#define CAN_F5R2_FB5_Pos (5U)#define CAN_F5R2_FB4 CAN_F5R2_FB4_Msk#define CAN_F5R2_FB4_Msk (0x1UL << CAN_F5R2_FB4_Pos)#define CAN_F5R2_FB4_Pos (4U)#define CAN_F5R2_FB3 CAN_F5R2_FB3_Msk#define CAN_F5R2_FB3_Msk (0x1UL << CAN_F5R2_FB3_Pos)#define CAN_F5R2_FB3_Pos (3U)#define CAN_F5R2_FB2 CAN_F5R2_FB2_Msk#define CAN_F5R2_FB2_Msk (0x1UL << CAN_F5R2_FB2_Pos)#define CAN_F5R2_FB2_Pos (2U)#define CAN_F5R2_FB1 CAN_F5R2_FB1_Msk#define CAN_F5R2_FB1_Msk (0x1UL << CAN_F5R2_FB1_Pos)#define CAN_F5R2_FB1_Pos (1U)#define CAN_F5R2_FB0 CAN_F5R2_FB0_Msk#define CAN_F5R2_FB0_Msk (0x1UL << CAN_F5R2_FB0_Pos)#define CAN_F5R2_FB0_Pos (0U)#define CAN_F4R2_FB31 CAN_F4R2_FB31_Msk#define CAN_F4R2_FB31_Msk (0x1UL << CAN_F4R2_FB31_Pos)#define CAN_F4R2_FB31_Pos (31U)#define CAN_F4R2_FB30 CAN_F4R2_FB30_Msk#define CAN_F4R2_FB30_Msk (0x1UL << CAN_F4R2_FB30_Pos)#define CAN_F4R2_FB30_Pos (30U)#define CAN_F4R2_FB29 CAN_F4R2_FB29_Msk#define CAN_F4R2_FB29_Msk (0x1UL << CAN_F4R2_FB29_Pos)#define CAN_F4R2_FB29_Pos (29U)#define CAN_F4R2_FB28 CAN_F4R2_FB28_Msk#define CAN_F4R2_FB28_Msk (0x1UL << CAN_F4R2_FB28_Pos)#define CAN_F4R2_FB28_Pos (28U)#define CAN_F4R2_FB27 CAN_F4R2_FB27_Msk#define CAN_F4R2_FB27_Msk (0x1UL << CAN_F4R2_FB27_Pos)#define CAN_F4R2_FB27_Pos (27U)#define CAN_F4R2_FB26 CAN_F4R2_FB26_Msk#define CAN_F4R2_FB26_Msk (0x1UL << CAN_F4R2_FB26_Pos)#define CAN_F4R2_FB26_Pos (26U)#define CAN_F4R2_FB25 CAN_F4R2_FB25_Msk#define CAN_F4R2_FB25_Msk (0x1UL << CAN_F4R2_FB25_Pos)#define CAN_F4R2_FB25_Pos (25U)#define CAN_F4R2_FB24 CAN_F4R2_FB24_Msk#define CAN_F4R2_FB24_Msk (0x1UL << CAN_F4R2_FB24_Pos)#define CAN_F4R2_FB24_Pos (24U)#define CAN_F4R2_FB23 CAN_F4R2_FB23_Msk#define CAN_F4R2_FB23_Msk (0x1UL << CAN_F4R2_FB23_Pos)#define CAN_F4R2_FB23_Pos (23U)#define CAN_F4R2_FB22 CAN_F4R2_FB22_Msk#define CAN_F4R2_FB22_Msk (0x1UL << CAN_F4R2_FB22_Pos)#define CAN_F4R2_FB22_Pos (22U)#define CAN_F4R2_FB21 CAN_F4R2_FB21_Msk#define CAN_F4R2_FB21_Msk (0x1UL << CAN_F4R2_FB21_Pos)#define CAN_F4R2_FB21_Pos (21U)#define CAN_F4R2_FB20 CAN_F4R2_FB20_Msk#define CAN_F4R2_FB20_Msk (0x1UL << CAN_F4R2_FB20_Pos)#define CAN_F4R2_FB20_Pos (20U)#define CAN_F4R2_FB19 CAN_F4R2_FB19_Msk#define CAN_F4R2_FB19_Msk (0x1UL << CAN_F4R2_FB19_Pos)#define CAN_F4R2_FB19_Pos (19U)#define CAN_F4R2_FB18 CAN_F4R2_FB18_Msk#define CAN_F4R2_FB18_Msk (0x1UL << CAN_F4R2_FB18_Pos)#define CAN_F4R2_FB18_Pos (18U)#define CAN_F4R2_FB17 CAN_F4R2_FB17_Msk#define CAN_F4R2_FB17_Msk (0x1UL << CAN_F4R2_FB17_Pos)#define CAN_F4R2_FB17_Pos (17U)#define CAN_F4R2_FB16 CAN_F4R2_FB16_Msk#define CAN_F4R2_FB16_Msk (0x1UL << CAN_F4R2_FB16_Pos)#define CAN_F4R2_FB16_Pos (16U)#define CAN_F4R2_FB15 CAN_F4R2_FB15_Msk#define CAN_F4R2_FB15_Msk (0x1UL << CAN_F4R2_FB15_Pos)#define CAN_F4R2_FB15_Pos (15U)#define CAN_F4R2_FB14 CAN_F4R2_FB14_Msk#define CAN_F4R2_FB14_Msk (0x1UL << CAN_F4R2_FB14_Pos)#define CAN_F4R2_FB14_Pos (14U)#define CAN_F4R2_FB13 CAN_F4R2_FB13_Msk#define CAN_F4R2_FB13_Msk (0x1UL << CAN_F4R2_FB13_Pos)#define CAN_F4R2_FB13_Pos (13U)#define CAN_F4R2_FB12 CAN_F4R2_FB12_Msk#define CAN_F4R2_FB12_Msk (0x1UL << CAN_F4R2_FB12_Pos)#define CAN_F4R2_FB12_Pos (12U)#define CAN_F4R2_FB11 CAN_F4R2_FB11_Msk#define CAN_F4R2_FB11_Msk (0x1UL << CAN_F4R2_FB11_Pos)#define CAN_F4R2_FB11_Pos (11U)#define CAN_F4R2_FB10 CAN_F4R2_FB10_Msk#define CAN_F4R2_FB10_Msk (0x1UL << CAN_F4R2_FB10_Pos)#define CAN_F4R2_FB10_Pos (10U)#define CAN_F4R2_FB9 CAN_F4R2_FB9_Msk#define CAN_F4R2_FB9_Msk (0x1UL << CAN_F4R2_FB9_Pos)#define CAN_F4R2_FB9_Pos (9U)#define CAN_F4R2_FB8 CAN_F4R2_FB8_Msk#define CAN_F4R2_FB8_Msk (0x1UL << CAN_F4R2_FB8_Pos)#define CAN_F4R2_FB8_Pos (8U)#define CAN_F4R2_FB7 CAN_F4R2_FB7_Msk#define CAN_F4R2_FB7_Msk (0x1UL << CAN_F4R2_FB7_Pos)#define CAN_F4R2_FB7_Pos (7U)#define CAN_F4R2_FB6 CAN_F4R2_FB6_Msk#define CAN_F4R2_FB6_Msk (0x1UL << CAN_F4R2_FB6_Pos)#define CAN_F4R2_FB6_Pos (6U)#define CAN_F4R2_FB5 CAN_F4R2_FB5_Msk#define CAN_F4R2_FB5_Msk (0x1UL << CAN_F4R2_FB5_Pos)#define CAN_F4R2_FB5_Pos (5U)#define CAN_F4R2_FB4 CAN_F4R2_FB4_Msk#define CAN_F4R2_FB4_Msk (0x1UL << CAN_F4R2_FB4_Pos)#define CAN_F4R2_FB4_Pos (4U)#define CAN_F4R2_FB3 CAN_F4R2_FB3_Msk#define CAN_F4R2_FB3_Msk (0x1UL << CAN_F4R2_FB3_Pos)#define CAN_F4R2_FB3_Pos (3U)#define CAN_F4R2_FB2 CAN_F4R2_FB2_Msk#define CAN_F4R2_FB2_Msk (0x1UL << CAN_F4R2_FB2_Pos)#define CAN_F4R2_FB2_Pos (2U)#define CAN_F4R2_FB1 CAN_F4R2_FB1_Msk#define CAN_F4R2_FB1_Msk (0x1UL << CAN_F4R2_FB1_Pos)#define CAN_F4R2_FB1_Pos (1U)#define CAN_F4R2_FB0 CAN_F4R2_FB0_Msk#define CAN_F4R2_FB0_Msk (0x1UL << CAN_F4R2_FB0_Pos)#define CAN_F4R2_FB0_Pos (0U)#define CAN_F3R2_FB31 CAN_F3R2_FB31_Msk#define CAN_F3R2_FB31_Msk (0x1UL << CAN_F3R2_FB31_Pos)#define CAN_F3R2_FB31_Pos (31U)#define CAN_F3R2_FB30 CAN_F3R2_FB30_Msk#define CAN_F3R2_FB30_Msk (0x1UL << CAN_F3R2_FB30_Pos)#define CAN_F3R2_FB30_Pos (30U)#define CAN_F3R2_FB29 CAN_F3R2_FB29_Msk#define CAN_F3R2_FB29_Msk (0x1UL << CAN_F3R2_FB29_Pos)#define CAN_F3R2_FB29_Pos (29U)#define CAN_F3R2_FB28 CAN_F3R2_FB28_Msk#define CAN_F3R2_FB28_Msk (0x1UL << CAN_F3R2_FB28_Pos)#define CAN_F3R2_FB28_Pos (28U)#define CAN_F3R2_FB27 CAN_F3R2_FB27_Msk#define CAN_F3R2_FB27_Msk (0x1UL << CAN_F3R2_FB27_Pos)#define CAN_F3R2_FB27_Pos (27U)#define CAN_F3R2_FB26 CAN_F3R2_FB26_Msk#define CAN_F3R2_FB26_Msk (0x1UL << CAN_F3R2_FB26_Pos)#define CAN_F3R2_FB26_Pos (26U)#define CAN_F3R2_FB25 CAN_F3R2_FB25_Msk#define CAN_F3R2_FB25_Msk (0x1UL << CAN_F3R2_FB25_Pos)#define CAN_F3R2_FB25_Pos (25U)#define CAN_F3R2_FB24 CAN_F3R2_FB24_Msk#define CAN_F3R2_FB24_Msk (0x1UL << CAN_F3R2_FB24_Pos)#define CAN_F3R2_FB24_Pos (24U)#define CAN_F3R2_FB23 CAN_F3R2_FB23_Msk#define CAN_F3R2_FB23_Msk (0x1UL << CAN_F3R2_FB23_Pos)#define CAN_F3R2_FB23_Pos (23U)#define CAN_F3R2_FB22 CAN_F3R2_FB22_Msk#define CAN_F3R2_FB22_Msk (0x1UL << CAN_F3R2_FB22_Pos)#define CAN_F3R2_FB22_Pos (22U)#define CAN_F3R2_FB21 CAN_F3R2_FB21_Msk#define CAN_F3R2_FB21_Msk (0x1UL << CAN_F3R2_FB21_Pos)#define CAN_F3R2_FB21_Pos (21U)#define CAN_F3R2_FB20 CAN_F3R2_FB20_Msk#define CAN_F3R2_FB20_Msk (0x1UL << CAN_F3R2_FB20_Pos)#define CAN_F3R2_FB20_Pos (20U)#define CAN_F3R2_FB19 CAN_F3R2_FB19_Msk#define CAN_F3R2_FB19_Msk (0x1UL << CAN_F3R2_FB19_Pos)#define CAN_F3R2_FB19_Pos (19U)#define CAN_F3R2_FB18 CAN_F3R2_FB18_Msk#define CAN_F3R2_FB18_Msk (0x1UL << CAN_F3R2_FB18_Pos)#define CAN_F3R2_FB18_Pos (18U)#define CAN_F3R2_FB17 CAN_F3R2_FB17_Msk#define CAN_F3R2_FB17_Msk (0x1UL << CAN_F3R2_FB17_Pos)#define CAN_F3R2_FB17_Pos (17U)#define CAN_F3R2_FB16 CAN_F3R2_FB16_Msk#define CAN_F3R2_FB16_Msk (0x1UL << CAN_F3R2_FB16_Pos)#define CAN_F3R2_FB16_Pos (16U)#define CAN_F3R2_FB15 CAN_F3R2_FB15_Msk#define CAN_F3R2_FB15_Msk (0x1UL << CAN_F3R2_FB15_Pos)#define CAN_F3R2_FB15_Pos (15U)#define CAN_F3R2_FB14 CAN_F3R2_FB14_Msk#define CAN_F3R2_FB14_Msk (0x1UL << CAN_F3R2_FB14_Pos)#define CAN_F3R2_FB14_Pos (14U)#define CAN_F3R2_FB13 CAN_F3R2_FB13_Msk#define CAN_F3R2_FB13_Msk (0x1UL << CAN_F3R2_FB13_Pos)#define CAN_F3R2_FB13_Pos (13U)#define CAN_F3R2_FB12 CAN_F3R2_FB12_Msk#define CAN_F3R2_FB12_Msk (0x1UL << CAN_F3R2_FB12_Pos)#define CAN_F3R2_FB12_Pos (12U)#define CAN_F3R2_FB11 CAN_F3R2_FB11_Msk#define CAN_F3R2_FB11_Msk (0x1UL << CAN_F3R2_FB11_Pos)#define CAN_F3R2_FB11_Pos (11U)#define CAN_F3R2_FB10 CAN_F3R2_FB10_Msk#define CAN_F3R2_FB10_Msk (0x1UL << CAN_F3R2_FB10_Pos)#define CAN_F3R2_FB10_Pos (10U)#define CAN_F3R2_FB9 CAN_F3R2_FB9_Msk#define CAN_F3R2_FB9_Msk (0x1UL << CAN_F3R2_FB9_Pos)#define CAN_F3R2_FB9_Pos (9U)#define CAN_F3R2_FB8 CAN_F3R2_FB8_Msk#define CAN_F3R2_FB8_Msk (0x1UL << CAN_F3R2_FB8_Pos)#define CAN_F3R2_FB8_Pos (8U)#define CAN_F3R2_FB7 CAN_F3R2_FB7_Msk#define CAN_F3R2_FB7_Msk (0x1UL << CAN_F3R2_FB7_Pos)#define CAN_F3R2_FB7_Pos (7U)#define CAN_F3R2_FB6 CAN_F3R2_FB6_Msk#define CAN_F3R2_FB6_Msk (0x1UL << CAN_F3R2_FB6_Pos)#define CAN_F3R2_FB6_Pos (6U)#define CAN_F3R2_FB5 CAN_F3R2_FB5_Msk#define CAN_F3R2_FB5_Msk (0x1UL << CAN_F3R2_FB5_Pos)#define CAN_F3R2_FB5_Pos (5U)#define CAN_F3R2_FB4 CAN_F3R2_FB4_Msk#define CAN_F3R2_FB4_Msk (0x1UL << CAN_F3R2_FB4_Pos)#define CAN_F3R2_FB4_Pos (4U)#define CAN_F3R2_FB3 CAN_F3R2_FB3_Msk#define CAN_F3R2_FB3_Msk (0x1UL << CAN_F3R2_FB3_Pos)#define CAN_F3R2_FB3_Pos (3U)#define CAN_F3R2_FB2 CAN_F3R2_FB2_Msk#define CAN_F3R2_FB2_Msk (0x1UL << CAN_F3R2_FB2_Pos)#define CAN_F3R2_FB2_Pos (2U)#define CAN_F3R2_FB1 CAN_F3R2_FB1_Msk#define CAN_F3R2_FB1_Msk (0x1UL << CAN_F3R2_FB1_Pos)#define CAN_F3R2_FB1_Pos (1U)#define CAN_F3R2_FB0 CAN_F3R2_FB0_Msk#define CAN_F3R2_FB0_Msk (0x1UL << CAN_F3R2_FB0_Pos)#define CAN_F3R2_FB0_Pos (0U)#define CAN_F2R2_FB31 CAN_F2R2_FB31_Msk#define CAN_F2R2_FB31_Msk (0x1UL << CAN_F2R2_FB31_Pos)#define CAN_F2R2_FB31_Pos (31U)#define CAN_F2R2_FB30 CAN_F2R2_FB30_Msk#define CAN_F2R2_FB30_Msk (0x1UL << CAN_F2R2_FB30_Pos)#define CAN_F2R2_FB30_Pos (30U)#define CAN_F2R2_FB29 CAN_F2R2_FB29_Msk#define CAN_F2R2_FB29_Msk (0x1UL << CAN_F2R2_FB29_Pos)#define CAN_F2R2_FB29_Pos (29U)#define CAN_F2R2_FB28 CAN_F2R2_FB28_Msk#define CAN_F2R2_FB28_Msk (0x1UL << CAN_F2R2_FB28_Pos)#define CAN_F2R2_FB28_Pos (28U)#define CAN_F2R2_FB27 CAN_F2R2_FB27_Msk#define CAN_F2R2_FB27_Msk (0x1UL << CAN_F2R2_FB27_Pos)#define CAN_F2R2_FB27_Pos (27U)#define CAN_F2R2_FB26 CAN_F2R2_FB26_Msk#define CAN_F2R2_FB26_Msk (0x1UL << CAN_F2R2_FB26_Pos)#define CAN_F2R2_FB26_Pos (26U)#define CAN_F2R2_FB25 CAN_F2R2_FB25_Msk#define CAN_F2R2_FB25_Msk (0x1UL << CAN_F2R2_FB25_Pos)#define CAN_F2R2_FB25_Pos (25U)#define CAN_F2R2_FB24 CAN_F2R2_FB24_Msk#define CAN_F2R2_FB24_Msk (0x1UL << CAN_F2R2_FB24_Pos)#define CAN_F2R2_FB24_Pos (24U)#define CAN_F2R2_FB23 CAN_F2R2_FB23_Msk#define CAN_F2R2_FB23_Msk (0x1UL << CAN_F2R2_FB23_Pos)#define CAN_F2R2_FB23_Pos (23U)#define CAN_F2R2_FB22 CAN_F2R2_FB22_Msk#define CAN_F2R2_FB22_Msk (0x1UL << CAN_F2R2_FB22_Pos)#define CAN_F2R2_FB22_Pos (22U)#define CAN_F2R2_FB21 CAN_F2R2_FB21_Msk#define CAN_F2R2_FB21_Msk (0x1UL << CAN_F2R2_FB21_Pos)#define CAN_F2R2_FB21_Pos (21U)#define CAN_F2R2_FB20 CAN_F2R2_FB20_Msk#define CAN_F2R2_FB20_Msk (0x1UL << CAN_F2R2_FB20_Pos)#define CAN_F2R2_FB20_Pos (20U)#define CAN_F2R2_FB19 CAN_F2R2_FB19_Msk#define CAN_F2R2_FB19_Msk (0x1UL << CAN_F2R2_FB19_Pos)#define CAN_F2R2_FB19_Pos (19U)#define CAN_F2R2_FB18 CAN_F2R2_FB18_Msk#define CAN_F2R2_FB18_Msk (0x1UL << CAN_F2R2_FB18_Pos)#define CAN_F2R2_FB18_Pos (18U)#define CAN_F2R2_FB17 CAN_F2R2_FB17_Msk#define CAN_F2R2_FB17_Msk (0x1UL << CAN_F2R2_FB17_Pos)#define CAN_F2R2_FB17_Pos (17U)#define CAN_F2R2_FB16 CAN_F2R2_FB16_Msk#define CAN_F2R2_FB16_Msk (0x1UL << CAN_F2R2_FB16_Pos)#define CAN_F2R2_FB16_Pos (16U)#define CAN_F2R2_FB15 CAN_F2R2_FB15_Msk#define CAN_F2R2_FB15_Msk (0x1UL << CAN_F2R2_FB15_Pos)#define CAN_F2R2_FB15_Pos (15U)#define CAN_F2R2_FB14 CAN_F2R2_FB14_Msk#define CAN_F2R2_FB14_Msk (0x1UL << CAN_F2R2_FB14_Pos)#define CAN_F2R2_FB14_Pos (14U)#define CAN_F2R2_FB13 CAN_F2R2_FB13_Msk#define CAN_F2R2_FB13_Msk (0x1UL << CAN_F2R2_FB13_Pos)definition of __UQSAXdefinition of __USAXdefinition of __SHSAXdefinition of __QSAXdefinition of __SSAXdefinition of __UHASXdefinition of __UQASXdefinition of __UASXdefinition of __SHASXdefinition of __QASXdefinition of __SASXdefinition of __UHSUB16definition of __UQSUB16definition of __USUB16definition of __SHSUB16definition of __QSUB16definition of __SSUB16definition of __UHADD16definition of __UQADD16definition of __UADD16definition of __SHADD16definition of __QADD16definition of __SADD16definition of __UHSUB8definition of __UQSUB8definition of __USUB8definition of __SHSUB8definition of __QSUB8definition of __SSUB8definition of __UHADD8definition of __UQADD8definition of __UADD8definition of __SHADD8definition of __QADD8definition of __SADD8definition of __STRTdefinition of __STRHTdefinition of __STRBTdefinition of __LDRTdefinition of __LDRHTdefinition of __LDRBTdefinition of __RRXdefinition of __CLREXdefinition of __STREXWdefinition of __STREXHdefinition of __STREXBdefinition of __LDREXWdefinition of __LDREXHdefinition of __LDREXBdefinition of __RBITdefinition of __RORdefinition of __REVSHdefinition of __REV16definition of __REVdefinition of __DMBdefinition of __DSBdefinition of __ISBdefinition of __set_FPSCRdefinition of __get_FPSCRdefinition of __set_FAULTMASKdefinition of __get_FAULTMASKdefinition of __set_BASEPRI_MAXdefinition of __set_BASEPRIdefinition of __get_BASEPRIdefinition of __disable_fault_irqdefinition of __enable_fault_irqdefinition of __set_PRIMASKdefinition of __get_PRIMASKdefinition of __set_MSPdefinition of __get_MSPdefinition of __set_PSPdefinition of __get_PSPdefinition of __get_xPSRdefinition of __get_APSRdefinition of __get_IPSRdefinition of __set_CONTROLdefinition of __get_CONTROLdefinition of __disable_irqdefinition of __enable_irqdefinition of T_UINT32_READdefinition of T_UINT32_WRITEdefinition of T_UINT16_READdefinition of T_UINT16_WRITEdefinition of T_UINT32definition of w64definition of w32definition of vdefinition of ARM_MPU_Loaddefinition of rowWordSizedefinition of orderedCpydefinition of ARM_MPU_SetRegionExdefinition of ARM_MPU_SetRegiondefinition of ARM_MPU_ClrRegiondefinition of ARM_MPU_Disabledefinition of ARM_MPU_Enabledefinition of RASRdefinition of RBARdefinition of ITM_CheckChardefinition of ITM_ReceiveChardefinition of ITM_SendChardefinition of SysTick_Configdefinition of SCB_CleanInvalidateDCache_by_Addrdefinition of op_sizedefinition of op_addrdefinition of linesizedefinition of SCB_CleanDCache_by_Addrdefinition of SCB_InvalidateDCache_by_Addrdefinition of SCB_CleanInvalidateDCachedefinition of ccsidrdefinition of setsdefinition of waysdefinition of SCB_CleanDCachedefinition of SCB_InvalidateDCachedefinition of SCB_DisableDCachedefinition of SCB_EnableDCachedefinition of SCB_InvalidateICachedefinition of SCB_DisableICachedefinition of SCB_EnableICachedefinition of SCB_GetFPUTypedefinition of mvfr0definition of __NVIC_SystemResetdefinition of __NVIC_GetVectordefinition of vectorsdefinition of __NVIC_SetVectordefinition of NVIC_DecodePrioritydefinition of PriorityGroupTmpdefinition of PreemptPriorityBitsdefinition of SubPriorityBitsdefinition of NVIC_EncodePrioritydefinition of __NVIC_GetPrioritydefinition of __NVIC_SetPrioritydefinition of __NVIC_GetActivedefinition of __NVIC_ClearPendingIRQdefinition of __NVIC_SetPendingIRQdefinition of __NVIC_GetPendingIRQdefinition of __NVIC_DisableIRQdefinition of __NVIC_GetEnableIRQdefinition of __NVIC_EnableIRQdefinition of __NVIC_GetPriorityGroupingdefinition of __NVIC_SetPriorityGroupingdefinition of reg_valuedefinition of DEMCRdefinition of DCRDRdefinition of DCRSRdefinition of DHCSRdefinition of MVFR2definition of MVFR1definition of MVFR0definition of FPDSCRdefinition of FPCARdefinition of FPCCRdefinition of RESERVED0definition of RASR_A3definition of RBAR_A3definition of RASR_A2definition of RBAR_A2definition of RASR_A1definition of RBAR_A1definition of RNRdefinition of CTRLdefinition of TYPEdefinition of DEVTYPEdefinition of DEVIDdefinition of RESERVED7definition of CLAIMCLRdefinition of CLAIMSETdefinition of RESERVED5definition of ITCTRLdefinition of FIFO1definition of ITATBCTR0definition of RESERVED4definition of ITATBCTR2definition of FIFO0definition of TRIGGERdefinition of RESERVED3definition of FSCRdefinition of FFCRdefinition of FFSRdefinition of RESERVED2definition of SPPRdefinition of RESERVED1definition of ACPRdefinition of CSPSRdefinition of SSPSRdefinition of LSRdefinition of LARdefinition of FUNCTION3definition of MASK3definition of COMP3definition of FUNCTION2definition of MASK2definition of COMP2definition of FUNCTION1definition of MASK1definition of COMP1definition of FUNCTION0definition of MASK0definition of COMP0definition of PCSRdefinition of FOLDCNTdefinition of LSUCNTdefinition of SLEEPCNTdefinition of EXCCNTdefinition of CPICNTdefinition of CYCCNTdefinition of CID3definition of CID2definition of CID1definition of CID0definition of PID3definition of PID2definition of PID1definition of PID0definition of PID7definition of PID6definition of PID5definition of PID4definition of IMCRdefinition of IRRdefinition of IWRdefinition of TCRdefinition of TPRdefinition of TERdefinition of PORTdefinition of u32definition of u16definition of u8definition of CALIBdefinition of VALdefinition of LOADdefinition of ACTLRdefinition of ICTRdefinition of ABFSRdefinition of RESERVED8definition of AHBSCRdefinition of CACRdefinition of AHBPCRdefinition of DTCMCRdefinition of ITCMCRdefinition of DCCISWdefinition of DCCIMVACdefinition of DCCSWdefinition of DCCMVACdefinition of DCCMVAUdefinition of DCISWdefinition of DCIMVACdefinition of ICIMVAUdefinition of RESERVED6definition of ICIALLUdefinition of STIRdefinition of CPACRdefinition of CSSELRdefinition of CCSIDRdefinition of CTRdefinition of CLIDRdefinition of ID_ISARdefinition of ID_MFRdefinition of ID_AFRdefinition of ID_DFRdefinition of ID_PFRdefinition of AFSRdefinition of BFARdefinition of MMFARdefinition of DFSRdefinition of HFSRdefinition of CFSRdefinition of SHCSRdefinition of SHPRdefinition of CCRdefinition of SCRdefinition of AIRCRdefinition of VTORdefinition of ICSRdefinition of CPUIDdefinition of IPdefinition of IABRdefinition of ICPRdefinition of ISPRdefinition of RSERVED1definition of ICERdefinition of ISERdefinition of wdefinition of bdefinition of _reserved0definition of FPCAdefinition of SPSELdefinition of nPRIVdefinition of Ndefinition of Zdefinition of Cdefinition of Vdefinition of Qdefinition of ICI_IT_2definition of Tdefinition of _reserved1definition of GEdefinition of ICI_IT_1definition of ISRdefinition of WRPCRdefinition of RESERVED10definition of WPCRdefinition of RESERVED9definition of WIFCRdefinition of WISRdefinition of WIERdefinition of WCRdefinition of WCFGRdefinition of TDCCRdefinition of VVACCRdefinition of VVFPCCRdefinition of VVBPCCRdefinition of VVSACCRdefinition of VLCCRdefinition of VHBPCCRdefinition of VHSACCRdefinition of VNPCCRdefinition of VCCCRdefinition of VPCCRdefinition of VMCCRdefinition of LPMCCRdefinition of LCCCRdefinition of LCVCIDRdefinition of VSCRdefinition of FIRdefinition of IERdefinition of PSRdefinition of PTTCRdefinition of PUCRdefinition of PCONFRdefinition of PCTLRdefinition of DLTCRdefinition of CLTCRdefinition of CLCRdefinition of TDCRdefinition of TCCRdefinition of GPSRdefinition of GPDRdefinition of GHCRdefinition of CMCRdefinition of LCCRdefinition of VVACRdefinition of VVFPCRdefinition of VVBPCRdefinition of VVSACRdefinition of VLCRdefinition of VHBPCRdefinition of VHSACRdefinition of VNPCRdefinition of VCCRdefinition of VPCRdefinition of VMCRdefinition of MCRdefinition of GVCIDRdefinition of PCRdefinition of LPMCRdefinition of LPCRdefinition of LCOLCRdefinition of LVCIDRdefinition of CRdefinition of VRdefinition of DOUTR31definition of DOUTR30definition of DOUTR29definition of DOUTR28definition of DOUTR27definition of DOUTR26definition of DOUTR25definition of DOUTR24definition of DOUTR23definition of DOUTR22definition of DOUTR21definition of DOUTR20definition of DOUTR19definition of DOUTR18definition of DOUTR17definition of DOUTR16definition of DOUTR15definition of DOUTR14definition of DOUTR13definition of DOUTR12definition of DOUTR11definition of DOUTR10definition of DOUTR9definition of DOUTR8definition of DOUTR7definition of DOUTR6definition of DOUTR5definition of DOUTR4definition of DOUTR3definition of DOUTR2definition of DOUTR1definition of DOUTR0definition of DINR31definition of DINR30definition of DINR29definition of DINR28definition of DINR27definition of DINR26definition of DINR25definition of DINR24definition of DINR23definition of DINR22definition of DINR21definition of DINR20definition of DINR19definition of DINR18definition of DINR17definition of DINR16definition of DINR15definition of DINR14definition of DINR13definition of DINR12definition of DINR11definition of DINR10definition of DINR9definition of DINR8definition of DINR7definition of DINR6definition of DINR5definition of DINR4definition of DINR3definition of DINR2definition of DINR1definition of DINR0definition of CLRFRdefinition of SRdefinition of CRDFRdefinition of RDFRdefinition of CWRFRdefinition of WRFRdefinition of HUFFENC_DC1definition of HUFFENC_DC0definition of HUFFENC_AC1definition of HUFFENC_AC0definition of Reserved4FCdefinition of DHTMEMdefinition of HUFFSYMBdefinition of HUFFBASEdefinition of HUFFMINdefinition of QMEM3definition of QMEM2definition of QMEM1definition of QMEM0definition of Reserved48definition of DORdefinition of DIRdefinition of Reserved3cdefinition of CFRdefinition of Reserved20definition of CONFR7definition of CONFR6definition of CONFR5definition of CONFR4definition of CONFR3definition of CONFR2definition of CONFR1definition of CONFR0definition of Reserveddefinition of HCDMAdefinition of HCTSIZdefinition of HCINTMSKdefinition of HCINTdefinition of HCSPLTdefinition of HCCHARdefinition of HAINTMSKdefinition of HAINTdefinition of HPTXSTSdefinition of Reserved40Cdefinition of HFNUMdefinition of HFIRdefinition of HCFGdefinition of Reserved18definition of DOEPDMAdefinition of DOEPTSIZdefinition of Reserved0Cdefinition of DOEPINTdefinition of Reserved04definition of DOEPCTLdefinition of DTXFSTSdefinition of DIEPDMAdefinition of DIEPTSIZdefinition of DIEPINTdefinition of DIEPCTLdefinition of DOUTEP1MSKdefinition of Reserved44definition of DINEP1MSKdefinition of Reserved40definition of DEACHMSKdefinition of DEACHINTdefinition of DIEPEMPMSKdefinition of DTHRCTLdefinition of DVBUSPULSEdefinition of DVBUSDISdefinition of Reserved9definition of DAINTMSKdefinition of DAINTdefinition of DOEPMSKdefinition of DIEPMSKdefinition of DSTSdefinition of DCTLdefinition of DCFGdefinition of DIEPTXFdefinition of HPTXFSIZdefinition of Reserved43definition of GDFIFOCFGdefinition of Reserved7definition of GLPMCFGdefinition of Reserved6definition of GHWCFG3definition of Reserved5definition of CIDdefinition of GCCFGdefinition of Reserved30definition of HNPTXSTSdefinition of DIEPTXF0_HNPTXFSIZdefinition of GRXFSIZdefinition of GRXSTSPdefinition of GRXSTSRdefinition of GINTMSKdefinition of GINTSTSdefinition of GRSTCTLdefinition of GUSBCFGdefinition of GAHBCFGdefinition of GOTGINTdefinition of GOTGCTLdefinition of DRdefinition of TDRdefinition of RDRdefinition of ICRdefinition of RQRdefinition of RTORdefinition of GTPRdefinition of BRRdefinition of CR3definition of CR2definition of CR1definition of CNTdefinition of ARRdefinition of CMPdefinition of CFGRdefinition of AF2definition of AF1definition of CCR6definition of CCR5definition of CCMR3definition of ORdefinition of DMARdefinition of DCRdefinition of BDTRdefinition of CCR4definition of CCR3definition of CCR2definition of CCR1definition of RCRdefinition of PSCdefinition of CCERdefinition of CCMR2definition of CCMR1definition of EGRdefinition of DIERdefinition of SMCRdefinition of LPTRdefinition of PIRdefinition of PSMARdefinition of PSMKRdefinition of ABRdefinition of ARdefinition of DLRdefinition of FCRdefinition of I2SPRdefinition of I2SCFGRdefinition of TXCRCRdefinition of RXCRCRdefinition of CRCPRdefinition of FIFOdefinition of FIFOCNTdefinition of MASKdefinition of STAdefinition of DCOUNTdefinition of DCTRLdefinition of DLENdefinition of DTIMERdefinition of RESP4definition of RESP3definition of RESP2definition of RESP1definition of RESPCMDdefinition of CMDdefinition of ARGdefinition of CLKCRdefinition of POWERdefinition of Stdbydefinition of Iwdgstopdefinition of Iwdgstdbydefinition of NDBankdefinition of NDBootdefinition of Sectordefinition of VoltageRangedefinition of Banksdefinition of pOBInitdefinition of pEraseInitdefinition of SectorErrordefinition of GPIO_Pindefinition of GPIOxdefinition of GPIO_Initdefinition of hi2cdefinition of InterruptRequestdefinition of Requestdefinition of Tickstartdefinition of Flagdefinition of Statusdefinition of ErrorCodedefinition of ITFlagsdefinition of MemAddSizedefinition of ITSourcesdefinition of TransferDirectiondefinition of AddrMatchCodedefinition of XferOptionsdefinition of ConfigFastModePlusdefinition of DigitalFilterdefinition of AnalogFilterdefinition of hltdcdefinition of pLayerCfgdefinition of LinePitchInPixelsdefinition of Alphadefinition of Pixelformatdefinition of X0definition of Y0definition of XSizedefinition of YSizedefinition of ReloadTypedefinition of pCLUTdefinition of CLUTSizedefinition of Regulatordefinition of STOPEntrydefinition of SLEEPEntrydefinition of WakeUpPinxdefinition of WakeUpPinPolaritydefinition of sConfigPVDdefinition of VoltageScalingdefinition of RCC_ClkInitStructdefinition of pFLatencydefinition of RCC_OscInitStructdefinition of RCC_MCOxdefinition of RCC_MCOSourcedefinition of RCC_MCODivdefinition of FLatencydefinition of PLLSAIInitdefinition of PLLI2SInitdefinition of PeriphClkdefinition of PeriphClkInitdefinition of AutoRefreshNumberdefinition of RefreshRatedefinition of pAddressdefinition of pSrcBufferdefinition of pDstBufferdefinition of TIMxdefinition of Channeldefinition of ChannelStatedefinition of TIM_ExtTRGPrescalerdefinition of TIM_ExtTRGPolaritydefinition of ExtTRGFilterdefinition of InputTriggerSourcedefinition of TIM_ICPolaritydefinition of TIM_ICSelectiondefinition of TIM_ICFilterdefinition of htimdefinition of sSlaveConfigdefinition of OC_Configdefinition of Structure#define STM32F7xx_HAL_DSI_H#define STM32F7xx_HAL_LTDC_EX_H#define STM32F7xx_HAL_LTDC_H#define __STM32F7xx_HAL_PWR_EX_H#define __STM32F7xx_HAL_PWR_H#define __STM32F7xx_HAL_SAI_H#define STM32F7xx_LL_SDMMC_H#define STM32F7xx_HAL_SD_H#define STM32F7xx_HAL_TIM_EX_H#define STM32F7xx_HAL_TIM_H#define STM32F7xx_HAL_UART_EX_H#define STM32F7xx_HAL_UART_H#define __STM32F7xx_HAL_MDIOS_H#define __STM32F769xx_H#define __STM32F7xx_HAL_H#define STM32_HAL_LEGACY#define _WCHAR_T_DECLARED#define _GCC_WCHAR_T#define __INT_WCHAR_T_H#define ___int_wchar_t_h#define _WCHAR_T_H#define _WCHAR_T_DEFINED#define _WCHAR_T_DEFINED_#define _BSD_WCHAR_T_#define _WCHAR_T_#define __WCHAR_T#define _T_WCHAR#define _T_WCHAR_#define _WCHAR_T#define __WCHAR_T__#define __size_t#define _SIZET_#define _GCC_SIZE_T#define ___int_size_t_h#define _BSD_SIZE_T_DEFINED_#define _SIZE_T_DEFINED#define _SIZE_T_DEFINED_#define _BSD_SIZE_T_#define _SIZE_T_#define __SIZE_T#define _T_SIZE#define _T_SIZE_#define _SYS_SIZE_T_H#define _SIZE_T#define __SIZE_T__#define _PTRDIFF_T_DECLARED#define _GCC_PTRDIFF_T#define ___int_ptrdiff_t_h#define _BSD_PTRDIFF_T_#define __PTRDIFF_T#define _T_PTRDIFF#define _T_PTRDIFF_#define __STM32F7xx_HAL_FLASH_EX_H#define __STM32F7xx_HAL_FLASH_H#define STM32F7xx_LL_FMC_H#define STM32F7xx_HAL_SRAM_H#define STM32F7xx_HAL_NOR_H#define STM32F7xx_HAL_SDRAM_H#define STM32F7xx_HAL_I2C_EX_H#define STM32F7xx_HAL_I2C_H#define ULONG_MAX (LONG_MAX * 2UL + 1UL)#define LONG_MAX __LONG_MAX__#define LONG_MIN (-LONG_MAX - 1L)#define UINT_MAX (INT_MAX * 2U + 1U)#define INT_MAX __INT_MAX__#define INT_MIN (-INT_MAX - 1)#define USHRT_MAX (SHRT_MAX * 2 + 1)#define SHRT_MAX __SHRT_MAX__#define SHRT_MIN (-SHRT_MAX - 1)#define CHAR_MAX UCHAR_MAX#define CHAR_MIN 0#define UCHAR_MAX (SCHAR_MAX * 2 + 1)#define SCHAR_MAX __SCHAR_MAX__#define SCHAR_MIN (-SCHAR_MAX - 1)#define CHAR_BIT __CHAR_BIT__#define __SHRT_MAX__ 0x7fff#define __SCHAR_MAX__ 0x7f#define __CHAR_UNSIGNED__ 1#define __locale_ctype_ptr() _ctype_#define tolower(__c) __extension__ ({ __typeof__ (__c) __x = (__c); isupper (__x) ? (int) __x - 'A' + 'a' : (int) __x;})#define toupper(__c) __extension__ ({ __typeof__ (__c) __x = (__c); islower (__x) ? (int) __x - 'a' + 'A' : (int) __x;})#define toascii_l(__c,__l) ((__l),(__c)&0177)#define isascii_l(__c,__l) ((__l),(unsigned)(__c)<=0177)#define toascii(__c) ((__c)&0177)#define isascii(__c) ((unsigned)(__c)<=0177)#define isblank_l(__c,__l) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup_l(__x,__l)&_B) || (int) (__x) == '\t';})#define iscntrl_l(__c,__l) (__ctype_lookup_l(__c,__l)&_C)#define isgraph_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N))#define isprint_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_P|_U|_L|_N|_B))#define isalnum_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L|_N))#define ispunct_l(__c,__l) (__ctype_lookup_l(__c,__l)&_P)#define isspace_l(__c,__l) (__ctype_lookup_l(__c,__l)&_S)#define isxdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_X|_N))#define isdigit_l(__c,__l) (__ctype_lookup_l(__c,__l)&_N)#define islower_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_L)#define isupper_l(__c,__l) ((__ctype_lookup_l(__c,__l)&(_U|_L))==_U)#define isalpha_l(__c,__l) (__ctype_lookup_l(__c,__l)&(_U|_L))#define __ctype_lookup_l(__c,__l) ((__locale_ctype_ptr_l(__l)+sizeof(""[__c]))[(int)(__c)])#define isblank(__c) __extension__ ({ __typeof__ (__c) __x = (__c); (__ctype_lookup(__x)&_B) || (int) (__x) == '\t';})#define iscntrl(__c) (__ctype_lookup(__c)&_C)#define isgraph(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N))#define isprint(__c) (__ctype_lookup(__c)&(_P|_U|_L|_N|_B))#define isalnum(__c) (__ctype_lookup(__c)&(_U|_L|_N))#define ispunct(__c) (__ctype_lookup(__c)&_P)#define isspace(__c) (__ctype_lookup(__c)&_S)#define isxdigit(__c) (__ctype_lookup(__c)&(_X|_N))#define isdigit(__c) (__ctype_lookup(__c)&_N)#define islower(__c) ((__ctype_lookup(__c)&(_U|_L))==_L)#define isupper(__c) ((__ctype_lookup(__c)&(_U|_L))==_U)#define isalpha(__c) (__ctype_lookup(__c)&(_U|_L))#define __ctype_lookup(__c) ((__CTYPE_PTR+sizeof(""[__c]))[(int)(__c)])#define __CTYPE_PTR (__locale_ctype_ptr ())#define _B 0200#define _X 0100#define _C 040#define _P 020#define _S 010#define _N 04#define _L 02#define _U 01#define _toupper(__c) ((unsigned char)(__c) - 'a' + 'A')#define _tolower(__c) ((unsigned char)(__c) - 'A' + 'a')#define BIG_ENDIAN 4321#define LITTLE_ENDIAN 1234#define LWIP_ERROR(message,expression,handler) do { if (!(expression)) { LWIP_PLATFORM_ERROR(message); handler;}} while(0)#define LWIP_PLATFORM_ERROR(message) LWIP_PLATFORM_ASSERT(message)#define LWIP_ASSERT(message,assertion) do { if (!(assertion)) { LWIP_PLATFORM_ASSERT(message); }} while(0)#define LWIP_DBG_HALT 0x08U#define LWIP_DBG_FRESH 0x10U#define LWIP_DBG_STATE 0x20U#define LWIP_DBG_TRACE 0x40U#define LWIP_DBG_OFF 0x00U#define LWIP_DBG_ON 0x80U#define LWIP_DBG_LEVEL_OFF LWIP_DBG_LEVEL_ALL#define LWIP_DBG_MASK_LEVEL 0x03#define LWIP_DBG_LEVEL_SEVERE 0x03#define LWIP_DBG_LEVEL_SERIOUS 0x02#define LWIP_DBG_LEVEL_WARNING 0x01#define LWIP_DBG_LEVEL_ALL 0x00#define LWIP_PERF 0#define LWIP_TESTMODE 0#define DHCP6_DEBUG LWIP_DBG_OFF#define IP6_DEBUG LWIP_DBG_OFF#define DNS_DEBUG LWIP_DBG_OFF#define AUTOIP_DEBUG LWIP_DBG_OFF#define DHCP_DEBUG LWIP_DBG_OFF#define SLIP_DEBUG LWIP_DBG_OFF#define TCPIP_DEBUG LWIP_DBG_OFF#define UDP_DEBUG LWIP_DBG_OFF#define TCP_QLEN_DEBUG LWIP_DBG_OFF#define TCP_RST_DEBUG LWIP_DBG_OFF#define TCP_OUTPUT_DEBUG LWIP_DBG_OFF#define TCP_WND_DEBUG LWIP_DBG_OFF#define TCP_CWND_DEBUG LWIP_DBG_OFF#define TCP_RTO_DEBUG LWIP_DBG_OFF#define TCP_FR_DEBUG LWIP_DBG_OFF#define TCP_INPUT_DEBUG LWIP_DBG_OFF#define TCP_DEBUG LWIP_DBG_OFF#define TIMERS_DEBUG LWIP_DBG_OFF#define SYS_DEBUG LWIP_DBG_OFF#define MEMP_DEBUG LWIP_DBG_OFF#define MEM_DEBUG LWIP_DBG_OFF#define RAW_DEBUG LWIP_DBG_OFF#define IP_REASS_DEBUG LWIP_DBG_OFF#define IP_DEBUG LWIP_DBG_OFF#define INET_DEBUG LWIP_DBG_OFF#define IGMP_DEBUG LWIP_DBG_OFF#define ICMP_DEBUG LWIP_DBG_OFF#define SOCKETS_DEBUG LWIP_DBG_OFF#define API_MSG_DEBUG LWIP_DBG_OFF#define API_LIB_DEBUG LWIP_DBG_OFF#define PBUF_DEBUG LWIP_DBG_OFF#define NETIF_DEBUG LWIP_DBG_OFF#define ETHARP_DEBUG LWIP_DBG_OFF#define LWIP_DBG_TYPES_ON LWIP_DBG_ON#define LWIP_DBG_MIN_LEVEL LWIP_DBG_LEVEL_ALL#define LWIP_DHCP6_MAX_DNS_SERVERS DNS_MAX_SERVERS#define LWIP_DHCP6_MAX_NTP_SERVERS 1#define LWIP_DHCP6_GET_NTP_SRV 0#define LWIP_IPV6_DHCP6_STATELESS LWIP_IPV6_DHCP6#define LWIP_IPV6_DHCP6_STATEFUL 0#define LWIP_IPV6_DHCP6 0#define LWIP_ND6_RDNSS_MAX_DNS_SERVERS 0#define LWIP_ND6_TCP_REACHABILITY_HINTS 1#define LWIP_ND6_ALLOW_RA_UPDATES 1#define LWIP_ND6_DELAY_FIRST_PROBE_TIME 5000#define LWIP_ND6_RETRANS_TIMER 1000#define LWIP_ND6_REACHABLE_TIME 30000#define LWIP_ND6_MAX_NEIGHBOR_ADVERTISEMENT 3#define LWIP_ND6_MAX_ANYCAST_DELAY_TIME 1000#define LWIP_ND6_MAX_UNICAST_SOLICIT 3#define LWIP_ND6_MAX_MULTICAST_SOLICIT 3#define LWIP_ND6_NUM_ROUTERS 3#define LWIP_ND6_NUM_PREFIXES 5#define LWIP_ND6_NUM_DESTINATIONS 10#define LWIP_ND6_NUM_NEIGHBORS 10#define MEMP_NUM_ND6_QUEUE 20#define LWIP_ND6_QUEUEING LWIP_IPV6#define MEMP_NUM_MLD6_GROUP 4#define LWIP_IPV6_MLD LWIP_IPV6#define LWIP_ICMP6_HL 255#define LWIP_ICMP6_DATASIZE 8#define LWIP_ICMP6 LWIP_IPV6#define LWIP_IPV6_DUP_DETECT_ATTEMPTS 1#define LWIP_IPV6_ADDRESS_LIFETIMES LWIP_IPV6_AUTOCONFIG#define LWIP_IPV6_AUTOCONFIG LWIP_IPV6#define LWIP_IPV6_SEND_ROUTER_SOLICIT 1#define LWIP_IPV6_REASS LWIP_IPV6#define LWIP_IPV6_FRAG 1#define LWIP_IPV6_FORWARD 0#define LWIP_IPV6_NUM_ADDRESSES 3#define LWIP_IPV6_SCOPES_DEBUG 0#define LWIP_IPV6_SCOPES (LWIP_IPV6 && !LWIP_SINGLE_NETIF)#define IPV6_REASS_MAXAGE 60#define LWIP_IPV6 0#define LWIP_CHECKSUM_ON_COPY 0#define CHECKSUM_CHECK_ICMP6 1#define CHECKSUM_CHECK_ICMP 1#define CHECKSUM_GEN_ICMP6 1#define LWIP_CHECKSUM_CTRL_PER_NETIF 0#define MIB2_STATS 0#define ND6_STATS 0#define MLD6_STATS 0#define IP6_FRAG_STATS 0#define ICMP6_STATS 0#define IP6_STATS 0#define LWIP_STATS_DISPLAY 0#define SYS_STATS 0#define MEMP_STATS 0#define MEM_STATS 0#define TCP_STATS 0#define UDP_STATS 0#define IGMP_STATS 0#define ICMP_STATS 0#define IPFRAG_STATS 0#define IP_STATS 0#define ETHARP_STATS 0#define LINK_STATS 0#define LWIP_SOCKET_POLL 1#define LWIP_SOCKET_SELECT 1#define LWIP_FIONREAD_LINUXMODE 0#define SO_REUSE_RXTOALL 0#define SO_REUSE 0#define LWIP_TCP_CLOSE_TIMEOUT_MS_DEFAULT 20000#define RECV_BUFSIZE_DEFAULT INT_MAX#define LWIP_SO_LINGER 0#define LWIP_SO_RCVBUF 0#define LWIP_SO_SNDRCVTIMEO_NONSTANDARD 0#define LWIP_SO_RCVTIMEO 0#define LWIP_SO_SNDTIMEO 0#define LWIP_TCP_KEEPALIVE 0#define LWIP_SOCKET_OFFSET 0#define LWIP_POSIX_SOCKETS_IO_NAMES 1#define LWIP_COMPAT_SOCKETS 1#define LWIP_NETCONN_FULLDUPLEX 0#define LWIP_NETCONN_SEM_PER_THREAD 0#define LWIP_TCPIP_TIMEOUT 0#define DEFAULT_RAW_RECVMBOX_SIZE 0#define DEFAULT_THREAD_PRIO 1#define DEFAULT_THREAD_NAME "lwIP"#define SLIPIF_THREAD_PRIO 1#define SLIPIF_THREAD_STACKSIZE 0#define SLIPIF_THREAD_NAME "slipif_loop"#define LWIP_NETIF_LOOPBACK_MULTITHREADING (!NO_SYS)#define LWIP_LOOPBACK_MAX_PBUFS 0#define LWIP_NETIF_LOOPBACK 0#define LWIP_LOOPIF_MULTICAST 0#define LWIP_HAVE_LOOPIF (LWIP_NETIF_LOOPBACK && !LWIP_SINGLE_NETIF)#define LWIP_NUM_NETIF_CLIENT_DATA 0#define LWIP_NETIF_TX_SINGLE_PBUF 0#define LWIP_NETIF_HWADDRHINT 0#define LWIP_NETIF_REMOVE_CALLBACK 0#define LWIP_NETIF_EXT_STATUS_CALLBACK 0#define LWIP_NETIF_STATUS_CALLBACK 0#define LWIP_NETIF_API 0#define LWIP_NETIF_HOSTNAME 0#define LWIP_SINGLE_NETIF 0#define LWIP_PBUF_REF_T u8_t#define PBUF_LINK_ENCAPSULATION_HLEN 0#define PBUF_LINK_HLEN (14 + ETH_PAD_SIZE)#define LWIP_ALTCP_TLS 0#define LWIP_ALTCP 0#define LWIP_TCP_PCB_NUM_EXT_ARGS 0#define TCP_RCV_SCALE 0#define LWIP_WND_SCALE 0#define LWIP_CALLBACK_API 1#define LWIP_EVENT_API 0#define TCP_WND_UPDATE_THRESHOLD LWIP_MIN((TCP_WND / 4), (TCP_MSS * 4))#define LWIP_TCP_TIMESTAMPS 0#define TCP_OVERSIZE TCP_MSS#define TCP_DEFAULT_LISTEN_BACKLOG 0xff#define TCP_LISTEN_BACKLOG 0#define TCP_OOSEQ_MAX_PBUFS 0#define TCP_OOSEQ_MAX_BYTES 0#define TCP_SNDQUEUELOWAT LWIP_MAX(((TCP_SND_QUEUELEN)/2), 5)#define TCP_SNDLOWAT LWIP_MIN(LWIP_MAX(((TCP_SND_BUF)/2), (2 * TCP_MSS) + 1), (TCP_SND_BUF) - 1)#define TCP_CALCULATE_EFF_SEND_MSS 1#define LWIP_TCP_MAX_SACK_NUM 4#define LWIP_TCP_SACK_OUT 0#define TCP_SYNMAXRTX 6#define TCP_MAXRTX 12#define LWIP_NETBUF_RECVINFO 0#define LWIP_UDPLITE 0#define LWIP_DNS_SUPPORT_MDNS_QUERIES 0#define DNS_LOCAL_HOSTLIST_IS_DYNAMIC 0#define DNS_LOCAL_HOSTLIST 0#define LWIP_DNS_SECURE_RAND_SRC_PORT 4#define LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING 2#define LWIP_DNS_SECURE_RAND_XID 1#define LWIP_DNS_SECURE (LWIP_DNS_SECURE_RAND_XID | LWIP_DNS_SECURE_NO_MULTIPLE_OUTSTANDING | LWIP_DNS_SECURE_RAND_SRC_PORT)#define DNS_DOES_NAME_CHECK 1#define DNS_MAX_RETRIES 4#define DNS_MAX_SERVERS 2#define DNS_MAX_NAME_LENGTH 256#define DNS_TABLE_SIZE 4#define LWIP_DNS 0#define LWIP_IGMP 0#define LWIP_MULTICAST_TX_OPTIONS ((LWIP_IGMP || LWIP_IPV6_MLD) && (LWIP_UDP || LWIP_RAW))#define LWIP_MIB2_CALLBACKS 0#define LWIP_DHCP_AUTOIP_COOP_TRIES 9#define LWIP_DHCP_AUTOIP_COOP 0#define LWIP_AUTOIP 0#define LWIP_DHCP_MAX_DNS_SERVERS DNS_MAX_SERVERS#define LWIP_DHCP_MAX_NTP_SERVERS 1#define LWIP_DHCP_GET_NTP_SRV 0#define LWIP_DHCP_BOOTP_FILE 0#define DHCP_DOES_ARP_CHECK (LWIP_DHCP && LWIP_ARP)#define RAW_TTL IP_DEFAULT_TTL#define LWIP_RAW 0#define LWIP_MULTICAST_PING 0#define LWIP_BROADCAST_PING 0#define ICMP_TTL IP_DEFAULT_TTL#define IP_FORWARD_ALLOW_TX_ON_RX_NETIF 0#define IP_SOF_BROADCAST_RECV 0#define IP_SOF_BROADCAST 0#define IP_DEFAULT_TTL 255#define IP_REASS_MAX_PBUFS 10#define IP_REASS_MAXAGE 15#define IP_OPTIONS_ALLOWED 1#define IP_FRAG 1#define IP_REASSEMBLY 1#define IP_FORWARD 0#define ETHARP_TABLE_MATCH_NETIF !LWIP_SINGLE_NETIF#define ETHARP_SUPPORT_STATIC_ENTRIES 0#define ETH_PAD_SIZE 0#define LWIP_ETHERNET LWIP_ARP#define ETHARP_SUPPORT_VLAN 0#define ARP_QUEUE_LEN 3#define ARP_QUEUEING 0#define ARP_MAXAGE 300#define ARP_TABLE_SIZE 10#define LWIP_ARP 1#define MEMP_NUM_NETIFAPI_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_SOCKET_SETGETSOCKOPT_DATA MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_DNS_API_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_API_MSG MEMP_NUM_TCPIP_MSG_API#define MEMP_NUM_LOCALHOSTLIST 1#define MEMP_NUM_NETDB 1#define MEMP_NUM_TCPIP_MSG_INPKT 8#define MEMP_NUM_TCPIP_MSG_API 8#define MEMP_NUM_SELECT_CB 4#define MEMP_NUM_NETCONN 4#define MEMP_NUM_NETBUF 2#define LWIP_NUM_SYS_TIMEOUT_INTERNAL (LWIP_TCP + IP_REASSEMBLY + LWIP_ARP + (2*LWIP_DHCP) + LWIP_AUTOIP + LWIP_IGMP + LWIP_DNS + PPP_NUM_TIMEOUTS + (LWIP_IPV6 * (1 + LWIP_IPV6_REASS + LWIP_IPV6_MLD)))#define MEMP_NUM_IGMP_GROUP 8#define MEMP_NUM_ARP_QUEUE 30#define MEMP_NUM_FRAG_PBUF 15#define MEMP_NUM_REASSDATA 5#define MEMP_NUM_ALTCP_PCB MEMP_NUM_TCP_PCB#define MEMP_NUM_RAW_PCB 4#define LWIP_ALLOW_MEM_FREE_FROM_OTHER_CONTEXT 0#define MEMP_USE_CUSTOM_POOLS 0#define MEM_USE_POOLS_TRY_BIGGER_POOL 0#define MEM_USE_POOLS 0#define MEM_SANITY_CHECK 0#define MEM_OVERFLOW_CHECK 0#define MEMP_SANITY_CHECK 0#define MEMP_OVERFLOW_CHECK 0#define MEMP_MEM_INIT 0#define MEMP_MEM_MALLOC 0#define MEM_LIBC_MALLOC 0#define SYS_LIGHTWEIGHT_PROT 1#define LWIP_TCPIP_CORE_LOCKING_INPUT 0#define LWIP_TCPIP_CORE_LOCKING 1#define LWIP_MPU_COMPATIBLE 0#define MEMMOVE(dst,src,len) memmove(dst,src,len)#define SMEMCPY(dst,src,len) memcpy(dst,src,len)#define MEMCPY(dst,src,len) memcpy(dst,src,len)#define LWIP_TIMERS_CUSTOM 0#define LWIP_TIMERS 1#define JFREE free#define JMALLOC malloc#define MAX_ALLOC_CHUNK 0x10000#define TRUE 1#define FALSE 0#define JMETHOD(type,methodname,arglist) type (*methodname) arglist#define EXTERN(type) extern type#define GLOBAL(type) type#define LOCAL(type) static type#define METHODDEF(type) static type#define JPEG_MAX_DIMENSION 65500L#define GETJOCTET(value) (value)#define CENTERJSAMPLE 128#define MAXJSAMPLE 255#define GETJSAMPLE(value) ((int) (value))#define MAX_COMPONENTS 10#define BITS_IN_JSAMPLE 8#define DCTSIZE2 64#define D_MAX_BLOCKS_IN_MCU 10#define MAX_COMPS_IN_SCAN 4#define NUM_ARITH_TBLS 16#define NUM_HUFF_TBLS 4#define NUM_QUANT_TBLS 4#define jpeg_common_fields struct jpeg_error_mgr * err; struct jpeg_memory_mgr * mem; struct jpeg_progress_mgr * progress; void * client_data; boolean is_decompressor; int global_state#define C_MAX_BLOCKS_IN_MCU 10#define JMSG_STR_PARM_MAX 80#define JPEG_COM 0xFE#define JPEG_APP0 0xE0#define JPEG_EOI 0xD9#define JPEG_RST0 0xD0#define JPEG_SCAN_COMPLETED 4#define JPEG_ROW_COMPLETED 3#define JPEG_REACHED_EOI 2#define JPEG_REACHED_SOS 1#define JPEG_HEADER_TABLES_ONLY 2#define JPEG_HEADER_OK 1#define JPEG_SUSPENDED 0#define jpeg_create_decompress(cinfo) jpeg_CreateDecompress((cinfo), JPEG_LIB_VERSION, (size_t) sizeof(struct jpeg_decompress_struct))#define jpeg_create_compress(cinfo) jpeg_CreateCompress((cinfo), JPEG_LIB_VERSION, (size_t) sizeof(struct jpeg_compress_struct))#define JPP(arglist) arglist#define JPOOL_NUMPOOLS 2#define JPOOL_IMAGE 1#define JPOOL_PERMANENT 0#define JMSG_LENGTH_MAX 200#define JDCT_FASTEST JDCT_IFAST#define JDCT_DEFAULT JDCT_ISLOW#define MAX_SAMP_FACTOR 4#define DCTSIZE 8#define JPEG_LIB_VERSION_MINOR 4#define JPEG_LIB_VERSION_MAJOR 8#define JPEG_LIB_VERSION 80#define RGB_BUFFER_SIZE (160 * 120 * 3)#define JPEG_BUFFER_SIZE (7 * 1024)#define IMAGE_QUALITY 80#define IMAGE_WIDTH 160#define IMAGE_HEIGHT 120#define LCD_FRAME_BUFFER_START_ADRESS 0xC0025800#define RTP_PORT 49152#define MAX_NB_CLIENT 2#define RSTP_PORT 554#define RTSP_SERVER_PORT ";server_port=49152-49153\r\n"#define RTSP_URL "rtsp://192.168.0.10"#define TARGET_IP_ADDRESS inet_addr("192.168.0.11")#define GW_ADDR3 1#define GW_ADDR2 0#define GW_ADDR1 168#define GW_ADDR0 192#define NETMASK_ADDR3 0#define NETMASK_ADDR2 255#define NETMASK_ADDR1 255#define NETMASK_ADDR0 255#define IP_ADDR3 10#define IP_ADDR2 0#define IP_ADDR1 168#define IP_ADDR0 192#define lwip_strerr(x) ""#define ntohl(x) lwip_ntohl(x)#define htonl(x) lwip_htonl(x)#define ntohs(x) lwip_ntohs(x)#define htons(x) lwip_htons(x)#define PP_NTOHL(x) PP_HTONL(x)#define PP_HTONL(x) ((((x) & (u32_t)0x000000ffUL) << 24) | (((x) & (u32_t)0x0000ff00UL) << 8) | (((x) & (u32_t)0x00ff0000UL) >> 8) | (((x) & (u32_t)0xff000000UL) >> 24))#define PP_NTOHS(x) PP_HTONS(x)#define PP_HTONS(x) ((u16_t)((((x) & (u16_t)0x00ffU) << 8) | (((x) & (u16_t)0xff00U) >> 8)))#define lwip_ntohl(x) lwip_htonl(x)#define lwip_ntohs(x) lwip_htons(x)#define LWIP_MAKEU32(a,b,c,d) (((u32_t)((a) & 0xff) << 24) | ((u32_t)((b) & 0xff) << 16) | ((u32_t)((c) & 0xff) << 8) | (u32_t)((d) & 0xff))#define LWIP_ARRAYSIZE(x) (sizeof(x)/sizeof((x)[0]))#define LWIP_MIN(x,y) (((x) < (y)) ? (x) : (y))#define LWIP_MAX(x,y) (((x) > (y)) ? (x) : (y))#define _BIG_ENDIAN 4321#define _LITTLE_ENDIAN 1234#define _BYTE_ORDER _LITTLE_ENDIAN#define ip_ntoa(ipaddr) ipaddr_ntoa(ipaddr)#define IP4ADDR_STRLEN_MAX 16#define ip4_addr4_16_val(ipaddr) ((u16_t)ip4_addr4_val(ipaddr))#define ip4_addr3_16_val(ipaddr) ((u16_t)ip4_addr3_val(ipaddr))#define ip4_addr2_16_val(ipaddr) ((u16_t)ip4_addr2_val(ipaddr))#define ip4_addr1_16_val(ipaddr) ((u16_t)ip4_addr1_val(ipaddr))#define ip4_addr4_16(ipaddr) ((u16_t)ip4_addr4(ipaddr))#define ip4_addr3_16(ipaddr) ((u16_t)ip4_addr3(ipaddr))#define ip4_addr2_16(ipaddr) ((u16_t)ip4_addr2(ipaddr))#define ip4_addr1_16(ipaddr) ((u16_t)ip4_addr1(ipaddr))#define ip4_addr4_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 3)#define ip4_addr3_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 2)#define ip4_addr2_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 1)#define ip4_addr1_val(ipaddr) ip4_addr_get_byte_val(ipaddr, 0)#define ip4_addr_get_byte_val(ipaddr,idx) ((u8_t)(((ipaddr).addr >> (idx * 8)) & 0xff))#define ip4_addr4(ipaddr) ip4_addr_get_byte(ipaddr, 3)#define ip4_addr3(ipaddr) ip4_addr_get_byte(ipaddr, 2)#define ip4_addr2(ipaddr) ip4_addr_get_byte(ipaddr, 1)#define ip4_addr1(ipaddr) ip4_addr_get_byte(ipaddr, 0)#define ip4_addr_get_byte(ipaddr,idx) (((const u8_t*)(&(ipaddr)->addr))[idx])#define ip4_addr_debug_print_val(debug,ipaddr) ip4_addr_debug_print_parts(debug, ip4_addr1_16_val(ipaddr), ip4_addr2_16_val(ipaddr), ip4_addr3_16_val(ipaddr), ip4_addr4_16_val(ipaddr))#define ip4_addr_debug_print(debug,ipaddr) ip4_addr_debug_print_parts(debug, (u16_t)((ipaddr) != NULL ? ip4_addr1_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr2_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr3_16(ipaddr) : 0), (u16_t)((ipaddr) != NULL ? ip4_addr4_16(ipaddr) : 0))#define ip4_addr_debug_print_parts(debug,a,b,c,d) LWIP_DEBUGF(debug, ("%" U16_F ".%" U16_F ".%" U16_F ".%" U16_F, a, b, c, d))#define ip4_addr_islinklocal(addr1) (((addr1)->addr & PP_HTONL(0xffff0000UL)) == PP_HTONL(0xa9fe0000UL))#define ip4_addr_ismulticast(addr1) (((addr1)->addr & PP_HTONL(0xf0000000UL)) == PP_HTONL(0xe0000000UL))#define ip_addr_netmask_valid(netmask) ip4_addr_netmask_valid((netmask)->addr)#define ip4_addr_isbroadcast(addr1,netif) ip4_addr_isbroadcast_u32((addr1)->addr, netif)#define ip4_addr_isany(addr1) ((addr1) == NULL || ip4_addr_isany_val(*(addr1)))#define ip4_addr_isany_val(addr1) ((addr1).addr == IPADDR_ANY)#define ip4_addr_cmp(addr1,addr2) ((addr1)->addr == (addr2)->addr)#define ip4_addr_netcmp(addr1,addr2,mask) (((addr1)->addr & (mask)->addr) == ((addr2)->addr & (mask)->addr))#define ip4_addr_get_network(target,host,netmask) do { ((target)->addr = ((host)->addr) & ((netmask)->addr)); } while(0)#define ip4_addr_get_u32(src_ipaddr) ((src_ipaddr)->addr)#define ip4_addr_set_u32(dest_ipaddr,src_u32) ((dest_ipaddr)->addr = (src_u32))#define ip4_addr_set_hton(dest,src) ((dest)->addr = ((src) == NULL ? 0: lwip_htonl((src)->addr)))#define ip4_addr_isloopback(ipaddr) (((ipaddr)->addr & PP_HTONL(IP_CLASSA_NET)) == PP_HTONL(((u32_t)IP_LOOPBACKNET) << 24))#define ip4_addr_set_loopback(ipaddr) ((ipaddr)->addr = PP_HTONL(IPADDR_LOOPBACK))#define ip4_addr_set_any(ipaddr) ((ipaddr)->addr = IPADDR_ANY)#define ip4_addr_set_zero(ipaddr) ((ipaddr)->addr = 0)#define ip4_addr_set(dest,src) ((dest)->addr = ((src) == NULL ? 0 : (src)->addr))#define ip4_addr_copy(dest,src) ((dest).addr = (src).addr)#define IP4_ADDR(ipaddr,a,b,c,d) (ipaddr)->addr = PP_HTONL(LWIP_MAKEU32(a,b,c,d))#define IP_LOOPBACKNET 127#define IP_BADCLASS(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)#define IP_EXPERIMENTAL(a) (((u32_t)(a) & 0xf0000000UL) == 0xf0000000UL)#define IP_MULTICAST(a) IP_CLASSD(a)#define IP_CLASSD_HOST 0x0fffffff#define IP_CLASSD_NSHIFT 28#define IP_CLASSD_NET 0xf0000000#define IP_CLASSD(a) (((u32_t)(a) & 0xf0000000UL) == 0xe0000000UL)#define IP_CLASSC_HOST (0xffffffff & ~IP_CLASSC_NET)#define IP_CLASSC_NSHIFT 8#define IP_CLASSC_NET 0xffffff00#define IP_CLASSC(a) ((((u32_t)(a)) & 0xe0000000UL) == 0xc0000000UL)#define IP_CLASSB_MAX 65536#define IP_CLASSB_HOST (0xffffffff & ~IP_CLASSB_NET)#define IP_CLASSB_NSHIFT 16#define IP_CLASSB_NET 0xffff0000#define IP_CLASSB(a) ((((u32_t)(a)) & 0xc0000000UL) == 0x80000000UL)#define IP_CLASSA_MAX 128#define IP_CLASSA_HOST (0xffffffff & ~IP_CLASSA_NET)#define IP_CLASSA_NSHIFT 24#define IP_CLASSA_NET 0xff000000#define IP_CLASSA(a) ((((u32_t)(a)) & 0x80000000UL) == 0)#define IPADDR_BROADCAST ((u32_t)0xffffffffUL)#define IPADDR_ANY ((u32_t)0x00000000UL)#define IPADDR_LOOPBACK ((u32_t)0x7f000001UL)#define IPADDR_NONE ((u32_t)0xffffffffUL)#define IP_ANY_TYPE IP_ADDR_ANY#define IP4_ADDR_BROADCAST (ip_2_ip4(&ip_addr_broadcast))#define IP_ADDR_BROADCAST (&ip_addr_broadcast)#define IP4_ADDR_ANY4 (ip_2_ip4(&ip_addr_any))#define IP4_ADDR_ANY (&ip_addr_any)#define IP_ADDR_ANY IP4_ADDR_ANY#define IP46_ADDR_ANY(type) (IP4_ADDR_ANY)#define IPADDR_STRLEN_MAX IP4ADDR_STRLEN_MAX#define ipaddr_aton(cp,addr) ip4addr_aton(cp, addr)#define DMA2D_ALPHA_INV_RB_SWAP_SUPPORT#define STM32F7#define __STM32F7xx_H#endif#define GPIO_MODER_MODER13_0 (0x1UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13 GPIO_MODER_MODER13_Msk#define GPIO_MODER_MODER13_Msk (0x3UL << GPIO_MODER_MODER13_Pos)#define GPIO_MODER_MODER13_Pos (26U)#define GPIO_MODER_MODER12_1 (0x2UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_0 (0x1UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12 GPIO_MODER_MODER12_Msk#define GPIO_MODER_MODER12_Msk (0x3UL << GPIO_MODER_MODER12_Pos)#define GPIO_MODER_MODER12_Pos (24U)#define GPIO_MODER_MODER11_1 (0x2UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_0 (0x1UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11 GPIO_MODER_MODER11_Msk#define GPIO_MODER_MODER11_Msk (0x3UL << GPIO_MODER_MODER11_Pos)#define GPIO_MODER_MODER11_Pos (22U)#define GPIO_MODER_MODER10_1 (0x2UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_0 (0x1UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10 GPIO_MODER_MODER10_Msk#define GPIO_MODER_MODER10_Msk (0x3UL << GPIO_MODER_MODER10_Pos)#define GPIO_MODER_MODER10_Pos (20U)#define GPIO_MODER_MODER9_1 (0x2UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_0 (0x1UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9 GPIO_MODER_MODER9_Msk#define GPIO_MODER_MODER9_Msk (0x3UL << GPIO_MODER_MODER9_Pos)#define GPIO_MODER_MODER9_Pos (18U)#define GPIO_MODER_MODER8_1 (0x2UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_0 (0x1UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8 GPIO_MODER_MODER8_Msk#define GPIO_MODER_MODER8_Msk (0x3UL << GPIO_MODER_MODER8_Pos)#define GPIO_MODER_MODER8_Pos (16U)#define GPIO_MODER_MODER7_1 (0x2UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_0 (0x1UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7 GPIO_MODER_MODER7_Msk#define GPIO_MODER_MODER7_Msk (0x3UL << GPIO_MODER_MODER7_Pos)#define GPIO_MODER_MODER7_Pos (14U)#define GPIO_MODER_MODER6_1 (0x2UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_0 (0x1UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6 GPIO_MODER_MODER6_Msk#define GPIO_MODER_MODER6_Msk (0x3UL << GPIO_MODER_MODER6_Pos)#define GPIO_MODER_MODER6_Pos (12U)#define GPIO_MODER_MODER5_1 (0x2UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_0 (0x1UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5 GPIO_MODER_MODER5_Msk#define GPIO_MODER_MODER5_Msk (0x3UL << GPIO_MODER_MODER5_Pos)#define GPIO_MODER_MODER5_Pos (10U)#define GPIO_MODER_MODER4_1 (0x2UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_0 (0x1UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4 GPIO_MODER_MODER4_Msk#define GPIO_MODER_MODER4_Msk (0x3UL << GPIO_MODER_MODER4_Pos)#define GPIO_MODER_MODER4_Pos (8U)#define GPIO_MODER_MODER3_1 (0x2UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_0 (0x1UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3 GPIO_MODER_MODER3_Msk#define GPIO_MODER_MODER3_Msk (0x3UL << GPIO_MODER_MODER3_Pos)#define GPIO_MODER_MODER3_Pos (6U)#define GPIO_MODER_MODER2_1 (0x2UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_0 (0x1UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2 GPIO_MODER_MODER2_Msk#define GPIO_MODER_MODER2_Msk (0x3UL << GPIO_MODER_MODER2_Pos)#define GPIO_MODER_MODER2_Pos (4U)#define GPIO_MODER_MODER1_1 (0x2UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_0 (0x1UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1 GPIO_MODER_MODER1_Msk#define GPIO_MODER_MODER1_Msk (0x3UL << GPIO_MODER_MODER1_Pos)#define GPIO_MODER_MODER1_Pos (2U)#define GPIO_MODER_MODER0_1 (0x2UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_0 (0x1UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0 GPIO_MODER_MODER0_Msk#define GPIO_MODER_MODER0_Msk (0x3UL << GPIO_MODER_MODER0_Pos)#define GPIO_MODER_MODER0_Pos (0U)#define FMC_SDSR_BUSY FMC_SDSR_BUSY_Msk#define FMC_SDSR_BUSY_Msk (0x1UL << FMC_SDSR_BUSY_Pos)#define FMC_SDSR_BUSY_Pos (5U)#define FMC_SDSR_MODES2_1 (0x2UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_0 (0x1UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2 FMC_SDSR_MODES2_Msk#define FMC_SDSR_MODES2_Msk (0x3UL << FMC_SDSR_MODES2_Pos)#define FMC_SDSR_MODES2_Pos (3U)#define FMC_SDSR_MODES1_1 (0x2UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_0 (0x1UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1 FMC_SDSR_MODES1_Msk#define FMC_SDSR_MODES1_Msk (0x3UL << FMC_SDSR_MODES1_Pos)#define FMC_SDSR_MODES1_Pos (1U)#define FMC_SDSR_RE FMC_SDSR_RE_Msk#define FMC_SDSR_RE_Msk (0x1UL << FMC_SDSR_RE_Pos)#define FMC_SDSR_RE_Pos (0U)#define FMC_SDRTR_REIE FMC_SDRTR_REIE_Msk#define FMC_SDRTR_REIE_Msk (0x1UL << FMC_SDRTR_REIE_Pos)#define FMC_SDRTR_REIE_Pos (14U)#define FMC_SDRTR_COUNT FMC_SDRTR_COUNT_Msk#define FMC_SDRTR_COUNT_Msk (0x1FFFUL << FMC_SDRTR_COUNT_Pos)#define FMC_SDRTR_COUNT_Pos (1U)#define FMC_SDRTR_CRE FMC_SDRTR_CRE_Msk#define FMC_SDRTR_CRE_Msk (0x1UL << FMC_SDRTR_CRE_Pos)#define FMC_SDRTR_CRE_Pos (0U)#define FMC_SDCMR_MRD FMC_SDCMR_MRD_Msk#define FMC_SDCMR_MRD_Msk (0x1FFFUL << FMC_SDCMR_MRD_Pos)#define FMC_SDCMR_MRD_Pos (9U)#define FMC_SDCMR_NRFS_3 (0x8UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_2 (0x4UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_1 (0x2UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_0 (0x1UL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS FMC_SDCMR_NRFS_Msk#define FMC_SDCMR_NRFS_Msk (0xFUL << FMC_SDCMR_NRFS_Pos)#define FMC_SDCMR_NRFS_Pos (5U)#define FMC_SDCMR_CTB2 FMC_SDCMR_CTB2_Msk#define FMC_SDCMR_CTB2_Msk (0x1UL << FMC_SDCMR_CTB2_Pos)#define FMC_SDCMR_CTB2_Pos (3U)#define FMC_SDCMR_MODE_2 (0x4UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_1 (0x2UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_0 (0x1UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE FMC_SDCMR_MODE_Msk#define FMC_SDCMR_MODE_Msk (0x7UL << FMC_SDCMR_MODE_Pos)#define FMC_SDCMR_MODE_Pos (0U)#define FMC_SDTR2_TRCD_2 (0x4UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_1 (0x2UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_0 (0x1UL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD FMC_SDTR2_TRCD_Msk#define FMC_SDTR2_TRCD_Msk (0xFUL << FMC_SDTR2_TRCD_Pos)#define FMC_SDTR2_TRCD_Pos (24U)#define FMC_SDTR2_TRP_2 (0x4UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_1 (0x2UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_0 (0x1UL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP FMC_SDTR2_TRP_Msk#define FMC_SDTR2_TRP_Msk (0xFUL << FMC_SDTR2_TRP_Pos)#define FMC_SDTR2_TRP_Pos (20U)#define FMC_SDTR2_TWR_2 (0x4UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_1 (0x2UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_0 (0x1UL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR FMC_SDTR2_TWR_Msk#define FMC_SDTR2_TWR_Msk (0xFUL << FMC_SDTR2_TWR_Pos)#define FMC_SDTR2_TWR_Pos (16U)#define FMC_SDTR2_TRC_2 (0x4UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_1 (0x2UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_0 (0x1UL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC FMC_SDTR2_TRC_Msk#define FMC_SDTR2_TRC_Msk (0xFUL << FMC_SDTR2_TRC_Pos)#define FMC_SDTR2_TRC_Pos (12U)#define FMC_SDTR2_TRAS_3 (0x8UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_2 (0x4UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_1 (0x2UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_0 (0x1UL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS FMC_SDTR2_TRAS_Msk#define FMC_SDTR2_TRAS_Msk (0xFUL << FMC_SDTR2_TRAS_Pos)#define FMC_SDTR2_TRAS_Pos (8U)#define FMC_SDTR2_TXSR_3 (0x8UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_2 (0x4UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_1 (0x2UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_0 (0x1UL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR FMC_SDTR2_TXSR_Msk#define FMC_SDTR2_TXSR_Msk (0xFUL << FMC_SDTR2_TXSR_Pos)#define FMC_SDTR2_TXSR_Pos (4U)#define FMC_SDTR2_TMRD_3 (0x8UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_2 (0x4UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_1 (0x2UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_0 (0x1UL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD FMC_SDTR2_TMRD_Msk#define FMC_SDTR2_TMRD_Msk (0xFUL << FMC_SDTR2_TMRD_Pos)#define FMC_SDTR2_TMRD_Pos (0U)#define FMC_SDTR1_TRCD_2 (0x4UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_1 (0x2UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_0 (0x1UL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD FMC_SDTR1_TRCD_Msk#define FMC_SDTR1_TRCD_Msk (0xFUL << FMC_SDTR1_TRCD_Pos)#define FMC_SDTR1_TRCD_Pos (24U)#define FMC_SDTR1_TRP_2 (0x4UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_1 (0x2UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_0 (0x1UL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP FMC_SDTR1_TRP_Msk#define FMC_SDTR1_TRP_Msk (0xFUL << FMC_SDTR1_TRP_Pos)#define FMC_SDTR1_TRP_Pos (20U)#define FMC_SDTR1_TWR_2 (0x4UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_1 (0x2UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_0 (0x1UL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR FMC_SDTR1_TWR_Msk#define FMC_SDTR1_TWR_Msk (0xFUL << FMC_SDTR1_TWR_Pos)#define FMC_SDTR1_TWR_Pos (16U)#define FMC_SDTR1_TRC_2 (0x4UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_1 (0x2UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_0 (0x1UL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC FMC_SDTR1_TRC_Msk#define FMC_SDTR1_TRC_Msk (0xFUL << FMC_SDTR1_TRC_Pos)#define FMC_SDTR1_TRC_Pos (12U)#define FMC_SDTR1_TRAS_3 (0x8UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_2 (0x4UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_1 (0x2UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_0 (0x1UL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS FMC_SDTR1_TRAS_Msk#define FMC_SDTR1_TRAS_Msk (0xFUL << FMC_SDTR1_TRAS_Pos)#define FMC_SDTR1_TRAS_Pos (8U)#define FMC_SDTR1_TXSR_3 (0x8UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_2 (0x4UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_1 (0x2UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_0 (0x1UL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR FMC_SDTR1_TXSR_Msk#define FMC_SDTR1_TXSR_Msk (0xFUL << FMC_SDTR1_TXSR_Pos)#define FMC_SDTR1_TXSR_Pos (4U)#define FMC_SDTR1_TMRD_3 (0x8UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_2 (0x4UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_1 (0x2UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_0 (0x1UL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD FMC_SDTR1_TMRD_Msk#define FMC_SDTR1_TMRD_Msk (0xFUL << FMC_SDTR1_TMRD_Pos)#define FMC_SDTR1_TMRD_Pos (0U)#define FMC_SDCR2_RPIPE_1 (0x2UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_0 (0x1UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE FMC_SDCR2_RPIPE_Msk#define FMC_SDCR2_RPIPE_Msk (0x3UL << FMC_SDCR2_RPIPE_Pos)#define FMC_SDCR2_RPIPE_Pos (13U)#define FMC_SDCR2_RBURST FMC_SDCR2_RBURST_Msk#define FMC_SDCR2_RBURST_Msk (0x1UL << FMC_SDCR2_RBURST_Pos)#define FMC_SDCR2_RBURST_Pos (12U)#define FMC_SDCR2_SDCLK_1 (0x2UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_0 (0x1UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK FMC_SDCR2_SDCLK_Msk#define FMC_SDCR2_SDCLK_Msk (0x3UL << FMC_SDCR2_SDCLK_Pos)#define FMC_SDCR2_SDCLK_Pos (10U)#define FMC_SDCR2_WP FMC_SDCR2_WP_Msk#define FMC_SDCR2_WP_Msk (0x1UL << FMC_SDCR2_WP_Pos)#define FMC_SDCR2_WP_Pos (9U)#define FMC_SDCR2_CAS_1 (0x2UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_0 (0x1UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS FMC_SDCR2_CAS_Msk#define FMC_SDCR2_CAS_Msk (0x3UL << FMC_SDCR2_CAS_Pos)#define FMC_SDCR2_CAS_Pos (7U)#define FMC_SDCR2_NB FMC_SDCR2_NB_Msk#define FMC_SDCR2_NB_Msk (0x1UL << FMC_SDCR2_NB_Pos)#define FMC_SDCR2_NB_Pos (6U)#define FMC_SDCR2_MWID_1 (0x2UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_0 (0x1UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID FMC_SDCR2_MWID_Msk#define FMC_SDCR2_MWID_Msk (0x3UL << FMC_SDCR2_MWID_Pos)#define FMC_SDCR2_MWID_Pos (4U)#define FMC_SDCR2_NR_1 (0x2UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_0 (0x1UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR FMC_SDCR2_NR_Msk#define FMC_SDCR2_NR_Msk (0x3UL << FMC_SDCR2_NR_Pos)#define FMC_SDCR2_NR_Pos (2U)#define FMC_SDCR2_NC_1 (0x2UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_0 (0x1UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC FMC_SDCR2_NC_Msk#define FMC_SDCR2_NC_Msk (0x3UL << FMC_SDCR2_NC_Pos)#define FMC_SDCR2_NC_Pos (0U)#define FMC_SDCR1_RPIPE_1 (0x2UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_0 (0x1UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE FMC_SDCR1_RPIPE_Msk#define FMC_SDCR1_RPIPE_Msk (0x3UL << FMC_SDCR1_RPIPE_Pos)#define FMC_SDCR1_RPIPE_Pos (13U)#define FMC_SDCR1_RBURST FMC_SDCR1_RBURST_Msk#define FMC_SDCR1_RBURST_Msk (0x1UL << FMC_SDCR1_RBURST_Pos)#define FMC_SDCR1_RBURST_Pos (12U)#define FMC_SDCR1_SDCLK_1 (0x2UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_0 (0x1UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK FMC_SDCR1_SDCLK_Msk#define FMC_SDCR1_SDCLK_Msk (0x3UL << FMC_SDCR1_SDCLK_Pos)#define FMC_SDCR1_SDCLK_Pos (10U)#define FMC_SDCR1_WP FMC_SDCR1_WP_Msk#define FMC_SDCR1_WP_Msk (0x1UL << FMC_SDCR1_WP_Pos)#define FMC_SDCR1_WP_Pos (9U)#define FMC_SDCR1_CAS_1 (0x2UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_0 (0x1UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS FMC_SDCR1_CAS_Msk#define FMC_SDCR1_CAS_Msk (0x3UL << FMC_SDCR1_CAS_Pos)#define FMC_SDCR1_CAS_Pos (7U)#define FMC_SDCR1_NB FMC_SDCR1_NB_Msk#define FMC_SDCR1_NB_Msk (0x1UL << FMC_SDCR1_NB_Pos)#define FMC_SDCR1_NB_Pos (6U)#define FMC_SDCR1_MWID_1 (0x2UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_0 (0x1UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID FMC_SDCR1_MWID_Msk#define FMC_SDCR1_MWID_Msk (0x3UL << FMC_SDCR1_MWID_Pos)#define FMC_SDCR1_MWID_Pos (4U)#define FMC_SDCR1_NR_1 (0x2UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_0 (0x1UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR FMC_SDCR1_NR_Msk#define FMC_SDCR1_NR_Msk (0x3UL << FMC_SDCR1_NR_Pos)#define FMC_SDCR1_NR_Pos (2U)#define FMC_SDCR1_NC_1 (0x2UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_0 (0x1UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC FMC_SDCR1_NC_Msk#define FMC_SDCR1_NC_Msk (0x3UL << FMC_SDCR1_NC_Pos)#define FMC_SDCR1_NC_Pos (0U)#define FMC_ECCR_ECC3 FMC_ECCR_ECC3_Msk#define FMC_ECCR_ECC3_Msk (0xFFFFFFFFUL << FMC_ECCR_ECC3_Pos)#define FMC_ECCR_ECC3_Pos (0U)#define FMC_PATT_ATTHIZ3_7 (0x80UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_6 (0x40UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_5 (0x20UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_4 (0x10UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_3 (0x08UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_2 (0x04UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_1 (0x02UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_0 (0x01UL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3 FMC_PATT_ATTHIZ3_Msk#define FMC_PATT_ATTHIZ3_Msk (0xFFUL << FMC_PATT_ATTHIZ3_Pos)#define FMC_PATT_ATTHIZ3_Pos (24U)#define FMC_PATT_ATTHOLD3_7 (0x80UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_6 (0x40UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_5 (0x20UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_4 (0x10UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_3 (0x08UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_2 (0x04UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_1 (0x02UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_0 (0x01UL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3 FMC_PATT_ATTHOLD3_Msk#define FMC_PATT_ATTHOLD3_Msk (0xFFUL << FMC_PATT_ATTHOLD3_Pos)#define FMC_PATT_ATTHOLD3_Pos (16U)#define FMC_PATT_ATTWAIT3_7 (0x80UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_6 (0x40UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_5 (0x20UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_4 (0x10UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_3 (0x08UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_2 (0x04UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_1 (0x02UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_0 (0x01UL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3 FMC_PATT_ATTWAIT3_Msk#define FMC_PATT_ATTWAIT3_Msk (0xFFUL << FMC_PATT_ATTWAIT3_Pos)#define FMC_PATT_ATTWAIT3_Pos (8U)#define FMC_PATT_ATTSET3_7 (0x80UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_6 (0x40UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_5 (0x20UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_4 (0x10UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_3 (0x08UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_2 (0x04UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_1 (0x02UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_0 (0x01UL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3 FMC_PATT_ATTSET3_Msk#define FMC_PATT_ATTSET3_Msk (0xFFUL << FMC_PATT_ATTSET3_Pos)#define FMC_PATT_ATTSET3_Pos (0U)#define FMC_PMEM_MEMHIZ3_7 (0x80UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_6 (0x40UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_5 (0x20UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_4 (0x10UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_3 (0x08UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_2 (0x04UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_1 (0x02UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_0 (0x01UL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3 FMC_PMEM_MEMHIZ3_Msk#define FMC_PMEM_MEMHIZ3_Msk (0xFFUL << FMC_PMEM_MEMHIZ3_Pos)#define FMC_PMEM_MEMHIZ3_Pos (24U)#define FMC_PMEM_MEMHOLD3_7 (0x80UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_6 (0x40UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_5 (0x20UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_4 (0x10UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_3 (0x08UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_2 (0x04UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_1 (0x02UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_0 (0x01UL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3 FMC_PMEM_MEMHOLD3_Msk#define FMC_PMEM_MEMHOLD3_Msk (0xFFUL << FMC_PMEM_MEMHOLD3_Pos)#define FMC_PMEM_MEMHOLD3_Pos (16U)#define FMC_PMEM_MEMWAIT3_7 (0x80UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_6 (0x40UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_5 (0x20UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_4 (0x10UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_3 (0x08UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_2 (0x04UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_1 (0x02UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_0 (0x01UL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3 FMC_PMEM_MEMWAIT3_Msk#define FMC_PMEM_MEMWAIT3_Msk (0xFFUL << FMC_PMEM_MEMWAIT3_Pos)#define FMC_PMEM_MEMWAIT3_Pos (8U)#define FMC_PMEM_MEMSET3_7 (0x80UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_6 (0x40UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_5 (0x20UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_4 (0x10UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_3 (0x08UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_2 (0x04UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_1 (0x02UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_0 (0x01UL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3 FMC_PMEM_MEMSET3_Msk#define FMC_PMEM_MEMSET3_Msk (0xFFUL << FMC_PMEM_MEMSET3_Pos)#define FMC_PMEM_MEMSET3_Pos (0U)#define FMC_SR_FEMPT FMC_SR_FEMPT_Msk#define FMC_SR_FEMPT_Msk (0x1UL << FMC_SR_FEMPT_Pos)#define FMC_SR_FEMPT_Pos (6U)#define FMC_SR_IFEN FMC_SR_IFEN_Msk#define FMC_SR_IFEN_Msk (0x1UL << FMC_SR_IFEN_Pos)#define FMC_SR_IFEN_Pos (5U)#define FMC_SR_ILEN FMC_SR_ILEN_Msk#define FMC_SR_ILEN_Msk (0x1UL << FMC_SR_ILEN_Pos)#define FMC_SR_ILEN_Pos (4U)#define FMC_SR_IREN FMC_SR_IREN_Msk#define FMC_SR_IREN_Msk (0x1UL << FMC_SR_IREN_Pos)#define FMC_SR_IREN_Pos (3U)#define FMC_SR_IFS FMC_SR_IFS_Msk#define FMC_SR_IFS_Msk (0x1UL << FMC_SR_IFS_Pos)#define FMC_SR_IFS_Pos (2U)#define FMC_SR_ILS FMC_SR_ILS_Msk#define FMC_SR_ILS_Msk (0x1UL << FMC_SR_ILS_Pos)#define FMC_SR_ILS_Pos (1U)#define FMC_SR_IRS FMC_SR_IRS_Msk#define FMC_SR_IRS_Msk (0x1UL << FMC_SR_IRS_Pos)#define FMC_SR_IRS_Pos (0U)#define FMC_PCR_ECCPS_2 (0x4UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_1 (0x2UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_0 (0x1UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS FMC_PCR_ECCPS_Msk#define FMC_PCR_ECCPS_Msk (0x7UL << FMC_PCR_ECCPS_Pos)#define FMC_PCR_ECCPS_Pos (17U)#define FMC_PCR_TAR_3 (0x8UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_2 (0x4UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_1 (0x2UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_0 (0x1UL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR FMC_PCR_TAR_Msk#define FMC_PCR_TAR_Msk (0xFUL << FMC_PCR_TAR_Pos)#define FMC_PCR_TAR_Pos (13U)#define FMC_PCR_TCLR_3 (0x8UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_2 (0x4UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_1 (0x2UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_0 (0x1UL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR FMC_PCR_TCLR_Msk#define FMC_PCR_TCLR_Msk (0xFUL << FMC_PCR_TCLR_Pos)#define FMC_PCR_TCLR_Pos (9U)#define FMC_PCR_ECCEN FMC_PCR_ECCEN_Msk#define FMC_PCR_ECCEN_Msk (0x1UL << FMC_PCR_ECCEN_Pos)#define FMC_PCR_ECCEN_Pos (6U)#define FMC_PCR_PWID_1 (0x2UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_0 (0x1UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID FMC_PCR_PWID_Msk#define FMC_PCR_PWID_Msk (0x3UL << FMC_PCR_PWID_Pos)#define FMC_PCR_PWID_Pos (4U)#define FMC_PCR_PTYP FMC_PCR_PTYP_Msk#define FMC_PCR_PTYP_Msk (0x1UL << FMC_PCR_PTYP_Pos)#define FMC_PCR_PTYP_Pos (3U)#define FMC_PCR_PBKEN FMC_PCR_PBKEN_Msk#define FMC_PCR_PBKEN_Msk (0x1UL << FMC_PCR_PBKEN_Pos)#define FMC_PCR_PBKEN_Pos (2U)#define FMC_PCR_PWAITEN FMC_PCR_PWAITEN_Msk#define FMC_PCR_PWAITEN_Msk (0x1UL << FMC_PCR_PWAITEN_Pos)#define FMC_PCR_PWAITEN_Pos (1U)#define FMC_BWTR4_ACCMOD_1 (0x2UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_0 (0x1UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD FMC_BWTR4_ACCMOD_Msk#define FMC_BWTR4_ACCMOD_Msk (0x3UL << FMC_BWTR4_ACCMOD_Pos)#define FMC_BWTR4_ACCMOD_Pos (28U)#define FMC_BWTR4_BUSTURN_3 (0x8UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_2 (0x4UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_1 (0x2UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_0 (0x1UL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN FMC_BWTR4_BUSTURN_Msk#define FMC_BWTR4_BUSTURN_Msk (0xFUL << FMC_BWTR4_BUSTURN_Pos)#define FMC_BWTR4_BUSTURN_Pos (16U)#define FMC_BWTR4_DATAST_7 (0x80UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_6 (0x40UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_5 (0x20UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_4 (0x10UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_3 (0x08UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_2 (0x04UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_1 (0x02UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_0 (0x01UL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST FMC_BWTR4_DATAST_Msk#define FMC_BWTR4_DATAST_Msk (0xFFUL << FMC_BWTR4_DATAST_Pos)#define FMC_BWTR4_DATAST_Pos (8U)#define FMC_BWTR4_ADDHLD_3 (0x8UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_2 (0x4UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_1 (0x2UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_0 (0x1UL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD FMC_BWTR4_ADDHLD_Msk#define FMC_BWTR4_ADDHLD_Msk (0xFUL << FMC_BWTR4_ADDHLD_Pos)#define FMC_BWTR4_ADDHLD_Pos (4U)#define FMC_BWTR4_ADDSET_3 (0x8UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_2 (0x4UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_1 (0x2UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_0 (0x1UL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET FMC_BWTR4_ADDSET_Msk#define FMC_BWTR4_ADDSET_Msk (0xFUL << FMC_BWTR4_ADDSET_Pos)#define FMC_BWTR4_ADDSET_Pos (0U)#define FMC_BWTR3_ACCMOD_1 (0x2UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD_0 (0x1UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD FMC_BWTR3_ACCMOD_Msk#define FMC_BWTR3_ACCMOD_Msk (0x3UL << FMC_BWTR3_ACCMOD_Pos)#define FMC_BWTR3_ACCMOD_Pos (28U)#define FMC_BWTR3_BUSTURN_3 (0x8UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_2 (0x4UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_1 (0x2UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_0 (0x1UL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN FMC_BWTR3_BUSTURN_Msk#define FMC_BWTR3_BUSTURN_Msk (0xFUL << FMC_BWTR3_BUSTURN_Pos)#define FMC_BWTR3_BUSTURN_Pos (16U)#define FMC_BWTR3_DATAST_7 (0x80UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_6 (0x40UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_5 (0x20UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_4 (0x10UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_3 (0x08UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_2 (0x04UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_1 (0x02UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_0 (0x01UL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST FMC_BWTR3_DATAST_Msk#define FMC_BWTR3_DATAST_Msk (0xFFUL << FMC_BWTR3_DATAST_Pos)#define FMC_BWTR3_DATAST_Pos (8U)#define FMC_BWTR3_ADDHLD_3 (0x8UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_2 (0x4UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_1 (0x2UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_0 (0x1UL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD FMC_BWTR3_ADDHLD_Msk#define FMC_BWTR3_ADDHLD_Msk (0xFUL << FMC_BWTR3_ADDHLD_Pos)#define FMC_BWTR3_ADDHLD_Pos (4U)#define FMC_BWTR3_ADDSET_3 (0x8UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_2 (0x4UL << FMC_BWTR3_ADDSET_Pos)#define FMC_BWTR3_ADDSET_1 (0x2UL << FMC_BWTR3_ADDSET_Pos)declaration of HAL_I2C_Slave_Seq_Transmit_DMAdeclaration of HAL_I2C_Master_Seq_Receive_DMAdeclaration of HAL_I2C_Master_Seq_Transmit_DMAdeclaration of HAL_I2C_Mem_Read_DMAdeclaration of HAL_I2C_Mem_Write_DMAdeclaration of HAL_I2C_Slave_Receive_DMAdeclaration of HAL_I2C_Slave_Transmit_DMAdeclaration of HAL_I2C_Master_Receive_DMAdeclaration of HAL_I2C_Master_Transmit_DMAdeclaration of HAL_I2C_Master_Abort_ITdeclaration of HAL_I2C_DisableListen_ITdeclaration of HAL_I2C_EnableListen_ITdeclaration of HAL_I2C_Slave_Seq_Receive_ITdeclaration of HAL_I2C_Slave_Seq_Transmit_ITdeclaration of HAL_I2C_Master_Seq_Receive_ITdeclaration of HAL_I2C_Master_Seq_Transmit_ITdeclaration of HAL_I2C_Mem_Read_ITdeclaration of HAL_I2C_Mem_Write_ITdeclaration of HAL_I2C_Slave_Receive_ITdeclaration of HAL_I2C_Slave_Transmit_ITdeclaration of HAL_I2C_Master_Receive_ITdeclaration of HAL_I2C_Master_Transmit_ITdeclaration of HAL_I2C_IsDeviceReadydeclaration of HAL_I2C_Mem_Readdeclaration of HAL_I2C_Mem_Writedeclaration of HAL_I2C_Slave_Receivedeclaration of HAL_I2C_Slave_Transmitdeclaration of HAL_I2C_Master_Receivedeclaration of HAL_I2C_Master_Transmitdeclaration of HAL_I2C_MspDeInitdeclaration of HAL_I2C_MspInitdeclaration of HAL_I2C_DeInitdeclaration of HAL_I2C_Initdeclaration of DSI_HandleTypeDefdeclaration of HAL_DSI_StateTypeDefdeclaration of DSI_HOST_TimeoutTypeDefdeclaration of DSI_PHY_TimerTypeDefdeclaration of DSI_LPCmdTypeDefdeclaration of DSI_CmdCfgTypeDefdeclaration of DSI_VidCfgTypeDefdeclaration of DSI_PLLInitTypeDefdeclaration of DSI_InitTypeDefdeclaration of HAL_DSI_GetStatedeclaration of hdsideclaration of HAL_DSI_GetErrordeclaration of HAL_DSI_SetContentionDetectionOffdeclaration of HAL_DSI_SetPullDowndeclaration of HAL_DSI_ForceDataLanesInRXdeclaration of HAL_DSI_ForceRXLowPowerdeclaration of HAL_DSI_ForceTXStopModedeclaration of Lanedeclaration of HAL_DSI_SetPHYTimingsdeclaration of HAL_DSI_SetLanePinsConfigurationdeclaration of CustomLanedeclaration of HAL_DSI_SetSDDdeclaration of HAL_DSI_SetLowPowerRXFilterdeclaration of Frequencydeclaration of HAL_DSI_SetSlewRateAndDelayTuningdeclaration of CommDelaydeclaration of HAL_DSI_PatternGeneratorStopdeclaration of HAL_DSI_PatternGeneratorStartdeclaration of Orientationdeclaration of HAL_DSI_ExitULPMdeclaration of HAL_DSI_EnterULPMdeclaration of HAL_DSI_ExitULPMDatadeclaration of HAL_DSI_EnterULPMDatadeclaration of HAL_DSI_Readdeclaration of ChannelNbrdeclaration of Arraydeclaration of DCSCmddeclaration of ParametersTabledeclaration of HAL_DSI_LongWritedeclaration of ChannelIDdeclaration of NbParamsdeclaration of Param1declaration of HAL_DSI_ShortWritedeclaration of Param2declaration of HAL_DSI_Shutdowndeclaration of Shutdowndeclaration of HAL_DSI_ColorModedeclaration of HAL_DSI_Refreshdeclaration of HAL_DSI_Stopdeclaration of HAL_DSI_Startdeclaration of HAL_DSI_ConfigHostTimeoutsdeclaration of HostTimeoutsdeclaration of HAL_DSI_ConfigPhyTimerdeclaration of PhyTimersdeclaration of HAL_DSI_ConfigFlowControldeclaration of FlowControldeclaration of HAL_DSI_ConfigCommanddeclaration of LPCmddeclaration of HAL_DSI_ConfigAdaptedCommandModedeclaration of CmdCfgdeclaration of HAL_DSI_ConfigVideoModedeclaration of VidCfgdeclaration of HAL_DSI_SetGenericVCIDdeclaration of VirtualChannelIDdeclaration of HAL_DSI_ErrorCallbackdeclaration of HAL_DSI_EndOfRefreshCallbackdeclaration of HAL_DSI_TearingEffectCallbackdeclaration of HAL_DSI_IRQHandlerdeclaration of HAL_DSI_ConfigErrorMonitordeclaration of ActiveErrorsdeclaration of HAL_DSI_MspDeInitdeclaration of HAL_DSI_MspInitdeclaration of HAL_DSI_DeInitdeclaration of HAL_DSI_Initdeclaration of PLLInitdeclaration of HAL_LTDCEx_StructInitFromAdaptedCommandConfigdeclaration of hltdcdeclaration of HAL_LTDCEx_StructInitFromVideoConfigdeclaration of LTDC_HandleTypeDefdeclaration of HAL_LTDC_StateTypeDefdeclaration of LTDC_LayerCfgTypeDefdeclaration of LTDC_InitTypeDefdeclaration of LTDC_ColorTypeDefdeclaration of HAL_LTDC_GetErrordeclaration of HAL_LTDC_GetStatedeclaration of HAL_LTDC_DisableCLUT_NoReloaddeclaration of HAL_LTDC_EnableCLUT_NoReloaddeclaration of HAL_LTDC_DisableColorKeying_NoReloaddeclaration of HAL_LTDC_EnableColorKeying_NoReloaddeclaration of HAL_LTDC_ConfigColorKeying_NoReloaddeclaration of HAL_LTDC_SetPitch_NoReloaddeclaration of LinePitchInPixelsdeclaration of HAL_LTDC_SetAddress_NoReloaddeclaration of HAL_LTDC_SetAlpha_NoReloaddeclaration of Alphadeclaration of HAL_LTDC_SetPixelFormat_NoReloaddeclaration of Pixelformatdeclaration of HAL_LTDC_SetWindowPosition_NoReloaddeclaration of HAL_LTDC_SetWindowSize_NoReloaddeclaration of HAL_LTDC_ConfigLayer_NoReloaddeclaration of pLayerCfgdeclaration of HAL_LTDC_Reloaddeclaration of ReloadTypedeclaration of HAL_LTDC_DisableDitherdeclaration of HAL_LTDC_EnableDitherdeclaration of HAL_LTDC_ProgramLineEventdeclaration of HAL_LTDC_DisableCLUTdeclaration of HAL_LTDC_EnableCLUTdeclaration of HAL_LTDC_DisableColorKeyingdeclaration of HAL_LTDC_EnableColorKeyingdeclaration of HAL_LTDC_ConfigCLUTdeclaration of pCLUTdeclaration of CLUTSizedeclaration of HAL_LTDC_ConfigColorKeyingdeclaration of HAL_LTDC_SetPitchdeclaration of HAL_LTDC_SetAddressdeclaration of HAL_LTDC_SetAlphadeclaration of HAL_LTDC_SetPixelFormatdeclaration of HAL_LTDC_SetWindowPositiondeclaration of HAL_LTDC_SetWindowSizedeclaration of HAL_LTDC_ConfigLayerdeclaration of HAL_LTDC_IRQHandlerdeclaration of HAL_LTDC_ReloadEventCallbackdeclaration of HAL_LTDC_LineEventCallbackdeclaration of HAL_LTDC_ErrorCallbackdeclaration of HAL_LTDC_MspDeInitdeclaration of HAL_LTDC_MspInitdeclaration of HAL_LTDC_DeInitdeclaration of HAL_LTDC_Initdeclaration of HAL_PWREx_EnterUnderDriveSTOPModedeclaration of Regulatordeclaration of STOPEntrydeclaration of HAL_PWREx_DisableOverDrivedeclaration of HAL_PWREx_EnableOverDrivedeclaration of HAL_PWREx_DisableLowRegulatorLowVoltagedeclaration of HAL_PWREx_EnableLowRegulatorLowVoltagedeclaration of HAL_PWREx_DisableMainRegulatorLowVoltagedeclaration of HAL_PWREx_EnableMainRegulatorLowVoltagedeclaration of HAL_PWREx_DisableBkUpRegdeclaration of HAL_PWREx_EnableBkUpRegdeclaration of HAL_PWREx_DisableFlashPowerDowndeclaration of HAL_PWREx_EnableFlashPowerDowndeclaration of HAL_PWREx_ControlVoltageScalingdeclaration of VoltageScalingdeclaration of HAL_PWREx_GetVoltageRangedeclaration of PWR_PVDTypeDefdeclaration of HAL_PWR_DisableSEVOnPenddeclaration of HAL_PWR_EnableSEVOnPenddeclaration of HAL_PWR_DisableSleepOnExitdeclaration of HAL_PWR_EnableSleepOnExitdeclaration of HAL_PWR_PVDCallbackdeclaration of HAL_PWR_PVD_IRQHandlerdeclaration of HAL_PWR_EnterSTANDBYModedeclaration of HAL_PWR_EnterSLEEPModedeclaration of SLEEPEntrydeclaration of HAL_PWR_EnterSTOPModedeclaration of HAL_PWR_DisableWakeUpPindeclaration of WakeUpPinxdeclaration of HAL_PWR_EnableWakeUpPindeclaration of WakeUpPinPolaritydeclaration of HAL_PWR_DisablePVDdeclaration of HAL_PWR_EnablePVDdeclaration of HAL_PWR_ConfigPVDdeclaration of sConfigPVDdeclaration of HAL_PWR_DisableBkUpAccessdeclaration of HAL_PWR_EnableBkUpAccessdeclaration of HAL_PWR_DeInitdeclaration of SAI_HandleTypeDefdeclaration of SAI_SlotInitTypeDefdeclaration of SAI_FrameInitTypeDefdeclaration of SAI_InitTypeDefdeclaration of SAIcallbackdeclaration of HAL_SAI_StateTypeDefdeclaration of HAL_SAI_GetErrordeclaration of hsaideclaration of HAL_SAI_GetStatedeclaration of HAL_SAI_ErrorCallbackdeclaration of HAL_SAI_RxCpltCallbackdeclaration of HAL_SAI_RxHalfCpltCallbackdeclaration of HAL_SAI_TxCpltCallbackdeclaration of HAL_SAI_TxHalfCpltCallbackdeclaration of HAL_SAI_IRQHandler#define ETH_MACDBGR_RFFL_ABOVEFCT ETH_MACDBGR_RFFL_ABOVEFCT_Msk#define ETH_MACDBGR_RFFL_ABOVEFCT_Msk (0x1UL << ETH_MACDBGR_RFFL_ABOVEFCT_Pos)#define ETH_MACDBGR_RFFL_ABOVEFCT_Pos (9U)#define ETH_MACDBGR_RFFL_FULL ETH_MACDBGR_RFFL_FULL_Msk#define ETH_MACDBGR_RFFL_FULL_Msk (0x3UL << ETH_MACDBGR_RFFL_FULL_Pos)#define ETH_MACDBGR_RFFL_FULL_Pos (8U)#define ETH_MACDBGR_RFFL ETH_MACDBGR_RFFL_Msk#define ETH_MACDBGR_RFFL_Msk (0x3UL << ETH_MACDBGR_RFFL_Pos)#define ETH_MACDBGR_RFFL_Pos (8U)#define ETH_MACDBGR_MMTEA ETH_MACDBGR_MMTEA_Msk#define ETH_MACDBGR_MMTEA_Msk (0x1UL << ETH_MACDBGR_MMTEA_Pos)#define ETH_MACDBGR_MMTEA_Pos (16U)#define ETH_MACDBGR_MTFCS_IDLE 0x00000000U#define ETH_MACDBGR_MTFCS_WAITING ETH_MACDBGR_MTFCS_WAITING_Msk#define ETH_MACDBGR_MTFCS_WAITING_Msk (0x1UL << ETH_MACDBGR_MTFCS_WAITING_Pos)#define ETH_MACDBGR_MTFCS_WAITING_Pos (17U)#define ETH_MACDBGR_MTFCS_GENERATINGPCF ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Msk (0x1UL << ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos)#define ETH_MACDBGR_MTFCS_GENERATINGPCF_Pos (18U)#define ETH_MACDBGR_MTFCS_TRANSFERRING ETH_MACDBGR_MTFCS_TRANSFERRING_Msk#define ETH_MACDBGR_MTFCS_TRANSFERRING_Msk (0x3UL << ETH_MACDBGR_MTFCS_TRANSFERRING_Pos)#define ETH_MACDBGR_MTFCS_TRANSFERRING_Pos (17U)#define ETH_MACDBGR_MTFCS ETH_MACDBGR_MTFCS_Msk#define ETH_MACDBGR_MTFCS_Msk (0x3UL << ETH_MACDBGR_MTFCS_Pos)#define ETH_MACDBGR_MTFCS_Pos (17U)#define ETH_MACDBGR_MTP ETH_MACDBGR_MTP_Msk#define ETH_MACDBGR_MTP_Msk (0x1UL << ETH_MACDBGR_MTP_Pos)#define ETH_MACDBGR_MTP_Pos (19U)#define ETH_MACDBGR_TFRS_IDLE 0x00000000U#define ETH_MACDBGR_TFRS_READ ETH_MACDBGR_TFRS_READ_Msk#define ETH_MACDBGR_TFRS_READ_Msk (0x1UL << ETH_MACDBGR_TFRS_READ_Pos)#define ETH_MACDBGR_TFRS_READ_Pos (20U)#define ETH_MACDBGR_TFRS_WAITING ETH_MACDBGR_TFRS_WAITING_Msk#define ETH_MACDBGR_TFRS_WAITING_Msk (0x1UL << ETH_MACDBGR_TFRS_WAITING_Pos)#define ETH_MACDBGR_TFRS_WAITING_Pos (21U)#define ETH_MACDBGR_TFRS_WRITING ETH_MACDBGR_TFRS_WRITING_Msk#define ETH_MACDBGR_TFRS_WRITING_Msk (0x3UL << ETH_MACDBGR_TFRS_WRITING_Pos)#define ETH_MACDBGR_TFRS_WRITING_Pos (20U)#define ETH_MACDBGR_TFRS ETH_MACDBGR_TFRS_Msk#define ETH_MACDBGR_TFRS_Msk (0x3UL << ETH_MACDBGR_TFRS_Pos)#define ETH_MACDBGR_TFRS_Pos (20U)#define ETH_MACDBGR_TPWA ETH_MACDBGR_TPWA_Msk#define ETH_MACDBGR_TPWA_Msk (0x1UL << ETH_MACDBGR_TPWA_Pos)#define ETH_MACDBGR_TPWA_Pos (22U)#define ETH_MACDBGR_TFNE ETH_MACDBGR_TFNE_Msk#define ETH_MACDBGR_TFNE_Msk (0x1UL << ETH_MACDBGR_TFNE_Pos)#define ETH_MACDBGR_TFNE_Pos (24U)#define ETH_MACDBGR_TFF ETH_MACDBGR_TFF_Msk#define ETH_MACDBGR_TFF_Msk (0x1UL << ETH_MACDBGR_TFF_Pos)#define ETH_MACDBGR_TFF_Pos (25U)#define ETH_MACPMTCSR_PD ETH_MACPMTCSR_PD_Msk#define ETH_MACPMTCSR_PD_Msk (0x1UL << ETH_MACPMTCSR_PD_Pos)#define ETH_MACPMTCSR_PD_Pos (0U)#define ETH_MACPMTCSR_MPE ETH_MACPMTCSR_MPE_Msk#define ETH_MACPMTCSR_MPE_Msk (0x1UL << ETH_MACPMTCSR_MPE_Pos)#define ETH_MACPMTCSR_MPE_Pos (1U)#define ETH_MACPMTCSR_WFE ETH_MACPMTCSR_WFE_Msk#define ETH_MACPMTCSR_WFE_Msk (0x1UL << ETH_MACPMTCSR_WFE_Pos)#define ETH_MACPMTCSR_WFE_Pos (2U)#define ETH_MACPMTCSR_MPR ETH_MACPMTCSR_MPR_Msk#define ETH_MACPMTCSR_MPR_Msk (0x1UL << ETH_MACPMTCSR_MPR_Pos)#define ETH_MACPMTCSR_MPR_Pos (5U)#define ETH_MACPMTCSR_WFR ETH_MACPMTCSR_WFR_Msk#define ETH_MACPMTCSR_WFR_Msk (0x1UL << ETH_MACPMTCSR_WFR_Pos)#define ETH_MACPMTCSR_WFR_Pos (6U)#define ETH_MACPMTCSR_GU ETH_MACPMTCSR_GU_Msk#define ETH_MACPMTCSR_GU_Msk (0x1UL << ETH_MACPMTCSR_GU_Pos)#define ETH_MACPMTCSR_GU_Pos (9U)#define ETH_MACPMTCSR_WFFRPR ETH_MACPMTCSR_WFFRPR_Msk#define ETH_MACPMTCSR_WFFRPR_Msk (0x1UL << ETH_MACPMTCSR_WFFRPR_Pos)#define ETH_MACPMTCSR_WFFRPR_Pos (31U)#define ETH_MACRWUFFR_D ETH_MACRWUFFR_D_Msk#define ETH_MACRWUFFR_D_Msk (0xFFFFFFFFUL << ETH_MACRWUFFR_D_Pos)#define ETH_MACRWUFFR_D_Pos (0U)#define ETH_MACVLANTR_VLANTI ETH_MACVLANTR_VLANTI_Msk#define ETH_MACVLANTR_VLANTI_Msk (0xFFFFUL << ETH_MACVLANTR_VLANTI_Pos)#define ETH_MACVLANTR_VLANTI_Pos (0U)#define ETH_MACVLANTR_VLANTC ETH_MACVLANTR_VLANTC_Msk#define ETH_MACVLANTR_VLANTC_Msk (0x1UL << ETH_MACVLANTR_VLANTC_Pos)#define ETH_MACVLANTR_VLANTC_Pos (16U)#define ETH_MACFCR_FCBBPA ETH_MACFCR_FCBBPA_Msk#define ETH_MACFCR_FCBBPA_Msk (0x1UL << ETH_MACFCR_FCBBPA_Pos)#define ETH_MACFCR_FCBBPA_Pos (0U)#define ETH_MACFCR_TFCE ETH_MACFCR_TFCE_Msk#define ETH_MACFCR_TFCE_Msk (0x1UL << ETH_MACFCR_TFCE_Pos)#define ETH_MACFCR_TFCE_Pos (1U)#define ETH_MACFCR_RFCE ETH_MACFCR_RFCE_Msk#define ETH_MACFCR_RFCE_Msk (0x1UL << ETH_MACFCR_RFCE_Pos)#define ETH_MACFCR_RFCE_Pos (2U)#define ETH_MACFCR_UPFD ETH_MACFCR_UPFD_Msk#define ETH_MACFCR_UPFD_Msk (0x1UL << ETH_MACFCR_UPFD_Pos)#define ETH_MACFCR_UPFD_Pos (3U)#define ETH_MACFCR_PLT_Minus256 ETH_MACFCR_PLT_Minus256_Msk#define ETH_MACFCR_PLT_Minus256_Msk (0x3UL << ETH_MACFCR_PLT_Minus256_Pos)#define ETH_MACFCR_PLT_Minus256_Pos (4U)#define ETH_MACFCR_PLT_Minus144 ETH_MACFCR_PLT_Minus144_Msk#define ETH_MACFCR_PLT_Minus144_Msk (0x1UL << ETH_MACFCR_PLT_Minus144_Pos)#define ETH_MACFCR_PLT_Minus144_Pos (5U)#define ETH_MACFCR_PLT_Minus28 ETH_MACFCR_PLT_Minus28_Msk#define ETH_MACFCR_PLT_Minus28_Msk (0x1UL << ETH_MACFCR_PLT_Minus28_Pos)#define ETH_MACFCR_PLT_Minus28_Pos (4U)#define ETH_MACFCR_PLT_Minus4 0x00000000U#define ETH_MACFCR_PLT ETH_MACFCR_PLT_Msk#define ETH_MACFCR_PLT_Msk (0x3UL << ETH_MACFCR_PLT_Pos)#define ETH_MACFCR_PLT_Pos (4U)#define ETH_MACFCR_ZQPD ETH_MACFCR_ZQPD_Msk#define ETH_MACFCR_ZQPD_Msk (0x1UL << ETH_MACFCR_ZQPD_Pos)#define ETH_MACFCR_ZQPD_Pos (7U)#define ETH_MACFCR_PT ETH_MACFCR_PT_Msk#define ETH_MACFCR_PT_Msk (0xFFFFUL << ETH_MACFCR_PT_Pos)#define ETH_MACFCR_PT_Pos (16U)#define ETH_MACMIIDR_MD ETH_MACMIIDR_MD_Msk#define ETH_MACMIIDR_MD_Msk (0xFFFFUL << ETH_MACMIIDR_MD_Pos)#define ETH_MACMIIDR_MD_Pos (0U)#define ETH_MACMIIAR_MB ETH_MACMIIAR_MB_Msk#define ETH_MACMIIAR_MB_Msk (0x1UL << ETH_MACMIIAR_MB_Pos)#define ETH_MACMIIAR_MB_Pos (0U)#define ETH_MACMIIAR_MW ETH_MACMIIAR_MW_Msk#define ETH_MACMIIAR_MW_Msk (0x1UL << ETH_MACMIIAR_MW_Pos)#define ETH_MACMIIAR_MW_Pos (1U)#define ETH_MACMIIAR_CR_Div102 ETH_MACMIIAR_CR_Div102_Msk#define ETH_MACMIIAR_CR_Div102_Msk (0x1UL << ETH_MACMIIAR_CR_Div102_Pos)#define ETH_MACMIIAR_CR_Div102_Pos (4U)#define ETH_MACMIIAR_CR_Div26 ETH_MACMIIAR_CR_Div26_Msk#define ETH_MACMIIAR_CR_Div26_Msk (0x3UL << ETH_MACMIIAR_CR_Div26_Pos)#define ETH_MACMIIAR_CR_Div26_Pos (2U)#define ETH_MACMIIAR_CR_Div16 ETH_MACMIIAR_CR_Div16_Msk#define ETH_MACMIIAR_CR_Div16_Msk (0x1UL << ETH_MACMIIAR_CR_Div16_Pos)#define ETH_MACMIIAR_CR_Div16_Pos (3U)#define ETH_MACMIIAR_CR_Div62 ETH_MACMIIAR_CR_Div62_Msk#define ETH_MACMIIAR_CR_Div62_Msk (0x1UL << ETH_MACMIIAR_CR_Div62_Pos)#define ETH_MACMIIAR_CR_Div62_Pos (2U)#define ETH_MACMIIAR_CR_Div42 0x00000000U#define ETH_MACMIIAR_CR ETH_MACMIIAR_CR_Msk#define ETH_MACMIIAR_CR_Msk (0x7UL << ETH_MACMIIAR_CR_Pos)#define ETH_MACMIIAR_CR_Pos (2U)#define ETH_MACMIIAR_MR ETH_MACMIIAR_MR_Msk#define ETH_MACMIIAR_MR_Msk (0x1FUL << ETH_MACMIIAR_MR_Pos)#define ETH_MACMIIAR_MR_Pos (6U)#define ETH_MACMIIAR_PA ETH_MACMIIAR_PA_Msk#define ETH_MACMIIAR_PA_Msk (0x1FUL << ETH_MACMIIAR_PA_Pos)#define ETH_MACMIIAR_PA_Pos (11U)#define ETH_MACHTLR_HTL ETH_MACHTLR_HTL_Msk#define ETH_MACHTLR_HTL_Msk (0xFFFFFFFFUL << ETH_MACHTLR_HTL_Pos)#define ETH_MACHTLR_HTL_Pos (0U)#define ETH_MACHTHR_HTH ETH_MACHTHR_HTH_Msk#define ETH_MACHTHR_HTH_Msk (0xFFFFFFFFUL << ETH_MACHTHR_HTH_Pos)#define ETH_MACHTHR_HTH_Pos (0U)#define ETH_MACFFR_PM ETH_MACFFR_PM_Msk#define ETH_MACFFR_PM_Msk (0x1UL << ETH_MACFFR_PM_Pos)#define ETH_MACFFR_PM_Pos (0U)#define ETH_MACFFR_HU ETH_MACFFR_HU_Msk#define ETH_MACFFR_HU_Msk (0x1UL << ETH_MACFFR_HU_Pos)#define ETH_MACFFR_HU_Pos (1U)#define ETH_MACFFR_HM ETH_MACFFR_HM_Msk#define ETH_MACFFR_HM_Msk (0x1UL << ETH_MACFFR_HM_Pos)#define ETH_MACFFR_HM_Pos (2U)#define ETH_MACFFR_DAIF ETH_MACFFR_DAIF_Msk#define ETH_MACFFR_DAIF_Msk (0x1UL << ETH_MACFFR_DAIF_Pos)#define ETH_MACFFR_DAIF_Pos (3U)#define ETH_MACFFR_PAM ETH_MACFFR_PAM_Msk#define ETH_MACFFR_PAM_Msk (0x1UL << ETH_MACFFR_PAM_Pos)#define ETH_MACFFR_PAM_Pos (4U)#define ETH_MACFFR_BFD ETH_MACFFR_BFD_Msk#define ETH_MACFFR_BFD_Msk (0x1UL << ETH_MACFFR_BFD_Pos)#define ETH_MACFFR_BFD_Pos (5U)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Msk (0x3UL << ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos)#define ETH_MACFFR_PCF_ForwardPassedAddrFilter_Pos (6U)#define ETH_MACFFR_PCF_ForwardAll ETH_MACFFR_PCF_ForwardAll_Msk#define ETH_MACFFR_PCF_ForwardAll_Msk (0x1UL << ETH_MACFFR_PCF_ForwardAll_Pos)#define ETH_MACFFR_PCF_ForwardAll_Pos (7U)#define ETH_MACFFR_PCF_BlockAll ETH_MACFFR_PCF_BlockAll_Msk#define ETH_MACFFR_PCF_BlockAll_Msk (0x1UL << ETH_MACFFR_PCF_BlockAll_Pos)#define ETH_MACFFR_PCF_BlockAll_Pos (6U)#define ETH_MACFFR_PCF ETH_MACFFR_PCF_Msk#define ETH_MACFFR_PCF_Msk (0x3UL << ETH_MACFFR_PCF_Pos)#define ETH_MACFFR_PCF_Pos (6U)#define ETH_MACFFR_SAIF ETH_MACFFR_SAIF_Msk#define ETH_MACFFR_SAIF_Msk (0x1UL << ETH_MACFFR_SAIF_Pos)#define ETH_MACFFR_SAIF_Pos (8U)#define ETH_MACFFR_SAF ETH_MACFFR_SAF_Msk#define ETH_MACFFR_SAF_Msk (0x1UL << ETH_MACFFR_SAF_Pos)#define ETH_MACFFR_SAF_Pos (9U)#define ETH_MACFFR_HPF ETH_MACFFR_HPF_Msk#define ETH_MACFFR_HPF_Msk (0x1UL << ETH_MACFFR_HPF_Pos)#define ETH_MACFFR_HPF_Pos (10U)#define ETH_MACFFR_RA ETH_MACFFR_RA_Msk#define ETH_MACFFR_RA_Msk (0x1UL << ETH_MACFFR_RA_Pos)#define ETH_MACFFR_RA_Pos (31U)#define ETH_MACCR_RE ETH_MACCR_RE_Msk#define ETH_MACCR_RE_Msk (0x1UL << ETH_MACCR_RE_Pos)#define ETH_MACCR_RE_Pos (2U)#define ETH_MACCR_TE ETH_MACCR_TE_Msk#define ETH_MACCR_TE_Msk (0x1UL << ETH_MACCR_TE_Pos)#define ETH_MACCR_TE_Pos (3U)#define ETH_MACCR_DC ETH_MACCR_DC_Msk#define ETH_MACCR_DC_Msk (0x1UL << ETH_MACCR_DC_Pos)#define ETH_MACCR_DC_Pos (4U)#define ETH_MACCR_BL_1 0x00000060U#define ETH_MACCR_BL_4 0x00000040U#define ETH_MACCR_BL_8 0x00000020U#define ETH_MACCR_BL_10 0x00000000U#define ETH_MACCR_BL ETH_MACCR_BL_Msk#define ETH_MACCR_BL_Msk (0x3UL << ETH_MACCR_BL_Pos)#define ETH_MACCR_BL_Pos (5U)#define ETH_MACCR_APCS ETH_MACCR_APCS_Msk#define ETH_MACCR_APCS_Msk (0x1UL << ETH_MACCR_APCS_Pos)#define ETH_MACCR_APCS_Pos (7U)#define ETH_MACCR_RD ETH_MACCR_RD_Msk#define ETH_MACCR_RD_Msk (0x1UL << ETH_MACCR_RD_Pos)#define ETH_MACCR_RD_Pos (9U)#define ETH_MACCR_IPCO ETH_MACCR_IPCO_Msk#define ETH_MACCR_IPCO_Msk (0x1UL << ETH_MACCR_IPCO_Pos)#define ETH_MACCR_IPCO_Pos (10U)#define ETH_MACCR_DM ETH_MACCR_DM_Msk#define ETH_MACCR_DM_Msk (0x1UL << ETH_MACCR_DM_Pos)#define ETH_MACCR_DM_Pos (11U)#define ETH_MACCR_LM ETH_MACCR_LM_Msk#define ETH_MACCR_LM_Msk (0x1UL << ETH_MACCR_LM_Pos)#define ETH_MACCR_LM_Pos (12U)#define ETH_MACCR_ROD ETH_MACCR_ROD_Msk#define ETH_MACCR_ROD_Msk (0x1UL << ETH_MACCR_ROD_Pos)#define ETH_MACCR_ROD_Pos (13U)#define ETH_MACCR_FES ETH_MACCR_FES_Msk#define ETH_MACCR_FES_Msk (0x1UL << ETH_MACCR_FES_Pos)#define ETH_MACCR_FES_Pos (14U)#define ETH_MACCR_CSD ETH_MACCR_CSD_Msk#define ETH_MACCR_CSD_Msk (0x1UL << ETH_MACCR_CSD_Pos)#define ETH_MACCR_CSD_Pos (16U)#define ETH_MACCR_IFG_40Bit 0x000E0000U#define ETH_MACCR_IFG_48Bit 0x000C0000U#define ETH_MACCR_IFG_56Bit 0x000A0000U#define ETH_MACCR_IFG_64Bit 0x00080000U#define ETH_MACCR_IFG_72Bit 0x00060000U#define ETH_MACCR_IFG_80Bit 0x00040000U#define ETH_MACCR_IFG_88Bit 0x00020000U#define ETH_MACCR_IFG_96Bit 0x00000000U#define ETH_MACCR_IFG ETH_MACCR_IFG_Msk#define ETH_MACCR_IFG_Msk (0x7UL << ETH_MACCR_IFG_Pos)#define ETH_MACCR_IFG_Pos (17U)#define ETH_MACCR_JD ETH_MACCR_JD_Msk#define ETH_MACCR_JD_Msk (0x1UL << ETH_MACCR_JD_Pos)#define ETH_MACCR_JD_Pos (22U)#define ETH_MACCR_WD ETH_MACCR_WD_Msk#define ETH_MACCR_WD_Msk (0x1UL << ETH_MACCR_WD_Pos)#define ETH_MACCR_WD_Pos (23U)#define ETH_MACCR_CSTF ETH_MACCR_CSTF_Msk#define ETH_MACCR_CSTF_Msk (0x1UL << ETH_MACCR_CSTF_Pos)#define ETH_MACCR_CSTF_Pos (25U)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM11_STOP_Pos (18U)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM10_STOP_Pos (17U)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM9_STOP_Pos (16U)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM8_STOP_Pos (1U)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Msk (0x1UL << DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos)#define DBGMCU_APB2_FZ_DBG_TIM1_STOP_Pos (0U)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN2_STOP_Pos (26U)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN1_STOP_Pos (25U)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C4_SMBUS_TIMEOUT_Pos (24U)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C3_SMBUS_TIMEOUT_Pos (23U)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C2_SMBUS_TIMEOUT_Pos (22U)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos)#define DBGMCU_APB1_FZ_DBG_I2C1_SMBUS_TIMEOUT_Pos (21U)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_CAN3_STOP_Pos (13U)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_IWDG_STOP_Pos (12U)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_WWDG_STOP_Pos (11U)#define DBGMCU_APB1_FZ_DBG_RTC_STOP DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_RTC_STOP_Pos (10U)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_LPTIM1_STOP_Pos (9U)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM14_STOP_Pos (8U)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM13_STOP_Pos (7U)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM12_STOP_Pos (6U)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM7_STOP_Pos (5U)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM6_STOP_Pos (4U)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM5_STOP_Pos (3U)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM4_STOP_Pos (2U)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM3_STOP_Pos (1U)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Msk (0x1UL << DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos)#define DBGMCU_APB1_FZ_DBG_TIM2_STOP_Pos (0U)#define DBGMCU_CR_TRACE_MODE_1 (0x2UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_0 (0x1UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE DBGMCU_CR_TRACE_MODE_Msk#define DBGMCU_CR_TRACE_MODE_Msk (0x3UL << DBGMCU_CR_TRACE_MODE_Pos)#define DBGMCU_CR_TRACE_MODE_Pos (6U)#define DBGMCU_CR_TRACE_IOEN DBGMCU_CR_TRACE_IOEN_Msk#define DBGMCU_CR_TRACE_IOEN_Msk (0x1UL << DBGMCU_CR_TRACE_IOEN_Pos)#define DBGMCU_CR_TRACE_IOEN_Pos (5U)#define DBGMCU_CR_DBG_STANDBY DBGMCU_CR_DBG_STANDBY_Msk#define DBGMCU_CR_DBG_STANDBY_Msk (0x1UL << DBGMCU_CR_DBG_STANDBY_Pos)#define DBGMCU_CR_DBG_STANDBY_Pos (2U)#define DBGMCU_CR_DBG_STOP DBGMCU_CR_DBG_STOP_Msk#define DBGMCU_CR_DBG_STOP_Msk (0x1UL << DBGMCU_CR_DBG_STOP_Pos)#define DBGMCU_CR_DBG_STOP_Pos (1U)#define DBGMCU_CR_DBG_SLEEP DBGMCU_CR_DBG_SLEEP_Msk#define DBGMCU_CR_DBG_SLEEP_Msk (0x1UL << DBGMCU_CR_DBG_SLEEP_Pos)#define DBGMCU_CR_DBG_SLEEP_Pos (0U)#define DBGMCU_IDCODE_REV_ID DBGMCU_IDCODE_REV_ID_Msk#define DBGMCU_IDCODE_REV_ID_Msk (0xFFFFUL << DBGMCU_IDCODE_REV_ID_Pos)#define DBGMCU_IDCODE_REV_ID_Pos (16U)#define DBGMCU_IDCODE_DEV_ID DBGMCU_IDCODE_DEV_ID_Msk#define DBGMCU_IDCODE_DEV_ID_Msk (0xFFFUL << DBGMCU_IDCODE_DEV_ID_Pos)#define DBGMCU_IDCODE_DEV_ID_Pos (0U)#define WWDG_SR_EWIF WWDG_SR_EWIF_Msk#define WWDG_SR_EWIF_Msk (0x1UL << WWDG_SR_EWIF_Pos)#define WWDG_SR_EWIF_Pos (0U)#define WWDG_CFR_EWI WWDG_CFR_EWI_Msk#define WWDG_CFR_EWI_Msk (0x1UL << WWDG_CFR_EWI_Pos)#define WWDG_CFR_EWI_Pos (9U)#define WWDG_CFR_WDGTB_1 (0x2UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_0 (0x1UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB WWDG_CFR_WDGTB_Msk#define WWDG_CFR_WDGTB_Msk (0x3UL << WWDG_CFR_WDGTB_Pos)#define WWDG_CFR_WDGTB_Pos (7U)#define WWDG_CFR_W_6 (0x40UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_5 (0x20UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_4 (0x10UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_3 (0x08UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_2 (0x04UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_1 (0x02UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_0 (0x01UL << WWDG_CFR_W_Pos)#define WWDG_CFR_W WWDG_CFR_W_Msk#define WWDG_CFR_W_Msk (0x7FUL << WWDG_CFR_W_Pos)#define WWDG_CFR_W_Pos (0U)#define WWDG_CR_WDGA WWDG_CR_WDGA_Msk#define WWDG_CR_WDGA_Msk (0x1UL << WWDG_CR_WDGA_Pos)#define WWDG_CR_WDGA_Pos (7U)#define WWDG_CR_T_6 (0x40UL << WWDG_CR_T_Pos)#define WWDG_CR_T_5 (0x20UL << WWDG_CR_T_Pos)#define WWDG_CR_T_4 (0x10UL << WWDG_CR_T_Pos)#define WWDG_CR_T_3 (0x08UL << WWDG_CR_T_Pos)#define WWDG_CR_T_2 (0x04UL << WWDG_CR_T_Pos)#define WWDG_CR_T_1 (0x02UL << WWDG_CR_T_Pos)#define WWDG_CR_T_0 (0x01UL << WWDG_CR_T_Pos)#define WWDG_CR_T WWDG_CR_T_Msk#define WWDG_CR_T_Msk (0x7FUL << WWDG_CR_T_Pos)#define WWDG_CR_T_Pos (0U)#define USART_TDR_TDR USART_TDR_TDR_Msk#define USART_TDR_TDR_Msk (0x1FFUL << USART_TDR_TDR_Pos)#define USART_TDR_TDR_Pos (0U)#define USART_RDR_RDR USART_RDR_RDR_Msk#define USART_RDR_RDR_Msk (0x1FFUL << USART_RDR_RDR_Pos)#define USART_RDR_RDR_Pos (0U)#define USART_ICR_WUCF USART_ICR_WUCF_Msk#define USART_ICR_WUCF_Msk (0x1UL << USART_ICR_WUCF_Pos)#define USART_ICR_WUCF_Pos (20U)#define USART_ICR_CMCF USART_ICR_CMCF_Msk#define USART_ICR_CMCF_Msk (0x1UL << USART_ICR_CMCF_Pos)#define USART_ICR_CMCF_Pos (17U)#define USART_ICR_EOBCF USART_ICR_EOBCF_Msk#define USART_ICR_EOBCF_Msk (0x1UL << USART_ICR_EOBCF_Pos)#define USART_ICR_EOBCF_Pos (12U)#define USART_ICR_RTOCF USART_ICR_RTOCF_Msk#define USART_ICR_RTOCF_Msk (0x1UL << USART_ICR_RTOCF_Pos)#define USART_ICR_RTOCF_Pos (11U)#define USART_ICR_CTSCF USART_ICR_CTSCF_Msk#define USART_ICR_CTSCF_Msk (0x1UL << USART_ICR_CTSCF_Pos)#define USART_ICR_CTSCF_Pos (9U)#define USART_ICR_LBDCF USART_ICR_LBDCF_Msk#define USART_ICR_LBDCF_Msk (0x1UL << USART_ICR_LBDCF_Pos)#define USART_ICR_LBDCF_Pos (8U)#define USART_ICR_TCCF USART_ICR_TCCF_Msk#define USART_ICR_TCCF_Msk (0x1UL << USART_ICR_TCCF_Pos)#define USART_ICR_TCCF_Pos (6U)#define USART_ICR_IDLECF USART_ICR_IDLECF_Msk#define USART_ICR_IDLECF_Msk (0x1UL << USART_ICR_IDLECF_Pos)#define USART_ICR_IDLECF_Pos (4U)#define USART_ICR_ORECF USART_ICR_ORECF_Msk#define USART_ICR_ORECF_Msk (0x1UL << USART_ICR_ORECF_Pos)#define USART_ICR_ORECF_Pos (3U)#define USART_ICR_NCF USART_ICR_NCF_Msk#define USART_ICR_NCF_Msk (0x1UL << USART_ICR_NCF_Pos)#define USART_ICR_NCF_Pos (2U)#define USART_ICR_FECF USART_ICR_FECF_Msk#define USART_ICR_FECF_Msk (0x1UL << USART_ICR_FECF_Pos)#define USART_ICR_FECF_Pos (1U)#define USART_ICR_PECF USART_ICR_PECF_Msk#define USART_ICR_PECF_Msk (0x1UL << USART_ICR_PECF_Pos)#define USART_ICR_PECF_Pos (0U)#define USART_ISR_REACK USART_ISR_REACK_Msk#define USART_ISR_REACK_Msk (0x1UL << USART_ISR_REACK_Pos)#define USART_ISR_REACK_Pos (22U)#define USART_ISR_TEACK USART_ISR_TEACK_Msk#define USART_ISR_TEACK_Msk (0x1UL << USART_ISR_TEACK_Pos)#define USART_ISR_TEACK_Pos (21U)#define USART_ISR_WUF USART_ISR_WUF_Msk#define USART_ISR_WUF_Msk (0x1UL << USART_ISR_WUF_Pos)#define USART_ISR_WUF_Pos (20U)#define USART_ISR_RWU USART_ISR_RWU_Msk#define USART_ISR_RWU_Msk (0x1UL << USART_ISR_RWU_Pos)#define USART_ISR_RWU_Pos (19U)#define USART_ISR_SBKF USART_ISR_SBKF_Msk#define USART_ISR_SBKF_Msk (0x1UL << USART_ISR_SBKF_Pos)#define USART_ISR_SBKF_Pos (18U)#define USART_ISR_CMF USART_ISR_CMF_Msk#define USART_ISR_CMF_Msk (0x1UL << USART_ISR_CMF_Pos)#define USART_ISR_CMF_Pos (17U)#define USART_ISR_BUSY USART_ISR_BUSY_Msk#define USART_ISR_BUSY_Msk (0x1UL << USART_ISR_BUSY_Pos)#define USART_ISR_BUSY_Pos (16U)#define USART_ISR_ABRF USART_ISR_ABRF_Msk#define USART_ISR_ABRF_Msk (0x1UL << USART_ISR_ABRF_Pos)#define USART_ISR_ABRF_Pos (15U)#define USART_ISR_ABRE USART_ISR_ABRE_Msk#define USART_ISR_ABRE_Msk (0x1UL << USART_ISR_ABRE_Pos)#define USART_ISR_ABRE_Pos (14U)#define USART_ISR_EOBF USART_ISR_EOBF_Msk#define USART_ISR_EOBF_Msk (0x1UL << USART_ISR_EOBF_Pos)#define USART_ISR_EOBF_Pos (12U)#define USART_ISR_RTOF USART_ISR_RTOF_Msk#define USART_ISR_RTOF_Msk (0x1UL << USART_ISR_RTOF_Pos)#define USART_ISR_RTOF_Pos (11U)#define USART_ISR_CTS USART_ISR_CTS_Msk#define USART_ISR_CTS_Msk (0x1UL << USART_ISR_CTS_Pos)#define USART_ISR_CTS_Pos (10U)#define USART_ISR_CTSIF USART_ISR_CTSIF_Msk#define USART_ISR_CTSIF_Msk (0x1UL << USART_ISR_CTSIF_Pos)#define USART_ISR_CTSIF_Pos (9U)#define USART_ISR_LBDF USART_ISR_LBDF_Msk#define USART_ISR_LBDF_Msk (0x1UL << USART_ISR_LBDF_Pos)#define USART_ISR_LBDF_Pos (8U)#define USART_ISR_TXE USART_ISR_TXE_Msk#define USART_ISR_TXE_Msk (0x1UL << USART_ISR_TXE_Pos)#define USART_ISR_TXE_Pos (7U)#define USART_ISR_TC USART_ISR_TC_Msk#define USART_ISR_TC_Msk (0x1UL << USART_ISR_TC_Pos)#define USART_ISR_TC_Pos (6U)#define USART_ISR_RXNE USART_ISR_RXNE_Msk#define USART_ISR_RXNE_Msk (0x1UL << USART_ISR_RXNE_Pos)#define USART_ISR_RXNE_Pos (5U)#define USART_ISR_IDLE USART_ISR_IDLE_Msk#define USART_ISR_IDLE_Msk (0x1UL << USART_ISR_IDLE_Pos)#define USART_ISR_IDLE_Pos (4U)#define USART_ISR_ORE USART_ISR_ORE_Msk#define USART_ISR_ORE_Msk (0x1UL << USART_ISR_ORE_Pos)#define USART_ISR_ORE_Pos (3U)#define USART_ISR_NE USART_ISR_NE_Msk#define USART_ISR_NE_Msk (0x1UL << USART_ISR_NE_Pos)#define USART_ISR_NE_Pos (2U)#define USART_ISR_FE USART_ISR_FE_Msk#define USART_ISR_FE_Msk (0x1UL << USART_ISR_FE_Pos)#define USART_ISR_FE_Pos (1U)#define USART_ISR_PE USART_ISR_PE_Msk#define USART_ISR_PE_Msk (0x1UL << USART_ISR_PE_Pos)#define USART_ISR_PE_Pos (0U)#define USART_RQR_TXFRQ USART_RQR_TXFRQ_Msk#define USART_RQR_TXFRQ_Msk (0x1UL << USART_RQR_TXFRQ_Pos)#define USART_RQR_TXFRQ_Pos (4U)#define USART_RQR_RXFRQ USART_RQR_RXFRQ_Msk#define USART_RQR_RXFRQ_Msk (0x1UL << USART_RQR_RXFRQ_Pos)#define USART_RQR_RXFRQ_Pos (3U)#define USART_RQR_MMRQ USART_RQR_MMRQ_Msk#define USART_RQR_MMRQ_Msk (0x1UL << USART_RQR_MMRQ_Pos)#define USART_RQR_MMRQ_Pos (2U)#define USART_RQR_SBKRQ USART_RQR_SBKRQ_Msk+ ...#define DSI_LCCCR_COLC1_Pos (1U)#define DSI_LCCCR_COLC0 DSI_LCCCR_COLC0_Msk#define DSI_LCCCR_COLC0_Msk (0x1UL << DSI_LCCCR_COLC0_Pos)#define DSI_LCCCR_COLC0_Pos (0U)#define DSI_LCCCR_COLC DSI_LCCCR_COLC_Msk#define DSI_LCCCR_COLC_Msk (0xFUL << DSI_LCCCR_COLC_Pos)#define DSI_LCCCR_COLC_Pos (0U)#define DSI_LCVCIDR_VCID1 DSI_LCVCIDR_VCID1_Msk#define DSI_LCVCIDR_VCID1_Msk (0x1UL << DSI_LCVCIDR_VCID1_Pos)#define DSI_LCVCIDR_VCID1_Pos (1U)#define DSI_LCVCIDR_VCID0 DSI_LCVCIDR_VCID0_Msk#define DSI_LCVCIDR_VCID0_Msk (0x1UL << DSI_LCVCIDR_VCID0_Pos)#define DSI_LCVCIDR_VCID0_Pos (0U)#define DSI_LCVCIDR_VCID DSI_LCVCIDR_VCID_Msk#define DSI_LCVCIDR_VCID_Msk (0x3UL << DSI_LCVCIDR_VCID_Pos)#define DSI_LCVCIDR_VCID_Pos (0U)#define DSI_VSCR_UR DSI_VSCR_UR_Msk#define DSI_VSCR_UR_Msk (0x1UL << DSI_VSCR_UR_Pos)#define DSI_VSCR_UR_Pos (8U)#define DSI_VSCR_EN DSI_VSCR_EN_Msk#define DSI_VSCR_EN_Msk (0x1UL << DSI_VSCR_EN_Pos)#define DSI_VSCR_EN_Pos (0U)#define DSI_FIR1_FGPRXE DSI_FIR1_FGPRXE_Msk#define DSI_FIR1_FGPRXE_Msk (0x1UL << DSI_FIR1_FGPRXE_Pos)#define DSI_FIR1_FGPRXE_Pos (12U)#define DSI_FIR1_FGPRDE DSI_FIR1_FGPRDE_Msk#define DSI_FIR1_FGPRDE_Msk (0x1UL << DSI_FIR1_FGPRDE_Pos)#define DSI_FIR1_FGPRDE_Pos (11U)#define DSI_FIR1_FGPTXE DSI_FIR1_FGPTXE_Msk#define DSI_FIR1_FGPTXE_Msk (0x1UL << DSI_FIR1_FGPTXE_Pos)#define DSI_FIR1_FGPTXE_Pos (10U)#define DSI_FIR1_FGPWRE DSI_FIR1_FGPWRE_Msk#define DSI_FIR1_FGPWRE_Msk (0x1UL << DSI_FIR1_FGPWRE_Pos)#define DSI_FIR1_FGPWRE_Pos (9U)#define DSI_FIR1_FGCWRE DSI_FIR1_FGCWRE_Msk#define DSI_FIR1_FGCWRE_Msk (0x1UL << DSI_FIR1_FGCWRE_Pos)#define DSI_FIR1_FGCWRE_Pos (8U)#define DSI_FIR1_FLPWRE DSI_FIR1_FLPWRE_Msk#define DSI_FIR1_FLPWRE_Msk (0x1UL << DSI_FIR1_FLPWRE_Pos)#define DSI_FIR1_FLPWRE_Pos (7U)#define DSI_FIR1_FEOTPE DSI_FIR1_FEOTPE_Msk#define DSI_FIR1_FEOTPE_Msk (0x1UL << DSI_FIR1_FEOTPE_Pos)#define DSI_FIR1_FEOTPE_Pos (6U)#define DSI_FIR1_FPSE DSI_FIR1_FPSE_Msk#define DSI_FIR1_FPSE_Msk (0x1UL << DSI_FIR1_FPSE_Pos)#define DSI_FIR1_FPSE_Pos (5U)#define DSI_FIR1_FCRCE DSI_FIR1_FCRCE_Msk#define DSI_FIR1_FCRCE_Msk (0x1UL << DSI_FIR1_FCRCE_Pos)#define DSI_FIR1_FCRCE_Pos (4U)#define DSI_FIR1_FECCME DSI_FIR1_FECCME_Msk#define DSI_FIR1_FECCME_Msk (0x1UL << DSI_FIR1_FECCME_Pos)#define DSI_FIR1_FECCME_Pos (3U)#define DSI_FIR1_FECCSE DSI_FIR1_FECCSE_Msk#define DSI_FIR1_FECCSE_Msk (0x1UL << DSI_FIR1_FECCSE_Pos)#define DSI_FIR1_FECCSE_Pos (2U)#define DSI_FIR1_FTOLPRX DSI_FIR1_FTOLPRX_Msk#define DSI_FIR1_FTOLPRX_Msk (0x1UL << DSI_FIR1_FTOLPRX_Pos)#define DSI_FIR1_FTOLPRX_Pos (1U)#define DSI_FIR1_FTOHSTX DSI_FIR1_FTOHSTX_Msk#define DSI_FIR1_FTOHSTX_Msk (0x1UL << DSI_FIR1_FTOHSTX_Pos)#define DSI_FIR1_FTOHSTX_Pos (0U)#define DSI_FIR0_FPE4 DSI_FIR0_FPE4_Msk#define DSI_FIR0_FPE4_Msk (0x1UL << DSI_FIR0_FPE4_Pos)#define DSI_FIR0_FPE4_Pos (20U)#define DSI_FIR0_FPE3 DSI_FIR0_FPE3_Msk#define DSI_FIR0_FPE3_Msk (0x1UL << DSI_FIR0_FPE3_Pos)#define DSI_FIR0_FPE3_Pos (19U)#define DSI_FIR0_FPE2 DSI_FIR0_FPE2_Msk#define DSI_FIR0_FPE2_Msk (0x1UL << DSI_FIR0_FPE2_Pos)#define DSI_FIR0_FPE2_Pos (18U)#define DSI_FIR0_FPE1 DSI_FIR0_FPE1_Msk#define DSI_FIR0_FPE1_Msk (0x1UL << DSI_FIR0_FPE1_Pos)#define DSI_FIR0_FPE1_Pos (17U)#define DSI_FIR0_FPE0 DSI_FIR0_FPE0_Msk#define DSI_FIR0_FPE0_Msk (0x1UL << DSI_FIR0_FPE0_Pos)#define DSI_FIR0_FPE0_Pos (16U)#define DSI_FIR0_FAE15 DSI_FIR0_FAE15_Msk#define DSI_FIR0_FAE15_Msk (0x1UL << DSI_FIR0_FAE15_Pos)#define DSI_FIR0_FAE15_Pos (15U)#define DSI_FIR0_FAE14 DSI_FIR0_FAE14_Msk#define DSI_FIR0_FAE14_Msk (0x1UL << DSI_FIR0_FAE14_Pos)#define DSI_FIR0_FAE14_Pos (14U)#define DSI_FIR0_FAE13 DSI_FIR0_FAE13_Msk#define DSI_FIR0_FAE13_Msk (0x1UL << DSI_FIR0_FAE13_Pos)#define DSI_FIR0_FAE13_Pos (13U)#define DSI_FIR0_FAE12 DSI_FIR0_FAE12_Msk#define DSI_FIR0_FAE12_Msk (0x1UL << DSI_FIR0_FAE12_Pos)#define DSI_FIR0_FAE12_Pos (12U)#define DSI_FIR0_FAE11 DSI_FIR0_FAE11_Msk#define DSI_FIR0_FAE11_Msk (0x1UL << DSI_FIR0_FAE11_Pos)#define DSI_FIR0_FAE11_Pos (11U)#define DSI_FIR0_FAE10 DSI_FIR0_FAE10_Msk#define DSI_FIR0_FAE10_Msk (0x1UL << DSI_FIR0_FAE10_Pos)#define DSI_FIR0_FAE10_Pos (10U)#define DSI_FIR0_FAE9 DSI_FIR0_FAE9_Msk#define DSI_FIR0_FAE9_Msk (0x1UL << DSI_FIR0_FAE9_Pos)#define DSI_FIR0_FAE9_Pos (9U)#define DSI_FIR0_FAE8 DSI_FIR0_FAE8_Msk#define DSI_FIR0_FAE8_Msk (0x1UL << DSI_FIR0_FAE8_Pos)#define DSI_FIR0_FAE8_Pos (8U)#define DSI_FIR0_FAE7 DSI_FIR0_FAE7_Msk#define DSI_FIR0_FAE7_Msk (0x1UL << DSI_FIR0_FAE7_Pos)#define DSI_FIR0_FAE7_Pos (7U)#define DSI_FIR0_FAE6 DSI_FIR0_FAE6_Msk#define DSI_FIR0_FAE6_Msk (0x1UL << DSI_FIR0_FAE6_Pos)#define DSI_FIR0_FAE6_Pos (6U)#define DSI_FIR0_FAE5 DSI_FIR0_FAE5_Msk#define DSI_FIR0_FAE5_Msk (0x1UL << DSI_FIR0_FAE5_Pos)#define DSI_FIR0_FAE5_Pos (5U)#define DSI_FIR0_FAE4 DSI_FIR0_FAE4_Msk#define DSI_FIR0_FAE4_Msk (0x1UL << DSI_FIR0_FAE4_Pos)#define DSI_FIR0_FAE4_Pos (4U)#define DSI_FIR0_FAE3 DSI_FIR0_FAE3_Msk#define DSI_FIR0_FAE3_Msk (0x1UL << DSI_FIR0_FAE3_Pos)#define DSI_FIR0_FAE3_Pos (3U)#define DSI_FIR0_FAE2 DSI_FIR0_FAE2_Msk#define DSI_FIR0_FAE2_Msk (0x1UL << DSI_FIR0_FAE2_Pos)#define DSI_FIR0_FAE2_Pos (2U)#define DSI_FIR0_FAE1 DSI_FIR0_FAE1_Msk#define DSI_FIR0_FAE1_Msk (0x1UL << DSI_FIR0_FAE1_Pos)#define DSI_FIR0_FAE1_Pos (1U)#define DSI_FIR0_FAE0 DSI_FIR0_FAE0_Msk#define DSI_FIR0_FAE0_Msk (0x1UL << DSI_FIR0_FAE0_Pos)#define DSI_FIR0_FAE0_Pos (0U)#define DSI_IER1_GPRXEIE DSI_IER1_GPRXEIE_Msk#define DSI_IER1_GPRXEIE_Msk (0x1UL << DSI_IER1_GPRXEIE_Pos)#define DSI_IER1_GPRXEIE_Pos (12U)#define DSI_IER1_GPRDEIE DSI_IER1_GPRDEIE_Msk#define DSI_IER1_GPRDEIE_Msk (0x1UL << DSI_IER1_GPRDEIE_Pos)#define DSI_IER1_GPRDEIE_Pos (11U)#define DSI_IER1_GPTXEIE DSI_IER1_GPTXEIE_Msk#define DSI_IER1_GPTXEIE_Msk (0x1UL << DSI_IER1_GPTXEIE_Pos)#define DSI_IER1_GPTXEIE_Pos (10U)#define DSI_IER1_GPWREIE DSI_IER1_GPWREIE_Msk#define DSI_IER1_GPWREIE_Msk (0x1UL << DSI_IER1_GPWREIE_Pos)#define DSI_IER1_GPWREIE_Pos (9U)#define DSI_IER1_GCWREIE DSI_IER1_GCWREIE_Msk#define DSI_IER1_GCWREIE_Msk (0x1UL << DSI_IER1_GCWREIE_Pos)#define DSI_IER1_GCWREIE_Pos (8U)#define DSI_IER1_LPWREIE DSI_IER1_LPWREIE_Msk#define DSI_IER1_LPWREIE_Msk (0x1UL << DSI_IER1_LPWREIE_Pos)#define DSI_IER1_LPWREIE_Pos (7U)#define DSI_IER1_EOTPEIE DSI_IER1_EOTPEIE_Msk#define DSI_IER1_EOTPEIE_Msk (0x1UL << DSI_IER1_EOTPEIE_Pos)#define DSI_IER1_EOTPEIE_Pos (6U)#define DSI_IER1_PSEIE DSI_IER1_PSEIE_Msk#define DSI_IER1_PSEIE_Msk (0x1UL << DSI_IER1_PSEIE_Pos)#define DSI_IER1_PSEIE_Pos (5U)#define DSI_IER1_CRCEIE DSI_IER1_CRCEIE_Msk#define DSI_IER1_CRCEIE_Msk (0x1UL << DSI_IER1_CRCEIE_Pos)#define DSI_IER1_CRCEIE_Pos (4U)#define DSI_IER1_ECCMEIE DSI_IER1_ECCMEIE_Msk#define DSI_IER1_ECCMEIE_Msk (0x1UL << DSI_IER1_ECCMEIE_Pos)#define DSI_IER1_ECCMEIE_Pos (3U)#define DSI_IER1_ECCSEIE DSI_IER1_ECCSEIE_Msk#define DSI_IER1_ECCSEIE_Msk (0x1UL << DSI_IER1_ECCSEIE_Pos)#define DSI_IER1_ECCSEIE_Pos (2U)#define DSI_IER1_TOLPRXIE DSI_IER1_TOLPRXIE_Msk#define DSI_IER1_TOLPRXIE_Msk (0x1UL << DSI_IER1_TOLPRXIE_Pos)#define DSI_IER1_TOLPRXIE_Pos (1U)#define DSI_IER1_TOHSTXIE DSI_IER1_TOHSTXIE_Msk#define DSI_IER1_TOHSTXIE_Msk (0x1UL << DSI_IER1_TOHSTXIE_Pos)#define DSI_IER1_TOHSTXIE_Pos (0U)#define DSI_IER0_PE4IE DSI_IER0_PE4IE_Msk#define DSI_IER0_PE4IE_Msk (0x1UL << DSI_IER0_PE4IE_Pos)#define DSI_IER0_PE4IE_Pos (20U)#define DSI_IER0_PE3IE DSI_IER0_PE3IE_Msk#define DSI_IER0_PE3IE_Msk (0x1UL << DSI_IER0_PE3IE_Pos)#define DSI_IER0_PE3IE_Pos (19U)#define DSI_IER0_PE2IE DSI_IER0_PE2IE_Msk#define DSI_IER0_PE2IE_Msk (0x1UL << DSI_IER0_PE2IE_Pos)#define DSI_IER0_PE2IE_Pos (18U)#define DSI_IER0_PE1IE DSI_IER0_PE1IE_Msk#define DSI_IER0_PE1IE_Msk (0x1UL << DSI_IER0_PE1IE_Pos)#define DSI_IER0_PE1IE_Pos (17U)#define DSI_IER0_PE0IE DSI_IER0_PE0IE_Msk#define DSI_IER0_PE0IE_Msk (0x1UL << DSI_IER0_PE0IE_Pos)#define DSI_IER0_PE0IE_Pos (16U)#define DSI_IER0_AE15IE DSI_IER0_AE15IE_Msk#define DSI_IER0_AE15IE_Msk (0x1UL << DSI_IER0_AE15IE_Pos)#define DSI_IER0_AE15IE_Pos (15U)#define DSI_IER0_AE14IE DSI_IER0_AE14IE_Msk#define DSI_IER0_AE14IE_Msk (0x1UL << DSI_IER0_AE14IE_Pos)#define DSI_IER0_AE14IE_Pos (14U)#define DSI_IER0_AE13IE DSI_IER0_AE13IE_Msk#define DSI_IER0_AE13IE_Msk (0x1UL << DSI_IER0_AE13IE_Pos)#define DSI_IER0_AE13IE_Pos (13U)#define DSI_IER0_AE12IE DSI_IER0_AE12IE_Msk#define DSI_IER0_AE12IE_Msk (0x1UL << DSI_IER0_AE12IE_Pos)#define DSI_IER0_AE12IE_Pos (12U)#define DSI_IER0_AE11IE DSI_IER0_AE11IE_Msk#define DSI_IER0_AE11IE_Msk (0x1UL << DSI_IER0_AE11IE_Pos)#define DSI_IER0_AE11IE_Pos (11U)#define DSI_IER0_AE10IE DSI_IER0_AE10IE_Msk#define DSI_IER0_AE10IE_Msk (0x1UL << DSI_IER0_AE10IE_Pos)#define DSI_IER0_AE10IE_Pos (10U)#define DSI_IER0_AE9IE DSI_IER0_AE9IE_Msk#define DSI_IER0_AE9IE_Msk (0x1UL << DSI_IER0_AE9IE_Pos)#define DSI_IER0_AE9IE_Pos (9U)#define DSI_IER0_AE8IE DSI_IER0_AE8IE_Msk#define DSI_IER0_AE8IE_Msk (0x1UL << DSI_IER0_AE8IE_Pos)#define DSI_IER0_AE8IE_Pos (8U)#define DSI_IER0_AE7IE DSI_IER0_AE7IE_Msk#define DSI_IER0_AE7IE_Msk (0x1UL << DSI_IER0_AE7IE_Pos)#define DSI_IER0_AE7IE_Pos (7U)#define DSI_IER0_AE6IE DSI_IER0_AE6IE_Msk#define DSI_IER0_AE6IE_Msk (0x1UL << DSI_IER0_AE6IE_Pos)#define DSI_IER0_AE6IE_Pos (6U)#define DSI_IER0_AE5IE DSI_IER0_AE5IE_Msk#define DSI_IER0_AE5IE_Msk (0x1UL << DSI_IER0_AE5IE_Pos)#define DSI_IER0_AE5IE_Pos (5U)#define DSI_IER0_AE4IE DSI_IER0_AE4IE_Msk#define DSI_IER0_AE4IE_Msk (0x1UL << DSI_IER0_AE4IE_Pos)#define DSI_IER0_AE4IE_Pos (4U)#define DSI_IER0_AE3IE DSI_IER0_AE3IE_Msk#define DSI_IER0_AE3IE_Msk (0x1UL << DSI_IER0_AE3IE_Pos)#define DSI_IER0_AE3IE_Pos (3U)#define DSI_IER0_AE2IE DSI_IER0_AE2IE_Msk#define DSI_IER0_AE2IE_Msk (0x1UL << DSI_IER0_AE2IE_Pos)#define DSI_IER0_AE2IE_Pos (2U)#define DSI_IER0_AE1IE DSI_IER0_AE1IE_Msk#define DSI_IER0_AE1IE_Msk (0x1UL << DSI_IER0_AE1IE_Pos)#define DSI_IER0_AE1IE_Pos (1U)#define DSI_IER0_AE0IE DSI_IER0_AE0IE_Msk#define DSI_IER0_AE0IE_Msk (0x1UL << DSI_IER0_AE0IE_Pos)#define DSI_IER0_AE0IE_Pos (0U)#define DSI_ISR1_GPRXE DSI_ISR1_GPRXE_Msk#define DSI_ISR1_GPRXE_Msk (0x1UL << DSI_ISR1_GPRXE_Pos)#define DSI_ISR1_GPRXE_Pos (12U)#define DSI_ISR1_GPRDE DSI_ISR1_GPRDE_Msk#define DSI_ISR1_GPRDE_Msk (0x1UL << DSI_ISR1_GPRDE_Pos)#define DSI_ISR1_GPRDE_Pos (11U)#define DSI_ISR1_GPTXE DSI_ISR1_GPTXE_Msk#define DSI_ISR1_GPTXE_Msk (0x1UL << DSI_ISR1_GPTXE_Pos)#define DSI_ISR1_GPTXE_Pos (10U)#define DSI_ISR1_GPWRE DSI_ISR1_GPWRE_Msk#define DSI_ISR1_GPWRE_Msk (0x1UL << DSI_ISR1_GPWRE_Pos)#define DSI_ISR1_GPWRE_Pos (9U)#define DSI_ISR1_GCWRE DSI_ISR1_GCWRE_Msk#define DSI_ISR1_GCWRE_Msk (0x1UL << DSI_ISR1_GCWRE_Pos)#define DSI_ISR1_GCWRE_Pos (8U)#define DSI_ISR1_LPWRE DSI_ISR1_LPWRE_Msk#define DSI_ISR1_LPWRE_Msk (0x1UL << DSI_ISR1_LPWRE_Pos)#define DSI_ISR1_LPWRE_Pos (7U)#define DSI_ISR1_EOTPE DSI_ISR1_EOTPE_Msk#define DSI_ISR1_EOTPE_Msk (0x1UL << DSI_ISR1_EOTPE_Pos)#define DSI_ISR1_EOTPE_Pos (6U)#define DSI_ISR1_PSE DSI_ISR1_PSE_Msk#define DSI_ISR1_PSE_Msk (0x1UL << DSI_ISR1_PSE_Pos)#define DSI_ISR1_PSE_Pos (5U)#define DSI_ISR1_CRCE DSI_ISR1_CRCE_Msk#define DSI_ISR1_CRCE_Msk (0x1UL << DSI_ISR1_CRCE_Pos)#define DSI_ISR1_CRCE_Pos (4U)#define DSI_ISR1_ECCME DSI_ISR1_ECCME_Msk#define DSI_ISR1_ECCME_Msk (0x1UL << DSI_ISR1_ECCME_Pos)#define DSI_ISR1_ECCME_Pos (3U)#define DSI_ISR1_ECCSE DSI_ISR1_ECCSE_Msk#define DSI_ISR1_ECCSE_Msk (0x1UL << DSI_ISR1_ECCSE_Pos)#define DSI_ISR1_ECCSE_Pos (2U)#define DSI_ISR1_TOLPRX DSI_ISR1_TOLPRX_Msk#define DSI_ISR1_TOLPRX_Msk (0x1UL << DSI_ISR1_TOLPRX_Pos)#define DSI_ISR1_TOLPRX_Pos (1U)#define DSI_ISR1_TOHSTX DSI_ISR1_TOHSTX_Msk#define DSI_ISR1_TOHSTX_Msk (0x1UL << DSI_ISR1_TOHSTX_Pos)#define DSI_ISR1_TOHSTX_Pos (0U)#define DSI_ISR0_PE4 DSI_ISR0_PE4_Msk#define DSI_ISR0_PE4_Msk (0x1UL << DSI_ISR0_PE4_Pos)#define DSI_ISR0_PE4_Pos (20U)#define DSI_ISR0_PE3 DSI_ISR0_PE3_Msk#define DSI_ISR0_PE3_Msk (0x1UL << DSI_ISR0_PE3_Pos)#define DSI_ISR0_PE3_Pos (19U)#define DSI_ISR0_PE2 DSI_ISR0_PE2_Msk#define DSI_ISR0_PE2_Msk (0x1UL << DSI_ISR0_PE2_Pos)#define DSI_ISR0_PE2_Pos (18U)#define DSI_ISR0_PE1 DSI_ISR0_PE1_Msk#define DSI_ISR0_PE1_Msk (0x1UL << DSI_ISR0_PE1_Pos)#define DSI_ISR0_PE1_Pos (17U)#define DSI_ISR0_PE0 DSI_ISR0_PE0_Msk#define DSI_ISR0_PE0_Msk (0x1UL << DSI_ISR0_PE0_Pos)#define DSI_ISR0_PE0_Pos (16U)#define DSI_ISR0_AE15 DSI_ISR0_AE15_Msk#define DSI_ISR0_AE15_Msk (0x1UL << DSI_ISR0_AE15_Pos)#define DSI_ISR0_AE15_Pos (15U)#define DSI_ISR0_AE14 DSI_ISR0_AE14_Msk#define DSI_ISR0_AE14_Msk (0x1UL << DSI_ISR0_AE14_Pos)#define DSI_ISR0_AE14_Pos (14U)#define DSI_ISR0_AE13 DSI_ISR0_AE13_Msk#define DSI_ISR0_AE13_Msk (0x1UL << DSI_ISR0_AE13_Pos)#define DSI_ISR0_AE13_Pos (13U)#define DSI_ISR0_AE12 DSI_ISR0_AE12_Msk#define DSI_ISR0_AE12_Msk (0x1UL << DSI_ISR0_AE12_Pos)#define DSI_ISR0_AE12_Pos (12U)#define DSI_ISR0_AE11 DSI_ISR0_AE11_Msk#define DSI_ISR0_AE11_Msk (0x1UL << DSI_ISR0_AE11_Pos)#define DSI_ISR0_AE11_Pos (11U)#define DSI_ISR0_AE10 DSI_ISR0_AE10_Msk#define DSI_ISR0_AE10_Msk (0x1UL << DSI_ISR0_AE10_Pos)#define DSI_ISR0_AE10_Pos (10U)#define DSI_ISR0_AE9 DSI_ISR0_AE9_Msk#define DSI_ISR0_AE9_Msk (0x1UL << DSI_ISR0_AE9_Pos)#define DSI_ISR0_AE9_Pos (9U)#define DSI_ISR0_AE8 DSI_ISR0_AE8_Msk#define DSI_ISR0_AE8_Msk (0x1UL << DSI_ISR0_AE8_Pos)#define DSI_ISR0_AE8_Pos (8U)#define DSI_ISR0_AE7 DSI_ISR0_AE7_Msk#define DSI_ISR0_AE7_Msk (0x1UL << DSI_ISR0_AE7_Pos)#define DSI_ISR0_AE7_Pos (7U)#define DSI_ISR0_AE6 DSI_ISR0_AE6_Msk#define DSI_ISR0_AE6_Msk (0x1UL << DSI_ISR0_AE6_Pos)#define DSI_ISR0_AE6_Pos (6U)#define DSI_ISR0_AE5 DSI_ISR0_AE5_Msk#define DSI_ISR0_AE5_Msk (0x1UL << DSI_ISR0_AE5_Pos)#define DSI_ISR0_AE5_Pos (5U)#define DSI_ISR0_AE4 DSI_ISR0_AE4_Msk#define DSI_ISR0_AE4_Msk (0x1UL << DSI_ISR0_AE4_Pos)#define DSI_ISR0_AE4_Pos (4U)#define DSI_ISR0_AE3 DSI_ISR0_AE3_Msk#define DSI_ISR0_AE3_Msk (0x1UL << DSI_ISR0_AE3_Pos)#define DSI_ISR0_AE3_Pos (3U)#define DSI_ISR0_AE2 DSI_ISR0_AE2_Msk#define DSI_ISR0_AE2_Msk (0x1UL << DSI_ISR0_AE2_Pos)#define DSI_ISR0_AE2_Pos (2U)#define DSI_ISR0_AE1 DSI_ISR0_AE1_Msk#define DSI_ISR0_AE1_Msk (0x1UL << DSI_ISR0_AE1_Pos)#define DSI_ISR0_AE1_Pos (1U)#define DSI_ISR0_AE0 DSI_ISR0_AE0_Msk#define DSI_ISR0_AE0_Msk (0x1UL << DSI_ISR0_AE0_Pos)#define DSI_ISR0_AE0_Pos (0U)#define DSI_PSR_UAN1 DSI_PSR_UAN1_Msk#define DSI_PSR_UAN1_Msk (0x1UL << DSI_PSR_UAN1_Pos)#define DSI_PSR_UAN1_Pos (8U)#define DSI_PSR_PSS1 DSI_PSR_PSS1_Msk#define DSI_PSR_PSS1_Msk (0x1UL << DSI_PSR_PSS1_Pos)#define DSI_PSR_PSS1_Pos (7U)#define DSI_PSR_RUE0 DSI_PSR_RUE0_Msk#define DSI_PSR_RUE0_Msk (0x1UL << DSI_PSR_RUE0_Pos)#define DSI_PSR_RUE0_Pos (6U)#define DSI_PSR_UAN0 DSI_PSR_UAN0_Msk#define DSI_PSR_UAN0_Msk (0x1UL << DSI_PSR_UAN0_Pos)#define DSI_PSR_UAN0_Pos (5U)#define DSI_PSR_PSS0 DSI_PSR_PSS0_Msk#define DSI_PSR_PSS0_Msk (0x1UL << DSI_PSR_PSS0_Pos)#define DSI_PSR_PSS0_Pos (4U)#define DSI_PSR_UANC DSI_PSR_UANC_Msk#define DSI_PSR_UANC_Msk (0x1UL << DSI_PSR_UANC_Pos)#define DSI_PSR_UANC_Pos (3U)#define DSI_PSR_PSSC DSI_PSR_PSSC_Msk#define DSI_PSR_PSSC_Msk (0x1UL << DSI_PSR_PSSC_Pos)#define DSI_PSR_PSSC_Pos (2U)#define DSI_PSR_PD DSI_PSR_PD_Msk#define DSI_PSR_PD_Msk (0x1UL << DSI_PSR_PD_Pos)#define DSI_PSR_PD_Pos (1U)#define DSI_PTTCR_TX_TRIG3 DSI_PTTCR_TX_TRIG3_Msk#define DSI_PTTCR_TX_TRIG3_Msk (0x1UL << DSI_PTTCR_TX_TRIG3_Pos)#define DSI_PTTCR_TX_TRIG3_Pos (3U)#define DSI_PTTCR_TX_TRIG2 DSI_PTTCR_TX_TRIG2_Msk#define DSI_PTTCR_TX_TRIG2_Msk (0x1UL << DSI_PTTCR_TX_TRIG2_Pos)#define DSI_PTTCR_TX_TRIG2_Pos (2U)#define DSI_PTTCR_TX_TRIG1 DSI_PTTCR_TX_TRIG1_Msk#define DSI_PTTCR_TX_TRIG1_Msk (0x1UL << DSI_PTTCR_TX_TRIG1_Pos)#define DSI_PTTCR_TX_TRIG1_Pos (1U)#define DSI_PTTCR_TX_TRIG0 DSI_PTTCR_TX_TRIG0_Msk#define DSI_PTTCR_TX_TRIG0_Msk (0x1UL << DSI_PTTCR_TX_TRIG0_Pos)#define DSI_PTTCR_TX_TRIG0_Pos (0U)#define DSI_PTTCR_TX_TRIG DSI_PTTCR_TX_TRIG_Msk#define DSI_PTTCR_TX_TRIG_Msk (0xFUL << DSI_PTTCR_TX_TRIG_Pos)#define DSI_PTTCR_TX_TRIG_Pos (0U)#define DSI_PUCR_UEDL DSI_PUCR_UEDL_Msk#define DSI_PUCR_UEDL_Msk (0x1UL << DSI_PUCR_UEDL_Pos)#define DSI_PUCR_UEDL_Pos (3U)#define DSI_PUCR_URDL DSI_PUCR_URDL_Msk#define DSI_PUCR_URDL_Msk (0x1UL << DSI_PUCR_URDL_Pos)#define DSI_PUCR_URDL_Pos (2U)#define DSI_PUCR_UECL DSI_PUCR_UECL_Msk#define DSI_PUCR_UECL_Msk (0x1UL << DSI_PUCR_UECL_Pos)#define DSI_PUCR_UECL_Pos (1U)#define DSI_PUCR_URCL DSI_PUCR_URCL_Msk#define DSI_PUCR_URCL_Msk (0x1UL << DSI_PUCR_URCL_Pos)#define DSI_PUCR_URCL_Pos (0U)#define DSI_PCONFR_SW_TIME7 DSI_PCONFR_SW_TIME7_Msk#define DSI_PCONFR_SW_TIME7_Msk (0x1UL << DSI_PCONFR_SW_TIME7_Pos)#define DSI_PCONFR_SW_TIME7_Pos (15U)#define DSI_PCONFR_SW_TIME6 DSI_PCONFR_SW_TIME6_Msk#define DSI_PCONFR_SW_TIME6_Msk (0x1UL << DSI_PCONFR_SW_TIME6_Pos)#define DSI_PCONFR_SW_TIME6_Pos (14U)#define DSI_PCONFR_SW_TIME5 DSI_PCONFR_SW_TIME5_Msk#define DSI_PCONFR_SW_TIME5_Msk (0x1UL << DSI_PCONFR_SW_TIME5_Pos)#define DSI_PCONFR_SW_TIME5_Pos (13U)#define DSI_PCONFR_SW_TIME4 DSI_PCONFR_SW_TIME4_Msk#define DSI_PCONFR_SW_TIME4_Msk (0x1UL << DSI_PCONFR_SW_TIME4_Pos)#define DSI_PCONFR_SW_TIME4_Pos (12U)#define DSI_PCONFR_SW_TIME3 DSI_PCONFR_SW_TIME3_Msk#define DSI_PCONFR_SW_TIME3_Msk (0x1UL << DSI_PCONFR_SW_TIME3_Pos)#define DSI_PCONFR_SW_TIME3_Pos (11U)#define DSI_PCONFR_SW_TIME2 DSI_PCONFR_SW_TIME2_Msk#define DSI_PCONFR_SW_TIME2_Msk (0x1UL << DSI_PCONFR_SW_TIME2_Pos)#define DSI_PCONFR_SW_TIME2_Pos (10U)#define DSI_PCONFR_SW_TIME1 DSI_PCONFR_SW_TIME1_Msk#define DSI_PCONFR_SW_TIME1_Msk (0x1UL << DSI_PCONFR_SW_TIME1_Pos)#define DSI_PCONFR_SW_TIME1_Pos (9U)#define DSI_PCONFR_SW_TIME0 DSI_PCONFR_SW_TIME0_Msk#define DSI_PCONFR_SW_TIME0_Msk (0x1UL << DSI_PCONFR_SW_TIME0_Pos)#define DSI_PCONFR_SW_TIME0_Pos (8U)#define DSI_PCONFR_SW_TIME DSI_PCONFR_SW_TIME_Msk#define DSI_PCONFR_SW_TIME_Msk (0xFFUL << DSI_PCONFR_SW_TIME_Pos)#define DSI_PCONFR_SW_TIME_Pos (8U)#define DSI_PCONFR_NL1 DSI_PCONFR_NL1_Msk#define DSI_PCONFR_NL1_Msk (0x1UL << DSI_PCONFR_NL1_Pos)#define DSI_PCONFR_NL1_Pos (1U)#define DSI_PCONFR_NL0 DSI_PCONFR_NL0_Msk#define DSI_PCONFR_NL0_Msk (0x1UL << DSI_PCONFR_NL0_Pos)#define DSI_PCONFR_NL0_Pos (0U)#define DSI_PCONFR_NL DSI_PCONFR_NL_Msk#define DSI_PCONFR_NL_Msk (0x3UL << DSI_PCONFR_NL_Pos)#define DSI_PCONFR_NL_Pos (0U)#define DSI_PCTLR_CKE DSI_PCTLR_CKE_Msk#define DSI_PCTLR_CKE_Msk (0x1UL << DSI_PCTLR_CKE_Pos)#define DSI_PCTLR_CKE_Pos (2U)#define DSI_PCTLR_DEN DSI_PCTLR_DEN_Msk#define DSI_PCTLR_DEN_Msk (0x1UL << DSI_PCTLR_DEN_Pos)#define DSI_PCTLR_DEN_Pos (1U)#define DSI_DLTCR_HS2LP_TIME7 DSI_DLTCR_HS2LP_TIME7_Msk#define DSI_DLTCR_HS2LP_TIME7_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME7_Pos)#define DSI_DLTCR_HS2LP_TIME7_Pos (31U)#define DSI_DLTCR_HS2LP_TIME6 DSI_DLTCR_HS2LP_TIME6_Msk#define DSI_DLTCR_HS2LP_TIME6_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME6_Pos)#define DSI_DLTCR_HS2LP_TIME6_Pos (30U)#define DSI_DLTCR_HS2LP_TIME5 DSI_DLTCR_HS2LP_TIME5_Msk#define DSI_DLTCR_HS2LP_TIME5_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME5_Pos)#define DSI_DLTCR_HS2LP_TIME5_Pos (29U)#define DSI_DLTCR_HS2LP_TIME4 DSI_DLTCR_HS2LP_TIME4_Msk#define DSI_DLTCR_HS2LP_TIME4_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME4_Pos)#define DSI_DLTCR_HS2LP_TIME4_Pos (28U)#define DSI_DLTCR_HS2LP_TIME3 DSI_DLTCR_HS2LP_TIME3_Msk#define DSI_DLTCR_HS2LP_TIME3_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME3_Pos)#define DSI_DLTCR_HS2LP_TIME3_Pos (27U)#define DSI_DLTCR_HS2LP_TIME2 DSI_DLTCR_HS2LP_TIME2_Msk#define DSI_DLTCR_HS2LP_TIME2_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME2_Pos)#define DSI_DLTCR_HS2LP_TIME2_Pos (26U)#define DSI_DLTCR_HS2LP_TIME1 DSI_DLTCR_HS2LP_TIME1_Msk#define DSI_DLTCR_HS2LP_TIME1_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME1_Pos)#define DSI_DLTCR_HS2LP_TIME1_Pos (25U)#define DSI_DLTCR_HS2LP_TIME0 DSI_DLTCR_HS2LP_TIME0_Msk#define DSI_DLTCR_HS2LP_TIME0_Msk (0x1UL << DSI_DLTCR_HS2LP_TIME0_Pos)#define DSI_DLTCR_HS2LP_TIME0_Pos (24U)#define DSI_DLTCR_HS2LP_TIME DSI_DLTCR_HS2LP_TIME_Msk#define DSI_DLTCR_HS2LP_TIME_Msk (0xFFUL << DSI_DLTCR_HS2LP_TIME_Pos)#define DSI_DLTCR_HS2LP_TIME_Pos (24U)#define DSI_DLTCR_LP2HS_TIME7 DSI_DLTCR_LP2HS_TIME7_Msk#define DSI_DLTCR_LP2HS_TIME7_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME7_Pos)#define DSI_DLTCR_LP2HS_TIME7_Pos (23U)#define DSI_DLTCR_LP2HS_TIME6 DSI_DLTCR_LP2HS_TIME6_Msk#define DSI_DLTCR_LP2HS_TIME6_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME6_Pos)#define DSI_DLTCR_LP2HS_TIME6_Pos (22U)#define DSI_DLTCR_LP2HS_TIME5 DSI_DLTCR_LP2HS_TIME5_Msk#define DSI_DLTCR_LP2HS_TIME5_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME5_Pos)#define DSI_DLTCR_LP2HS_TIME5_Pos (21U)#define DSI_DLTCR_LP2HS_TIME4 DSI_DLTCR_LP2HS_TIME4_Msk#define DSI_DLTCR_LP2HS_TIME4_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME4_Pos)#define DSI_DLTCR_LP2HS_TIME4_Pos (20U)#define DSI_DLTCR_LP2HS_TIME3 DSI_DLTCR_LP2HS_TIME3_Msk#define DSI_DLTCR_LP2HS_TIME3_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME3_Pos)#define DSI_DLTCR_LP2HS_TIME3_Pos (19U)#define DSI_DLTCR_LP2HS_TIME2 DSI_DLTCR_LP2HS_TIME2_Msk#define DSI_DLTCR_LP2HS_TIME2_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME2_Pos)#define DSI_DLTCR_LP2HS_TIME2_Pos (18U)#define DSI_DLTCR_LP2HS_TIME1 DSI_DLTCR_LP2HS_TIME1_Msk#define DSI_DLTCR_LP2HS_TIME1_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME1_Pos)#define DSI_DLTCR_LP2HS_TIME1_Pos (17U)#define DSI_DLTCR_LP2HS_TIME0 DSI_DLTCR_LP2HS_TIME0_Msk#define DSI_DLTCR_LP2HS_TIME0_Msk (0x1UL << DSI_DLTCR_LP2HS_TIME0_Pos)#define DSI_DLTCR_LP2HS_TIME0_Pos (16U)#define DSI_DLTCR_LP2HS_TIME DSI_DLTCR_LP2HS_TIME_Msk#define DSI_DLTCR_LP2HS_TIME_Msk (0xFFUL << DSI_DLTCR_LP2HS_TIME_Pos)#define DSI_DLTCR_LP2HS_TIME_Pos (16U)#define DSI_DLTCR_MRD_TIME14 DSI_DLTCR_MRD_TIME14_Msk#define DSI_DLTCR_MRD_TIME14_Msk (0x1UL << DSI_DLTCR_MRD_TIME14_Pos)#define DSI_DLTCR_MRD_TIME14_Pos (14U)#define DSI_DLTCR_MRD_TIME13 DSI_DLTCR_MRD_TIME13_Msk#define DSI_DLTCR_MRD_TIME13_Msk (0x1UL << DSI_DLTCR_MRD_TIME13_Pos)#define DSI_DLTCR_MRD_TIME13_Pos (13U)#define DSI_DLTCR_MRD_TIME12 DSI_DLTCR_MRD_TIME12_Msk#define DSI_DLTCR_MRD_TIME12_Msk (0x1UL << DSI_DLTCR_MRD_TIME12_Pos)#define DSI_DLTCR_MRD_TIME12_Pos (12U)#define DSI_DLTCR_MRD_TIME11 DSI_DLTCR_MRD_TIME11_Msk#define DSI_DLTCR_MRD_TIME11_Msk (0x1UL << DSI_DLTCR_MRD_TIME11_Pos)#define DSI_DLTCR_MRD_TIME11_Pos (11U)#define DSI_DLTCR_MRD_TIME10 DSI_DLTCR_MRD_TIME10_Msk#define DSI_DLTCR_MRD_TIME10_Msk (0x1UL << DSI_DLTCR_MRD_TIME10_Pos)#define DSI_DLTCR_MRD_TIME10_Pos (10U)#define DSI_DLTCR_MRD_TIME9 DSI_DLTCR_MRD_TIME9_Msk#define DSI_DLTCR_MRD_TIME9_Msk (0x1UL << DSI_DLTCR_MRD_TIME9_Pos)#define DSI_DLTCR_MRD_TIME9_Pos (9U)#define DSI_DLTCR_MRD_TIME8 DSI_DLTCR_MRD_TIME8_Msk#define DSI_DLTCR_MRD_TIME8_Msk (0x1UL << DSI_DLTCR_MRD_TIME8_Pos)#define DSI_DLTCR_MRD_TIME8_Pos (8U)#define DSI_DLTCR_MRD_TIME7 DSI_DLTCR_MRD_TIME7_Msk#define DSI_DLTCR_MRD_TIME7_Msk (0x1UL << DSI_DLTCR_MRD_TIME7_Pos)#define DSI_DLTCR_MRD_TIME7_Pos (7U)#define DSI_DLTCR_MRD_TIME6 DSI_DLTCR_MRD_TIME6_Msk#define DSI_VLCR_HLINE2 DSI_VLCR_HLINE2_Msk#define DSI_VLCR_HLINE2_Msk (0x1UL << DSI_VLCR_HLINE2_Pos)#define DSI_VLCR_HLINE2_Pos (2U)#define DSI_VLCR_HLINE1 DSI_VLCR_HLINE1_Msk#define DSI_VLCR_HLINE1_Msk (0x1UL << DSI_VLCR_HLINE1_Pos)#define DSI_VLCR_HLINE1_Pos (1U)#define DSI_VLCR_HLINE0 DSI_VLCR_HLINE0_Msk#define DSI_VLCR_HLINE0_Msk (0x1UL << DSI_VLCR_HLINE0_Pos)#define DSI_VLCR_HLINE0_Pos (0U)#define DSI_VLCR_HLINE DSI_VLCR_HLINE_Msk#define DSI_VLCR_HLINE_Msk (0x7FFFUL << DSI_VLCR_HLINE_Pos)#define DSI_VLCR_HLINE_Pos (0U)#define DSI_VHBPCR_HBP11 DSI_VHBPCR_HBP11_Msk#define DSI_VHBPCR_HBP11_Msk (0x1UL << DSI_VHBPCR_HBP11_Pos)#define DSI_VHBPCR_HBP11_Pos (11U)#define DSI_VHBPCR_HBP10 DSI_VHBPCR_HBP10_Msk#define DSI_VHBPCR_HBP10_Msk (0x1UL << DSI_VHBPCR_HBP10_Pos)#define DSI_VHBPCR_HBP10_Pos (10U)#define DSI_VHBPCR_HBP9 DSI_VHBPCR_HBP9_Msk#define DSI_VHBPCR_HBP9_Msk (0x1UL << DSI_VHBPCR_HBP9_Pos)#define DSI_VHBPCR_HBP9_Pos (9U)#define DSI_VHBPCR_HBP8 DSI_VHBPCR_HBP8_Msk#define DSI_VHBPCR_HBP8_Msk (0x1UL << DSI_VHBPCR_HBP8_Pos)#define DSI_VHBPCR_HBP8_Pos (8U)#define DSI_VHBPCR_HBP7 DSI_VHBPCR_HBP7_Msk#define DSI_VHBPCR_HBP7_Msk (0x1UL << DSI_VHBPCR_HBP7_Pos)#define DSI_VHBPCR_HBP7_Pos (7U)#define DSI_VHBPCR_HBP6 DSI_VHBPCR_HBP6_Msk#define DSI_VHBPCR_HBP6_Msk (0x1UL << DSI_VHBPCR_HBP6_Pos)#define DSI_VHBPCR_HBP6_Pos (6U)#define DSI_VHBPCR_HBP5 DSI_VHBPCR_HBP5_Msk#define DSI_VHBPCR_HBP5_Msk (0x1UL << DSI_VHBPCR_HBP5_Pos)#define DSI_VHBPCR_HBP5_Pos (5U)#define DSI_VHBPCR_HBP4 DSI_VHBPCR_HBP4_Msk#define DSI_VHBPCR_HBP4_Msk (0x1UL << DSI_VHBPCR_HBP4_Pos)#define DSI_VHBPCR_HBP4_Pos (4U)#define DSI_VHBPCR_HBP3 DSI_VHBPCR_HBP3_Msk#define DSI_VHBPCR_HBP3_Msk (0x1UL << DSI_VHBPCR_HBP3_Pos)#define DSI_VHBPCR_HBP3_Pos (3U)#define DSI_VHBPCR_HBP2 DSI_VHBPCR_HBP2_Msk#define DSI_VHBPCR_HBP2_Msk (0x1UL << DSI_VHBPCR_HBP2_Pos)#define DSI_VHBPCR_HBP2_Pos (2U)#define DSI_VHBPCR_HBP1 DSI_VHBPCR_HBP1_Msk#define DSI_VHBPCR_HBP1_Msk (0x1UL << DSI_VHBPCR_HBP1_Pos)#define DSI_VHBPCR_HBP1_Pos (1U)#define DSI_VHBPCR_HBP0 DSI_VHBPCR_HBP0_Msk#define DSI_VHBPCR_HBP0_Msk (0x1UL << DSI_VHBPCR_HBP0_Pos)#define DSI_VHBPCR_HBP0_Pos (0U)#define DSI_VHBPCR_HBP DSI_VHBPCR_HBP_Msk#define DSI_VHBPCR_HBP_Msk (0xFFFUL << DSI_VHBPCR_HBP_Pos)#define DSI_VHBPCR_HBP_Pos (0U)#define DSI_VHSACR_HSA11 DSI_VHSACR_HSA11_Msk#define DSI_VHSACR_HSA11_Msk (0x1UL << DSI_VHSACR_HSA11_Pos)#define DSI_VHSACR_HSA11_Pos (11U)#define DSI_VHSACR_HSA10 DSI_VHSACR_HSA10_Msk#define DSI_VHSACR_HSA10_Msk (0x1UL << DSI_VHSACR_HSA10_Pos)#define DSI_VHSACR_HSA10_Pos (10U)#define DSI_VHSACR_HSA9 DSI_VHSACR_HSA9_Msk#define DSI_VHSACR_HSA9_Msk (0x1UL << DSI_VHSACR_HSA9_Pos)#define DSI_VHSACR_HSA9_Pos (9U)#define DSI_VHSACR_HSA8 DSI_VHSACR_HSA8_Msk#define DSI_VHSACR_HSA8_Msk (0x1UL << DSI_VHSACR_HSA8_Pos)#define DSI_VHSACR_HSA8_Pos (8U)#define DSI_VHSACR_HSA7 DSI_VHSACR_HSA7_Msk#define DSI_VHSACR_HSA7_Msk (0x1UL << DSI_VHSACR_HSA7_Pos)#define DSI_VHSACR_HSA7_Pos (7U)#define DSI_VHSACR_HSA6 DSI_VHSACR_HSA6_Msk#define DSI_VHSACR_HSA6_Msk (0x1UL << DSI_VHSACR_HSA6_Pos)#define DSI_VHSACR_HSA6_Pos (6U)#define DSI_VHSACR_HSA5 DSI_VHSACR_HSA5_Msk#define DSI_VHSACR_HSA5_Msk (0x1UL << DSI_VHSACR_HSA5_Pos)#define DSI_VHSACR_HSA5_Pos (5U)#define DSI_VHSACR_HSA4 DSI_VHSACR_HSA4_Msk#define DSI_VHSACR_HSA4_Msk (0x1UL << DSI_VHSACR_HSA4_Pos)#define DSI_VHSACR_HSA4_Pos (4U)#define DSI_VHSACR_HSA3 DSI_VHSACR_HSA3_Msk#define DSI_VHSACR_HSA3_Msk (0x1UL << DSI_VHSACR_HSA3_Pos)#define DSI_VHSACR_HSA3_Pos (3U)#define DSI_VHSACR_HSA2 DSI_VHSACR_HSA2_Msk#define DSI_VHSACR_HSA2_Msk (0x1UL << DSI_VHSACR_HSA2_Pos)#define DSI_VHSACR_HSA2_Pos (2U)#define DSI_VHSACR_HSA1 DSI_VHSACR_HSA1_Msk#define DSI_VHSACR_HSA1_Msk (0x1UL << DSI_VHSACR_HSA1_Pos)#define DSI_VHSACR_HSA1_Pos (1U)#define DSI_VHSACR_HSA0 DSI_VHSACR_HSA0_Msk#define DSI_VHSACR_HSA0_Msk (0x1UL << DSI_VHSACR_HSA0_Pos)#define DSI_VHSACR_HSA0_Pos (0U)#define DSI_VHSACR_HSA DSI_VHSACR_HSA_Msk#define DSI_VHSACR_HSA_Msk (0xFFFUL << DSI_VHSACR_HSA_Pos)#define DSI_VHSACR_HSA_Pos (0U)#define DSI_VNPCR_NPSIZE12 DSI_VNPCR_NPSIZE12_Msk#define DSI_VNPCR_NPSIZE12_Msk (0x1UL << DSI_VNPCR_NPSIZE12_Pos)#define DSI_VNPCR_NPSIZE12_Pos (12U)#define DSI_VNPCR_NPSIZE11 DSI_VNPCR_NPSIZE11_Msk#define DSI_VNPCR_NPSIZE11_Msk (0x1UL << DSI_VNPCR_NPSIZE11_Pos)#define DSI_VNPCR_NPSIZE11_Pos (11U)#define DSI_VNPCR_NPSIZE10 DSI_VNPCR_NPSIZE10_Msk#define DSI_VNPCR_NPSIZE10_Msk (0x1UL << DSI_VNPCR_NPSIZE10_Pos)#define DSI_VNPCR_NPSIZE10_Pos (10U)#define DSI_VNPCR_NPSIZE9 DSI_VNPCR_NPSIZE9_Msk#define DSI_VNPCR_NPSIZE9_Msk (0x1UL << DSI_VNPCR_NPSIZE9_Pos)#define DSI_VNPCR_NPSIZE9_Pos (9U)#define DSI_VNPCR_NPSIZE8 DSI_VNPCR_NPSIZE8_Msk#define DSI_VNPCR_NPSIZE8_Msk (0x1UL << DSI_VNPCR_NPSIZE8_Pos)#define DSI_VNPCR_NPSIZE8_Pos (8U)#define DSI_VNPCR_NPSIZE7 DSI_VNPCR_NPSIZE7_Msk#define DSI_VNPCR_NPSIZE7_Msk (0x1UL << DSI_VNPCR_NPSIZE7_Pos)#define DSI_VNPCR_NPSIZE7_Pos (7U)#define DSI_VNPCR_NPSIZE6 DSI_VNPCR_NPSIZE6_Msk#define DSI_VNPCR_NPSIZE6_Msk (0x1UL << DSI_VNPCR_NPSIZE6_Pos)#define DSI_VNPCR_NPSIZE6_Pos (6U)#define DSI_VNPCR_NPSIZE5 DSI_VNPCR_NPSIZE5_Msk#define DSI_VNPCR_NPSIZE5_Msk (0x1UL << DSI_VNPCR_NPSIZE5_Pos)#define DSI_VNPCR_NPSIZE5_Pos (5U)#define DSI_VNPCR_NPSIZE4 DSI_VNPCR_NPSIZE4_Msk#define DSI_VNPCR_NPSIZE4_Msk (0x1UL << DSI_VNPCR_NPSIZE4_Pos)#define DSI_VNPCR_NPSIZE4_Pos (4U)#define DSI_VNPCR_NPSIZE3 DSI_VNPCR_NPSIZE3_Msk#define DSI_VNPCR_NPSIZE3_Msk (0x1UL << DSI_VNPCR_NPSIZE3_Pos)#define DSI_VNPCR_NPSIZE3_Pos (3U)#define DSI_VNPCR_NPSIZE2 DSI_VNPCR_NPSIZE2_Msk#define DSI_VNPCR_NPSIZE2_Msk (0x1UL << DSI_VNPCR_NPSIZE2_Pos)#define DSI_VNPCR_NPSIZE2_Pos (2U)#define DSI_VNPCR_NPSIZE1 DSI_VNPCR_NPSIZE1_Msk#define DSI_VNPCR_NPSIZE1_Msk (0x1UL << DSI_VNPCR_NPSIZE1_Pos)#define DSI_VNPCR_NPSIZE1_Pos (1U)#define DSI_VNPCR_NPSIZE0 DSI_VNPCR_NPSIZE0_Msk#define DSI_VNPCR_NPSIZE0_Msk (0x1UL << DSI_VNPCR_NPSIZE0_Pos)#define DSI_VNPCR_NPSIZE0_Pos (0U)#define DSI_VNPCR_NPSIZE DSI_VNPCR_NPSIZE_Msk#define DSI_VNPCR_NPSIZE_Msk (0x1FFFUL << DSI_VNPCR_NPSIZE_Pos)#define DSI_VNPCR_NPSIZE_Pos (0U)#define DSI_VCCR_NUMC12 DSI_VCCR_NUMC12_Msk#define DSI_VCCR_NUMC12_Msk (0x1UL << DSI_VCCR_NUMC12_Pos)#define DSI_VCCR_NUMC12_Pos (12U)#define DSI_VCCR_NUMC11 DSI_VCCR_NUMC11_Msk#define DSI_VCCR_NUMC11_Msk (0x1UL << DSI_VCCR_NUMC11_Pos)#define DSI_VCCR_NUMC11_Pos (11U)#define DSI_VCCR_NUMC10 DSI_VCCR_NUMC10_Msk#define DSI_VCCR_NUMC10_Msk (0x1UL << DSI_VCCR_NUMC10_Pos)#define DSI_VCCR_NUMC10_Pos (10U)#define DSI_VCCR_NUMC9 DSI_VCCR_NUMC9_Msk#define DSI_VCCR_NUMC9_Msk (0x1UL << DSI_VCCR_NUMC9_Pos)#define DSI_VCCR_NUMC9_Pos (9U)#define DSI_VCCR_NUMC8 DSI_VCCR_NUMC8_Msk#define DSI_VCCR_NUMC8_Msk (0x1UL << DSI_VCCR_NUMC8_Pos)#define DSI_VCCR_NUMC8_Pos (8U)#define DSI_VCCR_NUMC7 DSI_VCCR_NUMC7_Msk#define DSI_VCCR_NUMC7_Msk (0x1UL << DSI_VCCR_NUMC7_Pos)#define DSI_VCCR_NUMC7_Pos (7U)#define DSI_VCCR_NUMC6 DSI_VCCR_NUMC6_Msk#define DSI_VCCR_NUMC6_Msk (0x1UL << DSI_VCCR_NUMC6_Pos)#define DSI_VCCR_NUMC6_Pos (6U)#define DSI_VCCR_NUMC5 DSI_VCCR_NUMC5_Msk#define DSI_VCCR_NUMC5_Msk (0x1UL << DSI_VCCR_NUMC5_Pos)#define DSI_VCCR_NUMC5_Pos (5U)#define DSI_VCCR_NUMC4 DSI_VCCR_NUMC4_Msk#define DSI_VCCR_NUMC4_Msk (0x1UL << DSI_VCCR_NUMC4_Pos)#define DSI_VCCR_NUMC4_Pos (4U)#define DSI_VCCR_NUMC3 DSI_VCCR_NUMC3_Msk#define DSI_VCCR_NUMC3_Msk (0x1UL << DSI_VCCR_NUMC3_Pos)#define DSI_VCCR_NUMC3_Pos (3U)#define DSI_VCCR_NUMC2 DSI_VCCR_NUMC2_Msk#define DSI_VCCR_NUMC2_Msk (0x1UL << DSI_VCCR_NUMC2_Pos)#define DSI_VCCR_NUMC2_Pos (2U)#define DSI_VCCR_NUMC1 DSI_VCCR_NUMC1_Msk#define DSI_VCCR_NUMC1_Msk (0x1UL << DSI_VCCR_NUMC1_Pos)#define DSI_VCCR_NUMC1_Pos (1U)#define DSI_VCCR_NUMC0 DSI_VCCR_NUMC0_Msk#define DSI_VCCR_NUMC0_Msk (0x1UL << DSI_VCCR_NUMC0_Pos)#define DSI_VCCR_NUMC0_Pos (0U)#define DSI_VCCR_NUMC DSI_VCCR_NUMC_Msk#define DSI_VCCR_NUMC_Msk (0x1FFFUL << DSI_VCCR_NUMC_Pos)#define DSI_VCCR_NUMC_Pos (0U)#define DSI_VPCR_VPSIZE13 DSI_VPCR_VPSIZE13_Msk#define DSI_VPCR_VPSIZE13_Msk (0x1UL << DSI_VPCR_VPSIZE13_Pos)#define DSI_VPCR_VPSIZE13_Pos (13U)#define DSI_VPCR_VPSIZE12 DSI_VPCR_VPSIZE12_Msk#define DSI_VPCR_VPSIZE12_Msk (0x1UL << DSI_VPCR_VPSIZE12_Pos)#define DSI_VPCR_VPSIZE12_Pos (12U)#define DSI_VPCR_VPSIZE11 DSI_VPCR_VPSIZE11_Msk#define DSI_VPCR_VPSIZE11_Msk (0x1UL << DSI_VPCR_VPSIZE11_Pos)#define DSI_VPCR_VPSIZE11_Pos (11U)#define DSI_VPCR_VPSIZE10 DSI_VPCR_VPSIZE10_Msk#define DSI_VPCR_VPSIZE10_Msk (0x1UL << DSI_VPCR_VPSIZE10_Pos)#define DSI_VPCR_VPSIZE10_Pos (10U)#define DSI_VPCR_VPSIZE9 DSI_VPCR_VPSIZE9_Msk#define DSI_VPCR_VPSIZE9_Msk (0x1UL << DSI_VPCR_VPSIZE9_Pos)#define DSI_VPCR_VPSIZE9_Pos (9U)#define DSI_VPCR_VPSIZE8 DSI_VPCR_VPSIZE8_Msk#define DSI_VPCR_VPSIZE8_Msk (0x1UL << DSI_VPCR_VPSIZE8_Pos)#define DSI_VPCR_VPSIZE8_Pos (8U)#define DSI_VPCR_VPSIZE7 DSI_VPCR_VPSIZE7_Msk#define DSI_VPCR_VPSIZE7_Msk (0x1UL << DSI_VPCR_VPSIZE7_Pos)#define DSI_VPCR_VPSIZE7_Pos (7U)#define DSI_VPCR_VPSIZE6 DSI_VPCR_VPSIZE6_Msk#define DSI_VPCR_VPSIZE6_Msk (0x1UL << DSI_VPCR_VPSIZE6_Pos)#define DSI_VPCR_VPSIZE6_Pos (6U)#define DSI_VPCR_VPSIZE5 DSI_VPCR_VPSIZE5_Msk#define DSI_VPCR_VPSIZE5_Msk (0x1UL << DSI_VPCR_VPSIZE5_Pos)#define DSI_VPCR_VPSIZE5_Pos (5U)#define DSI_VPCR_VPSIZE4 DSI_VPCR_VPSIZE4_Msk#define DSI_VPCR_VPSIZE4_Msk (0x1UL << DSI_VPCR_VPSIZE4_Pos)#define DSI_VPCR_VPSIZE4_Pos (4U)#define DSI_VPCR_VPSIZE3 DSI_VPCR_VPSIZE3_Msk#define DSI_VPCR_VPSIZE3_Msk (0x1UL << DSI_VPCR_VPSIZE3_Pos)#define DSI_VPCR_VPSIZE3_Pos (3U)#define DSI_VPCR_VPSIZE2 DSI_VPCR_VPSIZE2_Msk#define DSI_VPCR_VPSIZE2_Msk (0x1UL << DSI_VPCR_VPSIZE2_Pos)#define DSI_VPCR_VPSIZE2_Pos (2U)#define DSI_VPCR_VPSIZE1 DSI_VPCR_VPSIZE1_Msk#define DSI_VPCR_VPSIZE1_Msk (0x1UL << DSI_VPCR_VPSIZE1_Pos)#define DSI_VPCR_VPSIZE1_Pos (1U)#define DSI_VPCR_VPSIZE0 DSI_VPCR_VPSIZE0_Msk#define DSI_VPCR_VPSIZE0_Msk (0x1UL << DSI_VPCR_VPSIZE0_Pos)#define DSI_VPCR_VPSIZE0_Pos (0U)#define DSI_VPCR_VPSIZE DSI_VPCR_VPSIZE_Msk#define DSI_VPCR_VPSIZE_Msk (0x3FFFUL << DSI_VPCR_VPSIZE_Pos)#define DSI_VPCR_VPSIZE_Pos (0U)#define DSI_VMCR_PGO DSI_VMCR_PGO_Msk#define DSI_VMCR_PGO_Msk (0x1UL << DSI_VMCR_PGO_Pos)#define DSI_VMCR_PGO_Pos (24U)#define DSI_VMCR_PGM DSI_VMCR_PGM_Msk#define DSI_VMCR_PGM_Msk (0x1UL << DSI_VMCR_PGM_Pos)#define DSI_VMCR_PGM_Pos (20U)#define DSI_VMCR_PGE DSI_VMCR_PGE_Msk#define DSI_VMCR_PGE_Msk (0x1UL << DSI_VMCR_PGE_Pos)#define DSI_VMCR_PGE_Pos (16U)#define DSI_VMCR_FBTAAE DSI_VMCR_FBTAAE_Msk#define DSI_VMCR_FBTAAE_Msk (0x1UL << DSI_VMCR_FBTAAE_Pos)#define DSI_VMCR_FBTAAE_Pos (14U)#define DSI_VMCR_VMT1 DSI_VMCR_VMT1_Msk#define DSI_VMCR_VMT1_Msk (0x1UL << DSI_VMCR_VMT1_Pos)#define DSI_VMCR_VMT1_Pos (1U)#define DSI_VMCR_VMT0 DSI_VMCR_VMT0_Msk#define DSI_VMCR_VMT0_Msk (0x1UL << DSI_VMCR_VMT0_Pos)#define DSI_VMCR_VMT0_Pos (0U)#define DSI_VMCR_VMT DSI_VMCR_VMT_Msk#define DSI_VMCR_VMT_Msk (0x3UL << DSI_VMCR_VMT_Pos)#define DSI_VMCR_VMT_Pos (0U)#define DSI_MCR_CMDM DSI_MCR_CMDM_Msk#define DSI_MCR_CMDM_Msk (0x1UL << DSI_MCR_CMDM_Pos)#define DSI_MCR_CMDM_Pos (0U)#define DSI_GVCIDR_VCID1 DSI_GVCIDR_VCID1_Msk#define DSI_GVCIDR_VCID1_Msk (0x1UL << DSI_GVCIDR_VCID1_Pos)#define DSI_GVCIDR_VCID1_Pos (1U)#define DSI_GVCIDR_VCID0 DSI_GVCIDR_VCID0_Msk#define DSI_GVCIDR_VCID0_Msk (0x1UL << DSI_GVCIDR_VCID0_Pos)#define DSI_GVCIDR_VCID0_Pos (0U)#define DSI_GVCIDR_VCID DSI_GVCIDR_VCID_Msk#define DSI_GVCIDR_VCID_Msk (0x3UL << DSI_GVCIDR_VCID_Pos)#define DSI_GVCIDR_VCID_Pos (0U)#define DSI_PCR_CRCRXE DSI_PCR_CRCRXE_Msk#define DSI_PCR_CRCRXE_Msk (0x1UL << DSI_PCR_CRCRXE_Pos)#define DSI_PCR_CRCRXE_Pos (4U)#define DSI_PCR_ECCRXE DSI_PCR_ECCRXE_Msk#define DSI_PCR_ECCRXE_Msk (0x1UL << DSI_PCR_ECCRXE_Pos)#define DSI_PCR_ECCRXE_Pos (3U)#define DSI_PCR_BTAE DSI_PCR_BTAE_Msk#define DSI_PCR_BTAE_Msk (0x1UL << DSI_PCR_BTAE_Pos)#define DSI_PCR_BTAE_Pos (2U)#define DSI_PCR_ETRXE DSI_PCR_ETRXE_Msk#define DSI_PCR_ETRXE_Msk (0x1UL << DSI_PCR_ETRXE_Pos)#define DSI_PCR_ETRXE_Pos (1U)#define DSI_PCR_ETTXE DSI_PCR_ETTXE_Msk#define DSI_PCR_ETTXE_Msk (0x1UL << DSI_PCR_ETTXE_Pos)#define DSI_PCR_ETTXE_Pos (0U)#define DSI_LPMCR_LPSIZE7 DSI_LPMCR_LPSIZE7_Msk#define DSI_LPMCR_LPSIZE7_Msk (0x1UL << DSI_LPMCR_LPSIZE7_Pos)#define DSI_LPMCR_LPSIZE7_Pos (23U)#define DSI_LPMCR_LPSIZE6 DSI_LPMCR_LPSIZE6_Msk#define DSI_LPMCR_LPSIZE6_Msk (0x1UL << DSI_LPMCR_LPSIZE6_Pos)#define DSI_LPMCR_LPSIZE6_Pos (22U)#define DSI_LPMCR_LPSIZE5 DSI_LPMCR_LPSIZE5_Msk#define DSI_LPMCR_LPSIZE5_Msk (0x1UL << DSI_LPMCR_LPSIZE5_Pos)#define DSI_LPMCR_LPSIZE5_Pos (21U)#define DSI_LPMCR_LPSIZE4 DSI_LPMCR_LPSIZE4_Msk#define DSI_LPMCR_LPSIZE4_Msk (0x1UL << DSI_LPMCR_LPSIZE4_Pos)#define DSI_LPMCR_LPSIZE4_Pos (20U)#define DSI_LPMCR_LPSIZE3 DSI_LPMCR_LPSIZE3_Msk#define DSI_LPMCR_LPSIZE3_Msk (0x1UL << DSI_LPMCR_LPSIZE3_Pos)#define DSI_LPMCR_LPSIZE3_Pos (19U)#define DSI_LPMCR_LPSIZE2 DSI_LPMCR_LPSIZE2_Msk#define DSI_LPMCR_LPSIZE2_Msk (0x1UL << DSI_LPMCR_LPSIZE2_Pos)#define DSI_LPMCR_LPSIZE2_Pos (18U)#define DSI_LPMCR_LPSIZE1 DSI_LPMCR_LPSIZE1_Msk#define DSI_LPMCR_LPSIZE1_Msk (0x1UL << DSI_LPMCR_LPSIZE1_Pos)#define DSI_LPMCR_LPSIZE1_Pos (17U)#define DSI_LPMCR_LPSIZE0 DSI_LPMCR_LPSIZE0_Msk#define DSI_LPMCR_LPSIZE0_Msk (0x1UL << DSI_LPMCR_LPSIZE0_Pos)#define DSI_LPMCR_LPSIZE0_Pos (16U)#define DSI_LPMCR_LPSIZE DSI_LPMCR_LPSIZE_Msk#define DSI_LPMCR_LPSIZE_Msk (0xFFUL << DSI_LPMCR_LPSIZE_Pos)#define DSI_LPMCR_LPSIZE_Pos (16U)#define DSI_LPMCR_VLPSIZE7 DSI_LPMCR_VLPSIZE7_Msk#define DSI_LPMCR_VLPSIZE7_Msk (0x1UL << DSI_LPMCR_VLPSIZE7_Pos)#define DSI_LPMCR_VLPSIZE7_Pos (7U)#define DSI_LPMCR_VLPSIZE6 DSI_LPMCR_VLPSIZE6_Msk#define DSI_LPMCR_VLPSIZE6_Msk (0x1UL << DSI_LPMCR_VLPSIZE6_Pos)#define DSI_LPMCR_VLPSIZE6_Pos (6U)#define DSI_LPMCR_VLPSIZE5 DSI_LPMCR_VLPSIZE5_Msk#define DSI_LPMCR_VLPSIZE5_Msk (0x1UL << DSI_LPMCR_VLPSIZE5_Pos)#define DSI_LPMCR_VLPSIZE5_Pos (5U)#define DSI_LPMCR_VLPSIZE4 DSI_LPMCR_VLPSIZE4_Msk#define DSI_LPMCR_VLPSIZE4_Msk (0x1UL << DSI_LPMCR_VLPSIZE4_Pos)#define DSI_LPMCR_VLPSIZE4_Pos (4U)#define DSI_LPMCR_VLPSIZE3 DSI_LPMCR_VLPSIZE3_Msk#define DSI_LPMCR_VLPSIZE3_Msk (0x1UL << DSI_LPMCR_VLPSIZE3_Pos)#define DSI_LPMCR_VLPSIZE3_Pos (3U)#define DSI_LPMCR_VLPSIZE2 DSI_LPMCR_VLPSIZE2_Msk#define DSI_LPMCR_VLPSIZE2_Msk (0x1UL << DSI_LPMCR_VLPSIZE2_Pos)#define DSI_LPMCR_VLPSIZE2_Pos (2U)#define DSI_LPMCR_VLPSIZE1 DSI_LPMCR_VLPSIZE1_Msk#define DSI_LPMCR_VLPSIZE1_Msk (0x1UL << DSI_LPMCR_VLPSIZE1_Pos)#define DSI_LPMCR_VLPSIZE1_Pos (1U)#define DSI_LPMCR_VLPSIZE0 DSI_LPMCR_VLPSIZE0_Msk#define DSI_LPMCR_VLPSIZE0_Msk (0x1UL << DSI_LPMCR_VLPSIZE0_Pos)#define DSI_LPMCR_VLPSIZE0_Pos (0U)#define DSI_LPMCR_VLPSIZE DSI_LPMCR_VLPSIZE_Msk#define DSI_LPMCR_VLPSIZE_Msk (0xFFUL << DSI_LPMCR_VLPSIZE_Pos)#define DSI_LPMCR_VLPSIZE_Pos (0U)#define DSI_LPCR_HSP DSI_LPCR_HSP_Msk#define DSI_LPCR_HSP_Msk (0x1UL << DSI_LPCR_HSP_Pos)#define DSI_LPCR_HSP_Pos (2U)#define DSI_LPCR_VSP DSI_LPCR_VSP_Msk#define DSI_LPCR_VSP_Msk (0x1UL << DSI_LPCR_VSP_Pos)#define DSI_LPCR_VSP_Pos (1U)#define DSI_LPCR_DEP DSI_LPCR_DEP_Msk#define DSI_LPCR_DEP_Msk (0x1UL << DSI_LPCR_DEP_Pos)#define DSI_LPCR_DEP_Pos (0U)#define DSI_LCOLCR_LPE DSI_LCOLCR_LPE_Msk#define DSI_LCOLCR_LPE_Msk (0x1UL << DSI_LCOLCR_LPE_Pos)#define DSI_LCOLCR_LPE_Pos (8U)#define DSI_LCOLCR_COLC3 DSI_LCOLCR_COLC3_Msk#define DSI_LCOLCR_COLC3_Msk (0x1UL << DSI_LCOLCR_COLC3_Pos)#define DSI_LCOLCR_COLC3_Pos (7U)#define DSI_LCOLCR_COLC2 DSI_LCOLCR_COLC2_Msk#define DSI_LCOLCR_COLC2_Msk (0x1UL << DSI_LCOLCR_COLC2_Pos)#define DSI_LCOLCR_COLC2_Pos (6U)#define DSI_LCOLCR_COLC1 DSI_LCOLCR_COLC1_Msk#define DSI_LCOLCR_COLC1_Msk (0x1UL << DSI_LCOLCR_COLC1_Pos)#define DSI_LCOLCR_COLC1_Pos (5U)#define DSI_LCOLCR_COLC0 DSI_LCOLCR_COLC0_Msk#define DSI_LCOLCR_COLC0_Msk (0x1UL << DSI_LCOLCR_COLC0_Pos)#define DSI_LCOLCR_COLC0_Pos (0U)#define DSI_LCOLCR_COLC DSI_LCOLCR_COLC_Msk#define DSI_LCOLCR_COLC_Msk (0xFUL << DSI_LCOLCR_COLC_Pos)#define DSI_LCOLCR_COLC_Pos (0U)#define DSI_LVCIDR_VCID1 DSI_LVCIDR_VCID1_Msk#define DSI_LVCIDR_VCID1_Msk (0x1UL << DSI_LVCIDR_VCID1_Pos)#define DSI_LVCIDR_VCID1_Pos (1U)#define DSI_LVCIDR_VCID0 DSI_LVCIDR_VCID0_Msk#define DSI_LVCIDR_VCID0_Msk (0x1UL << DSI_LVCIDR_VCID0_Pos)#define DSI_LVCIDR_VCID0_Pos (0U)#define DSI_LVCIDR_VCID DSI_LVCIDR_VCID_Msk#define DSI_LVCIDR_VCID_Msk (0x3UL << DSI_LVCIDR_VCID_Pos)#define DSI_LVCIDR_VCID_Pos (0U)#define DSI_CCR_TOCKDIV7 DSI_CCR_TOCKDIV7_Msk#define DSI_CCR_TOCKDIV7_Msk (0x1UL << DSI_CCR_TOCKDIV7_Pos)#define DSI_CCR_TOCKDIV7_Pos (15U)#define DSI_CCR_TOCKDIV6 DSI_CCR_TOCKDIV6_Msk#define DSI_CCR_TOCKDIV6_Msk (0x1UL << DSI_CCR_TOCKDIV6_Pos)#define DSI_CCR_TOCKDIV6_Pos (14U)#define DSI_CCR_TOCKDIV5 DSI_CCR_TOCKDIV5_Msk#define DSI_CCR_TOCKDIV5_Msk (0x1UL << DSI_CCR_TOCKDIV5_Pos)#define DSI_CCR_TOCKDIV5_Pos (13U)#define DSI_CCR_TOCKDIV4 DSI_CCR_TOCKDIV4_Msk#define DSI_CCR_TOCKDIV4_Msk (0x1UL << DSI_CCR_TOCKDIV4_Pos)#define DSI_CCR_TOCKDIV4_Pos (12U)#define DSI_CCR_TOCKDIV3 DSI_CCR_TOCKDIV3_Msk#define DSI_CCR_TOCKDIV3_Msk (0x1UL << DSI_CCR_TOCKDIV3_Pos)#define DSI_CCR_TOCKDIV3_Pos (11U)#define DSI_CCR_TOCKDIV2 DSI_CCR_TOCKDIV2_Msk#define DSI_CCR_TOCKDIV2_Msk (0x1UL << DSI_CCR_TOCKDIV2_Pos)#define DSI_CCR_TOCKDIV2_Pos (10U)#define DSI_CCR_TOCKDIV1 DSI_CCR_TOCKDIV1_Msk#define DSI_CCR_TOCKDIV1_Msk (0x1UL << DSI_CCR_TOCKDIV1_Pos)#define DSI_CCR_TOCKDIV1_Pos (9U)#define DSI_CCR_TOCKDIV0 DSI_CCR_TOCKDIV0_Msk#define DSI_CCR_TOCKDIV0_Msk (0x1UL << DSI_CCR_TOCKDIV0_Pos)#define DSI_CCR_TOCKDIV0_Pos (8U)#define DSI_CCR_TOCKDIV DSI_CCR_TOCKDIV_Msk#define DSI_CCR_TOCKDIV_Msk (0xFFUL << DSI_CCR_TOCKDIV_Pos)#define DSI_CCR_TOCKDIV_Pos (8U)#define DSI_CCR_TXECKDIV7 DSI_CCR_TXECKDIV7_Msk#define DSI_CCR_TXECKDIV7_Msk (0x1UL << DSI_CCR_TXECKDIV7_Pos)#define DSI_CCR_TXECKDIV7_Pos (7U)#define DSI_CCR_TXECKDIV6 DSI_CCR_TXECKDIV6_Msk#define DSI_CCR_TXECKDIV6_Msk (0x1UL << DSI_CCR_TXECKDIV6_Pos)#define DSI_CCR_TXECKDIV6_Pos (6U)#define DSI_CCR_TXECKDIV5 DSI_CCR_TXECKDIV5_Msk#define DSI_CCR_TXECKDIV5_Msk (0x1UL << DSI_CCR_TXECKDIV5_Pos)#define DSI_CCR_TXECKDIV5_Pos (5U)#define DSI_CCR_TXECKDIV4 DSI_CCR_TXECKDIV4_Msk#define DSI_CCR_TXECKDIV4_Msk (0x1UL << DSI_CCR_TXECKDIV4_Pos)#define DSI_CCR_TXECKDIV4_Pos (4U)#define DSI_CCR_TXECKDIV3 DSI_CCR_TXECKDIV3_Msk#define DSI_CCR_TXECKDIV3_Msk (0x1UL << DSI_CCR_TXECKDIV3_Pos)#define DSI_CCR_TXECKDIV3_Pos (3U)#define DSI_CCR_TXECKDIV2 DSI_CCR_TXECKDIV2_Msk#define DSI_CCR_TXECKDIV2_Msk (0x1UL << DSI_CCR_TXECKDIV2_Pos)#define DSI_CCR_TXECKDIV2_Pos (2U)#define DSI_CCR_TXECKDIV1 DSI_CCR_TXECKDIV1_Msk#define DSI_CCR_TXECKDIV1_Msk (0x1UL << DSI_CCR_TXECKDIV1_Pos)#define DSI_CCR_TXECKDIV1_Pos (1U)#define DSI_CCR_TXECKDIV0 DSI_CCR_TXECKDIV0_Msk#define DSI_CCR_TXECKDIV0_Msk (0x1UL << DSI_CCR_TXECKDIV0_Pos)#define DSI_CCR_TXECKDIV0_Pos (0U)#define DSI_CCR_TXECKDIV DSI_CCR_TXECKDIV_Msk#define DSI_CCR_TXECKDIV_Msk (0xFFUL << DSI_CCR_TXECKDIV_Pos)#define DSI_CCR_TXECKDIV_Pos (0U)#define DSI_CR_EN DSI_CR_EN_Msk#define DSI_CR_EN_Msk (0x1UL << DSI_CR_EN_Pos)#define DSI_CR_EN_Pos (0U)#define DSI_VR DSI_VR_Msk#define DSI_VR_Msk (0x18999815UL << DSI_VR_Pos)#define DSI_VR_Pos (1U)#define MDIOS_CLRFR_CTERF MDIOS_CLRFR_CTERF_Msk#define MDIOS_CLRFR_CTERF_Msk (0x1UL << MDIOS_CLRFR_CTERF_Pos)#define MDIOS_CLRFR_CTERF_Pos (2U)#define MDIOS_CLRFR_CSERF MDIOS_CLRFR_CSERF_Msk#define MDIOS_CLRFR_CSERF_Msk (0x1UL << MDIOS_CLRFR_CSERF_Pos)#define MDIOS_CLRFR_CSERF_Pos (1U)#define MDIOS_CLRFR_CPERF MDIOS_CLRFR_CPERF_Msk#define MDIOS_CLRFR_CPERF_Msk (0x1UL << MDIOS_CLRFR_CPERF_Pos)#define MDIOS_CLRFR_CPERF_Pos (0U)#define MDIOS_SR_TERF MDIOS_SR_TERF_Msk#define MDIOS_SR_TERF_Msk (0x1UL << MDIOS_SR_TERF_Pos)#define MDIOS_SR_TERF_Pos (2U)#define MDIOS_SR_SERF MDIOS_SR_SERF_Msk#define MDIOS_SR_SERF_Msk (0x1UL << MDIOS_SR_SERF_Pos)#define MDIOS_SR_SERF_Pos (1U)#define MDIOS_SR_PERF MDIOS_SR_PERF_Msk#define MDIOS_SR_PERF_Msk (0x1UL << MDIOS_SR_PERF_Pos)#define MDIOS_SR_PERF_Pos (0U)#define MDIOS_CRDFR_CRDF MDIOS_CRDFR_CRDF_Msk#define MDIOS_CRDFR_CRDF_Msk (0xFFFFFFFFUL << MDIOS_CRDFR_CRDF_Pos)#define MDIOS_CRDFR_CRDF_Pos (0U)#define MDIOS_RDFR_RDF MDIOS_RDFR_RDF_Msk#define MDIOS_RDFR_RDF_Msk (0xFFFFFFFFUL << MDIOS_RDFR_RDF_Pos)#define MDIOS_RDFR_RDF_Pos (0U)#define MDIOS_CWRFR_CWRF MDIOS_CWRFR_CWRF_Msk#define MDIOS_CWRFR_CWRF_Msk (0xFFFFFFFFUL << MDIOS_CWRFR_CWRF_Pos)#define MDIOS_CWRFR_CWRF_Pos (0U)#define MDIOS_WRFR_WRF MDIOS_WRFR_WRF_Msk#define MDIOS_WRFR_WRF_Msk (0xFFFFFFFFUL << MDIOS_WRFR_WRF_Pos)#define MDIOS_WRFR_WRF_Pos (0U)#define MDIOS_CR_PORT_ADDRESS_4 (0x10UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_3 (0x08UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_2 (0x04UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_1 (0x02UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_0 (0x01UL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS MDIOS_CR_PORT_ADDRESS_Msk#define MDIOS_CR_PORT_ADDRESS_Msk (0x1FUL << MDIOS_CR_PORT_ADDRESS_Pos)#define MDIOS_CR_PORT_ADDRESS_Pos (8U)#define MDIOS_CR_DPC MDIOS_CR_DPC_Msk#define MDIOS_CR_DPC_Msk (0x1UL << MDIOS_CR_DPC_Pos)#define MDIOS_CR_DPC_Pos (7U)#define MDIOS_CR_EIE MDIOS_CR_EIE_Msk#define MDIOS_CR_EIE_Msk (0x1UL << MDIOS_CR_EIE_Pos)#define MDIOS_CR_EIE_Pos (3U)#define MDIOS_CR_RDIE MDIOS_CR_RDIE_Msk#define MDIOS_CR_RDIE_Msk (0x1UL << MDIOS_CR_RDIE_Pos)#define MDIOS_CR_RDIE_Pos (2U)#define MDIOS_CR_WRIE MDIOS_CR_WRIE_Msk#define MDIOS_CR_WRIE_Msk (0x1UL << MDIOS_CR_WRIE_Pos)#define MDIOS_CR_WRIE_Pos (1U)#define MDIOS_CR_EN MDIOS_CR_EN_Msk#define MDIOS_CR_EN_Msk (0x1UL << MDIOS_CR_EN_Pos)#define MDIOS_CR_EN_Pos (0U)#define JPEG_DOR_DATAOUT JPEG_DOR_DATAOUT_Msk#define JPEG_DOR_DATAOUT_Msk (0xFFFFFFFFUL << JPEG_DOR_DATAOUT_Pos)#define JPEG_DOR_DATAOUT_Pos (0U)#define JPEG_DIR_DATAIN JPEG_DIR_DATAIN_Msk#define JPEG_DIR_DATAIN_Msk (0xFFFFFFFFUL << JPEG_DIR_DATAIN_Pos)#define JPEG_DIR_DATAIN_Pos (0U)#define JPEG_CFR_CHPDF JPEG_CFR_CHPDF_Msk#define JPEG_CFR_CHPDF_Msk (0x1UL << JPEG_CFR_CHPDF_Pos)#define JPEG_CFR_CHPDF_Pos (6U)#define JPEG_CFR_CEOCF JPEG_CFR_CEOCF_Msk#define JPEG_CFR_CEOCF_Msk (0x1UL << JPEG_CFR_CEOCF_Pos)#define JPEG_CFR_CEOCF_Pos (5U)#define JPEG_SR_COF JPEG_SR_COF_Msk#define JPEG_SR_COF_Msk (0x1UL << JPEG_SR_COF_Pos)#define JPEG_SR_COF_Pos (7U)#define JPEG_SR_HPDF JPEG_SR_HPDF_Msk#define JPEG_SR_HPDF_Msk (0x1UL << JPEG_SR_HPDF_Pos)#define JPEG_SR_HPDF_Pos (6U)#define JPEG_SR_EOCF JPEG_SR_EOCF_Msk#define JPEG_SR_EOCF_Msk (0x1UL << JPEG_SR_EOCF_Pos)#define JPEG_SR_EOCF_Pos (5U)#define JPEG_SR_OFNEF JPEG_SR_OFNEF_Msk#define JPEG_SR_OFNEF_Msk (0x1UL << JPEG_SR_OFNEF_Pos)#define JPEG_SR_OFNEF_Pos (4U)#define JPEG_SR_OFTF JPEG_SR_OFTF_Msk#define JPEG_SR_OFTF_Msk (0x1UL << JPEG_SR_OFTF_Pos)#define JPEG_SR_OFTF_Pos (3U)#define JPEG_SR_IFNFF JPEG_SR_IFNFF_Msk#define JPEG_SR_IFNFF_Msk (0x1UL << JPEG_SR_IFNFF_Pos)#define JPEG_SR_IFNFF_Pos (2U)do (...) ...array to pointer conversion#define EUCLEAN 117#define ESTALE 116#define EINPROGRESS 115#define EALREADY 114#define EHOSTUNREACH 113#define EHOSTDOWN 112#define ECONNREFUSED 111#define ETIMEDOUT 110#define ETOOMANYREFS 109#define ESHUTDOWN 108#define ENOTCONN 107#define EISCONN 106#define ENOBUFS 105#define ECONNRESET 104#define ECONNABORTED 103#define ENETRESET 102#define ENETUNREACH 101#define ENETDOWN 100#define EADDRNOTAVAIL 99#define EADDRINUSE 98#define EAFNOSUPPORT 97#define EPFNOSUPPORT 96#define EOPNOTSUPP 95#define ESOCKTNOSUPPORT 94#define EPROTONOSUPPORT 93#define ENOPROTOOPT 92#define EPROTOTYPE 91#define EMSGSIZE 90#define EDESTADDRREQ 89#define ENOTSOCK 88#define EUSERS 87#define ESTRPIPE 86#define ERESTART 85#define EILSEQ 84#define ELIBEXEC 83#define ELIBMAX 82#define ELIBSCN 81#define ELIBBAD 80#define ELIBACC 79#define EREMCHG 78#define EBADFD 77#define ENOTUNIQ 76#define EOVERFLOW 75#define EBADMSG 74#define EDOTDOT 73#define EMULTIHOP 72#define EPROTO 71#define ECOMM 70#define ESRMNT 69#define EADV 68#define ENOLINK 67#define EREMOTE 66#define ENOPKG 65#define ENONET 64#define ENOSR 63#define ETIME 62#define ENODATA 61#define ENOSTR 60#define EBFONT 59#define EDEADLOCK EDEADLK#define EBADSLT 57#define EBADRQC 56#define ENOANO 55#define EXFULL 54#define EBADR 53#define EBADE 52#define EL2HLT 51#define ENOCSI 50#define EUNATCH 49#define ELNRNG 48#define EL3RST 47#define EL3HLT 46#define EL2NSYNC 45#define ECHRNG 44#define EIDRM 43#define ENOMSG 42#define EWOULDBLOCK EAGAIN#define ELOOP 40#define ENOTEMPTY 39#define ENOSYS 38#define ENOLCK 37#define ENAMETOOLONG 36#define EDEADLK 35#define ERANGE 34#define EDOM 33#define EPIPE 32#define EROFS 30#define ESPIPE 29#define ENOSPC 28#define EFBIG 27#define ETXTBSY 26#define ENOTTY 25#define EMFILE 24#define ENFILE 23#define EISDIR 21#define ENOTDIR 20#define ENODEV 19#define EXDEV 18#define EEXIST 17#define EBUSY 16#define ENOTBLK 15#define EFAULT 14#define EACCES 13#define EBADF 9#define ENOEXEC 8#define E2BIG 7#define ENXIO 6#define EIO 5#define EINTR 4#define ESRCH 3#define EPERM 1#define IFNAMSIZ NETIF_NAMESIZE#define SIN_ZERO_LEN 8#define ioctl(s,cmd,argp) lwip_ioctl(s,cmd,argp)#define fcntl(s,cmd,val) lwip_fcntl(s,cmd,val)#define close(s) lwip_close(s)#define writev(s,iov,iovcnt) lwip_writev(s,iov,iovcnt)#define write(s,dataptr,len) lwip_write(s,dataptr,len)#define readv(s,iov,iovcnt) lwip_readv(s,iov,iovcnt)#define read(s,mem,len) lwip_read(s,mem,len)#define inet_pton(af,src,dst) lwip_inet_pton(af,src,dst)#define inet_ntop(af,src,dst,size) lwip_inet_ntop(af,src,dst,size)#define ioctlsocket(s,cmd,argp) lwip_ioctl(s,cmd,argp)#define poll(fds,nfds,timeout) lwip_poll(fds,nfds,timeout)#define select(maxfdp1,readset,writeset,exceptset,timeout) lwip_select(maxfdp1,readset,writeset,exceptset,timeout)#define socket(domain,type,protocol) lwip_socket(domain,type,protocol)#define sendto(s,dataptr,size,flags,to,tolen) lwip_sendto(s,dataptr,size,flags,to,tolen)#define sendmsg(s,message,flags) lwip_sendmsg(s,message,flags)#define send(s,dataptr,size,flags) lwip_send(s,dataptr,size,flags)#define recvfrom(s,mem,len,flags,from,fromlen) lwip_recvfrom(s,mem,len,flags,from,fromlen)#define recvmsg(s,message,flags) lwip_recvmsg(s,message,flags)#define recv(s,mem,len,flags) lwip_recv(s,mem,len,flags)#define listen(s,backlog) lwip_listen(s,backlog)#define connect(s,name,namelen) lwip_connect(s,name,namelen)#define closesocket(s) lwip_close(s)#define getsockopt(s,level,optname,opval,optlen) lwip_getsockopt(s,level,optname,opval,optlen)#define setsockopt(s,level,optname,opval,optlen) lwip_setsockopt(s,level,optname,opval,optlen)#define getsockname(s,name,namelen) lwip_getsockname(s,name,namelen)#define getpeername(s,name,namelen) lwip_getpeername(s,name,namelen)#define shutdown(s,how) lwip_shutdown(s,how)#define bind(s,name,namelen) lwip_bind(s,name,namelen)#define accept(s,addr,addrlen) lwip_accept(s,addr,addrlen)#define POLLHUP 0x200#define POLLWRBAND 0x100#define POLLWRNORM 0x80#define POLLPRI 0x40#define POLLRDBAND 0x20#define POLLRDNORM 0x10#define POLLNVAL 0x8#define POLLERR 0x4#define POLLOUT 0x2#define POLLIN 0x1#define LWIP_SELECT_MAXNFDS FD_SETSIZE#define SHUT_RDWR 2#define SHUT_WR 1#define SHUT_RD 0#define O_RDWR (O_RDONLY|O_WRONLY)#define O_WRONLY 4#define O_RDONLY 2#define O_NDELAY O_NONBLOCK#define O_NONBLOCK 1#define F_SETFL 4#define F_GETFL 3#define SIOCATMARK _IOR('s', 7, unsigned long)#define SIOCGLOWAT _IOR('s', 3, unsigned long)#define SIOCSLOWAT _IOW('s', 2, unsigned long)#define SIOCGHIWAT _IOR('s', 1, unsigned long)#define SIOCSHIWAT _IOW('s', 0, unsigned long)#define FIONBIO _IOW('f', 126, unsigned long)#define FIONREAD _IOR('f', 127, unsigned long)#define _IOW(x,y,t) ((long)(IOC_IN|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))#define _IOR(x,y,t) ((long)(IOC_OUT|((sizeof(t)&IOCPARM_MASK)<<16)|((x)<<8)|(y)))#define _IO(x,y) ((long)(IOC_VOID|((x)<<8)|(y)))#define IOC_INOUT (IOC_IN|IOC_OUT)#define IOC_IN 0x80000000UL#define IOC_OUT 0x40000000UL#define IOC_VOID 0x20000000UL#define IOCPARM_MASK 0x7fU#define IPTOS_PREC_ROUTINE 0x00#define IPTOS_PREC_PRIORITY 0x20#define IPTOS_PREC_IMMEDIATE 0x40#define IPTOS_PREC_FLASH 0x60#define IPTOS_PREC_FLASHOVERRIDE 0x80#define IPTOS_PREC_CRITIC_ECP 0xa0#define IPTOS_PREC_INTERNETCONTROL 0xc0#define IPTOS_PREC_NETCONTROL 0xe0#define IPTOS_PREC(tos) ((tos) & IPTOS_PREC_MASK)#define IPTOS_PREC_MASK 0xe0#define IPTOS_MINCOST IPTOS_LOWCOST#define IPTOS_LOWCOST 0x02#define IPTOS_RELIABILITY 0x04#define IPTOS_THROUGHPUT 0x08#define IPTOS_LOWDELAY 0x10#define IPTOS_TOS(tos) ((tos) & IPTOS_TOS_MASK)#define IPTOS_TOS_MASK 0x1E#define TCP_KEEPCNT 0x05#define TCP_KEEPINTVL 0x04#define TCP_KEEPIDLE 0x03#define TCP_KEEPALIVE 0x02#define TCP_NODELAY 0x01#define IP_PKTINFO 8#define IP_TTL 2#define IP_TOS 1#define MSG_NOSIGNAL 0x20#define MSG_MORE 0x10#define MSG_DONTWAIT 0x08#define MSG_OOB 0x04#define MSG_WAITALL 0x02#define MSG_PEEK 0x01#define IPPROTO_RAW 255#define IPPROTO_UDPLITE 136#define IPPROTO_UDP 17#define IPPROTO_TCP 6#define IPPROTO_ICMP 1#define IPPROTO_IP 0#define PF_UNSPEC AF_UNSPEC#define PF_INET6 AF_INET6#define PF_INET AF_INET#define AF_INET6 AF_UNSPEC#define AF_INET 2#define AF_UNSPEC 0#define SOL_SOCKET 0xfff#define SO_BINDTODEVICE 0x100b#define SO_NO_CHECK 0x100a#define SO_CONTIMEO 0x1009#define SO_TYPE 0x1008#define SO_ERROR 0x1007#define SO_RCVTIMEO 0x1006#define SO_SNDTIMEO 0x1005#define SO_RCVLOWAT 0x1004#define SO_SNDLOWAT 0x1003#define SO_RCVBUF 0x1002#define SO_SNDBUF 0x1001#define SO_REUSEPORT 0x0200#define SO_OOBINLINE 0x0100#define SO_DONTLINGER ((int)(~SO_LINGER))#define SO_LINGER 0x0080#define SO_USELOOPBACK 0x0040#define SO_DONTROUTE 0x0010#define SO_ACCEPTCONN 0x0002#define SO_DEBUG 0x0001#define SO_BROADCAST 0x0020#define SO_KEEPALIVE 0x0008#define SO_REUSEADDR 0x0004#define SOCK_RAW 3#define SOCK_DGRAM 2#define SOCK_STREAM 1#define CMSG_LEN(length) (ALIGN_D(sizeof(struct cmsghdr)) + length)#define CMSG_SPACE(length) (ALIGN_D(sizeof(struct cmsghdr)) + ALIGN_H(length))#define CMSG_DATA(cmsg) ((void*)((u8_t *)(cmsg) + ALIGN_D(sizeof(struct cmsghdr))))#define CMSG_NXTHDR(mhdr,cmsg) (((cmsg) == NULL) ? CMSG_FIRSTHDR(mhdr) : (((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len) + ALIGN_D(sizeof(struct cmsghdr)) > (u8_t *)((mhdr)->msg_control) + (mhdr)->msg_controllen) ? (struct cmsghdr *)NULL : (struct cmsghdr *)((void*)((u8_t *)(cmsg) + ALIGN_H((cmsg)->cmsg_len)))))#define CMSG_FIRSTHDR(mhdr) ((mhdr)->msg_controllen >= sizeof(struct cmsghdr) ? (struct cmsghdr *)(mhdr)->msg_control : (struct cmsghdr *)NULL)#define ALIGN_D(size) ALIGN_H(size)#define ALIGN_H(size) (((size) + sizeof(long) - 1U) & ~(sizeof(long)-1U))#define MSG_CTRUNC 0x08#define MSG_TRUNC 0x04#define FD_SETSIZE 64#define FD_SET(n,p) ((p)->__fds_bits[(n)/_NFDBITS] |= __fdset_mask(n))#define RTP_PACKET_SIZE 1500#define min(x,y) (((x) < (y)) ? (x) : (y))#define RTP_PAYLOAD_TYPE 0x1A#define RTP_PAYLOAD_SIZE_MAX 1400#define RTP_MARKER_BIT 0x80#define RTP_TIMESTAMP 1500#define RTP_VERSION 0x80#define RTSP_MSG_SDP_ATTRIBUTES "v=0\r\no=stream 2890844526 1234567890 IANA IP4 192.168.0.10\r\ns=smtDev stream\r\nt=0 0\r\nm=video 49152 RTP/AVP 26\r\n\r\n"#define RTSP_MSG_CONTENTS "Content-base: rtsp://192.168.0.10:554/\r\nContent-Type: application/sdp\r\nContent-Length: 113\r\n\r\n"#define RTSP_MSG_TRANSPORT_IS_TCP "RTP/AVP/TCP"#define RTSP_MSG_SESSION_ID "Session: 1234567890"#define RTSP_MSG_CONN_CLOSE "Connection: Close\r\n\r\n"#define RTSP_MSG_TRANSPORT_TYPE_UNSUPPORTED "Unsupported:"#define RTSP_MSG_SEQUENCE_NUMBER "CSeq"#define RTSP_MSG_TEARDOWN "TEARDOWN"#define RTSP_MSG_PLAY "PLAY"#define RTSP_MSG_SETUP "SETUP"#define RTSP_MSG_DESCRIBE "DESCRIBE"#define RTSP_MSG_OPTIONS "OPTIONS"#define RTSP_MSG_REQUEST_IS_MULTICAST "multicast"#define RTSP_MSG_ALLOWED_HEADER "Allow: SETUP, TEARDOWN, PLAY\r\n"#define RTSP_MSG_PUBLIC "Public: DESCRIBE, SETUP, TEARDOWN, PLAY\r\n\r\n"#define RTSP_MSG_OPTION_NOT_SUPPORTED "551 Option not supported\r\n"#define RTSP_MSG_TRANSPORT_UNSUPPORTED "461 Unsupported Transport\r\n"#define RTSP_MSG_METHOD_NOT_VALID "455 Method Not Valid In This State\r\n"#define RTSP_MSG_SESSION_NOT_FOUND "454 Session Not Found\r\n"#define RTSP_MSG_METHOD_NOT_ALLOWED "405 Method Not Allowed\r\n"#define RTSP_MSG_404 "404"#define RTSP_MSG_NOT_FOUND "404 Not Found\r\n"#define RTSP_MSG_OK "200 OK\r\n"#define RTSP_REQ_HEADER_SIZE 200#define SIZE_RESP_DATA 350#define MAX_SIZE_DATA_TRANS 300#define S5K5CAG_COLOR_EFFECT_RED ((uint16_t)0x0003)#define S5K5CAG_COLOR_EFFECT_GREEN ((uint16_t)0x0002)#define S5K5CAG_COLOR_EFFECT_BLUE ((uint16_t)0x0001)#define S5K5CAG_COLOR_EFFECT_ANTIQUE ((uint16_t)0x0004)#define S5K5CAG_CONTRAST_LEVEL4 ((uint16_t)0x0080)#define S5K5CAG_CONTRAST_LEVEL3 ((uint16_t)0x0050)#define S5K5CAG_CONTRAST_LEVEL2 ((uint16_t)0x0000)#define S5K5CAG_CONTRAST_LEVEL1 ((uint16_t)0xFFC0)#define S5K5CAG_CONTRAST_LEVEL0 ((uint16_t)0xFF80)#define S5K5CAG_BLACK_WHITE_NORMAL ((uint16_t)0x0000)#define S5K5CAG_BLACK_WHITE_BW_NEGATIVE ((uint16_t)0x0002)#define S5K5CAG_BLACK_WHITE_NEGATIVE ((uint16_t)0x0003)#define S5K5CAG_BLACK_WHITE_BW ((uint16_t)0x0001)#define S5K5CAG_BRIGHTNESS_LEVEL4 ((uint16_t)0x0080)#define S5K5CAG_BRIGHTNESS_LEVEL3 ((uint16_t)0x0050)#define S5K5CAG_BRIGHTNESS_LEVEL2 ((uint16_t)0x0000)#define S5K5CAG_BRIGHTNESS_LEVEL1 ((uint16_t)0xFFC0)#define S5K5CAG_BRIGHTNESS_LEVEL0 ((uint16_t)0xFF00)#define S5K5CAG_INFO_DATE ((uint16_t)0x004E)#define S5K5CAG_INFO_SVNVERSION ((uint16_t)0x0048)#define S5K5CAG_INFO_CHIPID2 ((uint16_t)0x0042)#define S5K5CAG_INFO_CHIPID1 ((uint16_t)0x0040)#define S5K5CAG_ID ((uint16_t)0x05CA)#define BSP_CAMERA_DMA_IRQHandler DMA2_Stream1_IRQHandler#define BSP_CAMERA_IRQHandler DCMI_IRQHandler#define CAMERA_QQVGA_RES_Y 120#define CAMERA_QQVGA_RES_X 160#define CAMERA_QVGA_RES_Y 240#define CAMERA_QVGA_RES_X 320#define CAMERA_480x272_RES_Y 272#define CAMERA_480x272_RES_X 480#define CAMERA_VGA_RES_Y 480#define CAMERA_VGA_RES_X 640#define RESOLUTION_R640x480 CAMERA_R640x480#define RESOLUTION_R480x272 CAMERA_R480x272#define RESOLUTION_R320x240 CAMERA_R320x240#define RESOLUTION_R160x120 CAMERA_R160x120#define CAMERA_ROTATION_INVALID 0x02#define CAMERA_ROTATION_90 0x01#define CAMERA_NO_ROTATION 0x00#define CAMERA_NOT_SUPPORTED 0x04#define CAMERA_NOT_DETECTED 0x03#define CAMERA_TIMEOUT 0x02#define CAMERA_ERROR 0x01#define CAMERA_OK 0x00#define VECT_TAB_OFFSET 0x00#define _PDP_ENDIAN 3412#define __ntohs(_x) __bswap16(_x)#define __ntohl(_x) __bswap32(_x)#define __htons(_x) __bswap16(_x)#define __htonl(_x) __bswap32(_x)#define __bswap64(_x) __builtin_bswap64(_x)#define __bswap32(_x) __builtin_bswap32(_x)#define __bswap16(_x) __builtin_bswap16(_x)#define PDP_ENDIAN _PDP_ENDIAN#define _QUAD_LOWWORD 0#define _QUAD_HIGHWORD 1#define TIMESPEC_TO_TIMEVAL(tv,ts) do { (tv)->tv_sec = (ts)->tv_sec; (tv)->tv_usec = (ts)->tv_nsec / 1000; } while (0)#define TIMEVAL_TO_TIMESPEC(tv,ts) do { (ts)->tv_sec = (tv)->tv_sec; (ts)->tv_nsec = (tv)->tv_usec * 1000; } while (0)#define _howmany(x,y) (((x) + ((y) - 1)) / (y))#define _NFDBITS ((int)sizeof(__fd_mask) * 8)#define FD_ZERO(p) do { fd_set *_p; __size_t _n; _p = (p); _n = _howmany(FD_SETSIZE, _NFDBITS); while (_n > 0) _p->__fds_bits[--_n] = 0; } while (0)#define FD_ISSET(n,p) (((p)->__fds_bits[(n)/_NFDBITS] & __fdset_mask(n)) != 0)#define FD_COPY(f,t) (void)(*(t) = *(f))#define FD_CLR(n,p) ((p)->__fds_bits[(n)/_NFDBITS] &= ~__fdset_mask(n))#define __fdset_mask(n) ((__fd_mask)1 << ((n) % _NFDBITS))#define fds_bits __fds_bits#define NFDBITS _NFDBITS#define SCHED_RR 2#define SCHED_FIFO 1#define SCHED_OTHER 0#define _PTHREAD_ONCE_INIT { 1, 0 }#define _PTHREAD_COND_INITIALIZER ((pthread_cond_t) 0xFFFFFFFF)#define _PTHREAD_MUTEX_INITIALIZER ((pthread_mutex_t) 0xFFFFFFFF)#define PTHREAD_CREATE_JOINABLE 1#define PTHREAD_CREATE_DETACHED 0#define PTHREAD_EXPLICIT_SCHED 2#define PTHREAD_INHERIT_SCHED 1#define PTHREAD_SCOPE_SYSTEM 1#define PTHREAD_SCOPE_PROCESS 0#define _funlockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_release_recursive((fp)->_lock))#define _flockfile(fp) (((fp)->_flags & __SSTR) ? 0 : __lock_acquire_recursive((fp)->_lock))#define _stdout_r(x) ((x)->_stdout)#define __sgetc_r(__ptr,__p) __sgetc_raw_r(__ptr, __p)#define _stdin_r(x) ((x)->_stdin)#define __sgetc_raw_r(__ptr,__f) (--(__f)->_r < 0 ? __srget_r(__ptr, __f) : (int)(*(__f)->_p++))#define L_ctermid 16#define fast_putc(x,p) (--(p)->_w < 0 ? __swbuf_r(_REENT, (int)(x), p) == EOF : (*(p)->_p = (x), (p)->_p++, 0))#define putchar_unlocked(_c) _putchar_unlocked(_c)#define getchar_unlocked() _getchar_unlocked()#define __sfileno(p) ((p)->_file)#define __sclearerr(p) ((void)((p)->_flags &= ~(__SERR|__SEOF)))#define __sferror(p) ((int)(((p)->_flags & __SERR) != 0))#define __sfeof(p) ((int)(((p)->_flags & __SEOF) != 0))#define fwopen(__cookie,__fn) funopen(__cookie, (int (*)())0, __fn, (fpos_t (*)())0, (int (*)())0)#define fropen(__cookie,__fn) funopen(__cookie, __fn, (int (*)())0, (fpos_t (*)())0, (int (*)())0)#define __VALIST __gnuc_va_list#define _stderr_r(x) ((x)->_stderr)#define stderr (_REENT->_stderr)#define stdout (_REENT->_stdout)#define stdin (_REENT->_stdin)#define TMP_MAX 26#define SEEK_END 2#define SEEK_CUR 1#define SEEK_SET 0#define P_tmpdir "/tmp"#define L_tmpnam FILENAME_MAX#define FILENAME_MAX 1024#define FOPEN_MAX 20#define BUFSIZ 1024#define EOF (-1)#define _IONBF 2#define _IOLBF 1#define _IOFBF 0#define __SWID 0x2000#define __SNLK 0x0001#define __SL64 0x8000#define __SORD 0x2000#define __SOFF 0x1000#define __SNPT 0x0800#define __SOPT 0x0400#define __SSTR 0x0200#define __SAPP 0x0100#define __SMBF 0x0080#define __SERR 0x0040#define __SEOF 0x0020#define __SRW 0x0010#define __SWR 0x0008#define __SRD 0x0004#define __SNBF 0x0002#define __SLBF 0x0001#define LCD_LOG_PUTCHAR int __io_putchar(int ch)#define YWINDOW_SIZE 17#define CACHE_SIZE 100#define LCD_LOG_SOLID_TEXT_COLOR LCD_COLOR_WHITE#define LCD_LOG_SOLID_BACKGROUND_COLOR LCD_COLOR_BLUE#define LCD_LOG_DEFAULT_COLOR LCD_COLOR_DARKBLUE#define LCD_LOG_TEXT_COLOR LCD_COLOR_DARKBLUE#define LCD_LOG_BACKGROUND_COLOR LCD_COLOR_WHITE#define LCD_LOG_TEXT_FONT Font12#define LCD_LOG_FOOTER_FONT Font12#define LCD_LOG_HEADER_FONT Font16#define LCD_SCROLL_ENABLED 1#define LCD_DbgLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_CYAN; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)#define LCD_UsrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_LOG_TEXT_COLOR; printf(__VA_ARGS__); } while (0)#define LCD_ErrLog(__VA_ARGS__...) do { LCD_LineColor = LCD_COLOR_RED; printf("ERROR: ") ; printf(__VA_ARGS__); LCD_LineColor = LCD_LOG_DEFAULT_COLOR; }while (0)#define LCD_CACHE_DEPTH (YWINDOW_SIZE + CACHE_SIZE)#define YWINDOW_MIN 4declaration of callbackdeclaration of counterdeclaration of valdeclaration of protocoldeclaration of datasizedeclaration of nbslotdeclaration of SDMMCxdeclaration of SD_CMDdeclaration of pRCAdeclaration of Argumentdeclaration of RCAdeclaration of BusWidthdeclaration of EndAdddeclaration of StartAdddeclaration of WriteAdddeclaration of ReadAdddeclaration of BlockSizedeclaration of SDMMC_ReadWaitModedeclaration of Responsedeclaration of pWriteDatadeclaration of pCardInfodeclaration of pStatusdeclaration of pCSDdeclaration of pCIDdeclaration of pSDstatusdeclaration of WideModedeclaration of BlockAdddeclaration of NumberOfBlocks#define USB_OTG_GINTSTS_PXFR_INCOMPISOOUT_Pos (21U)#define USB_OTG_GINTSTS_IISOIXFR USB_OTG_GINTSTS_IISOIXFR_Msk#define USB_OTG_GINTSTS_IISOIXFR_Msk (0x1UL << USB_OTG_GINTSTS_IISOIXFR_Pos)#define USB_OTG_GINTSTS_IISOIXFR_Pos (20U)#define USB_OTG_GINTSTS_OEPINT USB_OTG_GINTSTS_OEPINT_Msk#define USB_OTG_GINTSTS_OEPINT_Msk (0x1UL << USB_OTG_GINTSTS_OEPINT_Pos)#define USB_OTG_GINTSTS_OEPINT_Pos (19U)#define USB_OTG_GINTSTS_IEPINT USB_OTG_GINTSTS_IEPINT_Msk#define USB_OTG_GINTSTS_IEPINT_Msk (0x1UL << USB_OTG_GINTSTS_IEPINT_Pos)#define USB_OTG_GINTSTS_IEPINT_Pos (18U)#define USB_OTG_GINTSTS_EOPF USB_OTG_GINTSTS_EOPF_Msk#define USB_OTG_GINTSTS_EOPF_Msk (0x1UL << USB_OTG_GINTSTS_EOPF_Pos)#define USB_OTG_GINTSTS_EOPF_Pos (15U)#define USB_OTG_GINTSTS_ISOODRP USB_OTG_GINTSTS_ISOODRP_Msk#define USB_OTG_GINTSTS_ISOODRP_Msk (0x1UL << USB_OTG_GINTSTS_ISOODRP_Pos)#define USB_OTG_GINTSTS_ISOODRP_Pos (14U)#define USB_OTG_GINTSTS_ENUMDNE USB_OTG_GINTSTS_ENUMDNE_Msk#define USB_OTG_GINTSTS_ENUMDNE_Msk (0x1UL << USB_OTG_GINTSTS_ENUMDNE_Pos)#define USB_OTG_GINTSTS_ENUMDNE_Pos (13U)#define USB_OTG_GINTSTS_USBRST USB_OTG_GINTSTS_USBRST_Msk#define USB_OTG_GINTSTS_USBRST_Msk (0x1UL << USB_OTG_GINTSTS_USBRST_Pos)#define USB_OTG_GINTSTS_USBRST_Pos (12U)#define USB_OTG_GINTSTS_USBSUSP USB_OTG_GINTSTS_USBSUSP_Msk#define USB_OTG_GINTSTS_USBSUSP_Msk (0x1UL << USB_OTG_GINTSTS_USBSUSP_Pos)#define USB_OTG_GINTSTS_USBSUSP_Pos (11U)#define USB_OTG_GINTSTS_ESUSP USB_OTG_GINTSTS_ESUSP_Msk#define USB_OTG_GINTSTS_ESUSP_Msk (0x1UL << USB_OTG_GINTSTS_ESUSP_Pos)#define USB_OTG_GINTSTS_ESUSP_Pos (10U)#define USB_OTG_GINTSTS_BOUTNAKEFF USB_OTG_GINTSTS_BOUTNAKEFF_Msk#define USB_OTG_GINTSTS_BOUTNAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_BOUTNAKEFF_Pos)#define USB_OTG_GINTSTS_BOUTNAKEFF_Pos (7U)#define USB_OTG_GINTSTS_GINAKEFF USB_OTG_GINTSTS_GINAKEFF_Msk#define USB_OTG_GINTSTS_GINAKEFF_Msk (0x1UL << USB_OTG_GINTSTS_GINAKEFF_Pos)#define USB_OTG_GINTSTS_GINAKEFF_Pos (6U)#define USB_OTG_GINTSTS_NPTXFE USB_OTG_GINTSTS_NPTXFE_Msk#define USB_OTG_GINTSTS_NPTXFE_Msk (0x1UL << USB_OTG_GINTSTS_NPTXFE_Pos)#define USB_OTG_GINTSTS_NPTXFE_Pos (5U)#define USB_OTG_GINTSTS_RXFLVL USB_OTG_GINTSTS_RXFLVL_Msk#define USB_OTG_GINTSTS_RXFLVL_Msk (0x1UL << USB_OTG_GINTSTS_RXFLVL_Pos)#define USB_OTG_GINTSTS_RXFLVL_Pos (4U)#define USB_OTG_GINTSTS_SOF USB_OTG_GINTSTS_SOF_Msk#define USB_OTG_GINTSTS_SOF_Msk (0x1UL << USB_OTG_GINTSTS_SOF_Pos)#define USB_OTG_GINTSTS_SOF_Pos (3U)#define USB_OTG_GINTSTS_OTGINT USB_OTG_GINTSTS_OTGINT_Msk#define USB_OTG_GINTSTS_OTGINT_Msk (0x1UL << USB_OTG_GINTSTS_OTGINT_Pos)#define USB_OTG_GINTSTS_OTGINT_Pos (2U)#define USB_OTG_GINTSTS_MMIS USB_OTG_GINTSTS_MMIS_Msk#define USB_OTG_GINTSTS_MMIS_Msk (0x1UL << USB_OTG_GINTSTS_MMIS_Pos)#define USB_OTG_GINTSTS_MMIS_Pos (1U)#define USB_OTG_GINTSTS_CMOD USB_OTG_GINTSTS_CMOD_Msk#define USB_OTG_GINTSTS_CMOD_Msk (0x1UL << USB_OTG_GINTSTS_CMOD_Pos)#define USB_OTG_GINTSTS_CMOD_Pos (0U)#define USB_OTG_DOEPMSK_NYETM USB_OTG_DOEPMSK_NYETM_Msk#define USB_OTG_DOEPMSK_NYETM_Msk (0x1UL << USB_OTG_DOEPMSK_NYETM_Pos)#define USB_OTG_DOEPMSK_NYETM_Pos (14U)#define USB_OTG_DOEPMSK_NAKM USB_OTG_DOEPMSK_NAKM_Msk#define USB_OTG_DOEPMSK_NAKM_Msk (0x1UL << USB_OTG_DOEPMSK_NAKM_Pos)#define USB_OTG_DOEPMSK_NAKM_Pos (13U)#define USB_OTG_DOEPMSK_BERRM USB_OTG_DOEPMSK_BERRM_Msk#define USB_OTG_DOEPMSK_BERRM_Msk (0x1UL << USB_OTG_DOEPMSK_BERRM_Pos)#define USB_OTG_DOEPMSK_BERRM_Pos (12U)#define USB_OTG_DOEPMSK_BOIM USB_OTG_DOEPMSK_BOIM_Msk#define USB_OTG_DOEPMSK_BOIM_Msk (0x1UL << USB_OTG_DOEPMSK_BOIM_Pos)#define USB_OTG_DOEPMSK_BOIM_Pos (9U)#define USB_OTG_DOEPMSK_OPEM USB_OTG_DOEPMSK_OPEM_Msk#define USB_OTG_DOEPMSK_OPEM_Msk (0x1UL << USB_OTG_DOEPMSK_OPEM_Pos)#define USB_OTG_DOEPMSK_OPEM_Pos (8U)#define USB_OTG_DOEPMSK_B2BSTUP USB_OTG_DOEPMSK_B2BSTUP_Msk#define USB_OTG_DOEPMSK_B2BSTUP_Msk (0x1UL << USB_OTG_DOEPMSK_B2BSTUP_Pos)#define USB_OTG_DOEPMSK_B2BSTUP_Pos (6U)#define USB_OTG_DOEPMSK_OTEPSPRM USB_OTG_DOEPMSK_OTEPSPRM_Msk#define USB_OTG_DOEPMSK_OTEPSPRM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPSPRM_Pos)#define USB_OTG_DOEPMSK_OTEPSPRM_Pos (5U)#define USB_OTG_DOEPMSK_OTEPDM USB_OTG_DOEPMSK_OTEPDM_Msk#define USB_OTG_DOEPMSK_OTEPDM_Msk (0x1UL << USB_OTG_DOEPMSK_OTEPDM_Pos)#define USB_OTG_DOEPMSK_OTEPDM_Pos (4U)#define USB_OTG_DOEPMSK_STUPM USB_OTG_DOEPMSK_STUPM_Msk#define USB_OTG_DOEPMSK_STUPM_Msk (0x1UL << USB_OTG_DOEPMSK_STUPM_Pos)#define USB_OTG_DOEPMSK_STUPM_Pos (3U)#define USB_OTG_DOEPMSK_AHBERRM USB_OTG_DOEPMSK_AHBERRM_Msk#define USB_OTG_DOEPMSK_AHBERRM_Msk (0x1UL << USB_OTG_DOEPMSK_AHBERRM_Pos)#define USB_OTG_DOEPMSK_AHBERRM_Pos (2U)#define USB_OTG_DOEPMSK_EPDM USB_OTG_DOEPMSK_EPDM_Msk#define USB_OTG_DOEPMSK_EPDM_Msk (0x1UL << USB_OTG_DOEPMSK_EPDM_Pos)#define USB_OTG_DOEPMSK_EPDM_Pos (1U)#define USB_OTG_DOEPMSK_XFRCM USB_OTG_DOEPMSK_XFRCM_Msk#define USB_OTG_DOEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DOEPMSK_XFRCM_Pos)#define USB_OTG_DOEPMSK_XFRCM_Pos (0U)#define USB_OTG_HAINT_HAINT USB_OTG_HAINT_HAINT_Msk#define USB_OTG_HAINT_HAINT_Msk (0xFFFFUL << USB_OTG_HAINT_HAINT_Pos)#define USB_OTG_HAINT_HAINT_Pos (0U)#define USB_OTG_HPTXSTS_PTXQTOP_7 (0x80UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_6 (0x40UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_5 (0x20UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_4 (0x10UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_3 (0x08UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_2 (0x04UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_1 (0x02UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_0 (0x01UL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP USB_OTG_HPTXSTS_PTXQTOP_Msk#define USB_OTG_HPTXSTS_PTXQTOP_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQTOP_Pos)#define USB_OTG_HPTXSTS_PTXQTOP_Pos (24U)#define USB_OTG_HPTXSTS_PTXQSAV_7 (0x80UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_6 (0x40UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_5 (0x20UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_4 (0x10UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_3 (0x08UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_2 (0x04UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_1 (0x02UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_0 (0x01UL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV USB_OTG_HPTXSTS_PTXQSAV_Msk#define USB_OTG_HPTXSTS_PTXQSAV_Msk (0xFFUL << USB_OTG_HPTXSTS_PTXQSAV_Pos)#define USB_OTG_HPTXSTS_PTXQSAV_Pos (16U)#define USB_OTG_HPTXSTS_PTXFSAVL USB_OTG_HPTXSTS_PTXFSAVL_Msk#define USB_OTG_HPTXSTS_PTXFSAVL_Msk (0xFFFFUL << USB_OTG_HPTXSTS_PTXFSAVL_Pos)#define USB_OTG_HPTXSTS_PTXFSAVL_Pos (0U)#define USB_OTG_DIEPMSK_BIM USB_OTG_DIEPMSK_BIM_Msk#define USB_OTG_DIEPMSK_BIM_Msk (0x1UL << USB_OTG_DIEPMSK_BIM_Pos)#define USB_OTG_DIEPMSK_BIM_Pos (9U)#define USB_OTG_DIEPMSK_TXFURM USB_OTG_DIEPMSK_TXFURM_Msk#define USB_OTG_DIEPMSK_TXFURM_Msk (0x1UL << USB_OTG_DIEPMSK_TXFURM_Pos)#define USB_OTG_DIEPMSK_TXFURM_Pos (8U)#define USB_OTG_DIEPMSK_INEPNEM USB_OTG_DIEPMSK_INEPNEM_Msk#define USB_OTG_DIEPMSK_INEPNEM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNEM_Pos)#define USB_OTG_DIEPMSK_INEPNEM_Pos (6U)#define USB_OTG_DIEPMSK_INEPNMM USB_OTG_DIEPMSK_INEPNMM_Msk#define USB_OTG_DIEPMSK_INEPNMM_Msk (0x1UL << USB_OTG_DIEPMSK_INEPNMM_Pos)#define USB_OTG_DIEPMSK_INEPNMM_Pos (5U)#define USB_OTG_DIEPMSK_ITTXFEMSK USB_OTG_DIEPMSK_ITTXFEMSK_Msk#define USB_OTG_DIEPMSK_ITTXFEMSK_Msk (0x1UL << USB_OTG_DIEPMSK_ITTXFEMSK_Pos)#define USB_OTG_DIEPMSK_ITTXFEMSK_Pos (4U)#define USB_OTG_DIEPMSK_TOM USB_OTG_DIEPMSK_TOM_Msk#define USB_OTG_DIEPMSK_TOM_Msk (0x1UL << USB_OTG_DIEPMSK_TOM_Pos)#define USB_OTG_DIEPMSK_TOM_Pos (3U)#define USB_OTG_DIEPMSK_EPDM USB_OTG_DIEPMSK_EPDM_Msk#define USB_OTG_DIEPMSK_EPDM_Msk (0x1UL << USB_OTG_DIEPMSK_EPDM_Pos)#define USB_OTG_DIEPMSK_EPDM_Pos (1U)#define USB_OTG_DIEPMSK_XFRCM USB_OTG_DIEPMSK_XFRCM_Msk#define USB_OTG_DIEPMSK_XFRCM_Msk (0x1UL << USB_OTG_DIEPMSK_XFRCM_Pos)#define USB_OTG_DIEPMSK_XFRCM_Pos (0U)#define USB_OTG_GRSTCTL_AHBIDL USB_OTG_GRSTCTL_AHBIDL_Msk#define USB_OTG_GRSTCTL_AHBIDL_Msk (0x1UL << USB_OTG_GRSTCTL_AHBIDL_Pos)#define USB_OTG_GRSTCTL_AHBIDL_Pos (31U)#define USB_OTG_GRSTCTL_DMAREQ USB_OTG_GRSTCTL_DMAREQ_Msk#define USB_OTG_GRSTCTL_DMAREQ_Msk (0x1UL << USB_OTG_GRSTCTL_DMAREQ_Pos)#define USB_OTG_GRSTCTL_DMAREQ_Pos (30U)#define USB_OTG_GRSTCTL_TXFNUM_4 (0x10UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_3 (0x08UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_2 (0x04UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_1 (0x02UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_0 (0x01UL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM USB_OTG_GRSTCTL_TXFNUM_Msk#define USB_OTG_GRSTCTL_TXFNUM_Msk (0x1FUL << USB_OTG_GRSTCTL_TXFNUM_Pos)#define USB_OTG_GRSTCTL_TXFNUM_Pos (6U)#define USB_OTG_GRSTCTL_TXFFLSH USB_OTG_GRSTCTL_TXFFLSH_Msk#define USB_OTG_GRSTCTL_TXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_TXFFLSH_Pos)#define USB_OTG_GRSTCTL_TXFFLSH_Pos (5U)#define USB_OTG_GRSTCTL_RXFFLSH USB_OTG_GRSTCTL_RXFFLSH_Msk#define USB_OTG_GRSTCTL_RXFFLSH_Msk (0x1UL << USB_OTG_GRSTCTL_RXFFLSH_Pos)#define USB_OTG_GRSTCTL_RXFFLSH_Pos (4U)#define USB_OTG_GRSTCTL_FCRST USB_OTG_GRSTCTL_FCRST_Msk#define USB_OTG_GRSTCTL_FCRST_Msk (0x1UL << USB_OTG_GRSTCTL_FCRST_Pos)#define USB_OTG_GRSTCTL_FCRST_Pos (2U)#define USB_OTG_GRSTCTL_HSRST USB_OTG_GRSTCTL_HSRST_Msk#define USB_OTG_GRSTCTL_HSRST_Msk (0x1UL << USB_OTG_GRSTCTL_HSRST_Pos)#define USB_OTG_GRSTCTL_HSRST_Pos (1U)#define USB_OTG_GRSTCTL_CSRST USB_OTG_GRSTCTL_CSRST_Msk#define USB_OTG_GRSTCTL_CSRST_Msk (0x1UL << USB_OTG_GRSTCTL_CSRST_Pos)#define USB_OTG_GRSTCTL_CSRST_Pos (0U)#define USB_OTG_GUSBCFG_CTXPKT USB_OTG_GUSBCFG_CTXPKT_Msk#define USB_OTG_GUSBCFG_CTXPKT_Msk (0x1UL << USB_OTG_GUSBCFG_CTXPKT_Pos)#define USB_OTG_GUSBCFG_CTXPKT_Pos (31U)#define USB_OTG_GUSBCFG_FDMOD USB_OTG_GUSBCFG_FDMOD_Msk#define USB_OTG_GUSBCFG_FDMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FDMOD_Pos)#define USB_OTG_GUSBCFG_FDMOD_Pos (30U)#define USB_OTG_GUSBCFG_FHMOD USB_OTG_GUSBCFG_FHMOD_Msk#define USB_OTG_GUSBCFG_FHMOD_Msk (0x1UL << USB_OTG_GUSBCFG_FHMOD_Pos)#define USB_OTG_GUSBCFG_FHMOD_Pos (29U)#define USB_OTG_GUSBCFG_ULPIIPD USB_OTG_GUSBCFG_ULPIIPD_Msk#define USB_OTG_GUSBCFG_ULPIIPD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIIPD_Pos)#define USB_OTG_GUSBCFG_ULPIIPD_Pos (25U)#define USB_OTG_GUSBCFG_PTCI USB_OTG_GUSBCFG_PTCI_Msk#define USB_OTG_GUSBCFG_PTCI_Msk (0x1UL << USB_OTG_GUSBCFG_PTCI_Pos)#define USB_OTG_GUSBCFG_PTCI_Pos (24U)#define USB_OTG_GUSBCFG_PCCI USB_OTG_GUSBCFG_PCCI_Msk#define USB_OTG_GUSBCFG_PCCI_Msk (0x1UL << USB_OTG_GUSBCFG_PCCI_Pos)#define USB_OTG_GUSBCFG_PCCI_Pos (23U)#define USB_OTG_GUSBCFG_TSDPS USB_OTG_GUSBCFG_TSDPS_Msk#define USB_OTG_GUSBCFG_TSDPS_Msk (0x1UL << USB_OTG_GUSBCFG_TSDPS_Pos)#define USB_OTG_GUSBCFG_TSDPS_Pos (22U)#define USB_OTG_GUSBCFG_ULPIEVBUSI USB_OTG_GUSBCFG_ULPIEVBUSI_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSI_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSI_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSI_Pos (21U)#define USB_OTG_GUSBCFG_ULPIEVBUSD USB_OTG_GUSBCFG_ULPIEVBUSD_Msk#define USB_OTG_GUSBCFG_ULPIEVBUSD_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIEVBUSD_Pos)#define USB_OTG_GUSBCFG_ULPIEVBUSD_Pos (20U)#define USB_OTG_GUSBCFG_ULPICSM USB_OTG_GUSBCFG_ULPICSM_Msk#define USB_OTG_GUSBCFG_ULPICSM_Msk (0x1UL << USB_OTG_GUSBCFG_ULPICSM_Pos)#define USB_OTG_GUSBCFG_ULPICSM_Pos (19U)#define USB_OTG_GUSBCFG_ULPIAR USB_OTG_GUSBCFG_ULPIAR_Msk#define USB_OTG_GUSBCFG_ULPIAR_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIAR_Pos)#define USB_OTG_GUSBCFG_ULPIAR_Pos (18U)#define USB_OTG_GUSBCFG_ULPIFSLS USB_OTG_GUSBCFG_ULPIFSLS_Msk#define USB_OTG_GUSBCFG_ULPIFSLS_Msk (0x1UL << USB_OTG_GUSBCFG_ULPIFSLS_Pos)#define USB_OTG_GUSBCFG_ULPIFSLS_Pos (17U)#define USB_OTG_GUSBCFG_PHYLPCS USB_OTG_GUSBCFG_PHYLPCS_Msk#define USB_OTG_GUSBCFG_PHYLPCS_Msk (0x1UL << USB_OTG_GUSBCFG_PHYLPCS_Pos)#define USB_OTG_GUSBCFG_PHYLPCS_Pos (15U)#define USB_OTG_GUSBCFG_TRDT_3 (0x8UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_2 (0x4UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_1 (0x2UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_0 (0x1UL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT USB_OTG_GUSBCFG_TRDT_Msk#define USB_OTG_GUSBCFG_TRDT_Msk (0xFUL << USB_OTG_GUSBCFG_TRDT_Pos)#define USB_OTG_GUSBCFG_TRDT_Pos (10U)#define USB_OTG_GUSBCFG_HNPCAP USB_OTG_GUSBCFG_HNPCAP_Msk#define USB_OTG_GUSBCFG_HNPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_HNPCAP_Pos)#define USB_OTG_GUSBCFG_HNPCAP_Pos (9U)#define USB_OTG_GUSBCFG_SRPCAP USB_OTG_GUSBCFG_SRPCAP_Msk#define USB_OTG_GUSBCFG_SRPCAP_Msk (0x1UL << USB_OTG_GUSBCFG_SRPCAP_Pos)#define USB_OTG_GUSBCFG_SRPCAP_Pos (8U)#define USB_OTG_GUSBCFG_PHYSEL USB_OTG_GUSBCFG_PHYSEL_Msk#define USB_OTG_GUSBCFG_PHYSEL_Msk (0x1UL << USB_OTG_GUSBCFG_PHYSEL_Pos)#define USB_OTG_GUSBCFG_PHYSEL_Pos (6U)#define USB_OTG_GUSBCFG_TOCAL_2 (0x4UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_1 (0x2UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_0 (0x1UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL USB_OTG_GUSBCFG_TOCAL_Msk#define USB_OTG_GUSBCFG_TOCAL_Msk (0x7UL << USB_OTG_GUSBCFG_TOCAL_Pos)#define USB_OTG_GUSBCFG_TOCAL_Pos (0U)#define USB_OTG_GAHBCFG_PTXFELVL USB_OTG_GAHBCFG_PTXFELVL_Msk#define USB_OTG_GAHBCFG_PTXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_PTXFELVL_Pos)#define USB_OTG_GAHBCFG_PTXFELVL_Pos (8U)#define USB_OTG_GAHBCFG_TXFELVL USB_OTG_GAHBCFG_TXFELVL_Msk#define USB_OTG_GAHBCFG_TXFELVL_Msk (0x1UL << USB_OTG_GAHBCFG_TXFELVL_Pos)#define USB_OTG_GAHBCFG_TXFELVL_Pos (7U)#define USB_OTG_GAHBCFG_DMAEN USB_OTG_GAHBCFG_DMAEN_Msk#define USB_OTG_GAHBCFG_DMAEN_Msk (0x1UL << USB_OTG_GAHBCFG_DMAEN_Pos)#define USB_OTG_GAHBCFG_DMAEN_Pos (5U)#define USB_OTG_GAHBCFG_HBSTLEN_4 (0x7UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_3 (0x5UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_2 (0x3UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_1 (0x1UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_0 (0x0UL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN USB_OTG_GAHBCFG_HBSTLEN_Msk#define USB_OTG_GAHBCFG_HBSTLEN_Msk (0xFUL << USB_OTG_GAHBCFG_HBSTLEN_Pos)#define USB_OTG_GAHBCFG_HBSTLEN_Pos (1U)#define USB_OTG_GAHBCFG_GINT USB_OTG_GAHBCFG_GINT_Msk#define USB_OTG_GAHBCFG_GINT_Msk (0x1UL << USB_OTG_GAHBCFG_GINT_Pos)#define USB_OTG_GAHBCFG_GINT_Pos (0U)#define USB_OTG_DSTS_FNSOF USB_OTG_DSTS_FNSOF_Msk#define USB_OTG_DSTS_FNSOF_Msk (0x3FFFUL << USB_OTG_DSTS_FNSOF_Pos)#define USB_OTG_DSTS_FNSOF_Pos (8U)#define USB_OTG_DSTS_EERR USB_OTG_DSTS_EERR_Msk#define USB_OTG_DSTS_EERR_Msk (0x1UL << USB_OTG_DSTS_EERR_Pos)#define USB_OTG_DSTS_EERR_Pos (3U)#define USB_OTG_DSTS_ENUMSPD_1 (0x2UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_0 (0x1UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD USB_OTG_DSTS_ENUMSPD_Msk#define USB_OTG_DSTS_ENUMSPD_Msk (0x3UL << USB_OTG_DSTS_ENUMSPD_Pos)#define USB_OTG_DSTS_ENUMSPD_Pos (1U)#define USB_OTG_DSTS_SUSPSTS USB_OTG_DSTS_SUSPSTS_Msk#define USB_OTG_DSTS_SUSPSTS_Msk (0x1UL << USB_OTG_DSTS_SUSPSTS_Pos)#define USB_OTG_DSTS_SUSPSTS_Pos (0U)#define USB_OTG_HFNUM_FTREM USB_OTG_HFNUM_FTREM_Msk#define USB_OTG_HFNUM_FTREM_Msk (0xFFFFUL << USB_OTG_HFNUM_FTREM_Pos)#define USB_OTG_HFNUM_FTREM_Pos (16U)#define USB_OTG_HFNUM_FRNUM USB_OTG_HFNUM_FRNUM_Msk#define USB_OTG_HFNUM_FRNUM_Msk (0xFFFFUL << USB_OTG_HFNUM_FRNUM_Pos)#define USB_OTG_HFNUM_FRNUM_Pos (0U)#define USB_OTG_HFIR_FRIVL USB_OTG_HFIR_FRIVL_Msk#define USB_OTG_HFIR_FRIVL_Msk (0xFFFFUL << USB_OTG_HFIR_FRIVL_Pos)#define USB_OTG_HFIR_FRIVL_Pos (0U)#define USB_OTG_DCTL_POPRGDNE USB_OTG_DCTL_POPRGDNE_Msk#define USB_OTG_DCTL_POPRGDNE_Msk (0x1UL << USB_OTG_DCTL_POPRGDNE_Pos)#define USB_OTG_DCTL_POPRGDNE_Pos (11U)#define USB_OTG_DCTL_CGONAK USB_OTG_DCTL_CGONAK_Msk#define USB_OTG_DCTL_CGONAK_Msk (0x1UL << USB_OTG_DCTL_CGONAK_Pos)#define USB_OTG_DCTL_CGONAK_Pos (10U)#define USB_OTG_DCTL_SGONAK USB_OTG_DCTL_SGONAK_Msk#define USB_OTG_DCTL_SGONAK_Msk (0x1UL << USB_OTG_DCTL_SGONAK_Pos)#define USB_OTG_DCTL_SGONAK_Pos (9U)#define USB_OTG_DCTL_CGINAK USB_OTG_DCTL_CGINAK_Msk#define USB_OTG_DCTL_CGINAK_Msk (0x1UL << USB_OTG_DCTL_CGINAK_Pos)#define USB_OTG_DCTL_CGINAK_Pos (8U)#define USB_OTG_DCTL_SGINAK USB_OTG_DCTL_SGINAK_Msk#define USB_OTG_DCTL_SGINAK_Msk (0x1UL << USB_OTG_DCTL_SGINAK_Pos)#define USB_OTG_DCTL_SGINAK_Pos (7U)#define USB_OTG_DCTL_TCTL_2 (0x4UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_1 (0x2UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_0 (0x1UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL USB_OTG_DCTL_TCTL_Msk#define USB_OTG_DCTL_TCTL_Msk (0x7UL << USB_OTG_DCTL_TCTL_Pos)#define USB_OTG_DCTL_TCTL_Pos (4U)#define USB_OTG_DCTL_GONSTS USB_OTG_DCTL_GONSTS_Msk#define USB_OTG_DCTL_GONSTS_Msk (0x1UL << USB_OTG_DCTL_GONSTS_Pos)#define USB_OTG_DCTL_GONSTS_Pos (3U)#define USB_OTG_DCTL_GINSTS USB_OTG_DCTL_GINSTS_Msk#define USB_OTG_DCTL_GINSTS_Msk (0x1UL << USB_OTG_DCTL_GINSTS_Pos)#define USB_OTG_DCTL_GINSTS_Pos (2U)#define USB_OTG_DCTL_SDIS USB_OTG_DCTL_SDIS_Msk#define USB_OTG_DCTL_SDIS_Msk (0x1UL << USB_OTG_DCTL_SDIS_Pos)#define USB_OTG_DCTL_SDIS_Pos (1U)#define USB_OTG_DCTL_RWUSIG USB_OTG_DCTL_RWUSIG_Msk#define USB_OTG_DCTL_RWUSIG_Msk (0x1UL << USB_OTG_DCTL_RWUSIG_Pos)#define USB_OTG_DCTL_RWUSIG_Pos (0U)#define USB_OTG_GOTGINT_IDCHNG USB_OTG_GOTGINT_IDCHNG_Msk#define USB_OTG_GOTGINT_IDCHNG_Msk (0x1UL << USB_OTG_GOTGINT_IDCHNG_Pos)#define USB_OTG_GOTGINT_IDCHNG_Pos (20U)#define USB_OTG_GOTGINT_DBCDNE USB_OTG_GOTGINT_DBCDNE_Msk#define USB_OTG_GOTGINT_DBCDNE_Msk (0x1UL << USB_OTG_GOTGINT_DBCDNE_Pos)#define USB_OTG_GOTGINT_DBCDNE_Pos (19U)#define USB_OTG_GOTGINT_ADTOCHG USB_OTG_GOTGINT_ADTOCHG_Msk#define USB_OTG_GOTGINT_ADTOCHG_Msk (0x1UL << USB_OTG_GOTGINT_ADTOCHG_Pos)#define USB_OTG_GOTGINT_ADTOCHG_Pos (18U)#define USB_OTG_GOTGINT_HNGDET USB_OTG_GOTGINT_HNGDET_Msk#define USB_OTG_GOTGINT_HNGDET_Msk (0x1UL << USB_OTG_GOTGINT_HNGDET_Pos)#define USB_OTG_GOTGINT_HNGDET_Pos (17U)#define USB_OTG_GOTGINT_HNSSCHG USB_OTG_GOTGINT_HNSSCHG_Msk#define USB_OTG_GOTGINT_HNSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_HNSSCHG_Pos)#define USB_OTG_GOTGINT_HNSSCHG_Pos (9U)#define USB_OTG_GOTGINT_SRSSCHG USB_OTG_GOTGINT_SRSSCHG_Msk#define USB_OTG_GOTGINT_SRSSCHG_Msk (0x1UL << USB_OTG_GOTGINT_SRSSCHG_Pos)#define USB_OTG_GOTGINT_SRSSCHG_Pos (8U)#define USB_OTG_GOTGINT_SEDET USB_OTG_GOTGINT_SEDET_Msk#define USB_OTG_GOTGINT_SEDET_Msk (0x1UL << USB_OTG_GOTGINT_SEDET_Pos)#define USB_OTG_GOTGINT_SEDET_Pos (2U)#define USB_OTG_PCGCR_PHYSUSP USB_OTG_PCGCR_PHYSUSP_Msk#define USB_OTG_PCGCR_PHYSUSP_Msk (0x1UL << USB_OTG_PCGCR_PHYSUSP_Pos)#define USB_OTG_PCGCR_PHYSUSP_Pos (4U)#define USB_OTG_PCGCR_GATEHCLK USB_OTG_PCGCR_GATEHCLK_Msk#define USB_OTG_PCGCR_GATEHCLK_Msk (0x1UL << USB_OTG_PCGCR_GATEHCLK_Pos)#define USB_OTG_PCGCR_GATEHCLK_Pos (1U)#define USB_OTG_PCGCR_STPPCLK USB_OTG_PCGCR_STPPCLK_Msk#define USB_OTG_PCGCR_STPPCLK_Msk (0x1UL << USB_OTG_PCGCR_STPPCLK_Pos)#define USB_OTG_PCGCR_STPPCLK_Pos (0U)#define USB_OTG_DCFG_PERSCHIVL_1 (0x2UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_0 (0x1UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL USB_OTG_DCFG_PERSCHIVL_Msk#define USB_OTG_DCFG_PERSCHIVL_Msk (0x3UL << USB_OTG_DCFG_PERSCHIVL_Pos)#define USB_OTG_DCFG_PERSCHIVL_Pos (24U)#define USB_OTG_DCFG_PFIVL_1 (0x2UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_0 (0x1UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL USB_OTG_DCFG_PFIVL_Msk#define USB_OTG_DCFG_PFIVL_Msk (0x3UL << USB_OTG_DCFG_PFIVL_Pos)#define USB_OTG_DCFG_PFIVL_Pos (11U)#define USB_OTG_DCFG_DAD_6 (0x40UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_5 (0x20UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_4 (0x10UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_3 (0x08UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_2 (0x04UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_1 (0x02UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_0 (0x01UL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD USB_OTG_DCFG_DAD_Msk#define USB_OTG_DCFG_DAD_Msk (0x7FUL << USB_OTG_DCFG_DAD_Pos)#define USB_OTG_DCFG_DAD_Pos (4U)#define USB_OTG_DCFG_NZLSOHSK USB_OTG_DCFG_NZLSOHSK_Msk#define USB_OTG_DCFG_NZLSOHSK_Msk (0x1UL << USB_OTG_DCFG_NZLSOHSK_Pos)#define USB_OTG_DCFG_NZLSOHSK_Pos (2U)#define USB_OTG_DCFG_DSPD_1 (0x2UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_0 (0x1UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD USB_OTG_DCFG_DSPD_Msk#define USB_OTG_DCFG_DSPD_Msk (0x3UL << USB_OTG_DCFG_DSPD_Pos)#define USB_OTG_DCFG_DSPD_Pos (0U)#define USB_OTG_HCFG_FSLSS USB_OTG_HCFG_FSLSS_Msk#define USB_OTG_HCFG_FSLSS_Msk (0x1UL << USB_OTG_HCFG_FSLSS_Pos)#define USB_OTG_HCFG_FSLSS_Pos (2U)#define USB_OTG_HCFG_FSLSPCS_1 (0x2UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_0 (0x1UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS USB_OTG_HCFG_FSLSPCS_Msk#define USB_OTG_HCFG_FSLSPCS_Msk (0x3UL << USB_OTG_HCFG_FSLSPCS_Pos)#define USB_OTG_HCFG_FSLSPCS_Pos (0U)#define USB_OTG_GOTGCTL_OTGVER USB_OTG_GOTGCTL_OTGVER_Msk#define USB_OTG_GOTGCTL_OTGVER_Msk (0x1UL << USB_OTG_GOTGCTL_OTGVER_Pos)#define USB_OTG_GOTGCTL_OTGVER_Pos (20U)#define USB_OTG_GOTGCTL_BSESVLD USB_OTG_GOTGCTL_BSESVLD_Msk#define USB_OTG_GOTGCTL_BSESVLD_Msk (0x1UL << USB_OTG_GOTGCTL_BSESVLD_Pos)#define USB_OTG_GOTGCTL_BSESVLD_Pos (19U)#define USB_OTG_GOTGCTL_ASVLD USB_OTG_GOTGCTL_ASVLD_Msk#define USB_OTG_GOTGCTL_ASVLD_Msk (0x1UL << USB_OTG_GOTGCTL_ASVLD_Pos)#define USB_OTG_GOTGCTL_ASVLD_Pos (18U)#define USB_OTG_GOTGCTL_DBCT USB_OTG_GOTGCTL_DBCT_Msk#define USB_OTG_GOTGCTL_DBCT_Msk (0x1UL << USB_OTG_GOTGCTL_DBCT_Pos)#define USB_OTG_GOTGCTL_DBCT_Pos (17U)#define USB_OTG_GOTGCTL_CIDSTS USB_OTG_GOTGCTL_CIDSTS_Msk#define USB_OTG_GOTGCTL_CIDSTS_Msk (0x1UL << USB_OTG_GOTGCTL_CIDSTS_Pos)#define USB_OTG_GOTGCTL_CIDSTS_Pos (16U)#define USB_OTG_GOTGCTL_EHEN USB_OTG_GOTGCTL_EHEN_Msk#define USB_OTG_GOTGCTL_EHEN_Msk (0x1UL << USB_OTG_GOTGCTL_EHEN_Pos)#define USB_OTG_GOTGCTL_EHEN_Pos (12U)#define USB_OTG_GOTGCTL_DHNPEN USB_OTG_GOTGCTL_DHNPEN_Msk#define USB_OTG_GOTGCTL_DHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_DHNPEN_Pos)#define USB_OTG_GOTGCTL_DHNPEN_Pos (11U)#define USB_OTG_GOTGCTL_HSHNPEN USB_OTG_GOTGCTL_HSHNPEN_Msk#define USB_OTG_GOTGCTL_HSHNPEN_Msk (0x1UL << USB_OTG_GOTGCTL_HSHNPEN_Pos)#define USB_OTG_GOTGCTL_HSHNPEN_Pos (10U)#define USB_OTG_GOTGCTL_HNPRQ USB_OTG_GOTGCTL_HNPRQ_Msk#define USB_OTG_GOTGCTL_HNPRQ_Msk (0x1UL << USB_OTG_GOTGCTL_HNPRQ_Pos)#define USB_OTG_GOTGCTL_HNPRQ_Pos (9U)#define USB_OTG_GOTGCTL_HNGSCS USB_OTG_GOTGCTL_HNGSCS_Msk#define USB_OTG_GOTGCTL_HNGSCS_Msk (0x1UL << USB_OTG_GOTGCTL_HNGSCS_Pos)#define USB_OTG_GOTGCTL_HNGSCS_Pos (8U)#define USB_OTG_GOTGCTL_BVALOVAL USB_OTG_GOTGCTL_BVALOVAL_Msk#define USB_OTG_GOTGCTL_BVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOVAL_Pos)#define USB_OTG_GOTGCTL_BVALOVAL_Pos (7U)#define USB_OTG_GOTGCTL_BVALOEN USB_OTG_GOTGCTL_BVALOEN_Msk#define USB_OTG_GOTGCTL_BVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_BVALOEN_Pos)#define USB_OTG_GOTGCTL_BVALOEN_Pos (6U)#define USB_OTG_GOTGCTL_AVALOVAL USB_OTG_GOTGCTL_AVALOVAL_Msk#define USB_OTG_GOTGCTL_AVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOVAL_Pos)#define USB_OTG_GOTGCTL_AVALOVAL_Pos (5U)#define USB_OTG_GOTGCTL_AVALOEN USB_OTG_GOTGCTL_AVALOEN_Msk#define USB_OTG_GOTGCTL_AVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_AVALOEN_Pos)#define USB_OTG_GOTGCTL_AVALOEN_Pos (4U)#define USB_OTG_GOTGCTL_VBVALOVAL USB_OTG_GOTGCTL_VBVALOVAL_Msk#define USB_OTG_GOTGCTL_VBVALOVAL_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOVAL_Pos)#define USB_OTG_GOTGCTL_VBVALOVAL_Pos (3U)#define USB_OTG_GOTGCTL_VBVALOEN USB_OTG_GOTGCTL_VBVALOEN_Msk#define USB_OTG_GOTGCTL_VBVALOEN_Msk (0x1UL << USB_OTG_GOTGCTL_VBVALOEN_Pos)#define USB_OTG_GOTGCTL_VBVALOEN_Pos (2U)#define USB_OTG_GOTGCTL_SRQ USB_OTG_GOTGCTL_SRQ_Msk#define USB_OTG_GOTGCTL_SRQ_Msk (0x1UL << USB_OTG_GOTGCTL_SRQ_Pos)#define USB_OTG_GOTGCTL_SRQ_Pos (1U)#define USB_OTG_GOTGCTL_SRQSCS USB_OTG_GOTGCTL_SRQSCS_Msk#define USB_OTG_GOTGCTL_SRQSCS_Msk (0x1UL << USB_OTG_GOTGCTL_SRQSCS_Pos)#define USB_OTG_GOTGCTL_SRQSCS_Pos (0U)#define ETH_DMACHRBAR_HRBAP ETH_DMACHRBAR_HRBAP_Msk#define ETH_DMACHRBAR_HRBAP_Msk (0xFFFFFFFFUL << ETH_DMACHRBAR_HRBAP_Pos)#define ETH_DMACHRBAR_HRBAP_Pos (0U)#define ETH_DMACHTBAR_HTBAP ETH_DMACHTBAR_HTBAP_Msk#define ETH_DMACHTBAR_HTBAP_Msk (0xFFFFFFFFUL << ETH_DMACHTBAR_HTBAP_Pos)#define ETH_DMACHTBAR_HTBAP_Pos (0U)#define ETH_DMACHRDR_HRDAP ETH_DMACHRDR_HRDAP_Msk#define ETH_DMACHRDR_HRDAP_Msk (0xFFFFFFFFUL << ETH_DMACHRDR_HRDAP_Pos)#define ETH_DMACHRDR_HRDAP_Pos (0U)#define ETH_DMACHTDR_HTDAP ETH_DMACHTDR_HTDAP_Msk#define ETH_DMACHTDR_HTDAP_Msk (0xFFFFFFFFUL << ETH_DMACHTDR_HTDAP_Pos)#define ETH_DMACHTDR_HTDAP_Pos (0U)#define ETH_DMAMFBOCR_MFC ETH_DMAMFBOCR_MFC_Msk#define ETH_DMAMFBOCR_MFC_Msk (0xFFFFUL << ETH_DMAMFBOCR_MFC_Pos)#define ETH_DMAMFBOCR_MFC_Pos (0U)#define ETH_DMAMFBOCR_OMFC ETH_DMAMFBOCR_OMFC_Msk#define ETH_DMAMFBOCR_OMFC_Msk (0x1UL << ETH_DMAMFBOCR_OMFC_Pos)#define ETH_DMAMFBOCR_OMFC_Pos (16U)#define ETH_DMAMFBOCR_MFA ETH_DMAMFBOCR_MFA_Msk#define ETH_DMAMFBOCR_MFA_Msk (0x7FFUL << ETH_DMAMFBOCR_MFA_Pos)#define ETH_DMAMFBOCR_MFA_Pos (17U)#define ETH_DMAMFBOCR_OFOC ETH_DMAMFBOCR_OFOC_Msk#define ETH_DMAMFBOCR_OFOC_Msk (0x1UL << ETH_DMAMFBOCR_OFOC_Pos)#define ETH_DMAMFBOCR_OFOC_Pos (28U)#define ETH_DMAIER_TIE ETH_DMAIER_TIE_Msk#define ETH_DMAIER_TIE_Msk (0x1UL << ETH_DMAIER_TIE_Pos)#define ETH_DMAIER_TIE_Pos (0U)#define ETH_DMAIER_TPSIE ETH_DMAIER_TPSIE_Msk#define ETH_DMAIER_TPSIE_Msk (0x1UL << ETH_DMAIER_TPSIE_Pos)#define ETH_DMAIER_TPSIE_Pos (1U)#define ETH_DMAIER_TBUIE ETH_DMAIER_TBUIE_Msk#define ETH_DMAIER_TBUIE_Msk (0x1UL << ETH_DMAIER_TBUIE_Pos)#define ETH_DMAIER_TBUIE_Pos (2U)#define ETH_DMAIER_TJTIE ETH_DMAIER_TJTIE_Msk#define ETH_DMAIER_TJTIE_Msk (0x1UL << ETH_DMAIER_TJTIE_Pos)#define ETH_DMAIER_TJTIE_Pos (3U)#define ETH_DMAIER_ROIE ETH_DMAIER_ROIE_Msk#define ETH_DMAIER_ROIE_Msk (0x1UL << ETH_DMAIER_ROIE_Pos)#define ETH_DMAIER_ROIE_Pos (4U)#define ETH_DMAIER_TUIE ETH_DMAIER_TUIE_Msk#define ETH_DMAIER_TUIE_Msk (0x1UL << ETH_DMAIER_TUIE_Pos)#define ETH_DMAIER_TUIE_Pos (5U)#define ETH_DMAIER_RIE ETH_DMAIER_RIE_Msk#define ETH_DMAIER_RIE_Msk (0x1UL << ETH_DMAIER_RIE_Pos)#define ETH_DMAIER_RIE_Pos (6U)#define ETH_DMAIER_RBUIE ETH_DMAIER_RBUIE_Msk#define ETH_DMAIER_RBUIE_Msk (0x1UL << ETH_DMAIER_RBUIE_Pos)#define ETH_DMAIER_RBUIE_Pos (7U)#define ETH_DMAIER_RPSIE ETH_DMAIER_RPSIE_Msk#define ETH_DMAIER_RPSIE_Msk (0x1UL << ETH_DMAIER_RPSIE_Pos)#define ETH_DMAIER_RPSIE_Pos (8U)#define ETH_DMAIER_RWTIE ETH_DMAIER_RWTIE_Msk#define ETH_DMAIER_RWTIE_Msk (0x1UL << ETH_DMAIER_RWTIE_Pos)#define ETH_DMAIER_RWTIE_Pos (9U)#define ETH_DMAIER_ETIE ETH_DMAIER_ETIE_Msk#define ETH_DMAIER_ETIE_Msk (0x1UL << ETH_DMAIER_ETIE_Pos)#define ETH_DMAIER_ETIE_Pos (10U)#define ETH_DMAIER_FBEIE ETH_DMAIER_FBEIE_Msk#define ETH_DMAIER_FBEIE_Msk (0x1UL << ETH_DMAIER_FBEIE_Pos)#define ETH_DMAIER_FBEIE_Pos (13U)#define ETH_DMAIER_ERIE ETH_DMAIER_ERIE_Msk#define ETH_DMAIER_ERIE_Msk (0x1UL << ETH_DMAIER_ERIE_Pos)#define ETH_DMAIER_ERIE_Pos (14U)#define ETH_DMAIER_AISE ETH_DMAIER_AISE_Msk#define ETH_DMAIER_AISE_Msk (0x1UL << ETH_DMAIER_AISE_Pos)#define ETH_DMAIER_AISE_Pos (15U)#define ETH_DMAIER_NISE ETH_DMAIER_NISE_Msk#define ETH_DMAIER_NISE_Msk (0x1UL << ETH_DMAIER_NISE_Pos)#define ETH_DMAIER_NISE_Pos (16U)#define ETH_DMAOMR_SR ETH_DMAOMR_SR_Msk#define ETH_DMAOMR_SR_Msk (0x1UL << ETH_DMAOMR_SR_Pos)#define ETH_DMAOMR_SR_Pos (1U)#define ETH_DMAOMR_OSF ETH_DMAOMR_OSF_Msk#define ETH_DMAOMR_OSF_Msk (0x1UL << ETH_DMAOMR_OSF_Pos)#define DSI_TCCR0_HSTX_TOCNT7 DSI_TCCR0_HSTX_TOCNT7_Msk#define DSI_TCCR0_HSTX_TOCNT7_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT7_Pos)#define DSI_TCCR0_HSTX_TOCNT7_Pos (23U)#define DSI_TCCR0_HSTX_TOCNT6 DSI_TCCR0_HSTX_TOCNT6_Msk#define DSI_TCCR0_HSTX_TOCNT6_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT6_Pos)#define DSI_TCCR0_HSTX_TOCNT6_Pos (22U)#define DSI_TCCR0_HSTX_TOCNT5 DSI_TCCR0_HSTX_TOCNT5_Msk#define DSI_TCCR0_HSTX_TOCNT5_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT5_Pos)#define DSI_TCCR0_HSTX_TOCNT5_Pos (21U)#define DSI_TCCR0_HSTX_TOCNT4 DSI_TCCR0_HSTX_TOCNT4_Msk#define DSI_TCCR0_HSTX_TOCNT4_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT4_Pos)#define DSI_TCCR0_HSTX_TOCNT4_Pos (20U)#define DSI_TCCR0_HSTX_TOCNT3 DSI_TCCR0_HSTX_TOCNT3_Msk#define DSI_TCCR0_HSTX_TOCNT3_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT3_Pos)#define DSI_TCCR0_HSTX_TOCNT3_Pos (19U)#define DSI_TCCR0_HSTX_TOCNT2 DSI_TCCR0_HSTX_TOCNT2_Msk#define DSI_TCCR0_HSTX_TOCNT2_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT2_Pos)#define DSI_TCCR0_HSTX_TOCNT2_Pos (18U)#define DSI_TCCR0_HSTX_TOCNT1 DSI_TCCR0_HSTX_TOCNT1_Msk#define DSI_TCCR0_HSTX_TOCNT1_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT1_Pos)#define DSI_TCCR0_HSTX_TOCNT1_Pos (17U)#define DSI_TCCR0_HSTX_TOCNT0 DSI_TCCR0_HSTX_TOCNT0_Msk#define DSI_TCCR0_HSTX_TOCNT0_Msk (0x1UL << DSI_TCCR0_HSTX_TOCNT0_Pos)#define DSI_TCCR0_HSTX_TOCNT0_Pos (16U)#define DSI_TCCR0_HSTX_TOCNT DSI_TCCR0_HSTX_TOCNT_Msk#define DSI_TCCR0_HSTX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_HSTX_TOCNT_Pos)#define DSI_TCCR0_HSTX_TOCNT_Pos (16U)#define DSI_TCCR0_LPRX_TOCNT15 DSI_TCCR0_LPRX_TOCNT15_Msk#define DSI_TCCR0_LPRX_TOCNT15_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT15_Pos)#define DSI_TCCR0_LPRX_TOCNT15_Pos (15U)#define DSI_TCCR0_LPRX_TOCNT14 DSI_TCCR0_LPRX_TOCNT14_Msk#define DSI_TCCR0_LPRX_TOCNT14_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT14_Pos)#define DSI_TCCR0_LPRX_TOCNT14_Pos (14U)#define DSI_TCCR0_LPRX_TOCNT13 DSI_TCCR0_LPRX_TOCNT13_Msk#define DSI_TCCR0_LPRX_TOCNT13_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT13_Pos)#define DSI_TCCR0_LPRX_TOCNT13_Pos (13U)#define DSI_TCCR0_LPRX_TOCNT12 DSI_TCCR0_LPRX_TOCNT12_Msk#define DSI_TCCR0_LPRX_TOCNT12_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT12_Pos)#define DSI_TCCR0_LPRX_TOCNT12_Pos (12U)#define DSI_TCCR0_LPRX_TOCNT11 DSI_TCCR0_LPRX_TOCNT11_Msk#define DSI_TCCR0_LPRX_TOCNT11_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT11_Pos)#define DSI_TCCR0_LPRX_TOCNT11_Pos (11U)#define DSI_TCCR0_LPRX_TOCNT10 DSI_TCCR0_LPRX_TOCNT10_Msk#define DSI_TCCR0_LPRX_TOCNT10_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT10_Pos)#define DSI_TCCR0_LPRX_TOCNT10_Pos (10U)#define DSI_TCCR0_LPRX_TOCNT9 DSI_TCCR0_LPRX_TOCNT9_Msk#define DSI_TCCR0_LPRX_TOCNT9_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT9_Pos)#define DSI_TCCR0_LPRX_TOCNT9_Pos (9U)#define DSI_TCCR0_LPRX_TOCNT8 DSI_TCCR0_LPRX_TOCNT8_Msk#define DSI_TCCR0_LPRX_TOCNT8_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT8_Pos)#define DSI_TCCR0_LPRX_TOCNT8_Pos (8U)#define DSI_TCCR0_LPRX_TOCNT7 DSI_TCCR0_LPRX_TOCNT7_Msk#define DSI_TCCR0_LPRX_TOCNT7_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT7_Pos)#define DSI_TCCR0_LPRX_TOCNT7_Pos (7U)#define DSI_TCCR0_LPRX_TOCNT6 DSI_TCCR0_LPRX_TOCNT6_Msk#define DSI_TCCR0_LPRX_TOCNT6_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT6_Pos)#define DSI_TCCR0_LPRX_TOCNT6_Pos (6U)#define DSI_TCCR0_LPRX_TOCNT5 DSI_TCCR0_LPRX_TOCNT5_Msk#define DSI_TCCR0_LPRX_TOCNT5_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT5_Pos)#define DSI_TCCR0_LPRX_TOCNT5_Pos (5U)#define DSI_TCCR0_LPRX_TOCNT4 DSI_TCCR0_LPRX_TOCNT4_Msk#define DSI_TCCR0_LPRX_TOCNT4_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT4_Pos)#define DSI_TCCR0_LPRX_TOCNT4_Pos (4U)#define DSI_TCCR0_LPRX_TOCNT3 DSI_TCCR0_LPRX_TOCNT3_Msk#define DSI_TCCR0_LPRX_TOCNT3_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT3_Pos)#define DSI_TCCR0_LPRX_TOCNT3_Pos (3U)#define DSI_TCCR0_LPRX_TOCNT2 DSI_TCCR0_LPRX_TOCNT2_Msk#define DSI_TCCR0_LPRX_TOCNT2_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT2_Pos)#define DSI_TCCR0_LPRX_TOCNT2_Pos (2U)#define DSI_TCCR0_LPRX_TOCNT1 DSI_TCCR0_LPRX_TOCNT1_Msk#define DSI_TCCR0_LPRX_TOCNT1_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT1_Pos)#define DSI_TCCR0_LPRX_TOCNT1_Pos (1U)#define DSI_TCCR0_LPRX_TOCNT0 DSI_TCCR0_LPRX_TOCNT0_Msk#define DSI_TCCR0_LPRX_TOCNT0_Msk (0x1UL << DSI_TCCR0_LPRX_TOCNT0_Pos)#define DSI_TCCR0_LPRX_TOCNT0_Pos (0U)#define DSI_TCCR0_LPRX_TOCNT DSI_TCCR0_LPRX_TOCNT_Msk#define DSI_TCCR0_LPRX_TOCNT_Msk (0xFFFFUL << DSI_TCCR0_LPRX_TOCNT_Pos)#define DSI_TCCR0_LPRX_TOCNT_Pos (0U)#define DSI_GPSR_RCB DSI_GPSR_RCB_Msk#define DSI_GPSR_RCB_Msk (0x1UL << DSI_GPSR_RCB_Pos)#define DSI_GPSR_RCB_Pos (6U)#define DSI_GPSR_PRDFF DSI_GPSR_PRDFF_Msk#define DSI_GPSR_PRDFF_Msk (0x1UL << DSI_GPSR_PRDFF_Pos)#define DSI_GPSR_PRDFF_Pos (5U)#define DSI_GPSR_PRDFE DSI_GPSR_PRDFE_Msk#define DSI_GPSR_PRDFE_Msk (0x1UL << DSI_GPSR_PRDFE_Pos)#define DSI_GPSR_PRDFE_Pos (4U)#define DSI_GPSR_PWRFF DSI_GPSR_PWRFF_Msk#define DSI_GPSR_PWRFF_Msk (0x1UL << DSI_GPSR_PWRFF_Pos)#define DSI_GPSR_PWRFF_Pos (3U)#define DSI_GPSR_PWRFE DSI_GPSR_PWRFE_Msk#define DSI_GPSR_PWRFE_Msk (0x1UL << DSI_GPSR_PWRFE_Pos)#define DSI_GPSR_PWRFE_Pos (2U)#define DSI_GPSR_CMDFF DSI_GPSR_CMDFF_Msk#define DSI_GPSR_CMDFF_Msk (0x1UL << DSI_GPSR_CMDFF_Pos)#define DSI_GPSR_CMDFF_Pos (1U)#define DSI_GPSR_CMDFE DSI_GPSR_CMDFE_Msk#define DSI_GPSR_CMDFE_Msk (0x1UL << DSI_GPSR_CMDFE_Pos)#define DSI_GPSR_CMDFE_Pos (0U)#define DSI_GPDR_DATA4_7 (0x80UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_6 (0x40UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_5 (0x20UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_4 (0x10UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_3 (0x08UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_2 (0x04UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_1 (0x02UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_0 (0x01UL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4 DSI_GPDR_DATA4_Msk#define DSI_GPDR_DATA4_Msk (0xFFUL << DSI_GPDR_DATA4_Pos)#define DSI_GPDR_DATA4_Pos (24U)#define DSI_GPDR_DATA3_7 (0x80UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_6 (0x40UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_5 (0x20UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_4 (0x10UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_3 (0x08UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_2 (0x04UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_1 (0x02UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_0 (0x01UL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3 DSI_GPDR_DATA3_Msk#define DSI_GPDR_DATA3_Msk (0xFFUL << DSI_GPDR_DATA3_Pos)#define DSI_GPDR_DATA3_Pos (16U)#define DSI_GPDR_DATA2_7 (0x80UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_6 (0x40UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_5 (0x20UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_4 (0x10UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_3 (0x08UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_2 (0x04UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_1 (0x02UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_0 (0x01UL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2 DSI_GPDR_DATA2_Msk#define DSI_GPDR_DATA2_Msk (0xFFUL << DSI_GPDR_DATA2_Pos)#define DSI_GPDR_DATA2_Pos (8U)#define DSI_GPDR_DATA1_7 (0x80UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_6 (0x40UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_5 (0x20UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_4 (0x10UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_3 (0x08UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_2 (0x04UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_1 (0x02UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_0 (0x01UL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1 DSI_GPDR_DATA1_Msk#define DSI_GPDR_DATA1_Msk (0xFFUL << DSI_GPDR_DATA1_Pos)#define DSI_GPDR_DATA1_Pos (0U)#define DSI_GHCR_WCMSB7 DSI_GHCR_WCMSB7_Msk#define DSI_GHCR_WCMSB7_Msk (0x1UL << DSI_GHCR_WCMSB7_Pos)#define DSI_GHCR_WCMSB7_Pos (23U)#define DSI_GHCR_WCMSB6 DSI_GHCR_WCMSB6_Msk#define DSI_GHCR_WCMSB6_Msk (0x1UL << DSI_GHCR_WCMSB6_Pos)#define DSI_GHCR_WCMSB6_Pos (22U)#define DSI_GHCR_WCMSB5 DSI_GHCR_WCMSB5_Msk#define DSI_GHCR_WCMSB5_Msk (0x1UL << DSI_GHCR_WCMSB5_Pos)#define DSI_GHCR_WCMSB5_Pos (21U)#define DSI_GHCR_WCMSB4 DSI_GHCR_WCMSB4_Msk#define DSI_GHCR_WCMSB4_Msk (0x1UL << DSI_GHCR_WCMSB4_Pos)#define DSI_GHCR_WCMSB4_Pos (20U)#define DSI_GHCR_WCMSB3 DSI_GHCR_WCMSB3_Msk#define DSI_GHCR_WCMSB3_Msk (0x1UL << DSI_GHCR_WCMSB3_Pos)#define DSI_GHCR_WCMSB3_Pos (19U)#define DSI_GHCR_WCMSB2 DSI_GHCR_WCMSB2_Msk#define DSI_GHCR_WCMSB2_Msk (0x1UL << DSI_GHCR_WCMSB2_Pos)#define DSI_GHCR_WCMSB2_Pos (18U)#define DSI_GHCR_WCMSB1 DSI_GHCR_WCMSB1_Msk#define DSI_GHCR_WCMSB1_Msk (0x1UL << DSI_GHCR_WCMSB1_Pos)#define DSI_GHCR_WCMSB1_Pos (17U)#define DSI_GHCR_WCMSB0 DSI_GHCR_WCMSB0_Msk#define DSI_GHCR_WCMSB0_Msk (0x1UL << DSI_GHCR_WCMSB0_Pos)#define DSI_GHCR_WCMSB0_Pos (16U)#define DSI_GHCR_WCMSB DSI_GHCR_WCMSB_Msk#define DSI_GHCR_WCMSB_Msk (0xFFUL << DSI_GHCR_WCMSB_Pos)#define DSI_GHCR_WCMSB_Pos (16U)#define DSI_GHCR_WCLSB7 DSI_GHCR_WCLSB7_Msk#define DSI_GHCR_WCLSB7_Msk (0x1UL << DSI_GHCR_WCLSB7_Pos)#define DSI_GHCR_WCLSB7_Pos (15U)#define DSI_GHCR_WCLSB6 DSI_GHCR_WCLSB6_Msk#define DSI_GHCR_WCLSB6_Msk (0x1UL << DSI_GHCR_WCLSB6_Pos)#define DSI_GHCR_WCLSB6_Pos (14U)#define DSI_GHCR_WCLSB5 DSI_GHCR_WCLSB5_Msk#define DSI_GHCR_WCLSB5_Msk (0x1UL << DSI_GHCR_WCLSB5_Pos)#define DSI_GHCR_WCLSB5_Pos (13U)#define DSI_GHCR_WCLSB4 DSI_GHCR_WCLSB4_Msk#define DSI_GHCR_WCLSB4_Msk (0x1UL << DSI_GHCR_WCLSB4_Pos)#define DSI_GHCR_WCLSB4_Pos (12U)#define DSI_GHCR_WCLSB3 DSI_GHCR_WCLSB3_Msk#define DSI_GHCR_WCLSB3_Msk (0x1UL << DSI_GHCR_WCLSB3_Pos)#define DSI_GHCR_WCLSB3_Pos (11U)#define DSI_GHCR_WCLSB2 DSI_GHCR_WCLSB2_Msk#define DSI_GHCR_WCLSB2_Msk (0x1UL << DSI_GHCR_WCLSB2_Pos)#define DSI_GHCR_WCLSB2_Pos (10U)#define DSI_GHCR_WCLSB1 DSI_GHCR_WCLSB1_Msk#define DSI_GHCR_WCLSB1_Msk (0x1UL << DSI_GHCR_WCLSB1_Pos)#define DSI_GHCR_WCLSB1_Pos (9U)#define DSI_GHCR_WCLSB0 DSI_GHCR_WCLSB0_Msk#define DSI_GHCR_WCLSB0_Msk (0x1UL << DSI_GHCR_WCLSB0_Pos)#define DSI_GHCR_WCLSB0_Pos (8U)#define DSI_GHCR_WCLSB DSI_GHCR_WCLSB_Msk#define DSI_GHCR_WCLSB_Msk (0xFFUL << DSI_GHCR_WCLSB_Pos)#define DSI_GHCR_WCLSB_Pos (8U)#define DSI_GHCR_VCID1 DSI_GHCR_VCID1_Msk#define DSI_GHCR_VCID1_Msk (0x1UL << DSI_GHCR_VCID1_Pos)#define DSI_GHCR_VCID1_Pos (7U)#define DSI_GHCR_VCID0 DSI_GHCR_VCID0_Msk#define DSI_GHCR_VCID0_Msk (0x1UL << DSI_GHCR_VCID0_Pos)#define DSI_GHCR_VCID0_Pos (6U)#define DSI_GHCR_VCID DSI_GHCR_VCID_Msk#define DSI_GHCR_VCID_Msk (0x3UL << DSI_GHCR_VCID_Pos)#define DSI_GHCR_VCID_Pos (6U)#define DSI_GHCR_DT5 DSI_GHCR_DT5_Msk#define DSI_GHCR_DT5_Msk (0x1UL << DSI_GHCR_DT5_Pos)#define DSI_GHCR_DT5_Pos (5U)#define DSI_GHCR_DT4 DSI_GHCR_DT4_Msk#define DSI_GHCR_DT4_Msk (0x1UL << DSI_GHCR_DT4_Pos)#define DSI_GHCR_DT4_Pos (4U)#define DSI_GHCR_DT3 DSI_GHCR_DT3_Msk#define DSI_GHCR_DT3_Msk (0x1UL << DSI_GHCR_DT3_Pos)#define DSI_GHCR_DT3_Pos (3U)#define DSI_GHCR_DT2 DSI_GHCR_DT2_Msk#define DSI_GHCR_DT2_Msk (0x1UL << DSI_GHCR_DT2_Pos)#define DSI_GHCR_DT2_Pos (2U)#define DSI_GHCR_DT1 DSI_GHCR_DT1_Msk#define DSI_GHCR_DT1_Msk (0x1UL << DSI_GHCR_DT1_Pos)#define DSI_GHCR_DT1_Pos (1U)#define DSI_GHCR_DT0 DSI_GHCR_DT0_Msk#define DSI_GHCR_DT0_Msk (0x1UL << DSI_GHCR_DT0_Pos)#define DSI_GHCR_DT0_Pos (0U)#define DSI_GHCR_DT DSI_GHCR_DT_Msk#define DSI_GHCR_DT_Msk (0x3FUL << DSI_GHCR_DT_Pos)#define DSI_GHCR_DT_Pos (0U)#define DSI_CMCR_MRDPS DSI_CMCR_MRDPS_Msk#define DSI_CMCR_MRDPS_Msk (0x1UL << DSI_CMCR_MRDPS_Pos)#define DSI_CMCR_MRDPS_Pos (24U)#define DSI_CMCR_DLWTX DSI_CMCR_DLWTX_Msk#define DSI_CMCR_DLWTX_Msk (0x1UL << DSI_CMCR_DLWTX_Pos)#define DSI_CMCR_DLWTX_Pos (19U)#define DSI_CMCR_DSR0TX DSI_CMCR_DSR0TX_Msk#define DSI_CMCR_DSR0TX_Msk (0x1UL << DSI_CMCR_DSR0TX_Pos)#define DSI_CMCR_DSR0TX_Pos (18U)#define DSI_CMCR_DSW1TX DSI_CMCR_DSW1TX_Msk#define DSI_CMCR_DSW1TX_Msk (0x1UL << DSI_CMCR_DSW1TX_Pos)#define DSI_CMCR_DSW1TX_Pos (17U)#define DSI_CMCR_DSW0TX DSI_CMCR_DSW0TX_Msk#define DSI_CMCR_DSW0TX_Msk (0x1UL << DSI_CMCR_DSW0TX_Pos)#define DSI_CMCR_DSW0TX_Pos (16U)#define DSI_CMCR_GLWTX DSI_CMCR_GLWTX_Msk#define DSI_CMCR_GLWTX_Msk (0x1UL << DSI_CMCR_GLWTX_Pos)#define DSI_CMCR_GLWTX_Pos (14U)#define DSI_CMCR_GSR2TX DSI_CMCR_GSR2TX_Msk#define DSI_CMCR_GSR2TX_Msk (0x1UL << DSI_CMCR_GSR2TX_Pos)#define DSI_CMCR_GSR2TX_Pos (13U)#define DSI_CMCR_GSR1TX DSI_CMCR_GSR1TX_Msk#define DSI_CMCR_GSR1TX_Msk (0x1UL << DSI_CMCR_GSR1TX_Pos)#define DSI_CMCR_GSR1TX_Pos (12U)#define DSI_CMCR_GSR0TX DSI_CMCR_GSR0TX_Msk#define DSI_CMCR_GSR0TX_Msk (0x1UL << DSI_CMCR_GSR0TX_Pos)#define DSI_CMCR_GSR0TX_Pos (11U)#define DSI_CMCR_GSW2TX DSI_CMCR_GSW2TX_Msk#define DSI_CMCR_GSW2TX_Msk (0x1UL << DSI_CMCR_GSW2TX_Pos)#define DSI_CMCR_GSW2TX_Pos (10U)#define DSI_CMCR_GSW1TX DSI_CMCR_GSW1TX_Msk#define DSI_CMCR_GSW1TX_Msk (0x1UL << DSI_CMCR_GSW1TX_Pos)#define DSI_CMCR_GSW1TX_Pos (9U)#define DSI_CMCR_GSW0TX DSI_CMCR_GSW0TX_Msk#define DSI_CMCR_GSW0TX_Msk (0x1UL << DSI_CMCR_GSW0TX_Pos)#define DSI_CMCR_GSW0TX_Pos (8U)#define DSI_CMCR_ARE DSI_CMCR_ARE_Msk#define DSI_CMCR_ARE_Msk (0x1UL << DSI_CMCR_ARE_Pos)#define DSI_CMCR_ARE_Pos (1U)#define DSI_CMCR_TEARE DSI_CMCR_TEARE_Msk#define DSI_CMCR_TEARE_Msk (0x1UL << DSI_CMCR_TEARE_Pos)#define DSI_CMCR_TEARE_Pos (0U)#define DSI_LCCR_CMDSIZE15 DSI_LCCR_CMDSIZE15_Msk#define DSI_LCCR_CMDSIZE15_Msk (0x1UL << DSI_LCCR_CMDSIZE15_Pos)#define DSI_LCCR_CMDSIZE15_Pos (15U)#define DSI_LCCR_CMDSIZE14 DSI_LCCR_CMDSIZE14_Msk#define DSI_LCCR_CMDSIZE14_Msk (0x1UL << DSI_LCCR_CMDSIZE14_Pos)#define DSI_LCCR_CMDSIZE14_Pos (14U)#define DSI_LCCR_CMDSIZE13 DSI_LCCR_CMDSIZE13_Msk#define DSI_LCCR_CMDSIZE13_Msk (0x1UL << DSI_LCCR_CMDSIZE13_Pos)#define DSI_LCCR_CMDSIZE13_Pos (13U)#define DSI_LCCR_CMDSIZE12 DSI_LCCR_CMDSIZE12_Msk#define DSI_LCCR_CMDSIZE12_Msk (0x1UL << DSI_LCCR_CMDSIZE12_Pos)#define DSI_LCCR_CMDSIZE12_Pos (12U)#define DSI_LCCR_CMDSIZE11 DSI_LCCR_CMDSIZE11_Msk#define DSI_LCCR_CMDSIZE11_Msk (0x1UL << DSI_LCCR_CMDSIZE11_Pos)#define DSI_LCCR_CMDSIZE11_Pos (11U)#define DSI_LCCR_CMDSIZE10 DSI_LCCR_CMDSIZE10_Msk#define DSI_LCCR_CMDSIZE10_Msk (0x1UL << DSI_LCCR_CMDSIZE10_Pos)#define DSI_LCCR_CMDSIZE10_Pos (10U)#define DSI_LCCR_CMDSIZE9 DSI_LCCR_CMDSIZE9_Msk#define DSI_LCCR_CMDSIZE9_Msk (0x1UL << DSI_LCCR_CMDSIZE9_Pos)#define DSI_LCCR_CMDSIZE9_Pos (9U)#define DSI_LCCR_CMDSIZE8 DSI_LCCR_CMDSIZE8_Msk#define DSI_LCCR_CMDSIZE8_Msk (0x1UL << DSI_LCCR_CMDSIZE8_Pos)#define DSI_LCCR_CMDSIZE8_Pos (8U)#define DSI_LCCR_CMDSIZE7 DSI_LCCR_CMDSIZE7_Msk#define DSI_LCCR_CMDSIZE7_Msk (0x1UL << DSI_LCCR_CMDSIZE7_Pos)#define DSI_LCCR_CMDSIZE7_Pos (7U)#define DSI_LCCR_CMDSIZE6 DSI_LCCR_CMDSIZE6_Msk#define DSI_LCCR_CMDSIZE6_Msk (0x1UL << DSI_LCCR_CMDSIZE6_Pos)#define DSI_LCCR_CMDSIZE6_Pos (6U)#define DSI_LCCR_CMDSIZE5 DSI_LCCR_CMDSIZE5_Msk#define DSI_LCCR_CMDSIZE5_Msk (0x1UL << DSI_LCCR_CMDSIZE5_Pos)#define DSI_LCCR_CMDSIZE5_Pos (5U)#define DSI_LCCR_CMDSIZE4 DSI_LCCR_CMDSIZE4_Msk#define DSI_LCCR_CMDSIZE4_Msk (0x1UL << DSI_LCCR_CMDSIZE4_Pos)#define DSI_LCCR_CMDSIZE4_Pos (4U)#define DSI_LCCR_CMDSIZE3 DSI_LCCR_CMDSIZE3_Msk#define DSI_LCCR_CMDSIZE3_Msk (0x1UL << DSI_LCCR_CMDSIZE3_Pos)#define DSI_LCCR_CMDSIZE3_Pos (3U)#define DSI_LCCR_CMDSIZE2 DSI_LCCR_CMDSIZE2_Msk#define DSI_LCCR_CMDSIZE2_Msk (0x1UL << DSI_LCCR_CMDSIZE2_Pos)#define DSI_LCCR_CMDSIZE2_Pos (2U)#define DSI_LCCR_CMDSIZE1 DSI_LCCR_CMDSIZE1_Msk#define DSI_LCCR_CMDSIZE1_Msk (0x1UL << DSI_LCCR_CMDSIZE1_Pos)#define DSI_LCCR_CMDSIZE1_Pos (1U)#define DSI_LCCR_CMDSIZE0 DSI_LCCR_CMDSIZE0_Msk#define DSI_LCCR_CMDSIZE0_Msk (0x1UL << DSI_LCCR_CMDSIZE0_Pos)#define DSI_LCCR_CMDSIZE0_Pos (0U)#define DSI_LCCR_CMDSIZE DSI_LCCR_CMDSIZE_Msk#define DSI_LCCR_CMDSIZE_Msk (0xFFFFUL << DSI_LCCR_CMDSIZE_Pos)#define DSI_LCCR_CMDSIZE_Pos (0U)#define DSI_VVACR_VA13 DSI_VVACR_VA13_Msk#define DSI_VVACR_VA13_Msk (0x1UL << DSI_VVACR_VA13_Pos)#define DSI_VVACR_VA13_Pos (13U)#define DSI_VVACR_VA12 DSI_VVACR_VA12_Msk#define DSI_VVACR_VA12_Msk (0x1UL << DSI_VVACR_VA12_Pos)#define DSI_VVACR_VA12_Pos (12U)#define DSI_VVACR_VA11 DSI_VVACR_VA11_Msk#define DSI_VVACR_VA11_Msk (0x1UL << DSI_VVACR_VA11_Pos)#define DSI_VVACR_VA11_Pos (11U)#define DSI_VVACR_VA10 DSI_VVACR_VA10_Msk#define DSI_VVACR_VA10_Msk (0x1UL << DSI_VVACR_VA10_Pos)#define DSI_VVACR_VA10_Pos (10U)#define DSI_VVACR_VA9 DSI_VVACR_VA9_Msk#define DSI_VVACR_VA9_Msk (0x1UL << DSI_VVACR_VA9_Pos)#define DSI_VVACR_VA9_Pos (9U)#define DSI_VVACR_VA8 DSI_VVACR_VA8_Msk#define DSI_VVACR_VA8_Msk (0x1UL << DSI_VVACR_VA8_Pos)#define DSI_VVACR_VA8_Pos (8U)#define DSI_VVACR_VA7 DSI_VVACR_VA7_Msk#define DSI_VVACR_VA7_Msk (0x1UL << DSI_VVACR_VA7_Pos)#define DSI_VVACR_VA7_Pos (7U)#define DSI_VVACR_VA6 DSI_VVACR_VA6_Msk#define DSI_VVACR_VA6_Msk (0x1UL << DSI_VVACR_VA6_Pos)#define DSI_VVACR_VA6_Pos (6U)#define DSI_VVACR_VA5 DSI_VVACR_VA5_Msk#define DSI_VVACR_VA5_Msk (0x1UL << DSI_VVACR_VA5_Pos)#define DSI_VVACR_VA5_Pos (5U)#define DSI_VVACR_VA4 DSI_VVACR_VA4_Msk#define DSI_VVACR_VA4_Msk (0x1UL << DSI_VVACR_VA4_Pos)#define DSI_VVACR_VA4_Pos (4U)#define DSI_VVACR_VA3 DSI_VVACR_VA3_Msk#define DSI_VVACR_VA3_Msk (0x1UL << DSI_VVACR_VA3_Pos)#define DSI_VVACR_VA3_Pos (3U)#define DSI_VVACR_VA2 DSI_VVACR_VA2_Msk#define DSI_VVACR_VA2_Msk (0x1UL << DSI_VVACR_VA2_Pos)#define DSI_VVACR_VA2_Pos (2U)#define DSI_VVACR_VA1 DSI_VVACR_VA1_Msk#define DSI_VVACR_VA1_Msk (0x1UL << DSI_VVACR_VA1_Pos)#define DSI_VVACR_VA1_Pos (1U)#define DSI_VVACR_VA0 DSI_VVACR_VA0_Msk#define DSI_VVACR_VA0_Msk (0x1UL << DSI_VVACR_VA0_Pos)#define DSI_VVACR_VA0_Pos (0U)#define DSI_VVACR_VA DSI_VVACR_VA_Msk#define DSI_VVACR_VA_Msk (0x3FFFUL << DSI_VVACR_VA_Pos)#define DSI_VVACR_VA_Pos (0U)#define DSI_VVFPCR_VFP9 DSI_VVFPCR_VFP9_Msk#define DSI_VVFPCR_VFP9_Msk (0x1UL << DSI_VVFPCR_VFP9_Pos)#define DSI_VVFPCR_VFP9_Pos (9U)#define DSI_VVFPCR_VFP8 DSI_VVFPCR_VFP8_Msk#define DSI_VVFPCR_VFP8_Msk (0x1UL << DSI_VVFPCR_VFP8_Pos)#define DSI_VVFPCR_VFP8_Pos (8U)#define DSI_VVFPCR_VFP7 DSI_VVFPCR_VFP7_Msk#define DSI_VVFPCR_VFP7_Msk (0x1UL << DSI_VVFPCR_VFP7_Pos)#define DSI_VVFPCR_VFP7_Pos (7U)#define DSI_VVFPCR_VFP6 DSI_VVFPCR_VFP6_Msk#define DSI_VVFPCR_VFP6_Msk (0x1UL << DSI_VVFPCR_VFP6_Pos)#define DSI_VVFPCR_VFP6_Pos (6U)#define DSI_VVFPCR_VFP5 DSI_VVFPCR_VFP5_Msk#define DSI_VVFPCR_VFP5_Msk (0x1UL << DSI_VVFPCR_VFP5_Pos)#define DSI_VVFPCR_VFP5_Pos (5U)#define DSI_VVFPCR_VFP4 DSI_VVFPCR_VFP4_Msk#define DSI_VVFPCR_VFP4_Msk (0x1UL << DSI_VVFPCR_VFP4_Pos)#define DSI_VVFPCR_VFP4_Pos (4U)#define DSI_VVFPCR_VFP3 DSI_VVFPCR_VFP3_Msk#define DSI_VVFPCR_VFP3_Msk (0x1UL << DSI_VVFPCR_VFP3_Pos)#define DSI_VVFPCR_VFP3_Pos (3U)#define DSI_VVFPCR_VFP2 DSI_VVFPCR_VFP2_Msk#define DSI_VVFPCR_VFP2_Msk (0x1UL << DSI_VVFPCR_VFP2_Pos)#define DSI_VVFPCR_VFP2_Pos (2U)#define DSI_VVFPCR_VFP1 DSI_VVFPCR_VFP1_Msk#define DSI_VVFPCR_VFP1_Msk (0x1UL << DSI_VVFPCR_VFP1_Pos)#define DSI_VVFPCR_VFP1_Pos (1U)#define DSI_VVFPCR_VFP0 DSI_VVFPCR_VFP0_Msk#define DSI_VVFPCR_VFP0_Msk (0x1UL << DSI_VVFPCR_VFP0_Pos)#define DSI_VVFPCR_VFP0_Pos (0U)#define DSI_VVFPCR_VFP DSI_VVFPCR_VFP_Msk#define DSI_VVFPCR_VFP_Msk (0x3FFUL << DSI_VVFPCR_VFP_Pos)#define DSI_VVFPCR_VFP_Pos (0U)#define DSI_VVBPCR_VBP9 DSI_VVBPCR_VBP9_Msk#define DSI_VVBPCR_VBP9_Msk (0x1UL << DSI_VVBPCR_VBP9_Pos)#define DSI_VVBPCR_VBP9_Pos (9U)#define DSI_VVBPCR_VBP8 DSI_VVBPCR_VBP8_Msk#define DSI_VVBPCR_VBP8_Msk (0x1UL << DSI_VVBPCR_VBP8_Pos)#define DSI_VVBPCR_VBP8_Pos (8U)#define DSI_VVBPCR_VBP7 DSI_VVBPCR_VBP7_Msk#define DSI_VVBPCR_VBP7_Msk (0x1UL << DSI_VVBPCR_VBP7_Pos)#define DSI_VVBPCR_VBP7_Pos (7U)#define DSI_VVBPCR_VBP6 DSI_VVBPCR_VBP6_Msk#define DSI_VVBPCR_VBP6_Msk (0x1UL << DSI_VVBPCR_VBP6_Pos)#define DSI_VVBPCR_VBP6_Pos (6U)#define DSI_VVBPCR_VBP5 DSI_VVBPCR_VBP5_Msk#define DSI_VVBPCR_VBP5_Msk (0x1UL << DSI_VVBPCR_VBP5_Pos)#define DSI_VVBPCR_VBP5_Pos (5U)#define DSI_VVBPCR_VBP4 DSI_VVBPCR_VBP4_Msk#define DSI_VVBPCR_VBP4_Msk (0x1UL << DSI_VVBPCR_VBP4_Pos)#define DSI_VVBPCR_VBP4_Pos (4U)#define DSI_VVBPCR_VBP3 DSI_VVBPCR_VBP3_Msk#define DSI_VVBPCR_VBP3_Msk (0x1UL << DSI_VVBPCR_VBP3_Pos)#define DSI_VVBPCR_VBP3_Pos (3U)#define DSI_VVBPCR_VBP2 DSI_VVBPCR_VBP2_Msk#define DSI_VVBPCR_VBP2_Msk (0x1UL << DSI_VVBPCR_VBP2_Pos)#define DSI_VVBPCR_VBP2_Pos (2U)#define DSI_VVBPCR_VBP1 DSI_VVBPCR_VBP1_Msk#define DSI_VVBPCR_VBP1_Msk (0x1UL << DSI_VVBPCR_VBP1_Pos)#define DSI_VVBPCR_VBP1_Pos (1U)#define DSI_VVBPCR_VBP0 DSI_VVBPCR_VBP0_Msk#define DSI_VVBPCR_VBP0_Msk (0x1UL << DSI_VVBPCR_VBP0_Pos)#define DSI_VVBPCR_VBP0_Pos (0U)#define DSI_VVBPCR_VBP DSI_VVBPCR_VBP_Msk#define DSI_VVBPCR_VBP_Msk (0x3FFUL << DSI_VVBPCR_VBP_Pos)#define DSI_VVBPCR_VBP_Pos (0U)#define DSI_VVSACR_VSA9 DSI_VVSACR_VSA9_Msk#define DSI_VVSACR_VSA9_Msk (0x1UL << DSI_VVSACR_VSA9_Pos)#define DSI_VVSACR_VSA9_Pos (9U)#define DSI_VVSACR_VSA8 DSI_VVSACR_VSA8_Msk#define DSI_VVSACR_VSA8_Msk (0x1UL << DSI_VVSACR_VSA8_Pos)#define DSI_VVSACR_VSA8_Pos (8U)#define DSI_VVSACR_VSA7 DSI_VVSACR_VSA7_Msk#define DSI_VVSACR_VSA7_Msk (0x1UL << DSI_VVSACR_VSA7_Pos)#define DSI_VVSACR_VSA7_Pos (7U)#define DSI_VVSACR_VSA6 DSI_VVSACR_VSA6_Msk#define DSI_VVSACR_VSA6_Msk (0x1UL << DSI_VVSACR_VSA6_Pos)#define DSI_VVSACR_VSA6_Pos (6U)#define DSI_VVSACR_VSA5 DSI_VVSACR_VSA5_Msk#define DSI_VVSACR_VSA5_Msk (0x1UL << DSI_VVSACR_VSA5_Pos)#define DSI_VVSACR_VSA5_Pos (5U)#define DSI_VVSACR_VSA4 DSI_VVSACR_VSA4_Msk#define DSI_VVSACR_VSA4_Msk (0x1UL << DSI_VVSACR_VSA4_Pos)#define DSI_VVSACR_VSA4_Pos (4U)#define DSI_VVSACR_VSA3 DSI_VVSACR_VSA3_Msk#define DSI_VVSACR_VSA3_Msk (0x1UL << DSI_VVSACR_VSA3_Pos)#define DSI_VVSACR_VSA3_Pos (3U)#define DSI_VVSACR_VSA2 DSI_VVSACR_VSA2_Msk#define DSI_VVSACR_VSA2_Msk (0x1UL << DSI_VVSACR_VSA2_Pos)#define DSI_VVSACR_VSA2_Pos (2U)#define DSI_VVSACR_VSA1 DSI_VVSACR_VSA1_Msk#define DSI_VVSACR_VSA1_Msk (0x1UL << DSI_VVSACR_VSA1_Pos)#define DSI_VVSACR_VSA1_Pos (1U)#define DSI_VVSACR_VSA0 DSI_VVSACR_VSA0_Msk#define DSI_VVSACR_VSA0_Msk (0x1UL << DSI_VVSACR_VSA0_Pos)#define DSI_VVSACR_VSA0_Pos (0U)#define DSI_VVSACR_VSA DSI_VVSACR_VSA_Msk#define DSI_VVSACR_VSA_Msk (0x3FFUL << DSI_VVSACR_VSA_Pos)#define DSI_VVSACR_VSA_Pos (0U)#define DSI_VLCR_HLINE14 DSI_VLCR_HLINE14_Msk#define DSI_VLCR_HLINE14_Msk (0x1UL << DSI_VLCR_HLINE14_Pos)#define DSI_VLCR_HLINE14_Pos (14U)#define DSI_VLCR_HLINE13 DSI_VLCR_HLINE13_Msk#define DSI_VLCR_HLINE13_Msk (0x1UL << DSI_VLCR_HLINE13_Pos)#define DSI_VLCR_HLINE13_Pos (13U)#define DSI_VLCR_HLINE12 DSI_VLCR_HLINE12_Msk#define DSI_VLCR_HLINE12_Msk (0x1UL << DSI_VLCR_HLINE12_Pos)#define DSI_VLCR_HLINE12_Pos (12U)#define DSI_VLCR_HLINE11 DSI_VLCR_HLINE11_Msk#define DSI_VLCR_HLINE11_Msk (0x1UL << DSI_VLCR_HLINE11_Pos)#define DSI_VLCR_HLINE11_Pos (11U)#define DSI_VLCR_HLINE10 DSI_VLCR_HLINE10_Msk#define DSI_VLCR_HLINE10_Msk (0x1UL << DSI_VLCR_HLINE10_Pos)#define DSI_VLCR_HLINE10_Pos (10U)#define DSI_VLCR_HLINE9 DSI_VLCR_HLINE9_Msk#define DSI_VLCR_HLINE9_Msk (0x1UL << DSI_VLCR_HLINE9_Pos)#define DSI_VLCR_HLINE9_Pos (9U)#define DSI_VLCR_HLINE8 DSI_VLCR_HLINE8_Msk#define DSI_VLCR_HLINE8_Msk (0x1UL << DSI_VLCR_HLINE8_Pos)#define DSI_VLCR_HLINE8_Pos (8U)#define DSI_VLCR_HLINE7 DSI_VLCR_HLINE7_Msk#define DSI_VLCR_HLINE7_Msk (0x1UL << DSI_VLCR_HLINE7_Pos)#define DSI_VLCR_HLINE7_Pos (7U)#define DSI_VLCR_HLINE6 DSI_VLCR_HLINE6_Msk#define DSI_VLCR_HLINE6_Msk (0x1UL << DSI_VLCR_HLINE6_Pos)#define DSI_VLCR_HLINE6_Pos (6U)#define DSI_VLCR_HLINE5 DSI_VLCR_HLINE5_Msk#define DSI_VLCR_HLINE5_Msk (0x1UL << DSI_VLCR_HLINE5_Pos)#define DSI_VLCR_HLINE5_Pos (5U)#define DSI_VLCR_HLINE4 DSI_VLCR_HLINE4_Msk#define DSI_VLCR_HLINE4_Msk (0x1UL << DSI_VLCR_HLINE4_Pos)#define DSI_VLCR_HLINE4_Pos (4U)#define DSI_VLCR_HLINE3 DSI_VLCR_HLINE3_Msk#define DSI_VLCR_HLINE3_Msk (0x1UL << DSI_VLCR_HLINE3_Pos)#define DSI_VLCR_HLINE3_Pos (3U)#define TIM_BDTR_BKE TIM_BDTR_BKE_Msk#define TIM_BDTR_BKE_Msk (0x1UL << TIM_BDTR_BKE_Pos)#define TIM_BDTR_BKE_Pos (12U)#define TIM_BDTR_OSSR TIM_BDTR_OSSR_Msk#define TIM_BDTR_OSSR_Msk (0x1UL << TIM_BDTR_OSSR_Pos)#define TIM_BDTR_OSSR_Pos (11U)#define TIM_BDTR_OSSI TIM_BDTR_OSSI_Msk#define TIM_BDTR_OSSI_Msk (0x1UL << TIM_BDTR_OSSI_Pos)#define TIM_BDTR_OSSI_Pos (10U)#define TIM_BDTR_LOCK_1 (0x2UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_0 (0x1UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK TIM_BDTR_LOCK_Msk#define TIM_BDTR_LOCK_Msk (0x3UL << TIM_BDTR_LOCK_Pos)#define TIM_BDTR_LOCK_Pos (8U)#define TIM_BDTR_DTG_7 (0x80UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_6 (0x40UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_5 (0x20UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_4 (0x10UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_3 (0x08UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_2 (0x04UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_1 (0x02UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_0 (0x01UL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG TIM_BDTR_DTG_Msk#define TIM_BDTR_DTG_Msk (0xFFUL << TIM_BDTR_DTG_Pos)#define TIM_BDTR_DTG_Pos (0U)#define TIM_CCR4_CCR4 TIM_CCR4_CCR4_Msk#define TIM_CCR4_CCR4_Msk (0xFFFFUL << TIM_CCR4_CCR4_Pos)#define TIM_CCR4_CCR4_Pos (0U)#define TIM_CCR3_CCR3 TIM_CCR3_CCR3_Msk#define TIM_CCR3_CCR3_Msk (0xFFFFUL << TIM_CCR3_CCR3_Pos)#define TIM_CCR3_CCR3_Pos (0U)#define TIM_CCR2_CCR2 TIM_CCR2_CCR2_Msk#define TIM_CCR2_CCR2_Msk (0xFFFFUL << TIM_CCR2_CCR2_Pos)#define TIM_CCR2_CCR2_Pos (0U)#define TIM_CCR1_CCR1 TIM_CCR1_CCR1_Msk#define TIM_CCR1_CCR1_Msk (0xFFFFUL << TIM_CCR1_CCR1_Pos)#define TIM_CCR1_CCR1_Pos (0U)#define TIM_RCR_REP TIM_RCR_REP_Msk#define TIM_RCR_REP_Msk (0xFFFFUL << TIM_RCR_REP_Pos)#define TIM_RCR_REP_Pos (0U)#define TIM_ARR_ARR TIM_ARR_ARR_Msk#define TIM_ARR_ARR_Msk (0xFFFFFFFFUL << TIM_ARR_ARR_Pos)#define TIM_ARR_ARR_Pos (0U)#define TIM_PSC_PSC TIM_PSC_PSC_Msk#define TIM_PSC_PSC_Msk (0xFFFFUL << TIM_PSC_PSC_Pos)#define TIM_PSC_PSC_Pos (0U)#define TIM_CNT_UIFCPY TIM_CNT_UIFCPY_Msk#define TIM_CNT_UIFCPY_Msk (0x1UL << TIM_CNT_UIFCPY_Pos)#define TIM_CNT_UIFCPY_Pos (31U)#define TIM_CNT_CNT TIM_CNT_CNT_Msk#define TIM_CNT_CNT_Msk (0xFFFFFFFFUL << TIM_CNT_CNT_Pos)#define TIM_CNT_CNT_Pos (0U)#define TIM_CCER_CC6P TIM_CCER_CC6P_Msk#define TIM_CCER_CC6P_Msk (0x1UL << TIM_CCER_CC6P_Pos)#define TIM_CCER_CC6P_Pos (21U)#define TIM_CCER_CC6E TIM_CCER_CC6E_Msk#define TIM_CCER_CC6E_Msk (0x1UL << TIM_CCER_CC6E_Pos)#define TIM_CCER_CC6E_Pos (20U)#define TIM_CCER_CC5P TIM_CCER_CC5P_Msk#define TIM_CCER_CC5P_Msk (0x1UL << TIM_CCER_CC5P_Pos)#define TIM_CCER_CC5P_Pos (17U)#define TIM_CCER_CC5E TIM_CCER_CC5E_Msk#define TIM_CCER_CC5E_Msk (0x1UL << TIM_CCER_CC5E_Pos)#define TIM_CCER_CC5E_Pos (16U)#define TIM_CCER_CC4NP TIM_CCER_CC4NP_Msk#define TIM_CCER_CC4NP_Msk (0x1UL << TIM_CCER_CC4NP_Pos)#define TIM_CCER_CC4NP_Pos (15U)#define TIM_CCER_CC4P TIM_CCER_CC4P_Msk#define TIM_CCER_CC4P_Msk (0x1UL << TIM_CCER_CC4P_Pos)#define TIM_CCER_CC4P_Pos (13U)#define TIM_CCER_CC4E TIM_CCER_CC4E_Msk#define TIM_CCER_CC4E_Msk (0x1UL << TIM_CCER_CC4E_Pos)#define TIM_CCER_CC4E_Pos (12U)#define TIM_CCER_CC3NP TIM_CCER_CC3NP_Msk#define TIM_CCER_CC3NP_Msk (0x1UL << TIM_CCER_CC3NP_Pos)#define TIM_CCER_CC3NP_Pos (11U)#define TIM_CCER_CC3NE TIM_CCER_CC3NE_Msk#define TIM_CCER_CC3NE_Msk (0x1UL << TIM_CCER_CC3NE_Pos)#define TIM_CCER_CC3NE_Pos (10U)#define TIM_CCER_CC3P TIM_CCER_CC3P_Msk#define TIM_CCER_CC3P_Msk (0x1UL << TIM_CCER_CC3P_Pos)#define TIM_CCER_CC3P_Pos (9U)#define TIM_CCER_CC3E TIM_CCER_CC3E_Msk#define TIM_CCER_CC3E_Msk (0x1UL << TIM_CCER_CC3E_Pos)#define TIM_CCER_CC3E_Pos (8U)#define TIM_CCER_CC2NP TIM_CCER_CC2NP_Msk#define TIM_CCER_CC2NP_Msk (0x1UL << TIM_CCER_CC2NP_Pos)#define TIM_CCER_CC2NP_Pos (7U)#define TIM_CCER_CC2NE TIM_CCER_CC2NE_Msk#define TIM_CCER_CC2NE_Msk (0x1UL << TIM_CCER_CC2NE_Pos)#define TIM_CCER_CC2NE_Pos (6U)#define TIM_CCER_CC2P TIM_CCER_CC2P_Msk#define TIM_CCER_CC2P_Msk (0x1UL << TIM_CCER_CC2P_Pos)#define TIM_CCER_CC2P_Pos (5U)#define TIM_CCER_CC2E TIM_CCER_CC2E_Msk#define TIM_CCER_CC2E_Msk (0x1UL << TIM_CCER_CC2E_Pos)#define TIM_CCER_CC2E_Pos (4U)#define TIM_CCER_CC1NP TIM_CCER_CC1NP_Msk#define TIM_CCER_CC1NP_Msk (0x1UL << TIM_CCER_CC1NP_Pos)#define TIM_CCER_CC1NP_Pos (3U)#define TIM_CCER_CC1NE TIM_CCER_CC1NE_Msk#define TIM_CCER_CC1NE_Msk (0x1UL << TIM_CCER_CC1NE_Pos)#define TIM_CCER_CC1NE_Pos (2U)#define TIM_CCER_CC1P TIM_CCER_CC1P_Msk#define TIM_CCER_CC1P_Msk (0x1UL << TIM_CCER_CC1P_Pos)#define TIM_CCER_CC1P_Pos (1U)#define TIM_CCER_CC1E TIM_CCER_CC1E_Msk#define TIM_CCER_CC1E_Msk (0x1UL << TIM_CCER_CC1E_Pos)#define TIM_CCER_CC1E_Pos (0U)#define TIM_CCMR2_IC4F_3 (0x8UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_2 (0x4UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_1 (0x2UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_0 (0x1UL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F TIM_CCMR2_IC4F_Msk#define TIM_CCMR2_IC4F_Msk (0xFUL << TIM_CCMR2_IC4F_Pos)#define TIM_CCMR2_IC4F_Pos (12U)#define TIM_CCMR2_IC4PSC_1 (0x2UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_0 (0x1UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC TIM_CCMR2_IC4PSC_Msk#define TIM_CCMR2_IC4PSC_Msk (0x3UL << TIM_CCMR2_IC4PSC_Pos)#define TIM_CCMR2_IC4PSC_Pos (10U)#define TIM_CCMR2_IC3F_3 (0x8UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_2 (0x4UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_1 (0x2UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_0 (0x1UL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F TIM_CCMR2_IC3F_Msk#define TIM_CCMR2_IC3F_Msk (0xFUL << TIM_CCMR2_IC3F_Pos)#define TIM_CCMR2_IC3F_Pos (4U)#define TIM_CCMR2_IC3PSC_1 (0x2UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_0 (0x1UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC TIM_CCMR2_IC3PSC_Msk#define TIM_CCMR2_IC3PSC_Msk (0x3UL << TIM_CCMR2_IC3PSC_Pos)#define TIM_CCMR2_IC3PSC_Pos (2U)#define TIM_CCMR2_OC4CE TIM_CCMR2_OC4CE_Msk#define TIM_CCMR2_OC4CE_Msk (0x1UL << TIM_CCMR2_OC4CE_Pos)#define TIM_CCMR2_OC4CE_Pos (15U)#define TIM_CCMR2_OC4M_3 (0x1000UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_2 (0x0004UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_1 (0x0002UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_0 (0x0001UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M TIM_CCMR2_OC4M_Msk#define TIM_CCMR2_OC4M_Msk (0x1007UL << TIM_CCMR2_OC4M_Pos)#define TIM_CCMR2_OC4M_Pos (12U)#define TIM_CCMR2_OC4PE TIM_CCMR2_OC4PE_Msk#define TIM_CCMR2_OC4PE_Msk (0x1UL << TIM_CCMR2_OC4PE_Pos)#define TIM_CCMR2_OC4PE_Pos (11U)#define TIM_CCMR2_OC4FE TIM_CCMR2_OC4FE_Msk#define TIM_CCMR2_OC4FE_Msk (0x1UL << TIM_CCMR2_OC4FE_Pos)#define TIM_CCMR2_OC4FE_Pos (10U)#define TIM_CCMR2_CC4S_1 (0x2UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_0 (0x1UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S TIM_CCMR2_CC4S_Msk#define TIM_CCMR2_CC4S_Msk (0x3UL << TIM_CCMR2_CC4S_Pos)#define TIM_CCMR2_CC4S_Pos (8U)#define TIM_CCMR2_OC3CE TIM_CCMR2_OC3CE_Msk#define TIM_CCMR2_OC3CE_Msk (0x1UL << TIM_CCMR2_OC3CE_Pos)#define TIM_CCMR2_OC3CE_Pos (7U)#define TIM_CCMR2_OC3M_3 (0x1000UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_2 (0x0004UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_1 (0x0002UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_0 (0x0001UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M TIM_CCMR2_OC3M_Msk#define TIM_CCMR2_OC3M_Msk (0x1007UL << TIM_CCMR2_OC3M_Pos)#define TIM_CCMR2_OC3M_Pos (4U)#define TIM_CCMR2_OC3PE TIM_CCMR2_OC3PE_Msk#define TIM_CCMR2_OC3PE_Msk (0x1UL << TIM_CCMR2_OC3PE_Pos)#define TIM_CCMR2_OC3PE_Pos (3U)#define TIM_CCMR2_OC3FE TIM_CCMR2_OC3FE_Msk#define TIM_CCMR2_OC3FE_Msk (0x1UL << TIM_CCMR2_OC3FE_Pos)#define TIM_CCMR2_OC3FE_Pos (2U)#define TIM_CCMR2_CC3S_1 (0x2UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_0 (0x1UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S TIM_CCMR2_CC3S_Msk#define TIM_CCMR2_CC3S_Msk (0x3UL << TIM_CCMR2_CC3S_Pos)#define TIM_CCMR2_CC3S_Pos (0U)#define TIM_CCMR1_IC2F_3 (0x8UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_2 (0x4UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_1 (0x2UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_0 (0x1UL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F TIM_CCMR1_IC2F_Msk#define TIM_CCMR1_IC2F_Msk (0xFUL << TIM_CCMR1_IC2F_Pos)#define TIM_CCMR1_IC2F_Pos (12U)#define TIM_CCMR1_IC2PSC_1 (0x2UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_0 (0x1UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC TIM_CCMR1_IC2PSC_Msk#define TIM_CCMR1_IC2PSC_Msk (0x3UL << TIM_CCMR1_IC2PSC_Pos)#define TIM_CCMR1_IC2PSC_Pos (10U)#define TIM_CCMR1_IC1F_3 (0x8UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_2 (0x4UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_1 (0x2UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_0 (0x1UL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F TIM_CCMR1_IC1F_Msk#define TIM_CCMR1_IC1F_Msk (0xFUL << TIM_CCMR1_IC1F_Pos)#define TIM_CCMR1_IC1F_Pos (4U)#define TIM_CCMR1_IC1PSC_1 (0x2UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_0 (0x1UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC TIM_CCMR1_IC1PSC_Msk#define TIM_CCMR1_IC1PSC_Msk (0x3UL << TIM_CCMR1_IC1PSC_Pos)#define TIM_CCMR1_IC1PSC_Pos (2U)#define TIM_CCMR1_OC2CE TIM_CCMR1_OC2CE_Msk#define TIM_CCMR1_OC2CE_Msk (0x1UL << TIM_CCMR1_OC2CE_Pos)#define TIM_CCMR1_OC2CE_Pos (15U)#define TIM_CCMR1_OC2M_3 (0x1000UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_2 (0x0004UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_1 (0x0002UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_0 (0x0001UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M TIM_CCMR1_OC2M_Msk#define TIM_CCMR1_OC2M_Msk (0x1007UL << TIM_CCMR1_OC2M_Pos)#define TIM_CCMR1_OC2M_Pos (12U)#define TIM_CCMR1_OC2PE TIM_CCMR1_OC2PE_Msk#define TIM_CCMR1_OC2PE_Msk (0x1UL << TIM_CCMR1_OC2PE_Pos)#define TIM_CCMR1_OC2PE_Pos (11U)#define TIM_CCMR1_OC2FE TIM_CCMR1_OC2FE_Msk#define TIM_CCMR1_OC2FE_Msk (0x1UL << TIM_CCMR1_OC2FE_Pos)#define TIM_CCMR1_OC2FE_Pos (10U)#define TIM_CCMR1_CC2S_1 (0x2UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_0 (0x1UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S TIM_CCMR1_CC2S_Msk#define TIM_CCMR1_CC2S_Msk (0x3UL << TIM_CCMR1_CC2S_Pos)#define TIM_CCMR1_CC2S_Pos (8U)#define TIM_CCMR1_OC1CE TIM_CCMR1_OC1CE_Msk#define TIM_CCMR1_OC1CE_Msk (0x1UL << TIM_CCMR1_OC1CE_Pos)#define TIM_CCMR1_OC1CE_Pos (7U)#define TIM_CCMR1_OC1M_3 (0x1000UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_2 (0x0004UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_1 (0x0002UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_0 (0x0001UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M TIM_CCMR1_OC1M_Msk#define TIM_CCMR1_OC1M_Msk (0x1007UL << TIM_CCMR1_OC1M_Pos)#define TIM_CCMR1_OC1M_Pos (4U)#define TIM_CCMR1_OC1PE TIM_CCMR1_OC1PE_Msk#define TIM_CCMR1_OC1PE_Msk (0x1UL << TIM_CCMR1_OC1PE_Pos)#define TIM_CCMR1_OC1PE_Pos (3U)#define TIM_CCMR1_OC1FE TIM_CCMR1_OC1FE_Msk#define TIM_CCMR1_OC1FE_Msk (0x1UL << TIM_CCMR1_OC1FE_Pos)#define TIM_CCMR1_OC1FE_Pos (2U)#define TIM_CCMR1_CC1S_1 (0x2UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_0 (0x1UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S TIM_CCMR1_CC1S_Msk#define TIM_CCMR1_CC1S_Msk (0x3UL << TIM_CCMR1_CC1S_Pos)#define TIM_CCMR1_CC1S_Pos (0U)#define TIM_EGR_B2G TIM_EGR_B2G_Msk#define TIM_EGR_B2G_Msk (0x1UL << TIM_EGR_B2G_Pos)#define TIM_EGR_B2G_Pos (8U)#define TIM_EGR_BG TIM_EGR_BG_Msk#define TIM_EGR_BG_Msk (0x1UL << TIM_EGR_BG_Pos)#define TIM_EGR_BG_Pos (7U)#define TIM_EGR_TG TIM_EGR_TG_Msk#define TIM_EGR_TG_Msk (0x1UL << TIM_EGR_TG_Pos)#define TIM_EGR_TG_Pos (6U)#define TIM_EGR_COMG TIM_EGR_COMG_Msk#define TIM_EGR_COMG_Msk (0x1UL << TIM_EGR_COMG_Pos)#define TIM_EGR_COMG_Pos (5U)#define TIM_EGR_CC4G TIM_EGR_CC4G_Msk#define TIM_EGR_CC4G_Msk (0x1UL << TIM_EGR_CC4G_Pos)#define TIM_EGR_CC4G_Pos (4U)#define TIM_EGR_CC3G TIM_EGR_CC3G_Msk#define TIM_EGR_CC3G_Msk (0x1UL << TIM_EGR_CC3G_Pos)#define TIM_EGR_CC3G_Pos (3U)#define TIM_EGR_CC2G TIM_EGR_CC2G_Msk#define TIM_EGR_CC2G_Msk (0x1UL << TIM_EGR_CC2G_Pos)#define TIM_EGR_CC2G_Pos (2U)#define TIM_EGR_CC1G TIM_EGR_CC1G_Msk#define TIM_EGR_CC1G_Msk (0x1UL << TIM_EGR_CC1G_Pos)#define TIM_EGR_CC1G_Pos (1U)#define TIM_EGR_UG TIM_EGR_UG_Msk#define TIM_EGR_UG_Msk (0x1UL << TIM_EGR_UG_Pos)#define TIM_EGR_UG_Pos (0U)#define TIM_SR_CC6IF TIM_SR_CC6IF_Msk#define TIM_SR_CC6IF_Msk (0x1UL << TIM_SR_CC6IF_Pos)#define TIM_SR_CC6IF_Pos (17U)#define TIM_SR_CC5IF TIM_SR_CC5IF_Msk#define TIM_SR_CC5IF_Msk (0x1UL << TIM_SR_CC5IF_Pos)#define TIM_SR_CC5IF_Pos (16U)#define TIM_SR_SBIF TIM_SR_SBIF_Msk#define TIM_SR_SBIF_Msk (0x1UL << TIM_SR_SBIF_Pos)#define TIM_SR_SBIF_Pos (13U)#define TIM_SR_CC4OF TIM_SR_CC4OF_Msk#define TIM_SR_CC4OF_Msk (0x1UL << TIM_SR_CC4OF_Pos)#define TIM_SR_CC4OF_Pos (12U)#define TIM_SR_CC3OF TIM_SR_CC3OF_Msk#define TIM_SR_CC3OF_Msk (0x1UL << TIM_SR_CC3OF_Pos)#define TIM_SR_CC3OF_Pos (11U)#define TIM_SR_CC2OF TIM_SR_CC2OF_Msk#define TIM_SR_CC2OF_Msk (0x1UL << TIM_SR_CC2OF_Pos)#define TIM_SR_CC2OF_Pos (10U)#define TIM_SR_CC1OF TIM_SR_CC1OF_Msk#define TIM_SR_CC1OF_Msk (0x1UL << TIM_SR_CC1OF_Pos)#define TIM_SR_CC1OF_Pos (9U)#define TIM_SR_B2IF TIM_SR_B2IF_Msk#define TIM_SR_B2IF_Msk (0x1UL << TIM_SR_B2IF_Pos)#define TIM_SR_B2IF_Pos (8U)#define TIM_SR_BIF TIM_SR_BIF_Msk#define TIM_SR_BIF_Msk (0x1UL << TIM_SR_BIF_Pos)#define TIM_SR_BIF_Pos (7U)#define TIM_SR_TIF TIM_SR_TIF_Msk#define TIM_SR_TIF_Msk (0x1UL << TIM_SR_TIF_Pos)#define TIM_SR_TIF_Pos (6U)#define TIM_SR_COMIF TIM_SR_COMIF_Msk#define TIM_SR_COMIF_Msk (0x1UL << TIM_SR_COMIF_Pos)#define TIM_SR_COMIF_Pos (5U)#define TIM_SR_CC4IF TIM_SR_CC4IF_Msk#define TIM_SR_CC4IF_Msk (0x1UL << TIM_SR_CC4IF_Pos)#define TIM_SR_CC4IF_Pos (4U)#define TIM_SR_CC3IF TIM_SR_CC3IF_Msk#define TIM_SR_CC3IF_Msk (0x1UL << TIM_SR_CC3IF_Pos)#define TIM_SR_CC3IF_Pos (3U)#define TIM_SR_CC2IF TIM_SR_CC2IF_Msk#define TIM_SR_CC2IF_Msk (0x1UL << TIM_SR_CC2IF_Pos)#define TIM_SR_CC2IF_Pos (2U)#define TIM_SR_CC1IF TIM_SR_CC1IF_Msk#define TIM_SR_CC1IF_Msk (0x1UL << TIM_SR_CC1IF_Pos)#define TIM_SR_CC1IF_Pos (1U)#define TIM_SR_UIF TIM_SR_UIF_Msk#define TIM_SR_UIF_Msk (0x1UL << TIM_SR_UIF_Pos)#define TIM_SR_UIF_Pos (0U)#define TIM_DIER_TDE TIM_DIER_TDE_Msk#define TIM_DIER_TDE_Msk (0x1UL << TIM_DIER_TDE_Pos)#define TIM_DIER_TDE_Pos (14U)#define TIM_DIER_COMDE TIM_DIER_COMDE_Msk#define TIM_DIER_COMDE_Msk (0x1UL << TIM_DIER_COMDE_Pos)#define TIM_DIER_COMDE_Pos (13U)#define TIM_DIER_CC4DE TIM_DIER_CC4DE_Msk#define TIM_DIER_CC4DE_Msk (0x1UL << TIM_DIER_CC4DE_Pos)#define TIM_DIER_CC4DE_Pos (12U)#define TIM_DIER_CC3DE TIM_DIER_CC3DE_Msk#define TIM_DIER_CC3DE_Msk (0x1UL << TIM_DIER_CC3DE_Pos)#define TIM_DIER_CC3DE_Pos (11U)#define TIM_DIER_CC2DE TIM_DIER_CC2DE_Msk#define TIM_DIER_CC2DE_Msk (0x1UL << TIM_DIER_CC2DE_Pos)#define TIM_DIER_CC2DE_Pos (10U)#define TIM_DIER_CC1DE TIM_DIER_CC1DE_Msk#define TIM_DIER_CC1DE_Msk (0x1UL << TIM_DIER_CC1DE_Pos)#define TIM_DIER_CC1DE_Pos (9U)#define TIM_DIER_UDE TIM_DIER_UDE_Msk#define TIM_DIER_UDE_Msk (0x1UL << TIM_DIER_UDE_Pos)#define TIM_DIER_UDE_Pos (8U)#define TIM_DIER_BIE TIM_DIER_BIE_Msk#define TIM_DIER_BIE_Msk (0x1UL << TIM_DIER_BIE_Pos)#define TIM_DIER_BIE_Pos (7U)#define TIM_DIER_TIE TIM_DIER_TIE_Msk#define TIM_DIER_TIE_Msk (0x1UL << TIM_DIER_TIE_Pos)#define TIM_DIER_TIE_Pos (6U)#define TIM_DIER_COMIE TIM_DIER_COMIE_Msk#define TIM_DIER_COMIE_Msk (0x1UL << TIM_DIER_COMIE_Pos)#define TIM_DIER_COMIE_Pos (5U)#define TIM_DIER_CC4IE TIM_DIER_CC4IE_Msk#define TIM_DIER_CC4IE_Msk (0x1UL << TIM_DIER_CC4IE_Pos)#define TIM_DIER_CC4IE_Pos (4U)#define TIM_DIER_CC3IE TIM_DIER_CC3IE_Msk#define TIM_DIER_CC3IE_Msk (0x1UL << TIM_DIER_CC3IE_Pos)#define TIM_DIER_CC3IE_Pos (3U)#define TIM_DIER_CC2IE TIM_DIER_CC2IE_Msk#define TIM_DIER_CC2IE_Msk (0x1UL << TIM_DIER_CC2IE_Pos)#define TIM_DIER_CC2IE_Pos (2U)#define TIM_DIER_CC1IE TIM_DIER_CC1IE_Msk#define TIM_DIER_CC1IE_Msk (0x1UL << TIM_DIER_CC1IE_Pos)#define TIM_DIER_CC1IE_Pos (1U)#define TIM_DIER_UIE TIM_DIER_UIE_Msk#define TIM_DIER_UIE_Msk (0x1UL << TIM_DIER_UIE_Pos)#define TIM_DIER_UIE_Pos (0U)#define TIM_SMCR_ETP TIM_SMCR_ETP_Msk#define TIM_SMCR_ETP_Msk (0x1UL << TIM_SMCR_ETP_Pos)#define TIM_SMCR_ETP_Pos (15U)#define TIM_SMCR_ECE TIM_SMCR_ECE_Msk#define TIM_SMCR_ECE_Msk (0x1UL << TIM_SMCR_ECE_Pos)#define TIM_SMCR_ECE_Pos (14U)#define TIM_SMCR_ETPS_1 (0x2UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_0 (0x1UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS TIM_SMCR_ETPS_Msk#define TIM_SMCR_ETPS_Msk (0x3UL << TIM_SMCR_ETPS_Pos)#define TIM_SMCR_ETPS_Pos (12U)#define TIM_SMCR_ETF_3 (0x8UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_2 (0x4UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_1 (0x2UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_0 (0x1UL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF TIM_SMCR_ETF_Msk#define TIM_SMCR_ETF_Msk (0xFUL << TIM_SMCR_ETF_Pos)#define TIM_SMCR_ETF_Pos (8U)#define TIM_SMCR_MSM TIM_SMCR_MSM_Msk#define TIM_SMCR_MSM_Msk (0x1UL << TIM_SMCR_MSM_Pos)#define TIM_SMCR_MSM_Pos (7U)#define TIM_SMCR_TS_2 (0x4UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_1 (0x2UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_0 (0x1UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS TIM_SMCR_TS_Msk#define TIM_SMCR_TS_Msk (0x7UL << TIM_SMCR_TS_Pos)#define TIM_SMCR_TS_Pos (4U)#define TIM_SMCR_SMS_3 (0x10000UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_2 (0x00004UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_1 (0x00002UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_0 (0x00001UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS TIM_SMCR_SMS_Msk#define TIM_SMCR_SMS_Msk (0x10007UL << TIM_SMCR_SMS_Pos)#define TIM_SMCR_SMS_Pos (0U)#define TIM_CR2_OIS4 TIM_CR2_OIS4_Msk#define TIM_CR2_OIS4_Msk (0x1UL << TIM_CR2_OIS4_Pos)#define TIM_CR2_OIS4_Pos (14U)#define TIM_CR2_OIS3N TIM_CR2_OIS3N_Msk#define TIM_CR2_OIS3N_Msk (0x1UL << TIM_CR2_OIS3N_Pos)#define TIM_CR2_OIS3N_Pos (13U)#define TIM_CR2_OIS3 TIM_CR2_OIS3_Msk#define TIM_CR2_OIS3_Msk (0x1UL << TIM_CR2_OIS3_Pos)#define TIM_CR2_OIS3_Pos (12U)#define TIM_CR2_OIS2N TIM_CR2_OIS2N_Msk#define TIM_CR2_OIS2N_Msk (0x1UL << TIM_CR2_OIS2N_Pos)#define TIM_CR2_OIS2N_Pos (11U)#define TIM_CR2_OIS2 TIM_CR2_OIS2_Msk#define TIM_CR2_OIS2_Msk (0x1UL << TIM_CR2_OIS2_Pos)#define TIM_CR2_OIS2_Pos (10U)#define TIM_CR2_OIS1N TIM_CR2_OIS1N_Msk#define TIM_CR2_OIS1N_Msk (0x1UL << TIM_CR2_OIS1N_Pos)#define TIM_CR2_OIS1N_Pos (9U)#define TIM_CR2_OIS1 TIM_CR2_OIS1_Msk#define TIM_CR2_OIS1_Msk (0x1UL << TIM_CR2_OIS1_Pos)#define TIM_CR2_OIS1_Pos (8U)#define TIM_CR2_TI1S TIM_CR2_TI1S_Msk#define TIM_CR2_TI1S_Msk (0x1UL << TIM_CR2_TI1S_Pos)#define TIM_CR2_TI1S_Pos (7U)#define TIM_CR2_MMS2_3 (0x8UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_2 (0x4UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_1 (0x2UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_0 (0x1UL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2 TIM_CR2_MMS2_Msk#define TIM_CR2_MMS2_Msk (0xFUL << TIM_CR2_MMS2_Pos)#define TIM_CR2_MMS2_Pos (20U)#define TIM_CR2_MMS_2 (0x4UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_1 (0x2UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_0 (0x1UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS TIM_CR2_MMS_Msk#define TIM_CR2_MMS_Msk (0x7UL << TIM_CR2_MMS_Pos)#define TIM_CR2_MMS_Pos (4U)#define TIM_CR2_OIS6 TIM_CR2_OIS6_Msk#define TIM_CR2_OIS6_Msk (0x1UL << TIM_CR2_OIS6_Pos)#define TIM_CR2_OIS6_Pos (18U)#define TIM_CR2_OIS5 TIM_CR2_OIS5_Msk#define TIM_CR2_OIS5_Msk (0x1UL << TIM_CR2_OIS5_Pos)#define TIM_CR2_OIS5_Pos (16U)#define TIM_CR2_CCDS TIM_CR2_CCDS_Msk#define TIM_CR2_CCDS_Msk (0x1UL << TIM_CR2_CCDS_Pos)#define TIM_CR2_CCDS_Pos (3U)#define TIM_CR2_CCUS TIM_CR2_CCUS_Msk#define TIM_CR2_CCUS_Msk (0x1UL << TIM_CR2_CCUS_Pos)#define TIM_CR2_CCUS_Pos (2U)#define TIM_CR2_CCPC TIM_CR2_CCPC_Msk#define TIM_CR2_CCPC_Msk (0x1UL << TIM_CR2_CCPC_Pos)#define TIM_CR2_CCPC_Pos (0U)#define TIM_CR1_UIFREMAP TIM_CR1_UIFREMAP_Msk#define TIM_CR1_UIFREMAP_Msk (0x1UL << TIM_CR1_UIFREMAP_Pos)#define TIM_CR1_UIFREMAP_Pos (11U)#define TIM_CR1_CKD_1 (0x2UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_0 (0x1UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD TIM_CR1_CKD_Msk#define TIM_CR1_CKD_Msk (0x3UL << TIM_CR1_CKD_Pos)#define TIM_CR1_CKD_Pos (8U)#define TIM_CR1_ARPE TIM_CR1_ARPE_Msk#define TIM_CR1_ARPE_Msk (0x1UL << TIM_CR1_ARPE_Pos)#define TIM_CR1_ARPE_Pos (7U)#define TIM_CR1_CMS_1 (0x2UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_0 (0x1UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS TIM_CR1_CMS_Msk#define TIM_CR1_CMS_Msk (0x3UL << TIM_CR1_CMS_Pos)#define TIM_CR1_CMS_Pos (5U)#define TIM_CR1_DIR TIM_CR1_DIR_Msk#define TIM_CR1_DIR_Msk (0x1UL << TIM_CR1_DIR_Pos)#define TIM_CR1_DIR_Pos (4U)#define TIM_CR1_OPM TIM_CR1_OPM_Msk#define TIM_CR1_OPM_Msk (0x1UL << TIM_CR1_OPM_Pos)#define TIM_CR1_OPM_Pos (3U)#define TIM_CR1_URS TIM_CR1_URS_Msk#define TIM_CR1_URS_Msk (0x1UL << TIM_CR1_URS_Pos)#define TIM_CR1_URS_Pos (2U)#define TIM_CR1_UDIS TIM_CR1_UDIS_Msk#define TIM_CR1_UDIS_Msk (0x1UL << TIM_CR1_UDIS_Pos)#define TIM_CR1_UDIS_Pos (1U)#define TIM_CR1_CEN TIM_CR1_CEN_Msk#define TIM_CR1_CEN_Msk (0x1UL << TIM_CR1_CEN_Pos)#define TIM_CR1_CEN_Pos (0U)#define SYSCFG_CMPCR_READY SYSCFG_CMPCR_READY_Msk#define SYSCFG_CMPCR_READY_Msk (0x1UL << SYSCFG_CMPCR_READY_Pos)#define SYSCFG_CMPCR_READY_Pos (8U)#define SYSCFG_CMPCR_CMP_PD SYSCFG_CMPCR_CMP_PD_Msk#define SYSCFG_CMPCR_CMP_PD_Msk (0x1UL << SYSCFG_CMPCR_CMP_PD_Pos)#define SYSCFG_CMPCR_CMP_PD_Pos (0U)#define SYSCFG_CBR_PVDL SYSCFG_CBR_PVDL_Msk#define SYSCFG_CBR_PVDL_Msk (0x1UL << SYSCFG_CBR_PVDL_Pos)#define SYSCFG_CBR_PVDL_Pos (2U)#define SYSCFG_CBR_CLL SYSCFG_CBR_CLL_Msk#define SYSCFG_CBR_CLL_Msk (0x1UL << SYSCFG_CBR_CLL_Pos)#define SYSCFG_CBR_CLL_Pos (0U)#define SYSCFG_EXTICR4_EXTI15_PJ 0x9000U#define SYSCFG_EXTICR4_EXTI15_PI 0x8000U#define SYSCFG_EXTICR4_EXTI15_PH 0x7000U#define SYSCFG_EXTICR4_EXTI15_PG 0x6000U#define SYSCFG_EXTICR4_EXTI15_PF 0x5000U#define SYSCFG_EXTICR4_EXTI15_PE 0x4000U#define SYSCFG_EXTICR4_EXTI15_PD 0x3000U#define SYSCFG_EXTICR4_EXTI15_PC 0x2000U#define SYSCFG_EXTICR4_EXTI15_PB 0x1000U#define SYSCFG_EXTICR4_EXTI15_PA 0x0000Usizeof(ETH_TxPacketConfigTypeDef)sizeof(jpeg_compress_struct)sizeof(sockaddr)sizeof(rtp_hdr_t)sizeof(__fd_mask)#define SDMMC_MASK_DCRCFAILIE_Msk (0x1UL << SDMMC_MASK_DCRCFAILIE_Pos)#define SDMMC_MASK_DCRCFAILIE_Pos (1U)#define SDMMC_MASK_CCRCFAILIE SDMMC_MASK_CCRCFAILIE_Msk#define SDMMC_MASK_CCRCFAILIE_Msk (0x1UL << SDMMC_MASK_CCRCFAILIE_Pos)#define SDMMC_MASK_CCRCFAILIE_Pos (0U)#define SDMMC_ICR_SDIOITC SDMMC_ICR_SDIOITC_Msk#define SDMMC_ICR_SDIOITC_Msk (0x1UL << SDMMC_ICR_SDIOITC_Pos)#define SDMMC_ICR_SDIOITC_Pos (22U)#define SDMMC_ICR_DBCKENDC SDMMC_ICR_DBCKENDC_Msk#define SDMMC_ICR_DBCKENDC_Msk (0x1UL << SDMMC_ICR_DBCKENDC_Pos)#define SDMMC_ICR_DBCKENDC_Pos (10U)#define SDMMC_ICR_DATAENDC SDMMC_ICR_DATAENDC_Msk#define SDMMC_ICR_DATAENDC_Msk (0x1UL << SDMMC_ICR_DATAENDC_Pos)#define SDMMC_ICR_DATAENDC_Pos (8U)#define SDMMC_ICR_CMDSENTC SDMMC_ICR_CMDSENTC_Msk#define SDMMC_ICR_CMDSENTC_Msk (0x1UL << SDMMC_ICR_CMDSENTC_Pos)#define SDMMC_ICR_CMDSENTC_Pos (7U)#define SDMMC_ICR_CMDRENDC SDMMC_ICR_CMDRENDC_Msk#define SDMMC_ICR_CMDRENDC_Msk (0x1UL << SDMMC_ICR_CMDRENDC_Pos)#define SDMMC_ICR_CMDRENDC_Pos (6U)#define SDMMC_ICR_RXOVERRC SDMMC_ICR_RXOVERRC_Msk#define SDMMC_ICR_RXOVERRC_Msk (0x1UL << SDMMC_ICR_RXOVERRC_Pos)#define SDMMC_ICR_RXOVERRC_Pos (5U)#define SDMMC_ICR_TXUNDERRC SDMMC_ICR_TXUNDERRC_Msk#define SDMMC_ICR_TXUNDERRC_Msk (0x1UL << SDMMC_ICR_TXUNDERRC_Pos)#define SDMMC_ICR_TXUNDERRC_Pos (4U)#define SDMMC_ICR_DTIMEOUTC SDMMC_ICR_DTIMEOUTC_Msk#define SDMMC_ICR_DTIMEOUTC_Msk (0x1UL << SDMMC_ICR_DTIMEOUTC_Pos)#define SDMMC_ICR_DTIMEOUTC_Pos (3U)#define SDMMC_ICR_CTIMEOUTC SDMMC_ICR_CTIMEOUTC_Msk#define SDMMC_ICR_CTIMEOUTC_Msk (0x1UL << SDMMC_ICR_CTIMEOUTC_Pos)#define SDMMC_ICR_CTIMEOUTC_Pos (2U)#define SDMMC_ICR_DCRCFAILC SDMMC_ICR_DCRCFAILC_Msk#define SDMMC_ICR_DCRCFAILC_Msk (0x1UL << SDMMC_ICR_DCRCFAILC_Pos)#define SDMMC_ICR_DCRCFAILC_Pos (1U)#define SDMMC_ICR_CCRCFAILC SDMMC_ICR_CCRCFAILC_Msk#define SDMMC_ICR_CCRCFAILC_Msk (0x1UL << SDMMC_ICR_CCRCFAILC_Pos)#define SDMMC_ICR_CCRCFAILC_Pos (0U)#define SDMMC_STA_SDIOIT SDMMC_STA_SDIOIT_Msk#define SDMMC_STA_SDIOIT_Msk (0x1UL << SDMMC_STA_SDIOIT_Pos)#define SDMMC_STA_SDIOIT_Pos (22U)#define SDMMC_STA_RXDAVL SDMMC_STA_RXDAVL_Msk#define SDMMC_STA_RXDAVL_Msk (0x1UL << SDMMC_STA_RXDAVL_Pos)#define SDMMC_STA_RXDAVL_Pos (21U)#define SDMMC_STA_TXDAVL SDMMC_STA_TXDAVL_Msk#define SDMMC_STA_TXDAVL_Msk (0x1UL << SDMMC_STA_TXDAVL_Pos)#define SDMMC_STA_TXDAVL_Pos (20U)#define SDMMC_STA_RXFIFOE SDMMC_STA_RXFIFOE_Msk#define SDMMC_STA_RXFIFOE_Msk (0x1UL << SDMMC_STA_RXFIFOE_Pos)#define SDMMC_STA_RXFIFOE_Pos (19U)#define SDMMC_STA_TXFIFOE SDMMC_STA_TXFIFOE_Msk#define SDMMC_STA_TXFIFOE_Msk (0x1UL << SDMMC_STA_TXFIFOE_Pos)#define SDMMC_STA_TXFIFOE_Pos (18U)#define SDMMC_STA_RXFIFOF SDMMC_STA_RXFIFOF_Msk#define SDMMC_STA_RXFIFOF_Msk (0x1UL << SDMMC_STA_RXFIFOF_Pos)#define SDMMC_STA_RXFIFOF_Pos (17U)#define SDMMC_STA_TXFIFOF SDMMC_STA_TXFIFOF_Msk#define SDMMC_STA_TXFIFOF_Msk (0x1UL << SDMMC_STA_TXFIFOF_Pos)#define SDMMC_STA_TXFIFOF_Pos (16U)#define SDMMC_STA_RXFIFOHF SDMMC_STA_RXFIFOHF_Msk#define SDMMC_STA_RXFIFOHF_Msk (0x1UL << SDMMC_STA_RXFIFOHF_Pos)#define SDMMC_STA_RXFIFOHF_Pos (15U)#define SDMMC_STA_TXFIFOHE SDMMC_STA_TXFIFOHE_Msk#define SDMMC_STA_TXFIFOHE_Msk (0x1UL << SDMMC_STA_TXFIFOHE_Pos)#define SDMMC_STA_TXFIFOHE_Pos (14U)#define SDMMC_STA_RXACT SDMMC_STA_RXACT_Msk#define SDMMC_STA_RXACT_Msk (0x1UL << SDMMC_STA_RXACT_Pos)#define SDMMC_STA_RXACT_Pos (13U)#define SDMMC_STA_TXACT SDMMC_STA_TXACT_Msk#define SDMMC_STA_TXACT_Msk (0x1UL << SDMMC_STA_TXACT_Pos)#define SDMMC_STA_TXACT_Pos (12U)#define SDMMC_STA_CMDACT SDMMC_STA_CMDACT_Msk#define SDMMC_STA_CMDACT_Msk (0x1UL << SDMMC_STA_CMDACT_Pos)#define SDMMC_STA_CMDACT_Pos (11U)#define SDMMC_STA_DBCKEND SDMMC_STA_DBCKEND_Msk#define SDMMC_STA_DBCKEND_Msk (0x1UL << SDMMC_STA_DBCKEND_Pos)#define SDMMC_STA_DBCKEND_Pos (10U)#define SDMMC_STA_DATAEND SDMMC_STA_DATAEND_Msk#define SDMMC_STA_DATAEND_Msk (0x1UL << SDMMC_STA_DATAEND_Pos)#define SDMMC_STA_DATAEND_Pos (8U)#define SDMMC_STA_CMDSENT SDMMC_STA_CMDSENT_Msk#define SDMMC_STA_CMDSENT_Msk (0x1UL << SDMMC_STA_CMDSENT_Pos)#define SDMMC_STA_CMDSENT_Pos (7U)#define SDMMC_STA_CMDREND SDMMC_STA_CMDREND_Msk#define SDMMC_STA_CMDREND_Msk (0x1UL << SDMMC_STA_CMDREND_Pos)#define SDMMC_STA_CMDREND_Pos (6U)#define SDMMC_STA_RXOVERR SDMMC_STA_RXOVERR_Msk#define SDMMC_STA_RXOVERR_Msk (0x1UL << SDMMC_STA_RXOVERR_Pos)#define SDMMC_STA_RXOVERR_Pos (5U)#define SDMMC_STA_TXUNDERR SDMMC_STA_TXUNDERR_Msk#define SDMMC_STA_TXUNDERR_Msk (0x1UL << SDMMC_STA_TXUNDERR_Pos)#define SDMMC_STA_TXUNDERR_Pos (4U)#define SDMMC_STA_DTIMEOUT SDMMC_STA_DTIMEOUT_Msk#define SDMMC_STA_DTIMEOUT_Msk (0x1UL << SDMMC_STA_DTIMEOUT_Pos)#define SDMMC_STA_DTIMEOUT_Pos (3U)#define SDMMC_STA_CTIMEOUT SDMMC_STA_CTIMEOUT_Msk#define SDMMC_STA_CTIMEOUT_Msk (0x1UL << SDMMC_STA_CTIMEOUT_Pos)#define SDMMC_STA_CTIMEOUT_Pos (2U)#define SDMMC_STA_DCRCFAIL SDMMC_STA_DCRCFAIL_Msk#define SDMMC_STA_DCRCFAIL_Msk (0x1UL << SDMMC_STA_DCRCFAIL_Pos)#define SDMMC_STA_DCRCFAIL_Pos (1U)#define SDMMC_STA_CCRCFAIL SDMMC_STA_CCRCFAIL_Msk#define SDMMC_STA_CCRCFAIL_Msk (0x1UL << SDMMC_STA_CCRCFAIL_Pos)#define SDMMC_STA_CCRCFAIL_Pos (0U)#define SDMMC_DCOUNT_DATACOUNT SDMMC_DCOUNT_DATACOUNT_Msk#define SDMMC_DCOUNT_DATACOUNT_Msk (0x1FFFFFFUL << SDMMC_DCOUNT_DATACOUNT_Pos)#define SDMMC_DCOUNT_DATACOUNT_Pos (0U)#define SDMMC_DCTRL_SDIOEN SDMMC_DCTRL_SDIOEN_Msk#define SDMMC_DCTRL_SDIOEN_Msk (0x1UL << SDMMC_DCTRL_SDIOEN_Pos)#define SDMMC_DCTRL_SDIOEN_Pos (11U)#define SDMMC_DCTRL_RWMOD SDMMC_DCTRL_RWMOD_Msk#define SDMMC_DCTRL_RWMOD_Msk (0x1UL << SDMMC_DCTRL_RWMOD_Pos)#define SDMMC_DCTRL_RWMOD_Pos (10U)#define SDMMC_DCTRL_RWSTOP SDMMC_DCTRL_RWSTOP_Msk#define SDMMC_DCTRL_RWSTOP_Msk (0x1UL << SDMMC_DCTRL_RWSTOP_Pos)#define SDMMC_DCTRL_RWSTOP_Pos (9U)#define SDMMC_DCTRL_RWSTART SDMMC_DCTRL_RWSTART_Msk#define SDMMC_DCTRL_RWSTART_Msk (0x1UL << SDMMC_DCTRL_RWSTART_Pos)#define SDMMC_DCTRL_RWSTART_Pos (8U)#define SDMMC_DCTRL_DBLOCKSIZE_3 (0x8UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_2 (0x4UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_1 (0x2UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_0 (0x1UL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE SDMMC_DCTRL_DBLOCKSIZE_Msk#define SDMMC_DCTRL_DBLOCKSIZE_Msk (0xFUL << SDMMC_DCTRL_DBLOCKSIZE_Pos)#define SDMMC_DCTRL_DBLOCKSIZE_Pos (4U)#define SDMMC_DCTRL_DMAEN SDMMC_DCTRL_DMAEN_Msk#define SDMMC_DCTRL_DMAEN_Msk (0x1UL << SDMMC_DCTRL_DMAEN_Pos)#define SDMMC_DCTRL_DMAEN_Pos (3U)#define SDMMC_DCTRL_DTMODE SDMMC_DCTRL_DTMODE_Msk#define SDMMC_DCTRL_DTMODE_Msk (0x1UL << SDMMC_DCTRL_DTMODE_Pos)#define SDMMC_DCTRL_DTMODE_Pos (2U)#define SDMMC_DCTRL_DTDIR SDMMC_DCTRL_DTDIR_Msk#define SDMMC_DCTRL_DTDIR_Msk (0x1UL << SDMMC_DCTRL_DTDIR_Pos)#define SDMMC_DCTRL_DTDIR_Pos (1U)#define SDMMC_DCTRL_DTEN SDMMC_DCTRL_DTEN_Msk#define SDMMC_DCTRL_DTEN_Msk (0x1UL << SDMMC_DCTRL_DTEN_Pos)#define SDMMC_DCTRL_DTEN_Pos (0U)#define SDMMC_DLEN_DATALENGTH SDMMC_DLEN_DATALENGTH_Msk#define SDMMC_DLEN_DATALENGTH_Msk (0x1FFFFFFUL << SDMMC_DLEN_DATALENGTH_Pos)#define SDMMC_DLEN_DATALENGTH_Pos (0U)#define SDMMC_DTIMER_DATATIME SDMMC_DTIMER_DATATIME_Msk#define SDMMC_DTIMER_DATATIME_Msk (0xFFFFFFFFUL << SDMMC_DTIMER_DATATIME_Pos)#define SDMMC_DTIMER_DATATIME_Pos (0U)#define SDMMC_RESP4_CARDSTATUS4 SDMMC_RESP4_CARDSTATUS4_Msk#define SDMMC_RESP4_CARDSTATUS4_Msk (0xFFFFFFFFUL << SDMMC_RESP4_CARDSTATUS4_Pos)#define SDMMC_RESP4_CARDSTATUS4_Pos (0U)#define SDMMC_RESP3_CARDSTATUS3 SDMMC_RESP3_CARDSTATUS3_Msk#define SDMMC_RESP3_CARDSTATUS3_Msk (0xFFFFFFFFUL << SDMMC_RESP3_CARDSTATUS3_Pos)#define SDMMC_RESP3_CARDSTATUS3_Pos (0U)#define SDMMC_RESP2_CARDSTATUS2 SDMMC_RESP2_CARDSTATUS2_Msk#define SDMMC_RESP2_CARDSTATUS2_Msk (0xFFFFFFFFUL << SDMMC_RESP2_CARDSTATUS2_Pos)#define SDMMC_RESP2_CARDSTATUS2_Pos (0U)#define SDMMC_RESP1_CARDSTATUS1 SDMMC_RESP1_CARDSTATUS1_Msk#define SDMMC_RESP1_CARDSTATUS1_Msk (0xFFFFFFFFUL << SDMMC_RESP1_CARDSTATUS1_Pos)#define SDMMC_RESP1_CARDSTATUS1_Pos (0U)#define SDMMC_RESP0_CARDSTATUS0 SDMMC_RESP0_CARDSTATUS0_Msk#define SDMMC_RESP0_CARDSTATUS0_Msk (0xFFFFFFFFUL << SDMMC_RESP0_CARDSTATUS0_Pos)#define SDMMC_RESP0_CARDSTATUS0_Pos (0U)#define SDMMC_RESPCMD_RESPCMD SDMMC_RESPCMD_RESPCMD_Msk#define SDMMC_RESPCMD_RESPCMD_Msk (0x3FUL << SDMMC_RESPCMD_RESPCMD_Pos)#define SDMMC_RESPCMD_RESPCMD_Pos (0U)#define SDMMC_CMD_SDIOSUSPEND SDMMC_CMD_SDIOSUSPEND_Msk#define SDMMC_CMD_SDIOSUSPEND_Msk (0x1UL << SDMMC_CMD_SDIOSUSPEND_Pos)#define SDMMC_CMD_SDIOSUSPEND_Pos (11U)#define SDMMC_CMD_CPSMEN SDMMC_CMD_CPSMEN_Msk#define SDMMC_CMD_CPSMEN_Msk (0x1UL << SDMMC_CMD_CPSMEN_Pos)#define SDMMC_CMD_CPSMEN_Pos (10U)#define SDMMC_CMD_WAITPEND SDMMC_CMD_WAITPEND_Msk#define SDMMC_CMD_WAITPEND_Msk (0x1UL << SDMMC_CMD_WAITPEND_Pos)#define SDMMC_CMD_WAITPEND_Pos (9U)#define SDMMC_CMD_WAITINT SDMMC_CMD_WAITINT_Msk#define SDMMC_CMD_WAITINT_Msk (0x1UL << SDMMC_CMD_WAITINT_Pos)#define SDMMC_CMD_WAITINT_Pos (8U)#define SDMMC_CMD_WAITRESP_1 (0x2UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_0 (0x1UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP SDMMC_CMD_WAITRESP_Msk#define SDMMC_CMD_WAITRESP_Msk (0x3UL << SDMMC_CMD_WAITRESP_Pos)#define SDMMC_CMD_WAITRESP_Pos (6U)#define SDMMC_CMD_CMDINDEX SDMMC_CMD_CMDINDEX_Msk#define SDMMC_CMD_CMDINDEX_Msk (0x3FUL << SDMMC_CMD_CMDINDEX_Pos)#define SDMMC_CMD_CMDINDEX_Pos (0U)#define SDMMC_ARG_CMDARG SDMMC_ARG_CMDARG_Msk#define SDMMC_ARG_CMDARG_Msk (0xFFFFFFFFUL << SDMMC_ARG_CMDARG_Pos)#define SDMMC_ARG_CMDARG_Pos (0U)#define SDMMC_CLKCR_HWFC_EN SDMMC_CLKCR_HWFC_EN_Msk#define SDMMC_CLKCR_HWFC_EN_Msk (0x1UL << SDMMC_CLKCR_HWFC_EN_Pos)#define SDMMC_CLKCR_HWFC_EN_Pos (14U)#define SDMMC_CLKCR_NEGEDGE SDMMC_CLKCR_NEGEDGE_Msk#define SDMMC_CLKCR_NEGEDGE_Msk (0x1UL << SDMMC_CLKCR_NEGEDGE_Pos)#define SDMMC_CLKCR_NEGEDGE_Pos (13U)#define SDMMC_CLKCR_WIDBUS_1 (0x2UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_WIDBUS SDMMC_CLKCR_WIDBUS_Msk#define SDMMC_CLKCR_WIDBUS_Msk (0x3UL << SDMMC_CLKCR_WIDBUS_Pos)#define SDMMC_CLKCR_BYPASS SDMMC_CLKCR_BYPASS_Msk#define SDMMC_CLKCR_BYPASS_Msk (0x1UL << SDMMC_CLKCR_BYPASS_Pos)#define SDMMC_CLKCR_BYPASS_Pos (10U)#define SDMMC_CLKCR_PWRSAV SDMMC_CLKCR_PWRSAV_Msk#define SDMMC_CLKCR_PWRSAV_Msk (0x1UL << SDMMC_CLKCR_PWRSAV_Pos)#define SDMMC_CLKCR_PWRSAV_Pos (9U)#define SDMMC_CLKCR_CLKEN SDMMC_CLKCR_CLKEN_Msk#define SDMMC_CLKCR_CLKEN_Msk (0x1UL << SDMMC_CLKCR_CLKEN_Pos)#define SDMMC_CLKCR_CLKEN_Pos (8U)#define SDMMC_CLKCR_CLKDIV SDMMC_CLKCR_CLKDIV_Msk#define SDMMC_CLKCR_CLKDIV_Msk (0xFFUL << SDMMC_CLKCR_CLKDIV_Pos)#define SDMMC_CLKCR_CLKDIV_Pos (0U)#define SDMMC_POWER_PWRCTRL_1 (0x2UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_0 (0x1UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL SDMMC_POWER_PWRCTRL_Msk#define SDMMC_POWER_PWRCTRL_Msk (0x3UL << SDMMC_POWER_PWRCTRL_Pos)#define SDMMC_POWER_PWRCTRL_Pos (0U)#define SPDIFRX_DIR_TLO SPDIFRX_DIR_TLO_Msk#define SPDIFRX_DIR_TLO_Msk (0x1FFFUL << SPDIFRX_DIR_TLO_Pos)#define SPDIFRX_DIR_TLO_Pos (16U)#define SPDIFRX_DIR_THI SPDIFRX_DIR_THI_Msk#define SPDIFRX_DIR_THI_Msk (0x13FFUL << SPDIFRX_DIR_THI_Pos)#define SPDIFRX_DIR_THI_Pos (0U)#define SPDIFRX_CSR_SOB SPDIFRX_CSR_SOB_Msk#define SPDIFRX_CSR_SOB_Msk (0x1UL << SPDIFRX_CSR_SOB_Pos)#define SPDIFRX_CSR_SOB_Pos (24U)#define SPDIFRX_CSR_CS SPDIFRX_CSR_CS_Msk#define SPDIFRX_CSR_CS_Msk (0xFFUL << SPDIFRX_CSR_CS_Pos)#define SPDIFRX_CSR_CS_Pos (16U)#define SPDIFRX_CSR_USR SPDIFRX_CSR_USR_Msk#define SPDIFRX_CSR_USR_Msk (0xFFFFUL << SPDIFRX_CSR_USR_Pos)#define SPDIFRX_CSR_USR_Pos (0U)#define SPDIFRX_DR1_DRNL2 SPDIFRX_DR1_DRNL2_Msk#define SPDIFRX_DR1_DRNL2_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL2_Pos)#define SPDIFRX_DR1_DRNL2_Pos (0U)#define SPDIFRX_DR1_DRNL1 SPDIFRX_DR1_DRNL1_Msk#define SPDIFRX_DR1_DRNL1_Msk (0xFFFFUL << SPDIFRX_DR1_DRNL1_Pos)#define SPDIFRX_DR1_DRNL1_Pos (16U)#define SPDIFRX_DR1_PE SPDIFRX_DR1_PE_Msk#define SPDIFRX_DR1_PE_Msk (0x1UL << SPDIFRX_DR1_PE_Pos)#define SPDIFRX_DR1_PE_Pos (0U)#define SPDIFRX_DR1_V SPDIFRX_DR1_V_Msk#define SPDIFRX_DR1_V_Msk (0x1UL << SPDIFRX_DR1_V_Pos)#define SPDIFRX_DR1_V_Pos (1U)#define SPDIFRX_DR1_U SPDIFRX_DR1_U_Msk#define SPDIFRX_DR1_U_Msk (0x1UL << SPDIFRX_DR1_U_Pos)#define SPDIFRX_DR1_U_Pos (2U)#define SPDIFRX_DR1_C SPDIFRX_DR1_C_Msk#define SPDIFRX_DR1_C_Msk (0x1UL << SPDIFRX_DR1_C_Pos)#define SPDIFRX_DR1_C_Pos (3U)#define SPDIFRX_DR1_PT SPDIFRX_DR1_PT_Msk#define SPDIFRX_DR1_PT_Msk (0x3UL << SPDIFRX_DR1_PT_Pos)#define SPDIFRX_DR1_PT_Pos (4U)#define SPDIFRX_DR1_DR SPDIFRX_DR1_DR_Msk#define SPDIFRX_DR1_DR_Msk (0xFFFFFFUL << SPDIFRX_DR1_DR_Pos)#define SPDIFRX_DR1_DR_Pos (8U)#define SPDIFRX_DR0_PT SPDIFRX_DR0_PT_Msk#define SPDIFRX_DR0_PT_Msk (0x3UL << SPDIFRX_DR0_PT_Pos)#define SPDIFRX_DR0_PT_Pos (28U)#define SPDIFRX_DR0_C SPDIFRX_DR0_C_Msk#define SPDIFRX_DR0_C_Msk (0x1UL << SPDIFRX_DR0_C_Pos)#define SPDIFRX_DR0_C_Pos (27U)#define SPDIFRX_DR0_U SPDIFRX_DR0_U_Msk#define SPDIFRX_DR0_U_Msk (0x1UL << SPDIFRX_DR0_U_Pos)#define SPDIFRX_DR0_U_Pos (26U)#define SPDIFRX_DR0_V SPDIFRX_DR0_V_Msk#define SPDIFRX_DR0_V_Msk (0x1UL << SPDIFRX_DR0_V_Pos)#define SPDIFRX_DR0_V_Pos (25U)#define SPDIFRX_DR0_PE SPDIFRX_DR0_PE_Msk#define SPDIFRX_DR0_PE_Msk (0x1UL << SPDIFRX_DR0_PE_Pos)#define SPDIFRX_DR0_PE_Pos (24U)#define SPDIFRX_DR0_DR SPDIFRX_DR0_DR_Msk#define SPDIFRX_DR0_DR_Msk (0xFFFFFFUL << SPDIFRX_DR0_DR_Pos)#define SPDIFRX_DR0_DR_Pos (0U)#define SPDIFRX_IFCR_SYNCDCF SPDIFRX_IFCR_SYNCDCF_Msk#define SPDIFRX_IFCR_SYNCDCF_Msk (0x1UL << SPDIFRX_IFCR_SYNCDCF_Pos)#define SPDIFRX_IFCR_SYNCDCF_Pos (5U)#define SPDIFRX_IFCR_SBDCF SPDIFRX_IFCR_SBDCF_Msk#define SPDIFRX_IFCR_SBDCF_Msk (0x1UL << SPDIFRX_IFCR_SBDCF_Pos)#define SPDIFRX_IFCR_SBDCF_Pos (4U)#define SPDIFRX_IFCR_OVRCF SPDIFRX_IFCR_OVRCF_Msk#define SPDIFRX_IFCR_OVRCF_Msk (0x1UL << SPDIFRX_IFCR_OVRCF_Pos)#define SPDIFRX_IFCR_OVRCF_Pos (3U)#define SPDIFRX_IFCR_PERRCF SPDIFRX_IFCR_PERRCF_Msk#define SPDIFRX_IFCR_PERRCF_Msk (0x1UL << SPDIFRX_IFCR_PERRCF_Pos)#define SPDIFRX_IFCR_PERRCF_Pos (2U)#define SPDIFRX_SR_WIDTH5 SPDIFRX_SR_WIDTH5_Msk#define SPDIFRX_SR_WIDTH5_Msk (0x7FFFUL << SPDIFRX_SR_WIDTH5_Pos)#define SPDIFRX_SR_WIDTH5_Pos (16U)#define SPDIFRX_SR_TERR SPDIFRX_SR_TERR_Msk#define SPDIFRX_SR_TERR_Msk (0x1UL << SPDIFRX_SR_TERR_Pos)#define SPDIFRX_SR_TERR_Pos (8U)#define SPDIFRX_SR_SERR SPDIFRX_SR_SERR_Msk#define SPDIFRX_SR_SERR_Msk (0x1UL << SPDIFRX_SR_SERR_Pos)#define SPDIFRX_SR_SERR_Pos (7U)#define SPDIFRX_SR_FERR SPDIFRX_SR_FERR_Msk#define SPDIFRX_SR_FERR_Msk (0x1UL << SPDIFRX_SR_FERR_Pos)#define SPDIFRX_SR_FERR_Pos (6U)#define SPDIFRX_SR_SYNCD SPDIFRX_SR_SYNCD_Msk#define SPDIFRX_SR_SYNCD_Msk (0x1UL << SPDIFRX_SR_SYNCD_Pos)#define SPDIFRX_SR_SYNCD_Pos (5U)#define SPDIFRX_SR_SBD SPDIFRX_SR_SBD_Msk#define SPDIFRX_SR_SBD_Msk (0x1UL << SPDIFRX_SR_SBD_Pos)#define SPDIFRX_SR_SBD_Pos (4U)#define SPDIFRX_SR_OVR SPDIFRX_SR_OVR_Msk#define SPDIFRX_SR_OVR_Msk (0x1UL << SPDIFRX_SR_OVR_Pos)#define SPDIFRX_SR_OVR_Pos (3U)#define SPDIFRX_SR_PERR SPDIFRX_SR_PERR_Msk#define SPDIFRX_SR_PERR_Msk (0x1UL << SPDIFRX_SR_PERR_Pos)#define SPDIFRX_SR_PERR_Pos (2U)#define SPDIFRX_SR_CSRNE SPDIFRX_SR_CSRNE_Msk#define SPDIFRX_SR_CSRNE_Msk (0x1UL << SPDIFRX_SR_CSRNE_Pos)#define SPDIFRX_SR_CSRNE_Pos (1U)#define SPDIFRX_SR_RXNE SPDIFRX_SR_RXNE_Msk#define SPDIFRX_SR_RXNE_Msk (0x1UL << SPDIFRX_SR_RXNE_Pos)#define SPDIFRX_SR_RXNE_Pos (0U)#define SPDIFRX_IMR_IFEIE SPDIFRX_IMR_IFEIE_Msk#define SPDIFRX_IMR_IFEIE_Msk (0x1UL << SPDIFRX_IMR_IFEIE_Pos)#define SPDIFRX_IMR_IFEIE_Pos (6U)#define SPDIFRX_IMR_SYNCDIE SPDIFRX_IMR_SYNCDIE_Msk#define SPDIFRX_IMR_SYNCDIE_Msk (0x1UL << SPDIFRX_IMR_SYNCDIE_Pos)#define SPDIFRX_IMR_SYNCDIE_Pos (5U)#define SPDIFRX_IMR_SBLKIE SPDIFRX_IMR_SBLKIE_Msk#define SPDIFRX_IMR_SBLKIE_Msk (0x1UL << SPDIFRX_IMR_SBLKIE_Pos)#define SPDIFRX_IMR_SBLKIE_Pos (4U)#define SPDIFRX_IMR_OVRIE SPDIFRX_IMR_OVRIE_Msk#define SPDIFRX_IMR_OVRIE_Msk (0x1UL << SPDIFRX_IMR_OVRIE_Pos)#define SPDIFRX_IMR_OVRIE_Pos (3U)#define SPDIFRX_IMR_PERRIE SPDIFRX_IMR_PERRIE_Msk#define SPDIFRX_IMR_PERRIE_Msk (0x1UL << SPDIFRX_IMR_PERRIE_Pos)#define SPDIFRX_IMR_PERRIE_Pos (2U)#define SPDIFRX_IMR_CSRNEIE SPDIFRX_IMR_CSRNEIE_Msk#define SPDIFRX_IMR_CSRNEIE_Msk (0x1UL << SPDIFRX_IMR_CSRNEIE_Pos)#define SPDIFRX_IMR_CSRNEIE_Pos (1U)#define SPDIFRX_IMR_RXNEIE SPDIFRX_IMR_RXNEIE_Msk#define SPDIFRX_IMR_RXNEIE_Msk (0x1UL << SPDIFRX_IMR_RXNEIE_Pos)#define SPDIFRX_IMR_RXNEIE_Pos (0U)#define SPDIFRX_CR_INSEL SPDIFRX_CR_INSEL_Msk#define SPDIFRX_CR_INSEL_Msk (0x7UL << SPDIFRX_CR_INSEL_Pos)#define SPDIFRX_CR_INSEL_Pos (16U)#define SPDIFRX_CR_WFA SPDIFRX_CR_WFA_Msk#define SPDIFRX_CR_WFA_Msk (0x1UL << SPDIFRX_CR_WFA_Pos)#define SPDIFRX_CR_WFA_Pos (14U)#define SPDIFRX_CR_NBTR SPDIFRX_CR_NBTR_Msk#define SPDIFRX_CR_NBTR_Msk (0x3UL << SPDIFRX_CR_NBTR_Pos)#define SPDIFRX_CR_NBTR_Pos (12U)#define SPDIFRX_CR_CHSEL SPDIFRX_CR_CHSEL_Msk#define SPDIFRX_CR_CHSEL_Msk (0x1UL << SPDIFRX_CR_CHSEL_Pos)#define SPDIFRX_CR_CHSEL_Pos (11U)#define SPDIFRX_CR_CBDMAEN SPDIFRX_CR_CBDMAEN_Msk#define SPDIFRX_CR_CBDMAEN_Msk (0x1UL << SPDIFRX_CR_CBDMAEN_Pos)#define SPDIFRX_CR_CBDMAEN_Pos (10U)#define SPDIFRX_CR_PTMSK SPDIFRX_CR_PTMSK_Msk#define SPDIFRX_CR_PTMSK_Msk (0x1UL << SPDIFRX_CR_PTMSK_Pos)#define SPDIFRX_CR_PTMSK_Pos (9U)#define SPDIFRX_CR_CUMSK SPDIFRX_CR_CUMSK_Msk#define SPDIFRX_CR_CUMSK_Msk (0x1UL << SPDIFRX_CR_CUMSK_Pos)#define SPDIFRX_CR_CUMSK_Pos (8U)#define SPDIFRX_CR_VMSK SPDIFRX_CR_VMSK_Msk#define SPDIFRX_CR_VMSK_Msk (0x1UL << SPDIFRX_CR_VMSK_Pos)#define SPDIFRX_CR_VMSK_Pos (7U)#define SPDIFRX_CR_PMSK SPDIFRX_CR_PMSK_Msk#define SPDIFRX_CR_PMSK_Msk (0x1UL << SPDIFRX_CR_PMSK_Pos)#define SPDIFRX_CR_PMSK_Pos (6U)#define SPDIFRX_CR_DRFMT SPDIFRX_CR_DRFMT_Msk#define SPDIFRX_CR_DRFMT_Msk (0x3UL << SPDIFRX_CR_DRFMT_Pos)#define SPDIFRX_CR_DRFMT_Pos (4U)#define SPDIFRX_CR_RXSTEO SPDIFRX_CR_RXSTEO_Msk#define SPDIFRX_CR_RXSTEO_Msk (0x1UL << SPDIFRX_CR_RXSTEO_Pos)#define SPDIFRX_CR_RXSTEO_Pos (3U)#define SPDIFRX_CR_RXDMAEN SPDIFRX_CR_RXDMAEN_Msk#define SPDIFRX_CR_RXDMAEN_Msk (0x1UL << SPDIFRX_CR_RXDMAEN_Pos)#define SPDIFRX_CR_RXDMAEN_Pos (2U)#define SPDIFRX_CR_SPDIFEN SPDIFRX_CR_SPDIFEN_Msk#define SPDIFRX_CR_SPDIFEN_Msk (0x3UL << SPDIFRX_CR_SPDIFEN_Pos)#define SPDIFRX_CR_SPDIFEN_Pos (0U)#define SAI_xDR_DATA SAI_xDR_DATA_Msk#define SAI_xDR_DATA_Msk (0xFFFFFFFFUL << SAI_xDR_DATA_Pos)#define SAI_xDR_DATA_Pos (0U)#define SAI_xCLRFR_CLFSDET SAI_xCLRFR_CLFSDET_Msk#define SAI_xCLRFR_CLFSDET_Msk (0x1UL << SAI_xCLRFR_CLFSDET_Pos)#define SAI_xCLRFR_CLFSDET_Pos (6U)#define SAI_xCLRFR_CAFSDET SAI_xCLRFR_CAFSDET_Msk#define SAI_xCLRFR_CAFSDET_Msk (0x1UL << SAI_xCLRFR_CAFSDET_Pos)#define SAI_xCLRFR_CAFSDET_Pos (5U)#define SAI_xCLRFR_CCNRDY SAI_xCLRFR_CCNRDY_Msk#define SAI_xCLRFR_CCNRDY_Msk (0x1UL << SAI_xCLRFR_CCNRDY_Pos)#define SAI_xCLRFR_CCNRDY_Pos (4U)#define SAI_xCLRFR_CFREQ SAI_xCLRFR_CFREQ_Msk#define SAI_xCLRFR_CFREQ_Msk (0x1UL << SAI_xCLRFR_CFREQ_Pos)#define SAI_xCLRFR_CFREQ_Pos (3U)#define SAI_xCLRFR_CWCKCFG SAI_xCLRFR_CWCKCFG_Msk#define SAI_xCLRFR_CWCKCFG_Msk (0x1UL << SAI_xCLRFR_CWCKCFG_Pos)#define SAI_xCLRFR_CWCKCFG_Pos (2U)#define SAI_xCLRFR_CMUTEDET SAI_xCLRFR_CMUTEDET_Msk#define SAI_xCLRFR_CMUTEDET_Msk (0x1UL << SAI_xCLRFR_CMUTEDET_Pos)#define SAI_xCLRFR_CMUTEDET_Pos (1U)#define SAI_xCLRFR_COVRUDR SAI_xCLRFR_COVRUDR_Msk#define SAI_xCLRFR_COVRUDR_Msk (0x1UL << SAI_xCLRFR_COVRUDR_Pos)#define SAI_xCLRFR_COVRUDR_Pos (0U)#define SAI_xSR_FLVL_2 (0x4UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_1 (0x2UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_0 (0x1UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL SAI_xSR_FLVL_Msk#define SAI_xSR_FLVL_Msk (0x7UL << SAI_xSR_FLVL_Pos)#define SAI_xSR_FLVL_Pos (16U)#define SAI_xSR_LFSDET SAI_xSR_LFSDET_Msk#define SAI_xSR_LFSDET_Msk (0x1UL << SAI_xSR_LFSDET_Pos)#define SAI_xSR_LFSDET_Pos (6U)#define SAI_xSR_AFSDET SAI_xSR_AFSDET_Msk#define SAI_xSR_AFSDET_Msk (0x1UL << SAI_xSR_AFSDET_Pos)#define SAI_xSR_AFSDET_Pos (5U)#define SAI_xSR_CNRDY SAI_xSR_CNRDY_Msk#define SAI_xSR_CNRDY_Msk (0x1UL << SAI_xSR_CNRDY_Pos)#define SAI_xSR_CNRDY_Pos (4U)#define SAI_xSR_FREQ SAI_xSR_FREQ_Msk#define SAI_xSR_FREQ_Msk (0x1UL << SAI_xSR_FREQ_Pos)#define SAI_xSR_FREQ_Pos (3U)#define SAI_xSR_WCKCFG SAI_xSR_WCKCFG_Msk#define SAI_xSR_WCKCFG_Msk (0x1UL << SAI_xSR_WCKCFG_Pos)#define SAI_xSR_WCKCFG_Pos (2U)#define SAI_xSR_MUTEDET SAI_xSR_MUTEDET_Msk#define SAI_xSR_MUTEDET_Msk (0x1UL << SAI_xSR_MUTEDET_Pos)#define SAI_xSR_MUTEDET_Pos (1U)#define SAI_xSR_OVRUDR SAI_xSR_OVRUDR_Msk#define SAI_xSR_OVRUDR_Msk (0x1UL << SAI_xSR_OVRUDR_Pos)#define SAI_xSR_OVRUDR_Pos (0U)#define SAI_xIMR_LFSDETIE SAI_xIMR_LFSDETIE_Msk#define SAI_xIMR_LFSDETIE_Msk (0x1UL << SAI_xIMR_LFSDETIE_Pos)#define SAI_xIMR_LFSDETIE_Pos (6U)#define SAI_xIMR_AFSDETIE SAI_xIMR_AFSDETIE_Msk#define SAI_xIMR_AFSDETIE_Msk (0x1UL << SAI_xIMR_AFSDETIE_Pos)#define SAI_xIMR_AFSDETIE_Pos (5U)#define SAI_xIMR_CNRDYIE SAI_xIMR_CNRDYIE_Msk#define SAI_xIMR_CNRDYIE_Msk (0x1UL << SAI_xIMR_CNRDYIE_Pos)#define SAI_xIMR_CNRDYIE_Pos (4U)#define SAI_xIMR_FREQIE SAI_xIMR_FREQIE_Msk#define SAI_xIMR_FREQIE_Msk (0x1UL << SAI_xIMR_FREQIE_Pos)#define SAI_xIMR_FREQIE_Pos (3U)#define SAI_xIMR_WCKCFGIE SAI_xIMR_WCKCFGIE_Msk#define SAI_xIMR_WCKCFGIE_Msk (0x1UL << SAI_xIMR_WCKCFGIE_Pos)#define SAI_xIMR_WCKCFGIE_Pos (2U)#define SAI_xIMR_MUTEDETIE SAI_xIMR_MUTEDETIE_Msk#define SAI_xIMR_MUTEDETIE_Msk (0x1UL << SAI_xIMR_MUTEDETIE_Pos)#define SAI_xIMR_MUTEDETIE_Pos (1U)#define SAI_xIMR_OVRUDRIE SAI_xIMR_OVRUDRIE_Msk#define SAI_xIMR_OVRUDRIE_Msk (0x1UL << SAI_xIMR_OVRUDRIE_Pos)#define SAI_xIMR_OVRUDRIE_Pos (0U)#define SAI_xSLOTR_SLOTEN SAI_xSLOTR_SLOTEN_Msk#define SAI_xSLOTR_SLOTEN_Msk (0xFFFFUL << SAI_xSLOTR_SLOTEN_Pos)#define SAI_xSLOTR_SLOTEN_Pos (16U)#define SAI_xSLOTR_NBSLOT_3 (0x8UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_2 (0x4UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_1 (0x2UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_0 (0x1UL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT SAI_xSLOTR_NBSLOT_Msk#define SAI_xSLOTR_NBSLOT_Msk (0xFUL << SAI_xSLOTR_NBSLOT_Pos)#define SAI_xSLOTR_NBSLOT_Pos (8U)#define SAI_xSLOTR_SLOTSZ_1 (0x2UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_0 (0x1UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ SAI_xSLOTR_SLOTSZ_Msk#define SAI_xSLOTR_SLOTSZ_Msk (0x3UL << SAI_xSLOTR_SLOTSZ_Pos)#define SAI_xSLOTR_SLOTSZ_Pos (6U)#define SAI_xSLOTR_FBOFF_4 (0x10UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_3 (0x08UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_2 (0x04UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_1 (0x02UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_0 (0x01UL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF SAI_xSLOTR_FBOFF_Msk#define SAI_xSLOTR_FBOFF_Msk (0x1FUL << SAI_xSLOTR_FBOFF_Pos)#define SAI_xSLOTR_FBOFF_Pos (0U)#define SAI_xFRCR_FSPO SAI_xFRCR_FSPOL#define SAI_xFRCR_FSOFF SAI_xFRCR_FSOFF_Msk#define SAI_xFRCR_FSOFF_Msk (0x1UL << SAI_xFRCR_FSOFF_Pos)#define SAI_xFRCR_FSOFF_Pos (18U)#define SAI_xFRCR_FSPOL SAI_xFRCR_FSPOL_Msk#define SAI_xFRCR_FSPOL_Msk (0x1UL << SAI_xFRCR_FSPOL_Pos)#define SAI_xFRCR_FSPOL_Pos (17U)#define SAI_xFRCR_FSDEF SAI_xFRCR_FSDEF_Msk#define SAI_xFRCR_FSDEF_Msk (0x1UL << SAI_xFRCR_FSDEF_Pos)#define SAI_xFRCR_FSDEF_Pos (16U)#define SAI_xFRCR_FSALL_6 (0x40UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_5 (0x20UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_4 (0x10UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_3 (0x08UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_2 (0x04UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_1 (0x02UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_0 (0x01UL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL SAI_xFRCR_FSALL_Msk#define SAI_xFRCR_FSALL_Msk (0x7FUL << SAI_xFRCR_FSALL_Pos)#define SAI_xFRCR_FSALL_Pos (8U)#define SAI_xFRCR_FRL_7 (0x80UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_6 (0x40UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_5 (0x20UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_4 (0x10UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_3 (0x08UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_2 (0x04UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_1 (0x02UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_0 (0x01UL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL SAI_xFRCR_FRL_Msk#define SAI_xFRCR_FRL_Msk (0xFFUL << SAI_xFRCR_FRL_Pos)#define SAI_xFRCR_FRL_Pos (0U)#define SAI_xCR2_COMP_1 (0x2UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP_0 (0x1UL << SAI_xCR2_COMP_Pos)#define SAI_xCR2_COMP SAI_xCR2_COMP_Msk#define SAI_xCR2_COMP_Msk (0x3UL << SAI_xCR2_COMP_Pos)#define RCC_APB2RSTR_SDMMC2RST_Pos (7U)#define RCC_APB2RSTR_USART6RST RCC_APB2RSTR_USART6RST_Msk#define RCC_APB2RSTR_USART6RST_Msk (0x1UL << RCC_APB2RSTR_USART6RST_Pos)#define RCC_APB2RSTR_USART6RST_Pos (5U)#define RCC_APB2RSTR_USART1RST RCC_APB2RSTR_USART1RST_Msk#define RCC_APB2RSTR_USART1RST_Msk (0x1UL << RCC_APB2RSTR_USART1RST_Pos)#define RCC_APB2RSTR_USART1RST_Pos (4U)#define RCC_APB2RSTR_TIM8RST RCC_APB2RSTR_TIM8RST_Msk#define RCC_APB2RSTR_TIM8RST_Msk (0x1UL << RCC_APB2RSTR_TIM8RST_Pos)#define RCC_APB2RSTR_TIM8RST_Pos (1U)#define RCC_APB2RSTR_TIM1RST RCC_APB2RSTR_TIM1RST_Msk#define RCC_APB2RSTR_TIM1RST_Msk (0x1UL << RCC_APB2RSTR_TIM1RST_Pos)#define RCC_APB2RSTR_TIM1RST_Pos (0U)#define RCC_APB1RSTR_UART8RST RCC_APB1RSTR_UART8RST_Msk#define RCC_APB1RSTR_UART8RST_Msk (0x1UL << RCC_APB1RSTR_UART8RST_Pos)#define RCC_APB1RSTR_UART8RST_Pos (31U)#define RCC_APB1RSTR_UART7RST RCC_APB1RSTR_UART7RST_Msk#define RCC_APB1RSTR_UART7RST_Msk (0x1UL << RCC_APB1RSTR_UART7RST_Pos)#define RCC_APB1RSTR_UART7RST_Pos (30U)#define RCC_APB1RSTR_DACRST RCC_APB1RSTR_DACRST_Msk#define RCC_APB1RSTR_DACRST_Msk (0x1UL << RCC_APB1RSTR_DACRST_Pos)#define RCC_APB1RSTR_DACRST_Pos (29U)#define RCC_APB1RSTR_PWRRST RCC_APB1RSTR_PWRRST_Msk#define RCC_APB1RSTR_PWRRST_Msk (0x1UL << RCC_APB1RSTR_PWRRST_Pos)#define RCC_APB1RSTR_PWRRST_Pos (28U)#define RCC_APB1RSTR_CECRST RCC_APB1RSTR_CECRST_Msk#define RCC_APB1RSTR_CECRST_Msk (0x1UL << RCC_APB1RSTR_CECRST_Pos)#define RCC_APB1RSTR_CECRST_Pos (27U)#define RCC_APB1RSTR_CAN2RST RCC_APB1RSTR_CAN2RST_Msk#define RCC_APB1RSTR_CAN2RST_Msk (0x1UL << RCC_APB1RSTR_CAN2RST_Pos)#define RCC_APB1RSTR_CAN2RST_Pos (26U)#define RCC_APB1RSTR_CAN1RST RCC_APB1RSTR_CAN1RST_Msk#define RCC_APB1RSTR_CAN1RST_Msk (0x1UL << RCC_APB1RSTR_CAN1RST_Pos)#define RCC_APB1RSTR_CAN1RST_Pos (25U)#define RCC_APB1RSTR_I2C4RST RCC_APB1RSTR_I2C4RST_Msk#define RCC_APB1RSTR_I2C4RST_Msk (0x1UL << RCC_APB1RSTR_I2C4RST_Pos)#define RCC_APB1RSTR_I2C4RST_Pos (24U)#define RCC_APB1RSTR_I2C3RST RCC_APB1RSTR_I2C3RST_Msk#define RCC_APB1RSTR_I2C3RST_Msk (0x1UL << RCC_APB1RSTR_I2C3RST_Pos)#define RCC_APB1RSTR_I2C3RST_Pos (23U)#define RCC_APB1RSTR_I2C2RST RCC_APB1RSTR_I2C2RST_Msk#define RCC_APB1RSTR_I2C2RST_Msk (0x1UL << RCC_APB1RSTR_I2C2RST_Pos)#define RCC_APB1RSTR_I2C2RST_Pos (22U)#define RCC_APB1RSTR_UART5RST RCC_APB1RSTR_UART5RST_Msk#define RCC_APB1RSTR_UART5RST_Msk (0x1UL << RCC_APB1RSTR_UART5RST_Pos)#define RCC_APB1RSTR_UART5RST_Pos (20U)#define RCC_APB1RSTR_UART4RST RCC_APB1RSTR_UART4RST_Msk#define RCC_APB1RSTR_UART4RST_Msk (0x1UL << RCC_APB1RSTR_UART4RST_Pos)#define RCC_APB1RSTR_UART4RST_Pos (19U)#define RCC_APB1RSTR_USART3RST RCC_APB1RSTR_USART3RST_Msk#define RCC_APB1RSTR_USART3RST_Msk (0x1UL << RCC_APB1RSTR_USART3RST_Pos)#define RCC_APB1RSTR_USART3RST_Pos (18U)#define RCC_APB1RSTR_USART2RST RCC_APB1RSTR_USART2RST_Msk#define RCC_APB1RSTR_USART2RST_Msk (0x1UL << RCC_APB1RSTR_USART2RST_Pos)#define RCC_APB1RSTR_USART2RST_Pos (17U)#define RCC_APB1RSTR_SPDIFRXRST RCC_APB1RSTR_SPDIFRXRST_Msk#define RCC_APB1RSTR_SPDIFRXRST_Msk (0x1UL << RCC_APB1RSTR_SPDIFRXRST_Pos)#define RCC_APB1RSTR_SPDIFRXRST_Pos (16U)#define RCC_APB1RSTR_SPI3RST RCC_APB1RSTR_SPI3RST_Msk#define RCC_APB1RSTR_SPI3RST_Msk (0x1UL << RCC_APB1RSTR_SPI3RST_Pos)#define RCC_APB1RSTR_SPI3RST_Pos (15U)#define RCC_APB1RSTR_SPI2RST RCC_APB1RSTR_SPI2RST_Msk#define RCC_APB1RSTR_SPI2RST_Msk (0x1UL << RCC_APB1RSTR_SPI2RST_Pos)#define RCC_APB1RSTR_SPI2RST_Pos (14U)#define RCC_APB1RSTR_CAN3RST RCC_APB1RSTR_CAN3RST_Msk#define RCC_APB1RSTR_CAN3RST_Msk (0x1UL << RCC_APB1RSTR_CAN3RST_Pos)#define RCC_APB1RSTR_CAN3RST_Pos (13U)#define RCC_APB1RSTR_WWDGRST RCC_APB1RSTR_WWDGRST_Msk#define RCC_APB1RSTR_WWDGRST_Msk (0x1UL << RCC_APB1RSTR_WWDGRST_Pos)#define RCC_APB1RSTR_WWDGRST_Pos (11U)#define RCC_APB1RSTR_LPTIM1RST RCC_APB1RSTR_LPTIM1RST_Msk#define RCC_APB1RSTR_LPTIM1RST_Msk (0x1UL << RCC_APB1RSTR_LPTIM1RST_Pos)#define RCC_APB1RSTR_LPTIM1RST_Pos (9U)#define RCC_APB1RSTR_TIM14RST RCC_APB1RSTR_TIM14RST_Msk#define RCC_APB1RSTR_TIM14RST_Msk (0x1UL << RCC_APB1RSTR_TIM14RST_Pos)#define RCC_APB1RSTR_TIM14RST_Pos (8U)#define RCC_APB1RSTR_TIM13RST RCC_APB1RSTR_TIM13RST_Msk#define RCC_APB1RSTR_TIM13RST_Msk (0x1UL << RCC_APB1RSTR_TIM13RST_Pos)#define RCC_APB1RSTR_TIM13RST_Pos (7U)#define RCC_APB1RSTR_TIM12RST RCC_APB1RSTR_TIM12RST_Msk#define RCC_APB1RSTR_TIM12RST_Msk (0x1UL << RCC_APB1RSTR_TIM12RST_Pos)#define RCC_APB1RSTR_TIM12RST_Pos (6U)#define RCC_APB1RSTR_TIM7RST RCC_APB1RSTR_TIM7RST_Msk#define RCC_APB1RSTR_TIM7RST_Msk (0x1UL << RCC_APB1RSTR_TIM7RST_Pos)#define RCC_APB1RSTR_TIM7RST_Pos (5U)#define RCC_APB1RSTR_TIM6RST RCC_APB1RSTR_TIM6RST_Msk#define RCC_APB1RSTR_TIM6RST_Msk (0x1UL << RCC_APB1RSTR_TIM6RST_Pos)#define RCC_APB1RSTR_TIM6RST_Pos (4U)#define RCC_APB1RSTR_TIM5RST RCC_APB1RSTR_TIM5RST_Msk#define RCC_APB1RSTR_TIM5RST_Msk (0x1UL << RCC_APB1RSTR_TIM5RST_Pos)#define RCC_APB1RSTR_TIM5RST_Pos (3U)#define RCC_APB1RSTR_TIM4RST RCC_APB1RSTR_TIM4RST_Msk#define RCC_APB1RSTR_TIM4RST_Msk (0x1UL << RCC_APB1RSTR_TIM4RST_Pos)#define RCC_APB1RSTR_TIM4RST_Pos (2U)#define RCC_APB1RSTR_TIM3RST RCC_APB1RSTR_TIM3RST_Msk#define RCC_APB1RSTR_TIM3RST_Msk (0x1UL << RCC_APB1RSTR_TIM3RST_Pos)#define RCC_APB1RSTR_TIM3RST_Pos (1U)#define RCC_APB1RSTR_TIM2RST RCC_APB1RSTR_TIM2RST_Msk#define RCC_APB1RSTR_TIM2RST_Msk (0x1UL << RCC_APB1RSTR_TIM2RST_Pos)#define RCC_APB1RSTR_TIM2RST_Pos (0U)#define RCC_AHB3RSTR_QSPIRST RCC_AHB3RSTR_QSPIRST_Msk#define RCC_AHB3RSTR_QSPIRST_Msk (0x1UL << RCC_AHB3RSTR_QSPIRST_Pos)#define RCC_AHB3RSTR_QSPIRST_Pos (1U)#define RCC_AHB3RSTR_FMCRST RCC_AHB3RSTR_FMCRST_Msk#define RCC_AHB3RSTR_FMCRST_Msk (0x1UL << RCC_AHB3RSTR_FMCRST_Pos)#define RCC_AHB3RSTR_FMCRST_Pos (0U)#define RCC_AHB2RSTR_OTGFSRST RCC_AHB2RSTR_OTGFSRST_Msk#define RCC_AHB2RSTR_OTGFSRST_Msk (0x1UL << RCC_AHB2RSTR_OTGFSRST_Pos)#define RCC_AHB2RSTR_OTGFSRST_Pos (7U)#define RCC_AHB2RSTR_RNGRST RCC_AHB2RSTR_RNGRST_Msk#define RCC_AHB2RSTR_RNGRST_Msk (0x1UL << RCC_AHB2RSTR_RNGRST_Pos)#define RCC_AHB2RSTR_RNGRST_Pos (6U)#define RCC_AHB2RSTR_JPEGRST RCC_AHB2RSTR_JPEGRST_Msk#define RCC_AHB2RSTR_JPEGRST_Msk (0x1UL << RCC_AHB2RSTR_JPEGRST_Pos)#define RCC_AHB2RSTR_JPEGRST_Pos (1U)#define RCC_AHB2RSTR_DCMIRST RCC_AHB2RSTR_DCMIRST_Msk#define RCC_AHB2RSTR_DCMIRST_Msk (0x1UL << RCC_AHB2RSTR_DCMIRST_Pos)#define RCC_AHB2RSTR_DCMIRST_Pos (0U)#define RCC_AHB1RSTR_OTGHRST RCC_AHB1RSTR_OTGHRST_Msk#define RCC_AHB1RSTR_OTGHRST_Msk (0x1UL << RCC_AHB1RSTR_OTGHRST_Pos)#define RCC_AHB1RSTR_OTGHRST_Pos (29U)#define RCC_AHB1RSTR_ETHMACRST RCC_AHB1RSTR_ETHMACRST_Msk#define RCC_AHB1RSTR_ETHMACRST_Msk (0x1UL << RCC_AHB1RSTR_ETHMACRST_Pos)#define RCC_AHB1RSTR_ETHMACRST_Pos (25U)#define RCC_AHB1RSTR_DMA2RST RCC_AHB1RSTR_DMA2RST_Msk#define RCC_AHB1RSTR_DMA2RST_Msk (0x1UL << RCC_AHB1RSTR_DMA2RST_Pos)#define RCC_AHB1RSTR_DMA2RST_Pos (22U)#define RCC_AHB1RSTR_DMA1RST RCC_AHB1RSTR_DMA1RST_Msk#define RCC_AHB1RSTR_DMA1RST_Msk (0x1UL << RCC_AHB1RSTR_DMA1RST_Pos)#define RCC_AHB1RSTR_DMA1RST_Pos (21U)#define RCC_AHB1RSTR_CRCRST RCC_AHB1RSTR_CRCRST_Msk#define RCC_AHB1RSTR_CRCRST_Msk (0x1UL << RCC_AHB1RSTR_CRCRST_Pos)#define RCC_AHB1RSTR_CRCRST_Pos (12U)#define RCC_AHB1RSTR_GPIOKRST RCC_AHB1RSTR_GPIOKRST_Msk#define RCC_AHB1RSTR_GPIOKRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOKRST_Pos)#define RCC_AHB1RSTR_GPIOKRST_Pos (10U)#define RCC_AHB1RSTR_GPIOJRST RCC_AHB1RSTR_GPIOJRST_Msk#define RCC_AHB1RSTR_GPIOJRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOJRST_Pos)#define RCC_AHB1RSTR_GPIOJRST_Pos (9U)#define RCC_AHB1RSTR_GPIOIRST RCC_AHB1RSTR_GPIOIRST_Msk#define RCC_AHB1RSTR_GPIOIRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOIRST_Pos)#define RCC_AHB1RSTR_GPIOIRST_Pos (8U)#define RCC_AHB1RSTR_GPIOHRST RCC_AHB1RSTR_GPIOHRST_Msk#define RCC_AHB1RSTR_GPIOHRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOHRST_Pos)#define RCC_AHB1RSTR_GPIOHRST_Pos (7U)#define RCC_AHB1RSTR_GPIOGRST RCC_AHB1RSTR_GPIOGRST_Msk#define RCC_AHB1RSTR_GPIOGRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOGRST_Pos)#define RCC_AHB1RSTR_GPIOGRST_Pos (6U)#define RCC_AHB1RSTR_GPIOFRST RCC_AHB1RSTR_GPIOFRST_Msk#define RCC_AHB1RSTR_GPIOFRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOFRST_Pos)#define RCC_AHB1RSTR_GPIOFRST_Pos (5U)#define RCC_AHB1RSTR_GPIOERST RCC_AHB1RSTR_GPIOERST_Msk#define RCC_AHB1RSTR_GPIOERST_Msk (0x1UL << RCC_AHB1RSTR_GPIOERST_Pos)#define RCC_AHB1RSTR_GPIOERST_Pos (4U)#define RCC_AHB1RSTR_GPIODRST RCC_AHB1RSTR_GPIODRST_Msk#define RCC_AHB1RSTR_GPIODRST_Msk (0x1UL << RCC_AHB1RSTR_GPIODRST_Pos)#define RCC_AHB1RSTR_GPIODRST_Pos (3U)#define RCC_AHB1RSTR_GPIOCRST RCC_AHB1RSTR_GPIOCRST_Msk#define RCC_AHB1RSTR_GPIOCRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOCRST_Pos)#define RCC_AHB1RSTR_GPIOCRST_Pos (2U)#define RCC_AHB1RSTR_GPIOBRST RCC_AHB1RSTR_GPIOBRST_Msk#define RCC_AHB1RSTR_GPIOBRST_Msk (0x1UL << RCC_AHB1RSTR_GPIOBRST_Pos)#define RCC_AHB1RSTR_GPIOBRST_Pos (1U)#define RCC_AHB1RSTR_GPIOARST RCC_AHB1RSTR_GPIOARST_Msk#define RCC_AHB1RSTR_GPIOARST_Msk (0x1UL << RCC_AHB1RSTR_GPIOARST_Pos)#define RCC_AHB1RSTR_GPIOARST_Pos (0U)#define RCC_CIR_CSSC RCC_CIR_CSSC_Msk#define RCC_CIR_CSSC_Msk (0x1UL << RCC_CIR_CSSC_Pos)#define RCC_CIR_CSSC_Pos (23U)#define RCC_CIR_PLLSAIRDYC RCC_CIR_PLLSAIRDYC_Msk#define RCC_CIR_PLLSAIRDYC_Msk (0x1UL << RCC_CIR_PLLSAIRDYC_Pos)#define RCC_CIR_PLLSAIRDYC_Pos (22U)#define RCC_CIR_PLLI2SRDYC RCC_CIR_PLLI2SRDYC_Msk#define RCC_CIR_PLLI2SRDYC_Msk (0x1UL << RCC_CIR_PLLI2SRDYC_Pos)#define RCC_CIR_PLLI2SRDYC_Pos (21U)#define RCC_CIR_PLLRDYC RCC_CIR_PLLRDYC_Msk#define RCC_CIR_PLLRDYC_Msk (0x1UL << RCC_CIR_PLLRDYC_Pos)#define RCC_CIR_PLLRDYC_Pos (20U)#define RCC_CIR_HSERDYC RCC_CIR_HSERDYC_Msk#define RCC_CIR_HSERDYC_Msk (0x1UL << RCC_CIR_HSERDYC_Pos)#define RCC_CIR_HSERDYC_Pos (19U)#define RCC_CIR_HSIRDYC RCC_CIR_HSIRDYC_Msk#define RCC_CIR_HSIRDYC_Msk (0x1UL << RCC_CIR_HSIRDYC_Pos)#define RCC_CIR_HSIRDYC_Pos (18U)#define RCC_CIR_LSERDYC RCC_CIR_LSERDYC_Msk#define RCC_CIR_LSERDYC_Msk (0x1UL << RCC_CIR_LSERDYC_Pos)#define RCC_CIR_LSERDYC_Pos (17U)#define RCC_CIR_LSIRDYC RCC_CIR_LSIRDYC_Msk#define RCC_CIR_LSIRDYC_Msk (0x1UL << RCC_CIR_LSIRDYC_Pos)#define RCC_CIR_LSIRDYC_Pos (16U)#define RCC_CIR_PLLSAIRDYIE RCC_CIR_PLLSAIRDYIE_Msk#define RCC_CIR_PLLSAIRDYIE_Msk (0x1UL << RCC_CIR_PLLSAIRDYIE_Pos)#define RCC_CIR_PLLSAIRDYIE_Pos (14U)#define RCC_CIR_PLLI2SRDYIE RCC_CIR_PLLI2SRDYIE_Msk#define RCC_CIR_PLLI2SRDYIE_Msk (0x1UL << RCC_CIR_PLLI2SRDYIE_Pos)#define RCC_CIR_PLLI2SRDYIE_Pos (13U)#define RCC_CIR_PLLRDYIE RCC_CIR_PLLRDYIE_Msk#define RCC_CIR_PLLRDYIE_Msk (0x1UL << RCC_CIR_PLLRDYIE_Pos)#define RCC_CIR_PLLRDYIE_Pos (12U)#define RCC_CIR_HSERDYIE RCC_CIR_HSERDYIE_Msk#define RCC_CIR_HSERDYIE_Msk (0x1UL << RCC_CIR_HSERDYIE_Pos)#define RCC_CIR_HSERDYIE_Pos (11U)#define RCC_CIR_HSIRDYIE RCC_CIR_HSIRDYIE_Msk#define RCC_CIR_HSIRDYIE_Msk (0x1UL << RCC_CIR_HSIRDYIE_Pos)#define RCC_CIR_HSIRDYIE_Pos (10U)#define RCC_CIR_LSERDYIE RCC_CIR_LSERDYIE_Msk#define RCC_CIR_LSERDYIE_Msk (0x1UL << RCC_CIR_LSERDYIE_Pos)#define RCC_CIR_LSERDYIE_Pos (9U)#define RCC_CIR_LSIRDYIE RCC_CIR_LSIRDYIE_Msk#define RCC_CIR_LSIRDYIE_Msk (0x1UL << RCC_CIR_LSIRDYIE_Pos)#define RCC_CIR_LSIRDYIE_Pos (8U)#define RCC_CIR_CSSF RCC_CIR_CSSF_Msk#define RCC_CIR_CSSF_Msk (0x1UL << RCC_CIR_CSSF_Pos)#define RCC_CIR_CSSF_Pos (7U)#define RCC_CIR_PLLSAIRDYF RCC_CIR_PLLSAIRDYF_Msk#define RCC_CIR_PLLSAIRDYF_Msk (0x1UL << RCC_CIR_PLLSAIRDYF_Pos)#define RCC_CIR_PLLSAIRDYF_Pos (6U)#define RCC_CIR_PLLI2SRDYF RCC_CIR_PLLI2SRDYF_Msk#define RCC_CIR_PLLI2SRDYF_Msk (0x1UL << RCC_CIR_PLLI2SRDYF_Pos)#define RCC_CIR_PLLI2SRDYF_Pos (5U)#define RCC_CIR_PLLRDYF RCC_CIR_PLLRDYF_Msk#define RCC_CIR_PLLRDYF_Msk (0x1UL << RCC_CIR_PLLRDYF_Pos)#define RCC_CIR_PLLRDYF_Pos (4U)#define RCC_CIR_HSERDYF RCC_CIR_HSERDYF_Msk#define RCC_CIR_HSERDYF_Msk (0x1UL << RCC_CIR_HSERDYF_Pos)#define RCC_CIR_HSERDYF_Pos (3U)#define RCC_CIR_HSIRDYF RCC_CIR_HSIRDYF_Msk#define RCC_CIR_HSIRDYF_Msk (0x1UL << RCC_CIR_HSIRDYF_Pos)#define RCC_CIR_HSIRDYF_Pos (2U)#define RCC_CIR_LSERDYF RCC_CIR_LSERDYF_Msk#define RCC_CIR_LSERDYF_Msk (0x1UL << RCC_CIR_LSERDYF_Pos)#define RCC_CIR_LSERDYF_Pos (1U)#define RCC_CIR_LSIRDYF RCC_CIR_LSIRDYF_Msk#define RCC_CIR_LSIRDYF_Msk (0x1UL << RCC_CIR_LSIRDYF_Pos)#define RCC_CIR_LSIRDYF_Pos (0U)#define RCC_CFGR_MCO2_1 (0x2UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_0 (0x1UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2 RCC_CFGR_MCO2_Msk#define RCC_CFGR_MCO2_Msk (0x3UL << RCC_CFGR_MCO2_Pos)#define RCC_CFGR_MCO2_Pos (30U)#define RCC_CFGR_MCO2PRE_2 (0x4UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_1 (0x2UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_0 (0x1UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE RCC_CFGR_MCO2PRE_Msk#define RCC_CFGR_MCO2PRE_Msk (0x7UL << RCC_CFGR_MCO2PRE_Pos)#define RCC_CFGR_MCO2PRE_Pos (27U)#define RCC_CFGR_MCO1PRE_2 (0x4UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_1 (0x2UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_0 (0x1UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE RCC_CFGR_MCO1PRE_Msk#define RCC_CFGR_MCO1PRE_Msk (0x7UL << RCC_CFGR_MCO1PRE_Pos)#define RCC_CFGR_MCO1PRE_Pos (24U)#define RCC_CFGR_I2SSRC RCC_CFGR_I2SSRC_Msk#define RCC_CFGR_I2SSRC_Msk (0x1UL << RCC_CFGR_I2SSRC_Pos)#define RCC_CFGR_I2SSRC_Pos (23U)#define RCC_CFGR_MCO1_1 (0x2UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_0 (0x1UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1 RCC_CFGR_MCO1_Msk#define RCC_CFGR_MCO1_Msk (0x3UL << RCC_CFGR_MCO1_Pos)#define RCC_CFGR_MCO1_Pos (21U)#define RCC_CFGR_RTCPRE_4 (0x10UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_3 (0x08UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_2 (0x04UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_1 (0x02UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_0 (0x01UL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE RCC_CFGR_RTCPRE_Msk#define RCC_CFGR_RTCPRE_Msk (0x1FUL << RCC_CFGR_RTCPRE_Pos)#define RCC_CFGR_RTCPRE_Pos (16U)#define RCC_CFGR_PPRE2_DIV16 0x0000E000U#define RCC_CFGR_PPRE2_DIV8 0x0000C000U#define RCC_CFGR_PPRE2_DIV4 0x0000A000U#define RCC_CFGR_PPRE2_DIV2 0x00008000U#define RCC_CFGR_PPRE2_DIV1 0x00000000U#define RCC_CFGR_PPRE2_2 (0x4UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_1 (0x2UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_0 (0x1UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2 RCC_CFGR_PPRE2_Msk#define RCC_CFGR_PPRE2_Msk (0x7UL << RCC_CFGR_PPRE2_Pos)#define RCC_CFGR_PPRE2_Pos (13U)#define RCC_CFGR_PPRE1_DIV16 0x00001C00U#define RCC_CFGR_PPRE1_DIV8 0x00001800U#define RCC_CFGR_PPRE1_DIV4 0x00001400U#define RCC_CFGR_PPRE1_DIV2 0x00001000U#define RCC_CFGR_PPRE1_DIV1 0x00000000U#define RCC_CFGR_PPRE1_2 (0x4UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_1 (0x2UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_0 (0x1UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1 RCC_CFGR_PPRE1_Msk#define RCC_CFGR_PPRE1_Msk (0x7UL << RCC_CFGR_PPRE1_Pos)#define RCC_CFGR_PPRE1_Pos (10U)#define RCC_CFGR_HPRE_DIV512 0x000000F0U#define RCC_CFGR_HPRE_DIV256 0x000000E0U#define RCC_CFGR_HPRE_DIV128 0x000000D0U#define RCC_CFGR_HPRE_DIV64 0x000000C0U#define RCC_CFGR_HPRE_DIV16 0x000000B0U#define RCC_CFGR_HPRE_DIV8 0x000000A0U#define RCC_CFGR_HPRE_DIV4 0x00000090U#define RCC_CFGR_HPRE_DIV2 0x00000080U#define RCC_CFGR_HPRE_DIV1 0x00000000U#define RCC_CFGR_HPRE_3 (0x8UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_2 (0x4UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_1 (0x2UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_0 (0x1UL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE RCC_CFGR_HPRE_Msk#define RCC_CFGR_HPRE_Msk (0xFUL << RCC_CFGR_HPRE_Pos)#define RCC_CFGR_HPRE_Pos (4U)#define RCC_CFGR_SWS_PLL 0x00000008U#define RCC_CFGR_SWS_HSE 0x00000004U#define RCC_CFGR_SWS_HSI 0x00000000U#define RCC_CFGR_SWS_1 (0x2UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_0 (0x1UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS RCC_CFGR_SWS_Msk#define RCC_CFGR_SWS_Msk (0x3UL << RCC_CFGR_SWS_Pos)#define RCC_CFGR_SWS_Pos (2U)#define RCC_CFGR_SW_PLL 0x00000002U#define RCC_CFGR_SW_HSE 0x00000001U#define RCC_CFGR_SW_HSI 0x00000000U#define RCC_CFGR_SW_1 (0x2UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_0 (0x1UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW RCC_CFGR_SW_Msk#define RCC_CFGR_SW_Msk (0x3UL << RCC_CFGR_SW_Pos)#define RCC_CFGR_SW_Pos (0U)#define RCC_PLLCFGR_PLLR_2 (0x4UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_1 (0x2UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_0 (0x1UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR RCC_PLLCFGR_PLLR_Msk#define RCC_PLLCFGR_PLLR_Msk (0x7UL << RCC_PLLCFGR_PLLR_Pos)#define RCC_PLLCFGR_PLLR_Pos (28U)#define RCC_PLLCFGR_PLLQ_3 (0x8UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_2 (0x4UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_1 (0x2UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_0 (0x1UL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ RCC_PLLCFGR_PLLQ_Msk#define RCC_PLLCFGR_PLLQ_Msk (0xFUL << RCC_PLLCFGR_PLLQ_Pos)#define RCC_PLLCFGR_PLLQ_Pos (24U)#define RCC_PLLCFGR_PLLSRC_HSI 0x00000000U#define RCC_PLLCFGR_PLLSRC_HSE RCC_PLLCFGR_PLLSRC_HSE_Msk#define RCC_PLLCFGR_PLLSRC_HSE_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_HSE_Pos)#define RCC_PLLCFGR_PLLSRC_HSE_Pos (22U)#define RCC_PLLCFGR_PLLSRC RCC_PLLCFGR_PLLSRC_Msk#define RCC_PLLCFGR_PLLSRC_Msk (0x1UL << RCC_PLLCFGR_PLLSRC_Pos)#define RCC_PLLCFGR_PLLSRC_Pos (22U)#define RCC_PLLCFGR_PLLP_1 (0x2UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_0 (0x1UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP RCC_PLLCFGR_PLLP_Msk#define RCC_PLLCFGR_PLLP_Msk (0x3UL << RCC_PLLCFGR_PLLP_Pos)#define RCC_PLLCFGR_PLLP_Pos (16U)#define RCC_PLLCFGR_PLLN_8 (0x100UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_7 (0x080UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_6 (0x040UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_5 (0x020UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_4 (0x010UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_3 (0x008UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_2 (0x004UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_1 (0x002UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_0 (0x001UL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN RCC_PLLCFGR_PLLN_Msk#define RCC_PLLCFGR_PLLN_Msk (0x1FFUL << RCC_PLLCFGR_PLLN_Pos)#define RCC_PLLCFGR_PLLN_Pos (6U)#define RCC_PLLCFGR_PLLM_5 (0x20UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_4 (0x10UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_3 (0x08UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_2 (0x04UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_1 (0x02UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_0 (0x01UL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM RCC_PLLCFGR_PLLM_Msk#define RCC_PLLCFGR_PLLM_Msk (0x3FUL << RCC_PLLCFGR_PLLM_Pos)#define RCC_PLLCFGR_PLLM_Pos (0U)#define RCC_CR_PLLSAIRDY RCC_CR_PLLSAIRDY_Msk#define RCC_CR_PLLSAIRDY_Msk (0x1UL << RCC_CR_PLLSAIRDY_Pos)#define RCC_CR_PLLSAIRDY_Pos (29U)#define RCC_CR_PLLSAION RCC_CR_PLLSAION_Msk#define RCC_CR_PLLSAION_Msk (0x1UL << RCC_CR_PLLSAION_Pos)#define RCC_CR_PLLSAION_Pos (28U)#define RCC_CR_PLLI2SRDY RCC_CR_PLLI2SRDY_Msk#define RCC_CR_PLLI2SRDY_Msk (0x1UL << RCC_CR_PLLI2SRDY_Pos)#define RCC_CR_PLLI2SRDY_Pos (27U)#define RCC_CR_PLLI2SON RCC_CR_PLLI2SON_Msk#define RCC_CR_PLLI2SON_Msk (0x1UL << RCC_CR_PLLI2SON_Pos)#define RCC_CR_PLLI2SON_Pos (26U)#define RCC_CR_PLLRDY RCC_CR_PLLRDY_Msk#define RCC_CR_PLLRDY_Msk (0x1UL << RCC_CR_PLLRDY_Pos)#define RCC_CR_PLLRDY_Pos (25U)#define RCC_CR_PLLON RCC_CR_PLLON_Msk#define RCC_CR_PLLON_Msk (0x1UL << RCC_CR_PLLON_Pos)#define RCC_CR_PLLON_Pos (24U)#define RCC_CR_CSSON RCC_CR_CSSON_Msk#define RCC_CR_CSSON_Msk (0x1UL << RCC_CR_CSSON_Pos)#define RCC_CR_CSSON_Pos (19U)#define RCC_CR_HSEBYP RCC_CR_HSEBYP_Msk#define RCC_CR_HSEBYP_Msk (0x1UL << RCC_CR_HSEBYP_Pos)#define RCC_CR_HSEBYP_Pos (18U)#define RCC_CR_HSERDY RCC_CR_HSERDY_Msk#define RCC_CR_HSERDY_Msk (0x1UL << RCC_CR_HSERDY_Pos)#define RCC_CR_HSERDY_Pos (17U)#define RCC_CR_HSEON RCC_CR_HSEON_Msk#define RCC_CR_HSEON_Msk (0x1UL << RCC_CR_HSEON_Pos)#define RCC_CR_HSEON_Pos (16U)#define RCC_CR_HSICAL_7 (0x80UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_6 (0x40UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_5 (0x20UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_4 (0x10UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_3 (0x08UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_2 (0x04UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_1 (0x02UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_0 (0x01UL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL RCC_CR_HSICAL_Msk#define RCC_CR_HSICAL_Msk (0xFFUL << RCC_CR_HSICAL_Pos)#define RCC_CR_HSICAL_Pos (8U)#define RCC_CR_HSITRIM_4 (0x10UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_3 (0x08UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_2 (0x04UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_1 (0x02UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_0 (0x01UL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM RCC_CR_HSITRIM_Msk#define RCC_CR_HSITRIM_Msk (0x1FUL << RCC_CR_HSITRIM_Pos)#define RCC_CR_HSITRIM_Pos (3U)#define RCC_CR_HSIRDY RCC_CR_HSIRDY_Msk#define RCC_CR_HSIRDY_Msk (0x1UL << RCC_CR_HSIRDY_Pos)#define RCC_CR_HSIRDY_Pos (1U)#define RCC_CR_HSION RCC_CR_HSION_Msk#define RCC_CR_HSION_Msk (0x1UL << RCC_CR_HSION_Pos)#define RCC_CR_HSION_Pos (0U)#define QUADSPI_LPTR_TIMEOUT QUADSPI_LPTR_TIMEOUT_Msk#define QUADSPI_LPTR_TIMEOUT_Msk (0xFFFFUL << QUADSPI_LPTR_TIMEOUT_Pos)#define QUADSPI_LPTR_TIMEOUT_Pos (0U)#define QUADSPI_PIR_INTERVAL QUADSPI_PIR_INTERVAL_Msk#define QUADSPI_PIR_INTERVAL_Msk (0xFFFFUL << QUADSPI_PIR_INTERVAL_Pos)#define QUADSPI_PIR_INTERVAL_Pos (0U)#define QUADSPI_PSMAR_MATCH QUADSPI_PSMAR_MATCH_Msk#define QUADSPI_PSMAR_MATCH_Msk (0xFFFFFFFFUL << QUADSPI_PSMAR_MATCH_Pos)#define QUADSPI_PSMAR_MATCH_Pos (0U)#define QUADSPI_PSMKR_MASK QUADSPI_PSMKR_MASK_Msk#define QUADSPI_PSMKR_MASK_Msk (0xFFFFFFFFUL << QUADSPI_PSMKR_MASK_Pos)#define QUADSPI_PSMKR_MASK_Pos (0U)#define QUADSPI_DR_DATA QUADSPI_DR_DATA_Msk#define QUADSPI_DR_DATA_Msk (0xFFFFFFFFUL << QUADSPI_DR_DATA_Pos)#define QUADSPI_DR_DATA_Pos (0U)#define QUADSPI_ABR_ALTERNATE QUADSPI_ABR_ALTERNATE_Msk#define QUADSPI_ABR_ALTERNATE_Msk (0xFFFFFFFFUL << QUADSPI_ABR_ALTERNATE_Pos)#define QUADSPI_ABR_ALTERNATE_Pos (0U)#define QUADSPI_AR_ADDRESS QUADSPI_AR_ADDRESS_Msk#define QUADSPI_AR_ADDRESS_Msk (0xFFFFFFFFUL << QUADSPI_AR_ADDRESS_Pos)#define QUADSPI_AR_ADDRESS_Pos (0U)#define QUADSPI_CCR_DDRM QUADSPI_CCR_DDRM_Msk#define QUADSPI_CCR_DDRM_Msk (0x1UL << QUADSPI_CCR_DDRM_Pos)#define QUADSPI_CCR_DDRM_Pos (31U)#define QUADSPI_CCR_DHHC QUADSPI_CCR_DHHC_Msk#define QUADSPI_CCR_DHHC_Msk (0x1UL << QUADSPI_CCR_DHHC_Pos)#define QUADSPI_CCR_DHHC_Pos (30U)#define QUADSPI_CCR_SIOO QUADSPI_CCR_SIOO_Msk#define QUADSPI_CCR_SIOO_Msk (0x1UL << QUADSPI_CCR_SIOO_Pos)#define QUADSPI_CCR_SIOO_Pos (28U)#define QUADSPI_CCR_FMODE_1 (0x2UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_0 (0x1UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE QUADSPI_CCR_FMODE_Msk#define QUADSPI_CCR_FMODE_Msk (0x3UL << QUADSPI_CCR_FMODE_Pos)#define QUADSPI_CCR_FMODE_Pos (26U)#define QUADSPI_CCR_DMODE_1 (0x2UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_0 (0x1UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE QUADSPI_CCR_DMODE_Msk#define QUADSPI_CCR_DMODE_Msk (0x3UL << QUADSPI_CCR_DMODE_Pos)#define QUADSPI_CCR_DMODE_Pos (24U)#define QUADSPI_CCR_DCYC_4 (0x10UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_3 (0x08UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_2 (0x04UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_1 (0x02UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_0 (0x01UL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC QUADSPI_CCR_DCYC_Msk#define QUADSPI_CCR_DCYC_Msk (0x1FUL << QUADSPI_CCR_DCYC_Pos)#define QUADSPI_CCR_DCYC_Pos (18U)#define QUADSPI_CCR_ABSIZE_1 (0x2UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_0 (0x1UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE QUADSPI_CCR_ABSIZE_Msk#define QUADSPI_CCR_ABSIZE_Msk (0x3UL << QUADSPI_CCR_ABSIZE_Pos)#define QUADSPI_CCR_ABSIZE_Pos (16U)#define QUADSPI_CCR_ABMODE_1 (0x2UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_0 (0x1UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE QUADSPI_CCR_ABMODE_Msk#define QUADSPI_CCR_ABMODE_Msk (0x3UL << QUADSPI_CCR_ABMODE_Pos)#define QUADSPI_CCR_ABMODE_Pos (14U)#define QUADSPI_CCR_ADSIZE_1 (0x2UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_0 (0x1UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE QUADSPI_CCR_ADSIZE_Msk#define QUADSPI_CCR_ADSIZE_Msk (0x3UL << QUADSPI_CCR_ADSIZE_Pos)#define QUADSPI_CCR_ADSIZE_Pos (12U)#define QUADSPI_CCR_ADMODE_1 (0x2UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_0 (0x1UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE QUADSPI_CCR_ADMODE_Msk#define QUADSPI_CCR_ADMODE_Msk (0x3UL << QUADSPI_CCR_ADMODE_Pos)#define QUADSPI_CCR_ADMODE_Pos (10U)#define QUADSPI_CCR_IMODE_1 (0x2UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_0 (0x1UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE QUADSPI_CCR_IMODE_Msk#define QUADSPI_CCR_IMODE_Msk (0x3UL << QUADSPI_CCR_IMODE_Pos)#define QUADSPI_CCR_IMODE_Pos (8U)#define QUADSPI_CCR_INSTRUCTION_7 (0x80UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_6 (0x40UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_5 (0x20UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_4 (0x10UL << QUADSPI_CCR_INSTRUCTION_Pos)#define RTC_ALRMAR_HT RTC_ALRMAR_HT_Msk#define RTC_ALRMAR_HT_Msk (0x3UL << RTC_ALRMAR_HT_Pos)#define RTC_ALRMAR_HT_Pos (20U)#define RTC_ALRMAR_PM RTC_ALRMAR_PM_Msk#define RTC_ALRMAR_PM_Msk (0x1UL << RTC_ALRMAR_PM_Pos)#define RTC_ALRMAR_PM_Pos (22U)#define RTC_ALRMAR_MSK3 RTC_ALRMAR_MSK3_Msk#define RTC_ALRMAR_MSK3_Msk (0x1UL << RTC_ALRMAR_MSK3_Pos)#define RTC_ALRMAR_MSK3_Pos (23U)#define RTC_ALRMAR_DU_3 (0x8UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_2 (0x4UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_1 (0x2UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_0 (0x1UL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU RTC_ALRMAR_DU_Msk#define RTC_ALRMAR_DU_Msk (0xFUL << RTC_ALRMAR_DU_Pos)#define RTC_ALRMAR_DU_Pos (24U)#define RTC_ALRMAR_DT_1 (0x2UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_0 (0x1UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT RTC_ALRMAR_DT_Msk#define RTC_ALRMAR_DT_Msk (0x3UL << RTC_ALRMAR_DT_Pos)#define RTC_ALRMAR_DT_Pos (28U)#define RTC_ALRMAR_WDSEL RTC_ALRMAR_WDSEL_Msk#define RTC_ALRMAR_WDSEL_Msk (0x1UL << RTC_ALRMAR_WDSEL_Pos)#define RTC_ALRMAR_WDSEL_Pos (30U)#define RTC_ALRMAR_MSK4 RTC_ALRMAR_MSK4_Msk#define RTC_ALRMAR_MSK4_Msk (0x1UL << RTC_ALRMAR_MSK4_Pos)#define RTC_ALRMAR_MSK4_Pos (31U)#define RTC_WUTR_WUT RTC_WUTR_WUT_Msk#define RTC_WUTR_WUT_Msk (0xFFFFUL << RTC_WUTR_WUT_Pos)#define RTC_WUTR_WUT_Pos (0U)#define RTC_PRER_PREDIV_S RTC_PRER_PREDIV_S_Msk#define RTC_PRER_PREDIV_S_Msk (0x7FFFUL << RTC_PRER_PREDIV_S_Pos)#define RTC_PRER_PREDIV_S_Pos (0U)#define RTC_PRER_PREDIV_A RTC_PRER_PREDIV_A_Msk#define RTC_PRER_PREDIV_A_Msk (0x7FUL << RTC_PRER_PREDIV_A_Pos)#define RTC_PRER_PREDIV_A_Pos (16U)#define RTC_ISR_ALRAWF RTC_ISR_ALRAWF_Msk#define RTC_ISR_ALRAWF_Msk (0x1UL << RTC_ISR_ALRAWF_Pos)#define RTC_ISR_ALRAWF_Pos (0U)#define RTC_ISR_ALRBWF RTC_ISR_ALRBWF_Msk#define RTC_ISR_ALRBWF_Msk (0x1UL << RTC_ISR_ALRBWF_Pos)#define RTC_ISR_ALRBWF_Pos (1U)#define RTC_ISR_WUTWF RTC_ISR_WUTWF_Msk#define RTC_ISR_WUTWF_Msk (0x1UL << RTC_ISR_WUTWF_Pos)#define RTC_ISR_WUTWF_Pos (2U)#define RTC_ISR_SHPF RTC_ISR_SHPF_Msk#define RTC_ISR_SHPF_Msk (0x1UL << RTC_ISR_SHPF_Pos)#define RTC_ISR_SHPF_Pos (3U)#define RTC_ISR_INITS RTC_ISR_INITS_Msk#define RTC_ISR_INITS_Msk (0x1UL << RTC_ISR_INITS_Pos)#define RTC_ISR_INITS_Pos (4U)#define RTC_ISR_RSF RTC_ISR_RSF_Msk#define RTC_ISR_RSF_Msk (0x1UL << RTC_ISR_RSF_Pos)#define RTC_ISR_RSF_Pos (5U)#define RTC_ISR_INITF RTC_ISR_INITF_Msk#define RTC_ISR_INITF_Msk (0x1UL << RTC_ISR_INITF_Pos)#define RTC_ISR_INITF_Pos (6U)#define RTC_ISR_INIT RTC_ISR_INIT_Msk#define RTC_ISR_INIT_Msk (0x1UL << RTC_ISR_INIT_Pos)#define RTC_ISR_INIT_Pos (7U)#define RTC_ISR_ALRAF RTC_ISR_ALRAF_Msk#define RTC_ISR_ALRAF_Msk (0x1UL << RTC_ISR_ALRAF_Pos)#define RTC_ISR_ALRAF_Pos (8U)#define RTC_ISR_ALRBF RTC_ISR_ALRBF_Msk#define RTC_ISR_ALRBF_Msk (0x1UL << RTC_ISR_ALRBF_Pos)#define RTC_ISR_ALRBF_Pos (9U)#define RTC_ISR_WUTF RTC_ISR_WUTF_Msk#define RTC_ISR_WUTF_Msk (0x1UL << RTC_ISR_WUTF_Pos)#define RTC_ISR_WUTF_Pos (10U)#define RTC_ISR_TSF RTC_ISR_TSF_Msk#define RTC_ISR_TSF_Msk (0x1UL << RTC_ISR_TSF_Pos)#define RTC_ISR_TSF_Pos (11U)#define RTC_ISR_TSOVF RTC_ISR_TSOVF_Msk#define RTC_ISR_TSOVF_Msk (0x1UL << RTC_ISR_TSOVF_Pos)#define RTC_ISR_TSOVF_Pos (12U)#define RTC_ISR_TAMP1F RTC_ISR_TAMP1F_Msk#define RTC_ISR_TAMP1F_Msk (0x1UL << RTC_ISR_TAMP1F_Pos)#define RTC_ISR_TAMP1F_Pos (13U)#define RTC_ISR_TAMP2F RTC_ISR_TAMP2F_Msk#define RTC_ISR_TAMP2F_Msk (0x1UL << RTC_ISR_TAMP2F_Pos)#define RTC_ISR_TAMP2F_Pos (14U)#define RTC_ISR_TAMP3F RTC_ISR_TAMP3F_Msk#define RTC_ISR_TAMP3F_Msk (0x1UL << RTC_ISR_TAMP3F_Pos)#define RTC_ISR_TAMP3F_Pos (15U)#define RTC_ISR_RECALPF RTC_ISR_RECALPF_Msk#define RTC_ISR_RECALPF_Msk (0x1UL << RTC_ISR_RECALPF_Pos)#define RTC_ISR_RECALPF_Pos (16U)#define RTC_ISR_ITSF RTC_ISR_ITSF_Msk#define RTC_ISR_ITSF_Msk (0x1UL << RTC_ISR_ITSF_Pos)#define RTC_ISR_ITSF_Pos (17U)#define RTC_CR_BCK RTC_CR_BKP#define RTC_CR_WUCKSEL_2 (0x4UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_1 (0x2UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_0 (0x1UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL RTC_CR_WUCKSEL_Msk#define RTC_CR_WUCKSEL_Msk (0x7UL << RTC_CR_WUCKSEL_Pos)#define RTC_CR_WUCKSEL_Pos (0U)#define RTC_CR_TSEDGE RTC_CR_TSEDGE_Msk#define RTC_CR_TSEDGE_Msk (0x1UL << RTC_CR_TSEDGE_Pos)#define RTC_CR_TSEDGE_Pos (3U)#define RTC_CR_REFCKON RTC_CR_REFCKON_Msk#define RTC_CR_REFCKON_Msk (0x1UL << RTC_CR_REFCKON_Pos)#define RTC_CR_REFCKON_Pos (4U)#define RTC_CR_BYPSHAD RTC_CR_BYPSHAD_Msk#define RTC_CR_BYPSHAD_Msk (0x1UL << RTC_CR_BYPSHAD_Pos)#define RTC_CR_BYPSHAD_Pos (5U)#define RTC_CR_FMT RTC_CR_FMT_Msk#define RTC_CR_FMT_Msk (0x1UL << RTC_CR_FMT_Pos)#define RTC_CR_FMT_Pos (6U)#define RTC_CR_ALRAE RTC_CR_ALRAE_Msk#define RTC_CR_ALRAE_Msk (0x1UL << RTC_CR_ALRAE_Pos)#define RTC_CR_ALRAE_Pos (8U)#define RTC_CR_ALRBE RTC_CR_ALRBE_Msk#define RTC_CR_ALRBE_Msk (0x1UL << RTC_CR_ALRBE_Pos)#define RTC_CR_ALRBE_Pos (9U)#define RTC_CR_WUTE RTC_CR_WUTE_Msk#define RTC_CR_WUTE_Msk (0x1UL << RTC_CR_WUTE_Pos)#define RTC_CR_WUTE_Pos (10U)#define RTC_CR_TSE RTC_CR_TSE_Msk#define RTC_CR_TSE_Msk (0x1UL << RTC_CR_TSE_Pos)#define RTC_CR_TSE_Pos (11U)#define RTC_CR_ALRAIE RTC_CR_ALRAIE_Msk#define RTC_CR_ALRAIE_Msk (0x1UL << RTC_CR_ALRAIE_Pos)#define RTC_CR_ALRAIE_Pos (12U)#define RTC_CR_ALRBIE RTC_CR_ALRBIE_Msk#define RTC_CR_ALRBIE_Msk (0x1UL << RTC_CR_ALRBIE_Pos)#define RTC_CR_ALRBIE_Pos (13U)#define RTC_CR_WUTIE RTC_CR_WUTIE_Msk#define RTC_CR_WUTIE_Msk (0x1UL << RTC_CR_WUTIE_Pos)#define RTC_CR_WUTIE_Pos (14U)#define RTC_CR_TSIE RTC_CR_TSIE_Msk#define RTC_CR_TSIE_Msk (0x1UL << RTC_CR_TSIE_Pos)#define RTC_CR_TSIE_Pos (15U)#define RTC_CR_ADD1H RTC_CR_ADD1H_Msk#define RTC_CR_ADD1H_Msk (0x1UL << RTC_CR_ADD1H_Pos)#define RTC_CR_ADD1H_Pos (16U)#define RTC_CR_SUB1H RTC_CR_SUB1H_Msk#define RTC_CR_SUB1H_Msk (0x1UL << RTC_CR_SUB1H_Pos)#define RTC_CR_SUB1H_Pos (17U)#define RTC_CR_BKP RTC_CR_BKP_Msk#define RTC_CR_BKP_Msk (0x1UL << RTC_CR_BKP_Pos)#define RTC_CR_BKP_Pos (18U)#define RTC_CR_COSEL RTC_CR_COSEL_Msk#define RTC_CR_COSEL_Msk (0x1UL << RTC_CR_COSEL_Pos)#define RTC_CR_COSEL_Pos (19U)#define RTC_CR_POL RTC_CR_POL_Msk#define RTC_CR_POL_Msk (0x1UL << RTC_CR_POL_Pos)#define RTC_CR_POL_Pos (20U)#define RTC_CR_OSEL_1 (0x2UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_0 (0x1UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL RTC_CR_OSEL_Msk#define RTC_CR_OSEL_Msk (0x3UL << RTC_CR_OSEL_Pos)#define RTC_CR_OSEL_Pos (21U)#define RTC_CR_COE RTC_CR_COE_Msk#define RTC_CR_COE_Msk (0x1UL << RTC_CR_COE_Pos)#define RTC_CR_COE_Pos (23U)#define RTC_CR_ITSE RTC_CR_ITSE_Msk#define RTC_CR_ITSE_Msk (0x1UL << RTC_CR_ITSE_Pos)#define RTC_CR_ITSE_Pos (24U)#define RTC_DR_DU_3 (0x8UL << RTC_DR_DU_Pos)#define RTC_DR_DU_2 (0x4UL << RTC_DR_DU_Pos)#define RTC_DR_DU_1 (0x2UL << RTC_DR_DU_Pos)#define RTC_DR_DU_0 (0x1UL << RTC_DR_DU_Pos)#define RTC_DR_DU RTC_DR_DU_Msk#define RTC_DR_DU_Msk (0xFUL << RTC_DR_DU_Pos)#define RTC_DR_DU_Pos (0U)#define RTC_DR_DT_1 (0x2UL << RTC_DR_DT_Pos)#define RTC_DR_DT_0 (0x1UL << RTC_DR_DT_Pos)#define RTC_DR_DT RTC_DR_DT_Msk#define RTC_DR_DT_Msk (0x3UL << RTC_DR_DT_Pos)#define RTC_DR_DT_Pos (4U)#define RTC_DR_MU_3 (0x8UL << RTC_DR_MU_Pos)#define RTC_DR_MU_2 (0x4UL << RTC_DR_MU_Pos)#define RTC_DR_MU_1 (0x2UL << RTC_DR_MU_Pos)#define RTC_DR_MU_0 (0x1UL << RTC_DR_MU_Pos)#define RTC_DR_MU RTC_DR_MU_Msk#define RTC_DR_MU_Msk (0xFUL << RTC_DR_MU_Pos)#define RTC_DR_MU_Pos (8U)#define RTC_DR_MT RTC_DR_MT_Msk#define RTC_DR_MT_Msk (0x1UL << RTC_DR_MT_Pos)#define RTC_DR_MT_Pos (12U)#define RTC_DR_WDU_2 (0x4UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_1 (0x2UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_0 (0x1UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU RTC_DR_WDU_Msk#define RTC_DR_WDU_Msk (0x7UL << RTC_DR_WDU_Pos)#define RTC_DR_WDU_Pos (13U)#define RTC_DR_YU_3 (0x8UL << RTC_DR_YU_Pos)#define RTC_DR_YU_2 (0x4UL << RTC_DR_YU_Pos)#define RTC_DR_YU_1 (0x2UL << RTC_DR_YU_Pos)#define RTC_DR_YU_0 (0x1UL << RTC_DR_YU_Pos)#define RTC_DR_YU RTC_DR_YU_Msk#define RTC_DR_YU_Msk (0xFUL << RTC_DR_YU_Pos)#define RTC_DR_YU_Pos (16U)#define RTC_DR_YT_3 (0x8UL << RTC_DR_YT_Pos)#define RTC_DR_YT_2 (0x4UL << RTC_DR_YT_Pos)#define RTC_DR_YT_1 (0x2UL << RTC_DR_YT_Pos)#define RTC_DR_YT_0 (0x1UL << RTC_DR_YT_Pos)#define RTC_DR_YT RTC_DR_YT_Msk#define RTC_DR_YT_Msk (0xFUL << RTC_DR_YT_Pos)#define RTC_DR_YT_Pos (20U)#define RTC_TR_SU_3 (0x8UL << RTC_TR_SU_Pos)#define RTC_TR_SU_2 (0x4UL << RTC_TR_SU_Pos)#define RTC_TR_SU_1 (0x2UL << RTC_TR_SU_Pos)#define RTC_TR_SU_0 (0x1UL << RTC_TR_SU_Pos)#define RTC_TR_SU RTC_TR_SU_Msk#define RTC_TR_SU_Msk (0xFUL << RTC_TR_SU_Pos)#define RTC_TR_SU_Pos (0U)#define RTC_TR_ST_2 (0x4UL << RTC_TR_ST_Pos)#define RTC_TR_ST_1 (0x2UL << RTC_TR_ST_Pos)#define RTC_TR_ST_0 (0x1UL << RTC_TR_ST_Pos)#define RTC_TR_ST RTC_TR_ST_Msk#define RTC_TR_ST_Msk (0x7UL << RTC_TR_ST_Pos)#define RTC_TR_ST_Pos (4U)#define RTC_TR_MNU_3 (0x8UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_2 (0x4UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_1 (0x2UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_0 (0x1UL << RTC_TR_MNU_Pos)#define RTC_TR_MNU RTC_TR_MNU_Msk#define RTC_TR_MNU_Msk (0xFUL << RTC_TR_MNU_Pos)#define RTC_TR_MNU_Pos (8U)#define RTC_TR_MNT_2 (0x4UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_1 (0x2UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_0 (0x1UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT RTC_TR_MNT_Msk#define RTC_TR_MNT_Msk (0x7UL << RTC_TR_MNT_Pos)#define RTC_TR_MNT_Pos (12U)#define RTC_TR_HU_3 (0x8UL << RTC_TR_HU_Pos)#define RTC_TR_HU_2 (0x4UL << RTC_TR_HU_Pos)#define RTC_TR_HU_1 (0x2UL << RTC_TR_HU_Pos)#define RTC_TR_HU_0 (0x1UL << RTC_TR_HU_Pos)#define RTC_TR_HU RTC_TR_HU_Msk#define RTC_TR_HU_Msk (0xFUL << RTC_TR_HU_Pos)#define RTC_TR_HU_Pos (16U)#define RTC_TR_HT_1 (0x2UL << RTC_TR_HT_Pos)#define RTC_TR_HT_0 (0x1UL << RTC_TR_HT_Pos)#define RTC_TR_HT RTC_TR_HT_Msk#define RTC_TR_HT_Msk (0x3UL << RTC_TR_HT_Pos)#define RTC_TR_HT_Pos (20U)#define RTC_TR_PM RTC_TR_PM_Msk#define RTC_TR_PM_Msk (0x1UL << RTC_TR_PM_Pos)#define RTC_TR_PM_Pos (22U)#define RNG_SR_SEIS RNG_SR_SEIS_Msk#define RNG_SR_SEIS_Msk (0x1UL << RNG_SR_SEIS_Pos)#define RNG_SR_SEIS_Pos (6U)#define RNG_SR_CEIS RNG_SR_CEIS_Msk#define RNG_SR_CEIS_Msk (0x1UL << RNG_SR_CEIS_Pos)#define RNG_SR_CEIS_Pos (5U)#define RNG_SR_SECS RNG_SR_SECS_Msk#define RNG_SR_SECS_Msk (0x1UL << RNG_SR_SECS_Pos)#define RNG_SR_SECS_Pos (2U)#define RNG_SR_CECS RNG_SR_CECS_Msk#define RNG_SR_CECS_Msk (0x1UL << RNG_SR_CECS_Pos)#define RNG_SR_CECS_Pos (1U)#define RNG_SR_DRDY RNG_SR_DRDY_Msk#define RNG_SR_DRDY_Msk (0x1UL << RNG_SR_DRDY_Pos)#define RNG_SR_DRDY_Pos (0U)#define RNG_CR_IE RNG_CR_IE_Msk#define RNG_CR_IE_Msk (0x1UL << RNG_CR_IE_Pos)#define RNG_CR_IE_Pos (3U)#define RNG_CR_RNGEN RNG_CR_RNGEN_Msk#define RNG_CR_RNGEN_Msk (0x1UL << RNG_CR_RNGEN_Pos)#define RNG_CR_RNGEN_Pos (2U)#define RCC_DCKCFGR2_DSISEL RCC_DCKCFGR2_DSISEL_Msk#define RCC_DCKCFGR2_DSISEL_Msk (0x1UL << RCC_DCKCFGR2_DSISEL_Pos)#define RCC_DCKCFGR2_DSISEL_Pos (30U)#define RCC_DCKCFGR2_SDMMC2SEL RCC_DCKCFGR2_SDMMC2SEL_Msk#define RCC_DCKCFGR2_SDMMC2SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC2SEL_Pos)#define RCC_DCKCFGR2_SDMMC2SEL_Pos (29U)#define RCC_DCKCFGR2_SDMMC1SEL RCC_DCKCFGR2_SDMMC1SEL_Msk#define RCC_DCKCFGR2_SDMMC1SEL_Msk (0x1UL << RCC_DCKCFGR2_SDMMC1SEL_Pos)#define RCC_DCKCFGR2_SDMMC1SEL_Pos (28U)#define RCC_DCKCFGR2_CK48MSEL RCC_DCKCFGR2_CK48MSEL_Msk#define RCC_DCKCFGR2_CK48MSEL_Msk (0x1UL << RCC_DCKCFGR2_CK48MSEL_Pos)#define RCC_DCKCFGR2_CK48MSEL_Pos (27U)#define RCC_DCKCFGR2_CECSEL RCC_DCKCFGR2_CECSEL_Msk#define RCC_DCKCFGR2_CECSEL_Msk (0x1UL << RCC_DCKCFGR2_CECSEL_Pos)#define RCC_DCKCFGR2_CECSEL_Pos (26U)#define RCC_DCKCFGR2_LPTIM1SEL_1 (0x2UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_0 (0x1UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL RCC_DCKCFGR2_LPTIM1SEL_Msk#define RCC_DCKCFGR2_LPTIM1SEL_Msk (0x3UL << RCC_DCKCFGR2_LPTIM1SEL_Pos)#define RCC_DCKCFGR2_LPTIM1SEL_Pos (24U)#define RCC_DCKCFGR2_I2C4SEL_1 (0x2UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_0 (0x1UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL RCC_DCKCFGR2_I2C4SEL_Msk#define RCC_DCKCFGR2_I2C4SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C4SEL_Pos)#define RCC_DCKCFGR2_I2C4SEL_Pos (22U)#define RCC_DCKCFGR2_I2C3SEL_1 (0x2UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_0 (0x1UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL RCC_DCKCFGR2_I2C3SEL_Msk#define RCC_DCKCFGR2_I2C3SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C3SEL_Pos)#define RCC_DCKCFGR2_I2C3SEL_Pos (20U)#define RCC_DCKCFGR2_I2C2SEL_1 (0x2UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_0 (0x1UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL RCC_DCKCFGR2_I2C2SEL_Msk#define RCC_DCKCFGR2_I2C2SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C2SEL_Pos)#define RCC_DCKCFGR2_I2C2SEL_Pos (18U)#define RCC_DCKCFGR2_I2C1SEL_1 (0x2UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_0 (0x1UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL RCC_DCKCFGR2_I2C1SEL_Msk#define RCC_DCKCFGR2_I2C1SEL_Msk (0x3UL << RCC_DCKCFGR2_I2C1SEL_Pos)#define RCC_DCKCFGR2_I2C1SEL_Pos (16U)#define RCC_DCKCFGR2_UART8SEL_1 (0x2UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_0 (0x1UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL RCC_DCKCFGR2_UART8SEL_Msk#define RCC_DCKCFGR2_UART8SEL_Msk (0x3UL << RCC_DCKCFGR2_UART8SEL_Pos)#define RCC_DCKCFGR2_UART8SEL_Pos (14U)#define RCC_DCKCFGR2_UART7SEL_1 (0x2UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_0 (0x1UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL RCC_DCKCFGR2_UART7SEL_Msk#define RCC_DCKCFGR2_UART7SEL_Msk (0x3UL << RCC_DCKCFGR2_UART7SEL_Pos)#define RCC_DCKCFGR2_UART7SEL_Pos (12U)#define RCC_DCKCFGR2_USART6SEL_1 (0x2UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_0 (0x1UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL RCC_DCKCFGR2_USART6SEL_Msk#define RCC_DCKCFGR2_USART6SEL_Msk (0x3UL << RCC_DCKCFGR2_USART6SEL_Pos)#define RCC_DCKCFGR2_USART6SEL_Pos (10U)#define RCC_DCKCFGR2_UART5SEL_1 (0x2UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_0 (0x1UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL RCC_DCKCFGR2_UART5SEL_Msk#define RCC_DCKCFGR2_UART5SEL_Msk (0x3UL << RCC_DCKCFGR2_UART5SEL_Pos)#define RCC_DCKCFGR2_UART5SEL_Pos (8U)#define RCC_DCKCFGR2_UART4SEL_1 (0x2UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_0 (0x1UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL RCC_DCKCFGR2_UART4SEL_Msk#define RCC_DCKCFGR2_UART4SEL_Msk (0x3UL << RCC_DCKCFGR2_UART4SEL_Pos)#define RCC_DCKCFGR2_UART4SEL_Pos (6U)#define RCC_DCKCFGR2_USART3SEL_1 (0x2UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_0 (0x1UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL RCC_DCKCFGR2_USART3SEL_Msk#define RCC_DCKCFGR2_USART3SEL_Msk (0x3UL << RCC_DCKCFGR2_USART3SEL_Pos)#define RCC_DCKCFGR2_USART3SEL_Pos (4U)#define RCC_DCKCFGR2_USART2SEL_1 (0x2UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_0 (0x1UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL RCC_DCKCFGR2_USART2SEL_Msk#define RCC_DCKCFGR2_USART2SEL_Msk (0x3UL << RCC_DCKCFGR2_USART2SEL_Pos)#define RCC_DCKCFGR2_USART2SEL_Pos (2U)#define RCC_DCKCFGR2_USART1SEL_1 (0x2UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_0 (0x1UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL RCC_DCKCFGR2_USART1SEL_Msk#define RCC_DCKCFGR2_USART1SEL_Msk (0x3UL << RCC_DCKCFGR2_USART1SEL_Pos)#define RCC_DCKCFGR2_USART1SEL_Pos (0U)#define RCC_DCKCFGR1_ADFSDM1SEL RCC_DCKCFGR1_ADFSDM1SEL_Msk#define RCC_DCKCFGR1_ADFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_ADFSDM1SEL_Pos)#define RCC_DCKCFGR1_ADFSDM1SEL_Pos (26U)#define RCC_DCKCFGR1_DFSDM1SEL RCC_DCKCFGR1_DFSDM1SEL_Msk#define RCC_DCKCFGR1_DFSDM1SEL_Msk (0x1UL << RCC_DCKCFGR1_DFSDM1SEL_Pos)#define RCC_DCKCFGR1_DFSDM1SEL_Pos (25U)#define RCC_DCKCFGR1_TIMPRE RCC_DCKCFGR1_TIMPRE_Msk#define RCC_DCKCFGR1_TIMPRE_Msk (0x1UL << RCC_DCKCFGR1_TIMPRE_Pos)#define RCC_DCKCFGR1_TIMPRE_Pos (24U)#define RCC_DCKCFGR1_SAI2SEL_1 (0x2UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_0 (0x1UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL RCC_DCKCFGR1_SAI2SEL_Msk#define RCC_DCKCFGR1_SAI2SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI2SEL_Pos)#define RCC_DCKCFGR1_SAI2SEL_Pos (22U)#define RCC_DCKCFGR1_SAI1SEL_1 (0x2UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_0 (0x1UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL RCC_DCKCFGR1_SAI1SEL_Msk#define RCC_DCKCFGR1_SAI1SEL_Msk (0x3UL << RCC_DCKCFGR1_SAI1SEL_Pos)#define RCC_DCKCFGR1_SAI1SEL_Pos (20U)#define RCC_DCKCFGR1_PLLSAIDIVR_1 (0x2UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_0 (0x1UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR RCC_DCKCFGR1_PLLSAIDIVR_Msk#define RCC_DCKCFGR1_PLLSAIDIVR_Msk (0x3UL << RCC_DCKCFGR1_PLLSAIDIVR_Pos)#define RCC_DCKCFGR1_PLLSAIDIVR_Pos (16U)#define RCC_DCKCFGR1_PLLSAIDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ RCC_DCKCFGR1_PLLSAIDIVQ_Msk#define RCC_DCKCFGR1_PLLSAIDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLSAIDIVQ_Pos)#define RCC_DCKCFGR1_PLLSAIDIVQ_Pos (8U)#define RCC_DCKCFGR1_PLLI2SDIVQ_4 (0x10UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_3 (0x08UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_2 (0x04UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_1 (0x02UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_0 (0x01UL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ RCC_DCKCFGR1_PLLI2SDIVQ_Msk#define RCC_DCKCFGR1_PLLI2SDIVQ_Msk (0x1FUL << RCC_DCKCFGR1_PLLI2SDIVQ_Pos)#define RCC_DCKCFGR1_PLLI2SDIVQ_Pos (0U)#define RCC_PLLSAICFGR_PLLSAIR_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR RCC_PLLSAICFGR_PLLSAIR_Msk#define RCC_PLLSAICFGR_PLLSAIR_Msk (0x7UL << RCC_PLLSAICFGR_PLLSAIR_Pos)#define RCC_PLLSAICFGR_PLLSAIR_Pos (28U)#define RCC_PLLSAICFGR_PLLSAIQ_3 (0x8UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_2 (0x4UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ RCC_PLLSAICFGR_PLLSAIQ_Msk#define RCC_PLLSAICFGR_PLLSAIQ_Msk (0xFUL << RCC_PLLSAICFGR_PLLSAIQ_Pos)#define RCC_PLLSAICFGR_PLLSAIQ_Pos (24U)#define RCC_PLLSAICFGR_PLLSAIP_1 (0x2UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_0 (0x1UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP RCC_PLLSAICFGR_PLLSAIP_Msk#define RCC_PLLSAICFGR_PLLSAIP_Msk (0x3UL << RCC_PLLSAICFGR_PLLSAIP_Pos)#define RCC_PLLSAICFGR_PLLSAIP_Pos (16U)#define RCC_PLLSAICFGR_PLLSAIN_8 (0x100UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_7 (0x080UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_6 (0x040UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_5 (0x020UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_4 (0x010UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_3 (0x008UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_2 (0x004UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_1 (0x002UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_0 (0x001UL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN RCC_PLLSAICFGR_PLLSAIN_Msk#define RCC_PLLSAICFGR_PLLSAIN_Msk (0x1FFUL << RCC_PLLSAICFGR_PLLSAIN_Pos)#define RCC_PLLSAICFGR_PLLSAIN_Pos (6U)#define RCC_PLLI2SCFGR_PLLI2SR_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR RCC_PLLI2SCFGR_PLLI2SR_Msk#define RCC_PLLI2SCFGR_PLLI2SR_Msk (0x7UL << RCC_PLLI2SCFGR_PLLI2SR_Pos)#define RCC_PLLI2SCFGR_PLLI2SR_Pos (28U)#define RCC_PLLI2SCFGR_PLLI2SQ_3 (0x8UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_2 (0x4UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ RCC_PLLI2SCFGR_PLLI2SQ_Msk#define RCC_PLLI2SCFGR_PLLI2SQ_Msk (0xFUL << RCC_PLLI2SCFGR_PLLI2SQ_Pos)#define RCC_PLLI2SCFGR_PLLI2SQ_Pos (24U)#define RCC_PLLI2SCFGR_PLLI2SP_1 (0x2UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_0 (0x1UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP RCC_PLLI2SCFGR_PLLI2SP_Msk#define RCC_PLLI2SCFGR_PLLI2SP_Msk (0x3UL << RCC_PLLI2SCFGR_PLLI2SP_Pos)#define RCC_PLLI2SCFGR_PLLI2SP_Pos (16U)#define RCC_PLLI2SCFGR_PLLI2SN_8 (0x100UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_7 (0x080UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_6 (0x040UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_5 (0x020UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_4 (0x010UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_3 (0x008UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_2 (0x004UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_1 (0x002UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_0 (0x001UL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN RCC_PLLI2SCFGR_PLLI2SN_Msk#define RCC_PLLI2SCFGR_PLLI2SN_Msk (0x1FFUL << RCC_PLLI2SCFGR_PLLI2SN_Pos)#define RCC_PLLI2SCFGR_PLLI2SN_Pos (6U)#define RCC_SSCGR_SSCGEN RCC_SSCGR_SSCGEN_Msk#define RCC_SSCGR_SSCGEN_Msk (0x1UL << RCC_SSCGR_SSCGEN_Pos)#define RCC_SSCGR_SSCGEN_Pos (31U)#define RCC_SSCGR_SPREADSEL RCC_SSCGR_SPREADSEL_Msk#define RCC_SSCGR_SPREADSEL_Msk (0x1UL << RCC_SSCGR_SPREADSEL_Pos)#define RCC_SSCGR_SPREADSEL_Pos (30U)#define RCC_SSCGR_INCSTEP RCC_SSCGR_INCSTEP_Msk#define RCC_SSCGR_INCSTEP_Msk (0x7FFFUL << RCC_SSCGR_INCSTEP_Pos)#define RCC_SSCGR_INCSTEP_Pos (13U)#define RCC_SSCGR_MODPER RCC_SSCGR_MODPER_Msk#define RCC_SSCGR_MODPER_Msk (0x1FFFUL << RCC_SSCGR_MODPER_Pos)#define RCC_SSCGR_MODPER_Pos (0U)#define RCC_CSR_LPWRRSTF RCC_CSR_LPWRRSTF_Msk#define RCC_CSR_LPWRRSTF_Msk (0x1UL << RCC_CSR_LPWRRSTF_Pos)#define RCC_CSR_LPWRRSTF_Pos (31U)#define RCC_CSR_WWDGRSTF RCC_CSR_WWDGRSTF_Msk#define RCC_CSR_WWDGRSTF_Msk (0x1UL << RCC_CSR_WWDGRSTF_Pos)#define RCC_CSR_WWDGRSTF_Pos (30U)#define RCC_CSR_IWDGRSTF RCC_CSR_IWDGRSTF_Msk#define RCC_CSR_IWDGRSTF_Msk (0x1UL << RCC_CSR_IWDGRSTF_Pos)#define RCC_CSR_IWDGRSTF_Pos (29U)#define RCC_CSR_SFTRSTF RCC_CSR_SFTRSTF_Msk#define RCC_CSR_SFTRSTF_Msk (0x1UL << RCC_CSR_SFTRSTF_Pos)#define RCC_CSR_SFTRSTF_Pos (28U)#define RCC_CSR_PORRSTF RCC_CSR_PORRSTF_Msk#define RCC_CSR_PORRSTF_Msk (0x1UL << RCC_CSR_PORRSTF_Pos)#define RCC_CSR_PORRSTF_Pos (27U)#define RCC_CSR_PINRSTF RCC_CSR_PINRSTF_Msk#define RCC_CSR_PINRSTF_Msk (0x1UL << RCC_CSR_PINRSTF_Pos)#define RCC_CSR_PINRSTF_Pos (26U)#define RCC_CSR_BORRSTF RCC_CSR_BORRSTF_Msk#define RCC_CSR_BORRSTF_Msk (0x1UL << RCC_CSR_BORRSTF_Pos)#define RCC_CSR_BORRSTF_Pos (25U)#define RCC_CSR_RMVF RCC_CSR_RMVF_Msk#define RCC_CSR_RMVF_Msk (0x1UL << RCC_CSR_RMVF_Pos)#define RCC_CSR_RMVF_Pos (24U)#define RCC_CSR_LSIRDY RCC_CSR_LSIRDY_Msk#define RCC_CSR_LSIRDY_Msk (0x1UL << RCC_CSR_LSIRDY_Pos)#define RCC_CSR_LSIRDY_Pos (1U)#define RCC_CSR_LSION RCC_CSR_LSION_Msk#define RCC_CSR_LSION_Msk (0x1UL << RCC_CSR_LSION_Pos)#define RCC_CSR_LSION_Pos (0U)#define RCC_BDCR_BDRST RCC_BDCR_BDRST_Msk#define RCC_BDCR_BDRST_Msk (0x1UL << RCC_BDCR_BDRST_Pos)#define RCC_BDCR_BDRST_Pos (16U)#define RCC_BDCR_RTCEN RCC_BDCR_RTCEN_Msk#define RCC_BDCR_RTCEN_Msk (0x1UL << RCC_BDCR_RTCEN_Pos)#define RCC_BDCR_RTCEN_Pos (15U)#define RCC_BDCR_RTCSEL_1 (0x2UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_0 (0x1UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL RCC_BDCR_RTCSEL_Msk#define RCC_BDCR_RTCSEL_Msk (0x3UL << RCC_BDCR_RTCSEL_Pos)#define RCC_BDCR_RTCSEL_Pos (8U)#define RCC_BDCR_LSEDRV_1 (0x2UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV_0 (0x1UL << RCC_BDCR_LSEDRV_Pos)#define RCC_BDCR_LSEDRV RCC_BDCR_LSEDRV_Msk#define RCC_BDCR_LSEDRV_Msk (0x3UL << RCC_BDCR_LSEDRV_Pos)#define QUADSPI_CCR_INSTRUCTION_3 (0x08UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_2 (0x04UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_1 (0x02UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_0 (0x01UL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION QUADSPI_CCR_INSTRUCTION_Msk#define QUADSPI_CCR_INSTRUCTION_Msk (0xFFUL << QUADSPI_CCR_INSTRUCTION_Pos)#define QUADSPI_CCR_INSTRUCTION_Pos (0U)#define QUADSPI_DLR_DL QUADSPI_DLR_DL_Msk#define QUADSPI_DLR_DL_Msk (0xFFFFFFFFUL << QUADSPI_DLR_DL_Pos)#define QUADSPI_DLR_DL_Pos (0U)#define QUADSPI_FCR_CTOF QUADSPI_FCR_CTOF_Msk#define QUADSPI_FCR_CTOF_Msk (0x1UL << QUADSPI_FCR_CTOF_Pos)#define QUADSPI_FCR_CTOF_Pos (4U)#define QUADSPI_FCR_CSMF QUADSPI_FCR_CSMF_Msk#define QUADSPI_FCR_CSMF_Msk (0x1UL << QUADSPI_FCR_CSMF_Pos)#define QUADSPI_FCR_CSMF_Pos (3U)#define QUADSPI_FCR_CTCF QUADSPI_FCR_CTCF_Msk#define QUADSPI_FCR_CTCF_Msk (0x1UL << QUADSPI_FCR_CTCF_Pos)#define QUADSPI_FCR_CTCF_Pos (1U)#define QUADSPI_FCR_CTEF QUADSPI_FCR_CTEF_Msk#define QUADSPI_FCR_CTEF_Msk (0x1UL << QUADSPI_FCR_CTEF_Pos)#define QUADSPI_FCR_CTEF_Pos (0U)#define QUADSPI_SR_FLEVEL_5 (0x20UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_4 (0x10UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_3 (0x08UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_2 (0x04UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_1 (0x02UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_0 (0x01UL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL QUADSPI_SR_FLEVEL_Msk#define QUADSPI_SR_FLEVEL_Msk (0x3FUL << QUADSPI_SR_FLEVEL_Pos)#define QUADSPI_SR_FLEVEL_Pos (8U)#define QUADSPI_SR_BUSY QUADSPI_SR_BUSY_Msk#define QUADSPI_SR_BUSY_Msk (0x1UL << QUADSPI_SR_BUSY_Pos)#define QUADSPI_SR_BUSY_Pos (5U)#define QUADSPI_SR_TOF QUADSPI_SR_TOF_Msk#define QUADSPI_SR_TOF_Msk (0x1UL << QUADSPI_SR_TOF_Pos)#define QUADSPI_SR_TOF_Pos (4U)#define QUADSPI_SR_SMF QUADSPI_SR_SMF_Msk#define QUADSPI_SR_SMF_Msk (0x1UL << QUADSPI_SR_SMF_Pos)#define QUADSPI_SR_SMF_Pos (3U)#define QUADSPI_SR_FTF QUADSPI_SR_FTF_Msk#define QUADSPI_SR_FTF_Msk (0x1UL << QUADSPI_SR_FTF_Pos)#define QUADSPI_SR_FTF_Pos (2U)#define QUADSPI_SR_TCF QUADSPI_SR_TCF_Msk#define QUADSPI_SR_TCF_Msk (0x1UL << QUADSPI_SR_TCF_Pos)#define QUADSPI_SR_TCF_Pos (1U)#define QUADSPI_SR_TEF QUADSPI_SR_TEF_Msk#define QUADSPI_SR_TEF_Msk (0x1UL << QUADSPI_SR_TEF_Pos)#define QUADSPI_SR_TEF_Pos (0U)#define QUADSPI_DCR_FSIZE_4 (0x10UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_3 (0x08UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_2 (0x04UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_1 (0x02UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_0 (0x01UL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE QUADSPI_DCR_FSIZE_Msk#define QUADSPI_DCR_FSIZE_Msk (0x1FUL << QUADSPI_DCR_FSIZE_Pos)#define QUADSPI_DCR_FSIZE_Pos (16U)#define QUADSPI_DCR_CSHT_2 (0x4UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_1 (0x2UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_0 (0x1UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT QUADSPI_DCR_CSHT_Msk#define QUADSPI_DCR_CSHT_Msk (0x7UL << QUADSPI_DCR_CSHT_Pos)#define QUADSPI_DCR_CSHT_Pos (8U)#define QUADSPI_DCR_CKMODE QUADSPI_DCR_CKMODE_Msk#define QUADSPI_DCR_CKMODE_Msk (0x1UL << QUADSPI_DCR_CKMODE_Pos)#define QUADSPI_DCR_CKMODE_Pos (0U)#define QUADSPI_CR_PRESCALER_7 (0x80UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_6 (0x40UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_5 (0x20UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_4 (0x10UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_3 (0x08UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_2 (0x04UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_1 (0x02UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_0 (0x01UL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER QUADSPI_CR_PRESCALER_Msk#define QUADSPI_CR_PRESCALER_Msk (0xFFUL << QUADSPI_CR_PRESCALER_Pos)#define QUADSPI_CR_PRESCALER_Pos (24U)#define QUADSPI_CR_PMM QUADSPI_CR_PMM_Msk#define QUADSPI_CR_PMM_Msk (0x1UL << QUADSPI_CR_PMM_Pos)#define QUADSPI_CR_PMM_Pos (23U)#define QUADSPI_CR_APMS QUADSPI_CR_APMS_Msk#define QUADSPI_CR_APMS_Msk (0x1UL << QUADSPI_CR_APMS_Pos)#define QUADSPI_CR_APMS_Pos (22U)#define QUADSPI_CR_TOIE QUADSPI_CR_TOIE_Msk#define QUADSPI_CR_TOIE_Msk (0x1UL << QUADSPI_CR_TOIE_Pos)#define QUADSPI_CR_TOIE_Pos (20U)#define QUADSPI_CR_SMIE QUADSPI_CR_SMIE_Msk#define QUADSPI_CR_SMIE_Msk (0x1UL << QUADSPI_CR_SMIE_Pos)#define QUADSPI_CR_SMIE_Pos (19U)#define QUADSPI_CR_FTIE QUADSPI_CR_FTIE_Msk#define QUADSPI_CR_FTIE_Msk (0x1UL << QUADSPI_CR_FTIE_Pos)#define QUADSPI_CR_FTIE_Pos (18U)#define QUADSPI_CR_TCIE QUADSPI_CR_TCIE_Msk#define QUADSPI_CR_TCIE_Msk (0x1UL << QUADSPI_CR_TCIE_Pos)#define QUADSPI_CR_TCIE_Pos (17U)#define QUADSPI_CR_TEIE QUADSPI_CR_TEIE_Msk#define QUADSPI_CR_TEIE_Msk (0x1UL << QUADSPI_CR_TEIE_Pos)#define QUADSPI_CR_TEIE_Pos (16U)#define QUADSPI_CR_FTHRES_4 (0x10UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_3 (0x08UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_2 (0x04UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_1 (0x02UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_0 (0x01UL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES QUADSPI_CR_FTHRES_Msk#define QUADSPI_CR_FTHRES_Msk (0x1FUL << QUADSPI_CR_FTHRES_Pos)#define QUADSPI_CR_FTHRES_Pos (8U)#define QUADSPI_CR_FSEL QUADSPI_CR_FSEL_Msk#define QUADSPI_CR_FSEL_Msk (0x1UL << QUADSPI_CR_FSEL_Pos)#define QUADSPI_CR_FSEL_Pos (7U)#define QUADSPI_CR_DFM QUADSPI_CR_DFM_Msk#define QUADSPI_CR_DFM_Msk (0x1UL << QUADSPI_CR_DFM_Pos)#define QUADSPI_CR_DFM_Pos (6U)#define QUADSPI_CR_SSHIFT QUADSPI_CR_SSHIFT_Msk#define QUADSPI_CR_SSHIFT_Msk (0x1UL << QUADSPI_CR_SSHIFT_Pos)#define QUADSPI_CR_SSHIFT_Pos (4U)#define QUADSPI_CR_TCEN QUADSPI_CR_TCEN_Msk#define QUADSPI_CR_TCEN_Msk (0x1UL << QUADSPI_CR_TCEN_Pos)#define QUADSPI_CR_TCEN_Pos (3U)#define QUADSPI_CR_DMAEN QUADSPI_CR_DMAEN_Msk#define QUADSPI_CR_DMAEN_Msk (0x1UL << QUADSPI_CR_DMAEN_Pos)#define QUADSPI_CR_DMAEN_Pos (2U)#define QUADSPI_CR_ABORT QUADSPI_CR_ABORT_Msk#define QUADSPI_CR_ABORT_Msk (0x1UL << QUADSPI_CR_ABORT_Pos)#define QUADSPI_CR_ABORT_Pos (1U)#define QUADSPI_CR_EN QUADSPI_CR_EN_Msk#define QUADSPI_CR_EN_Msk (0x1UL << QUADSPI_CR_EN_Pos)#define QUADSPI_CR_EN_Pos (0U)#define PWR_CSR2_EWUP6 PWR_CSR2_EWUP6_Msk#define PWR_CSR2_EWUP6_Msk (0x1UL << PWR_CSR2_EWUP6_Pos)#define PWR_CSR2_EWUP6_Pos (13U)#define PWR_CSR2_EWUP5 PWR_CSR2_EWUP5_Msk#define PWR_CSR2_EWUP5_Msk (0x1UL << PWR_CSR2_EWUP5_Pos)#define PWR_CSR2_EWUP5_Pos (12U)#define PWR_CSR2_EWUP4 PWR_CSR2_EWUP4_Msk#define PWR_CSR2_EWUP4_Msk (0x1UL << PWR_CSR2_EWUP4_Pos)#define PWR_CSR2_EWUP4_Pos (11U)#define PWR_CSR2_EWUP3 PWR_CSR2_EWUP3_Msk#define PWR_CSR2_EWUP3_Msk (0x1UL << PWR_CSR2_EWUP3_Pos)#define PWR_CSR2_EWUP3_Pos (10U)#define PWR_CSR2_EWUP2 PWR_CSR2_EWUP2_Msk#define PWR_CSR2_EWUP2_Msk (0x1UL << PWR_CSR2_EWUP2_Pos)#define PWR_CSR2_EWUP2_Pos (9U)#define PWR_CSR2_EWUP1 PWR_CSR2_EWUP1_Msk#define PWR_CSR2_EWUP1_Msk (0x1UL << PWR_CSR2_EWUP1_Pos)#define PWR_CSR2_EWUP1_Pos (8U)#define PWR_CSR2_WUPF6 PWR_CSR2_WUPF6_Msk#define PWR_CSR2_WUPF6_Msk (0x1UL << PWR_CSR2_WUPF6_Pos)#define PWR_CSR2_WUPF6_Pos (5U)#define PWR_CSR2_WUPF5 PWR_CSR2_WUPF5_Msk#define PWR_CSR2_WUPF5_Msk (0x1UL << PWR_CSR2_WUPF5_Pos)#define PWR_CSR2_WUPF5_Pos (4U)#define PWR_CSR2_WUPF4 PWR_CSR2_WUPF4_Msk#define PWR_CSR2_WUPF4_Msk (0x1UL << PWR_CSR2_WUPF4_Pos)#define PWR_CSR2_WUPF4_Pos (3U)#define PWR_CSR2_WUPF3 PWR_CSR2_WUPF3_Msk#define PWR_CSR2_WUPF3_Msk (0x1UL << PWR_CSR2_WUPF3_Pos)#define PWR_CSR2_WUPF3_Pos (2U)#define PWR_CSR2_WUPF2 PWR_CSR2_WUPF2_Msk#define PWR_CSR2_WUPF2_Msk (0x1UL << PWR_CSR2_WUPF2_Pos)#define PWR_CSR2_WUPF2_Pos (1U)#define PWR_CSR2_WUPF1 PWR_CSR2_WUPF1_Msk#define PWR_CSR2_WUPF1_Msk (0x1UL << PWR_CSR2_WUPF1_Pos)#define PWR_CSR2_WUPF1_Pos (0U)#define PWR_CR2_WUPP6 PWR_CR2_WUPP6_Msk#define PWR_CR2_WUPP6_Msk (0x1UL << PWR_CR2_WUPP6_Pos)#define PWR_CR2_WUPP6_Pos (13U)#define PWR_CR2_WUPP5 PWR_CR2_WUPP5_Msk#define PWR_CR2_WUPP5_Msk (0x1UL << PWR_CR2_WUPP5_Pos)#define PWR_CR2_WUPP5_Pos (12U)#define PWR_CR2_WUPP4 PWR_CR2_WUPP4_Msk#define PWR_CR2_WUPP4_Msk (0x1UL << PWR_CR2_WUPP4_Pos)#define PWR_CR2_WUPP4_Pos (11U)#define PWR_CR2_WUPP3 PWR_CR2_WUPP3_Msk#define PWR_CR2_WUPP3_Msk (0x1UL << PWR_CR2_WUPP3_Pos)#define PWR_CR2_WUPP3_Pos (10U)#define PWR_CR2_WUPP2 PWR_CR2_WUPP2_Msk#define PWR_CR2_WUPP2_Msk (0x1UL << PWR_CR2_WUPP2_Pos)#define PWR_CR2_WUPP2_Pos (9U)#define PWR_CR2_WUPP1 PWR_CR2_WUPP1_Msk#define PWR_CR2_WUPP1_Msk (0x1UL << PWR_CR2_WUPP1_Pos)#define PWR_CR2_WUPP1_Pos (8U)#define PWR_CR2_CWUPF6 PWR_CR2_CWUPF6_Msk#define PWR_CR2_CWUPF6_Msk (0x1UL << PWR_CR2_CWUPF6_Pos)#define PWR_CR2_CWUPF6_Pos (5U)#define PWR_CR2_CWUPF5 PWR_CR2_CWUPF5_Msk#define PWR_CR2_CWUPF5_Msk (0x1UL << PWR_CR2_CWUPF5_Pos)#define PWR_CR2_CWUPF5_Pos (4U)#define PWR_CR2_CWUPF4 PWR_CR2_CWUPF4_Msk#define PWR_CR2_CWUPF4_Msk (0x1UL << PWR_CR2_CWUPF4_Pos)#define PWR_CR2_CWUPF4_Pos (3U)#define PWR_CR2_CWUPF3 PWR_CR2_CWUPF3_Msk#define PWR_CR2_CWUPF3_Msk (0x1UL << PWR_CR2_CWUPF3_Pos)#define PWR_CR2_CWUPF3_Pos (2U)#define PWR_CR2_CWUPF2 PWR_CR2_CWUPF2_Msk#define PWR_CR2_CWUPF2_Msk (0x1UL << PWR_CR2_CWUPF2_Pos)#define PWR_CR2_CWUPF2_Pos (1U)#define PWR_CR2_CWUPF1 PWR_CR2_CWUPF1_Msk#define PWR_CR2_CWUPF1_Msk (0x1UL << PWR_CR2_CWUPF1_Pos)#define PWR_CR2_CWUPF1_Pos (0U)#define PWR_CSR1_UDRDY PWR_CSR1_UDRDY_Msk#define PWR_CSR1_UDRDY_Msk (0x3UL << PWR_CSR1_UDRDY_Pos)#define PWR_CSR1_UDRDY_Pos (18U)#define PWR_CSR1_ODSWRDY PWR_CSR1_ODSWRDY_Msk#define PWR_CSR1_ODSWRDY_Msk (0x1UL << PWR_CSR1_ODSWRDY_Pos)#define PWR_CSR1_ODSWRDY_Pos (17U)#define PWR_CSR1_ODRDY PWR_CSR1_ODRDY_Msk#define PWR_CSR1_ODRDY_Msk (0x1UL << PWR_CSR1_ODRDY_Pos)#define PWR_CSR1_ODRDY_Pos (16U)#define PWR_CSR1_VOSRDY PWR_CSR1_VOSRDY_Msk#define PWR_CSR1_VOSRDY_Msk (0x1UL << PWR_CSR1_VOSRDY_Pos)#define PWR_CSR1_VOSRDY_Pos (14U)#define PWR_CSR1_BRE PWR_CSR1_BRE_Msk#define PWR_CSR1_BRE_Msk (0x1UL << PWR_CSR1_BRE_Pos)#define PWR_CSR1_BRE_Pos (9U)#define PWR_CSR1_EIWUP PWR_CSR1_EIWUP_Msk#define PWR_CSR1_EIWUP_Msk (0x1UL << PWR_CSR1_EIWUP_Pos)#define PWR_CSR1_EIWUP_Pos (8U)#define PWR_CSR1_BRR PWR_CSR1_BRR_Msk#define PWR_CSR1_BRR_Msk (0x1UL << PWR_CSR1_BRR_Pos)#define PWR_CSR1_BRR_Pos (3U)#define PWR_CSR1_PVDO PWR_CSR1_PVDO_Msk#define PWR_CSR1_PVDO_Msk (0x1UL << PWR_CSR1_PVDO_Pos)#define PWR_CSR1_PVDO_Pos (2U)#define PWR_CSR1_SBF PWR_CSR1_SBF_Msk#define PWR_CSR1_SBF_Msk (0x1UL << PWR_CSR1_SBF_Pos)#define PWR_CSR1_SBF_Pos (1U)#define PWR_CSR1_WUIF PWR_CSR1_WUIF_Msk#define PWR_CSR1_WUIF_Msk (0x1UL << PWR_CSR1_WUIF_Pos)#define PWR_CSR1_WUIF_Pos (0U)#define PWR_CR1_UDEN_1 (0x2UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_0 (0x1UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN PWR_CR1_UDEN_Msk#define PWR_CR1_UDEN_Msk (0x3UL << PWR_CR1_UDEN_Pos)#define PWR_CR1_UDEN_Pos (18U)#define PWR_CR1_ODSWEN PWR_CR1_ODSWEN_Msk#define PWR_CR1_ODSWEN_Msk (0x1UL << PWR_CR1_ODSWEN_Pos)#define PWR_CR1_ODSWEN_Pos (17U)#define PWR_CR1_ODEN PWR_CR1_ODEN_Msk#define PWR_CR1_ODEN_Msk (0x1UL << PWR_CR1_ODEN_Pos)#define PWR_CR1_ODEN_Pos (16U)#define PWR_CR1_VOS_1 (0x2UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_0 (0x1UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS PWR_CR1_VOS_Msk#define PWR_CR1_VOS_Msk (0x3UL << PWR_CR1_VOS_Pos)#define PWR_CR1_VOS_Pos (14U)#define PWR_CR1_ADCDC1 PWR_CR1_ADCDC1_Msk#define PWR_CR1_ADCDC1_Msk (0x1UL << PWR_CR1_ADCDC1_Pos)#define PWR_CR1_ADCDC1_Pos (13U)#define PWR_CR1_MRUDS PWR_CR1_MRUDS_Msk#define PWR_CR1_MRUDS_Msk (0x1UL << PWR_CR1_MRUDS_Pos)#define PWR_CR1_MRUDS_Pos (11U)#define PWR_CR1_LPUDS PWR_CR1_LPUDS_Msk#define PWR_CR1_LPUDS_Msk (0x1UL << PWR_CR1_LPUDS_Pos)#define PWR_CR1_LPUDS_Pos (10U)#define PWR_CR1_FPDS PWR_CR1_FPDS_Msk#define PWR_CR1_FPDS_Msk (0x1UL << PWR_CR1_FPDS_Pos)#define PWR_CR1_FPDS_Pos (9U)#define PWR_CR1_DBP PWR_CR1_DBP_Msk#define PWR_CR1_DBP_Msk (0x1UL << PWR_CR1_DBP_Pos)#define PWR_CR1_DBP_Pos (8U)#define PWR_CR1_PLS_LEV7 PWR_CR1_PLS_LEV7_Msk#define PWR_CR1_PLS_LEV7_Msk (0x7UL << PWR_CR1_PLS_LEV7_Pos)#define PWR_CR1_PLS_LEV7_Pos (5U)#define PWR_CR1_PLS_LEV6 PWR_CR1_PLS_LEV6_Msk#define PWR_CR1_PLS_LEV6_Msk (0x3UL << PWR_CR1_PLS_LEV6_Pos)#define PWR_CR1_PLS_LEV6_Pos (6U)#define PWR_CR1_PLS_LEV5 PWR_CR1_PLS_LEV5_Msk#define PWR_CR1_PLS_LEV5_Msk (0x5UL << PWR_CR1_PLS_LEV5_Pos)#define PWR_CR1_PLS_LEV5_Pos (5U)#define PWR_CR1_PLS_LEV4 PWR_CR1_PLS_LEV4_Msk#define PWR_CR1_PLS_LEV4_Msk (0x1UL << PWR_CR1_PLS_LEV4_Pos)#define PWR_CR1_PLS_LEV4_Pos (7U)#define PWR_CR1_PLS_LEV3 PWR_CR1_PLS_LEV3_Msk#define PWR_CR1_PLS_LEV3_Msk (0x3UL << PWR_CR1_PLS_LEV3_Pos)#define PWR_CR1_PLS_LEV3_Pos (5U)#define PWR_CR1_PLS_LEV2 PWR_CR1_PLS_LEV2_Msk#define PWR_CR1_PLS_LEV2_Msk (0x1UL << PWR_CR1_PLS_LEV2_Pos)#define PWR_CR1_PLS_LEV2_Pos (6U)#define PWR_CR1_PLS_LEV1 PWR_CR1_PLS_LEV1_Msk#define PWR_CR1_PLS_LEV1_Msk (0x1UL << PWR_CR1_PLS_LEV1_Pos)#define PWR_CR1_PLS_LEV1_Pos (5U)#define PWR_CR1_PLS_LEV0 0x00000000U#define PWR_CR1_PLS_2 (0x4UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_1 (0x2UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_0 (0x1UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS PWR_CR1_PLS_Msk#define PWR_CR1_PLS_Msk (0x7UL << PWR_CR1_PLS_Pos)#define PWR_CR1_PLS_Pos (5U)#define PWR_CR1_PVDE PWR_CR1_PVDE_Msk#define PWR_CR1_PVDE_Msk (0x1UL << PWR_CR1_PVDE_Pos)#define PWR_CR1_PVDE_Pos (4U)#define PWR_CR1_CSBF PWR_CR1_CSBF_Msk#define PWR_CR1_CSBF_Msk (0x1UL << PWR_CR1_CSBF_Pos)#define PWR_CR1_CSBF_Pos (3U)#define PWR_CR1_PDDS PWR_CR1_PDDS_Msk#define PWR_CR1_PDDS_Msk (0x1UL << PWR_CR1_PDDS_Pos)#define PWR_CR1_PDDS_Pos (1U)#define PWR_CR1_LPDS PWR_CR1_LPDS_Msk#define PWR_CR1_LPDS_Msk (0x1UL << PWR_CR1_LPDS_Pos)#define PWR_CR1_LPDS_Pos (0U)#define LTDC_LxCLUTWR_CLUTADD LTDC_LxCLUTWR_CLUTADD_Msk#define LTDC_LxCLUTWR_CLUTADD_Msk (0xFFUL << LTDC_LxCLUTWR_CLUTADD_Pos)#define LTDC_LxCLUTWR_CLUTADD_Pos (24U)#define LTDC_LxCLUTWR_RED LTDC_LxCLUTWR_RED_Msk#define LTDC_LxCLUTWR_RED_Msk (0xFFUL << LTDC_LxCLUTWR_RED_Pos)#define LTDC_LxCLUTWR_RED_Pos (16U)#define LTDC_LxCLUTWR_GREEN LTDC_LxCLUTWR_GREEN_Msk#define LTDC_LxCLUTWR_GREEN_Msk (0xFFUL << LTDC_LxCLUTWR_GREEN_Pos)#define LTDC_LxCLUTWR_GREEN_Pos (8U)#define LTDC_LxCLUTWR_BLUE LTDC_LxCLUTWR_BLUE_Msk#define LTDC_LxCLUTWR_BLUE_Msk (0xFFUL << LTDC_LxCLUTWR_BLUE_Pos)#define LTDC_LxCLUTWR_BLUE_Pos (0U)#define LTDC_LxCFBLNR_CFBLNBR LTDC_LxCFBLNR_CFBLNBR_Msk#define LTDC_LxCFBLNR_CFBLNBR_Msk (0x7FFUL << LTDC_LxCFBLNR_CFBLNBR_Pos)#define LTDC_LxCFBLNR_CFBLNBR_Pos (0U)#define LTDC_LxCFBLR_CFBP LTDC_LxCFBLR_CFBP_Msk#define LTDC_LxCFBLR_CFBP_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBP_Pos)#define LTDC_LxCFBLR_CFBP_Pos (16U)#define LTDC_LxCFBLR_CFBLL LTDC_LxCFBLR_CFBLL_Msk#define LTDC_LxCFBLR_CFBLL_Msk (0x1FFFUL << LTDC_LxCFBLR_CFBLL_Pos)#define LTDC_LxCFBLR_CFBLL_Pos (0U)#define LTDC_LxCFBAR_CFBADD LTDC_LxCFBAR_CFBADD_Msk#define LTDC_LxCFBAR_CFBADD_Msk (0xFFFFFFFFUL << LTDC_LxCFBAR_CFBADD_Pos)#define LTDC_LxCFBAR_CFBADD_Pos (0U)#define LTDC_LxBFCR_BF1 LTDC_LxBFCR_BF1_Msk#define LTDC_LxBFCR_BF1_Msk (0x7UL << LTDC_LxBFCR_BF1_Pos)#define LTDC_LxBFCR_BF1_Pos (8U)#define LTDC_LxBFCR_BF2 LTDC_LxBFCR_BF2_Msk#define LTDC_LxBFCR_BF2_Msk (0x7UL << LTDC_LxBFCR_BF2_Pos)#define LTDC_LxBFCR_BF2_Pos (0U)#define LTDC_LxDCCR_DCALPHA LTDC_LxDCCR_DCALPHA_Msk#define LTDC_LxDCCR_DCALPHA_Msk (0xFFUL << LTDC_LxDCCR_DCALPHA_Pos)#define LTDC_LxDCCR_DCALPHA_Pos (24U)#define LTDC_LxDCCR_DCRED LTDC_LxDCCR_DCRED_Msk#define LTDC_LxDCCR_DCRED_Msk (0xFFUL << LTDC_LxDCCR_DCRED_Pos)#define LTDC_LxDCCR_DCRED_Pos (16U)#define LTDC_LxDCCR_DCGREEN LTDC_LxDCCR_DCGREEN_Msk#define LTDC_LxDCCR_DCGREEN_Msk (0xFFUL << LTDC_LxDCCR_DCGREEN_Pos)#define LTDC_LxDCCR_DCGREEN_Pos (8U)#define LTDC_LxDCCR_DCBLUE LTDC_LxDCCR_DCBLUE_Msk#define LTDC_LxDCCR_DCBLUE_Msk (0xFFUL << LTDC_LxDCCR_DCBLUE_Pos)#define LTDC_LxDCCR_DCBLUE_Pos (0U)#define LTDC_LxCACR_CONSTA LTDC_LxCACR_CONSTA_Msk#define LTDC_LxCACR_CONSTA_Msk (0xFFUL << LTDC_LxCACR_CONSTA_Pos)#define LTDC_LxCACR_CONSTA_Pos (0U)#define LTDC_LxPFCR_PF LTDC_LxPFCR_PF_Msk#define LTDC_LxPFCR_PF_Msk (0x7UL << LTDC_LxPFCR_PF_Pos)#define LTDC_LxPFCR_PF_Pos (0U)#define LTDC_LxCKCR_CKRED LTDC_LxCKCR_CKRED_Msk#define LTDC_LxCKCR_CKRED_Msk (0xFFUL << LTDC_LxCKCR_CKRED_Pos)#define LTDC_LxCKCR_CKRED_Pos (16U)#define LTDC_LxCKCR_CKGREEN LTDC_LxCKCR_CKGREEN_Msk#define LTDC_LxCKCR_CKGREEN_Msk (0xFFUL << LTDC_LxCKCR_CKGREEN_Pos)#define LTDC_LxCKCR_CKGREEN_Pos (8U)#define LTDC_LxCKCR_CKBLUE LTDC_LxCKCR_CKBLUE_Msk#define LTDC_LxCKCR_CKBLUE_Msk (0xFFUL << LTDC_LxCKCR_CKBLUE_Pos)#define LTDC_LxCKCR_CKBLUE_Pos (0U)#define LTDC_LxWVPCR_WVSPPOS LTDC_LxWVPCR_WVSPPOS_Msk#define LTDC_LxWVPCR_WVSPPOS_Msk (0xFFFFUL << LTDC_LxWVPCR_WVSPPOS_Pos)#define LTDC_LxWVPCR_WVSPPOS_Pos (16U)#define LTDC_LxWVPCR_WVSTPOS LTDC_LxWVPCR_WVSTPOS_Msk#define LTDC_LxWVPCR_WVSTPOS_Msk (0xFFFUL << LTDC_LxWVPCR_WVSTPOS_Pos)#define LTDC_LxWVPCR_WVSTPOS_Pos (0U)#define LTDC_LxWHPCR_WHSPPOS LTDC_LxWHPCR_WHSPPOS_Msk#define LTDC_LxWHPCR_WHSPPOS_Msk (0xFFFFUL << LTDC_LxWHPCR_WHSPPOS_Pos)#define LTDC_LxWHPCR_WHSPPOS_Pos (16U)#define LTDC_LxWHPCR_WHSTPOS LTDC_LxWHPCR_WHSTPOS_Msk#define LTDC_LxWHPCR_WHSTPOS_Msk (0xFFFUL << LTDC_LxWHPCR_WHSTPOS_Pos)#define LTDC_LxWHPCR_WHSTPOS_Pos (0U)#define LTDC_LxCR_CLUTEN LTDC_LxCR_CLUTEN_Msk#define LTDC_LxCR_CLUTEN_Msk (0x1UL << LTDC_LxCR_CLUTEN_Pos)#define LTDC_LxCR_CLUTEN_Pos (4U)#define LTDC_LxCR_COLKEN LTDC_LxCR_COLKEN_Msk#define LTDC_LxCR_COLKEN_Msk (0x1UL << LTDC_LxCR_COLKEN_Pos)#define LTDC_LxCR_COLKEN_Pos (1U)#define LTDC_CDSR_HSYNCS LTDC_CDSR_HSYNCS_Msk#define LTDC_CDSR_HSYNCS_Msk (0x1UL << LTDC_CDSR_HSYNCS_Pos)#define LTDC_CDSR_HSYNCS_Pos (3U)#define LTDC_CDSR_VSYNCS LTDC_CDSR_VSYNCS_Msk#define LTDC_CDSR_VSYNCS_Msk (0x1UL << LTDC_CDSR_VSYNCS_Pos)#define LTDC_CDSR_VSYNCS_Pos (2U)#define LTDC_CDSR_HDES LTDC_CDSR_HDES_Msk#define LTDC_CDSR_HDES_Msk (0x1UL << LTDC_CDSR_HDES_Pos)#define LTDC_CDSR_HDES_Pos (1U)#define LTDC_CDSR_VDES LTDC_CDSR_VDES_Msk#define LTDC_CDSR_VDES_Msk (0x1UL << LTDC_CDSR_VDES_Pos)#define LTDC_CDSR_VDES_Pos (0U)#define LTDC_CPSR_CXPOS LTDC_CPSR_CXPOS_Msk#define LTDC_CPSR_CXPOS_Msk (0xFFFFUL << LTDC_CPSR_CXPOS_Pos)#define LTDC_CPSR_CXPOS_Pos (16U)#define LTDC_CPSR_CYPOS LTDC_CPSR_CYPOS_Msk#define LTDC_CPSR_CYPOS_Msk (0xFFFFUL << LTDC_CPSR_CYPOS_Pos)#define LTDC_CPSR_CYPOS_Pos (0U)#define LTDC_LIPCR_LIPOS LTDC_LIPCR_LIPOS_Msk#define LTDC_LIPCR_LIPOS_Msk (0x7FFUL << LTDC_LIPCR_LIPOS_Pos)#define LTDC_LIPCR_LIPOS_Pos (0U)#define LTDC_ICR_CRRIF LTDC_ICR_CRRIF_Msk#define LTDC_ICR_CRRIF_Msk (0x1UL << LTDC_ICR_CRRIF_Pos)#define LTDC_ICR_CRRIF_Pos (3U)#define LTDC_ICR_CTERRIF LTDC_ICR_CTERRIF_Msk#define LTDC_ICR_CTERRIF_Msk (0x1UL << LTDC_ICR_CTERRIF_Pos)#define LTDC_ICR_CTERRIF_Pos (2U)#define LTDC_ICR_CFUIF LTDC_ICR_CFUIF_Msk#define LTDC_ICR_CFUIF_Msk (0x1UL << LTDC_ICR_CFUIF_Pos)#define LTDC_ICR_CFUIF_Pos (1U)#define LTDC_ICR_CLIF LTDC_ICR_CLIF_Msk#define LTDC_ICR_CLIF_Msk (0x1UL << LTDC_ICR_CLIF_Pos)#define LTDC_ICR_CLIF_Pos (0U)#define LTDC_ISR_RRIF LTDC_ISR_RRIF_Msk#define LTDC_ISR_RRIF_Msk (0x1UL << LTDC_ISR_RRIF_Pos)#define LTDC_ISR_RRIF_Pos (3U)#define LTDC_ISR_TERRIF LTDC_ISR_TERRIF_Msk#define LTDC_ISR_TERRIF_Msk (0x1UL << LTDC_ISR_TERRIF_Pos)#define LTDC_ISR_TERRIF_Pos (2U)#define LTDC_ISR_FUIF LTDC_ISR_FUIF_Msk#define LTDC_ISR_FUIF_Msk (0x1UL << LTDC_ISR_FUIF_Pos)#define LTDC_ISR_FUIF_Pos (1U)#define LTDC_ISR_LIF LTDC_ISR_LIF_Msk#define LTDC_ISR_LIF_Msk (0x1UL << LTDC_ISR_LIF_Pos)#define LTDC_ISR_LIF_Pos (0U)#define LTDC_IER_RRIE LTDC_IER_RRIE_Msk#define LTDC_IER_RRIE_Msk (0x1UL << LTDC_IER_RRIE_Pos)#define LTDC_IER_RRIE_Pos (3U)#define LTDC_IER_TERRIE LTDC_IER_TERRIE_Msk#define LTDC_IER_TERRIE_Msk (0x1UL << LTDC_IER_TERRIE_Pos)#define LTDC_IER_TERRIE_Pos (2U)#define LTDC_IER_FUIE LTDC_IER_FUIE_Msk#define LTDC_IER_FUIE_Msk (0x1UL << LTDC_IER_FUIE_Pos)#define LTDC_IER_FUIE_Pos (1U)#define LTDC_IER_LIE LTDC_IER_LIE_Msk#define LTDC_IER_LIE_Msk (0x1UL << LTDC_IER_LIE_Pos)#define LTDC_IER_LIE_Pos (0U)#define LTDC_BCCR_BCRED LTDC_BCCR_BCRED_Msk#define LTDC_BCCR_BCRED_Msk (0xFFUL << LTDC_BCCR_BCRED_Pos)#define LTDC_BCCR_BCRED_Pos (16U)#define LTDC_BCCR_BCGREEN LTDC_BCCR_BCGREEN_Msk#define LTDC_BCCR_BCGREEN_Msk (0xFFUL << LTDC_BCCR_BCGREEN_Pos)#define LTDC_BCCR_BCGREEN_Pos (8U)#define LTDC_BCCR_BCBLUE LTDC_BCCR_BCBLUE_Msk#define LTDC_BCCR_BCBLUE_Msk (0xFFUL << LTDC_BCCR_BCBLUE_Pos)#define LTDC_BCCR_BCBLUE_Pos (0U)#define LTDC_SRCR_VBR LTDC_SRCR_VBR_Msk#define LTDC_SRCR_VBR_Msk (0x1UL << LTDC_SRCR_VBR_Pos)#define LTDC_SRCR_VBR_Pos (1U)#define LTDC_GCR_HSPOL LTDC_GCR_HSPOL_Msk#define LTDC_GCR_HSPOL_Msk (0x1UL << LTDC_GCR_HSPOL_Pos)#define LTDC_GCR_HSPOL_Pos (31U)#define LTDC_GCR_VSPOL LTDC_GCR_VSPOL_Msk#define LTDC_GCR_VSPOL_Msk (0x1UL << LTDC_GCR_VSPOL_Pos)#define LTDC_GCR_VSPOL_Pos (30U)#define LTDC_GCR_DEPOL LTDC_GCR_DEPOL_Msk#define LTDC_GCR_DEPOL_Msk (0x1UL << LTDC_GCR_DEPOL_Pos)#define LTDC_GCR_DEPOL_Pos (29U)#define LTDC_GCR_PCPOL LTDC_GCR_PCPOL_Msk#define LTDC_GCR_PCPOL_Msk (0x1UL << LTDC_GCR_PCPOL_Pos)#define LTDC_GCR_PCPOL_Pos (28U)#define LTDC_GCR_DEN LTDC_GCR_DEN_Msk#define LTDC_GCR_DEN_Msk (0x1UL << LTDC_GCR_DEN_Pos)#define LTDC_GCR_DEN_Pos (16U)#define LTDC_GCR_DRW LTDC_GCR_DRW_Msk#define LTDC_GCR_DRW_Msk (0x7UL << LTDC_GCR_DRW_Pos)#define LTDC_GCR_DRW_Pos (12U)#define LTDC_GCR_DGW LTDC_GCR_DGW_Msk#define LTDC_GCR_DGW_Msk (0x7UL << LTDC_GCR_DGW_Pos)#define LTDC_GCR_DGW_Pos (8U)#define LTDC_GCR_DBW LTDC_GCR_DBW_Msk#define LTDC_GCR_DBW_Msk (0x7UL << LTDC_GCR_DBW_Pos)#define LTDC_GCR_DBW_Pos (4U)#define LTDC_GCR_LTDCEN LTDC_GCR_LTDCEN_Msk#define LTDC_GCR_LTDCEN_Msk (0x1UL << LTDC_GCR_LTDCEN_Pos)#define LTDC_GCR_LTDCEN_Pos (0U)#define LTDC_TWCR_TOTALW LTDC_TWCR_TOTALW_Msk#define LTDC_TWCR_TOTALW_Msk (0xFFFUL << LTDC_TWCR_TOTALW_Pos)#define LTDC_TWCR_TOTALW_Pos (16U)#define LTDC_TWCR_TOTALH LTDC_TWCR_TOTALH_Msk#define LTDC_TWCR_TOTALH_Msk (0x7FFUL << LTDC_TWCR_TOTALH_Pos)#define LTDC_TWCR_TOTALH_Pos (0U)#define LTDC_AWCR_AAW LTDC_AWCR_AAW_Msk#define LTDC_AWCR_AAW_Msk (0xFFFUL << LTDC_AWCR_AAW_Pos)#define LTDC_AWCR_AAW_Pos (16U)#define LTDC_AWCR_AAH LTDC_AWCR_AAH_Msk#define LTDC_AWCR_AAH_Msk (0x7FFUL << LTDC_AWCR_AAH_Pos)#define LTDC_AWCR_AAH_Pos (0U)#define LTDC_BPCR_AHBP LTDC_BPCR_AHBP_Msk#define LTDC_BPCR_AHBP_Msk (0xFFFUL << LTDC_BPCR_AHBP_Pos)#define LTDC_BPCR_AHBP_Pos (16U)#define LTDC_BPCR_AVBP LTDC_BPCR_AVBP_Msk#define LTDC_BPCR_AVBP_Msk (0x7FFUL << LTDC_BPCR_AVBP_Pos)#define LTDC_BPCR_AVBP_Pos (0U)#define LTDC_SSCR_HSW LTDC_SSCR_HSW_Msk#define LTDC_SSCR_HSW_Msk (0xFFFUL << LTDC_SSCR_HSW_Pos)#define LTDC_SSCR_HSW_Pos (16U)#define LTDC_SSCR_VSH LTDC_SSCR_VSH_Msk#define LTDC_SSCR_VSH_Msk (0x7FFUL << LTDC_SSCR_VSH_Pos)#define LTDC_SSCR_VSH_Pos (0U)#define IWDG_WINR_WIN IWDG_WINR_WIN_Msk#define IWDG_WINR_WIN_Msk (0xFFFUL << IWDG_WINR_WIN_Pos)#define IWDG_WINR_WIN_Pos (0U)#define IWDG_SR_WVU IWDG_SR_WVU_Msk#define IWDG_SR_WVU_Msk (0x1UL << IWDG_SR_WVU_Pos)declaration of __ownerdeclaration of __groupdeclaration of issetugiddeclaration of isattydeclaration of __fildesdeclaration of iruserokdeclaration of raddrdeclaration of superuserdeclaration of ruserdeclaration of luserdeclaration of getwddeclaration of __bufdeclaration of getusershelldeclaration of getuiddeclaration of getsiddeclaration of getppiddeclaration of getpiddeclaration of getpgrpdeclaration of getpgiddeclaration of getpeereiddeclaration of getpagesizedeclaration of getpassdeclaration of __promptdeclaration of getlogindeclaration of gethostiddeclaration of getgroupsdeclaration of __gidsetsizedeclaration of __grouplistdeclaration of getgiddeclaration of geteuiddeclaration of getegiddeclaration of getentropydeclaration of getdomainnamedeclaration of __namedeclaration of __lendeclaration of getcwddeclaration of __sizedeclaration of fdatasyncdeclaration of __fddeclaration of fsyncdeclaration of fpathconfdeclaration of forkdeclaration of fexecvedeclaration of __argvdeclaration of __envpdeclaration of fchownatdeclaration of __dirfddeclaration of __pathdeclaration of __flagsdeclaration of fchowndeclaration of fchmoddeclaration of __modedeclaration of fchdirdeclaration of faccessatdeclaration of execvpdeclaration of __filedeclaration of execvedeclaration of execvdeclaration of execlpedeclaration of execlpdeclaration of execledeclaration of execldeclaration of endusershelldeclaration of dup2declaration of __fildes2declaration of dupdeclaration of daemondeclaration of nochdirdeclaration of noclosedeclaration of confstrdeclaration of closedeclaration of chrootdeclaration of chowndeclaration of chmoddeclaration of chdirdeclaration of alarmdeclaration of __secsdeclaration of accessdeclaration of __amodedeclaration of _exitdeclaration of __statusdeclaration of environdeclaration of _waitdeclaration of waitpiddeclaration of waitdeclaration of enddeclaration of __io_getchardeclaration of __io_putchardeclaration of chdeclaration of __compar_fn_tdeclaration of lldiv_tdeclaration of ldiv_tdeclaration of div_tdeclaration of quick_exitdeclaration of at_quick_exitdeclaration of aligned_allocdeclaration of strtolddeclaration of _strtold_rdeclaration of qsort_rdeclaration of __basedeclaration of __nmembdeclaration of __thunkdeclaration of _compardeclaration of __eprintfdeclaration of _system_rdeclaration of _mstats_rdeclaration of _realloc_rdeclaration of _free_rdeclaration of _calloc_rdeclaration of _malloc_rdeclaration of _dtoa_rdeclaration of posix_memaligndeclaration of _unsetenv_rdeclaration of __stringdeclaration of unsetenvdeclaration of cfreedeclaration of _strtoull_rdeclaration of __ndeclaration of __end_PTRdeclaration of strtoulldeclaration of _strtoll_rdeclaration of strtolldeclaration of lldivdeclaration of __numerdeclaration of __denomdeclaration of llabsdeclaration of _atoll_rdeclaration of __nptrdeclaration of atolldeclaration of srandomdeclaration of setstatedeclaration of randomdeclaration of initstatedeclaration of _srand48_rdeclaration of srand48declaration of _seed48_rdeclaration of seed48declaration of _nrand48_rdeclaration of nrand48declaration of _mrand48_rdeclaration of mrand48declaration of _lrand48_rdeclaration of lrand48declaration of _lcong48_rdeclaration of lcong48declaration of _jrand48_rdeclaration of jrand48declaration of _erand48_rdeclaration of erand48declaration of _drand48_rdeclaration of drand48declaration of rand_rdeclaration of __seeddeclaration of utoadeclaration of itoadeclaration of __utoadeclaration of __itoadeclaration of _setenv_rdeclaration of __valuedeclaration of __overwritedeclaration of setenvdeclaration of _reallocf_rdeclaration of _putenv_rdeclaration of putenvdeclaration of _Exitdeclaration of on_exitdeclaration of __funcdeclaration of __argdeclaration of _l64a_rdeclaration of __inputdeclaration of l64adeclaration of a64ldeclaration of systemdeclaration of _strtoul_rdeclaration of strtouldeclaration of _strtol_rdeclaration of strtoldeclaration of strtofdeclaration of _strtod_rdeclaration of strtoddeclaration of sranddeclaration of rpmatchdeclaration of responsedeclaration of realpathdeclaration of pathdeclaration of resolved_pathdeclaration of reallocfdeclaration of reallocarraydeclaration of reallocdeclaration of randdeclaration of qsortdeclaration of _mktemp_rdeclaration of _mkstemps_rdeclaration of _mkstemp_rdeclaration of _mkostemps_rdeclaration of _mkostemp_rdeclaration of _mkdtemp_rdeclaration of mktempdeclaration of mkstempsdeclaration of mkstempdeclaration of mkdtempdeclaration of _wcstombs_rdeclaration of wcstombsdeclaration of _mbstowcs_rdeclaration of mbstowcsdeclaration of _wctomb_rdeclaration of wctombdeclaration of _mbtowc_rdeclaration of mbtowcdeclaration of _mblen_rdeclaration of mblendeclaration of mallocdeclaration of ldivdeclaration of labsdeclaration of getsuboptdeclaration of suboptargdeclaration of _findenv_rdeclaration of _findenvdeclaration of _getenv_rdeclaration of getenvdeclaration of freedeclaration of exitdeclaration of divdeclaration of callocdeclaration of bsearchdeclaration of __keydeclaration of _atol_rdeclaration of atoldeclaration of _atoi_rdeclaration of atoideclaration of atoffdeclaration of atofdeclaration of atexitdeclaration of arc4random_bufdeclaration of arc4random_uniformdeclaration of arc4randomdeclaration of absdeclaration of abortdeclaration of __locale_mb_cur_maxdeclaration of sbintime_tdeclaration of useconds_tdeclaration of timer_tdeclaration of clockid_tdeclaration of nlink_tdeclaration of mode_tdeclaration of ssize_tdeclaration of key_tdeclaration of pid_tdeclaration of gid_tdeclaration of uid_tdeclaration of dev_tdeclaration of off_tdeclaration of ino_tdeclaration of id_tdeclaration of fsfilcnt_tdeclaration of fsblkcnt_tdeclaration of caddr_tdeclaration of daddr_tdeclaration of clock_tdeclaration of blksize_tdeclaration of blkcnt_tdeclaration of ulongdeclaration of uintdeclaration of ushortdeclaration of u_longdeclaration of u_intdeclaration of u_shortdeclaration of u_chardeclaration of u_register_tdeclaration of in_port_tdeclaration of in_addr_tdeclaration of register_tdeclaration of u_int64_tdeclaration of u_int32_tdeclaration of u_int16_tdeclaration of u_int8_tdeclaration of _tznamedeclaration of _daylightdeclaration of _timezonedeclaration of _tzset_rdeclaration of tzsetdeclaration of localtime_rdeclaration of gmtime_rdeclaration of ctime_rdeclaration of asctime_rdeclaration of strftime_ldeclaration of _sdeclaration of _maxsizedeclaration of _fmtdeclaration of _tdeclaration of _ldeclaration of strftimedeclaration of localtimedeclaration of _timerdeclaration of gmtimedeclaration of ctimedeclaration of _timedeclaration of asctimedeclaration of _tblockdeclaration of timedeclaration of mktimedeclaration of _timeptrdeclaration of difftimedeclaration of _time2declaration of _time1declaration of clockdeclaration of sys_prot_tdeclaration of imaxdiv_tdeclaration of wcstoumax_ldeclaration of _restrictdeclaration of wcstoimax_ldeclaration of strtoumax_ldeclaration of strtoimax_ldeclaration of _wcstoumax_rdeclaration of wcstoumaxdeclaration of _wcstoimax_rdeclaration of wcstoimaxdeclaration of _strtoumax_rdeclaration of strtoumaxdeclaration of _strtoimax_rdeclaration of strtoimaxdeclaration of imaxdivdeclaration of numerdeclaration of denomerdeclaration of imaxabsdeclaration of _ctype_declaration of toascii_ldeclaration of __cdeclaration of __ldeclaration of isascii_ldeclaration of toupper_ldeclaration of tolower_ldeclaration of isxdigit_ldeclaration of isupper_ldeclaration of isspace_ldeclaration of ispunct_ldeclaration of isprint_ldeclaration of islower_ldeclaration of isgraph_ldeclaration of isdigit_ldeclaration of iscntrl_ldeclaration of isblank_ldeclaration of isalpha_ldeclaration of isalnum_ldeclaration of toasciideclaration of isasciideclaration of isblankdeclaration of toupperdeclaration of tolowerdeclaration of isxdigitdeclaration of ETH_Prepare_Tx_Descriptorsdeclaration of ItModedeclaration of ETH_DMARxDescListInitdeclaration of ETH_DMATxDescListInitdeclaration of ETH_MACDMAConfigdeclaration of ETH_SetDMAConfigdeclaration of ETH_SetMACConfigdeclaration of FLASH_SetErrorCodedeclaration of FLASH_Program_Bytedeclaration of FLASH_Program_HalfWorddeclaration of FLASH_Program_Worddeclaration of FLASH_Program_DoubleWorddeclaration of FLASH_OB_UserConfigdeclaration of Wwdgdeclaration of Iwdgdeclaration of Stopdeclaration of Stdbydeclaration of Iwdgstopdeclaration of Iwdgstdbydeclaration of NDBankdeclaration of NDBootdeclaration of FLASH_MassErasedeclaration of Banksdeclaration of FLASH_OB_GetBootAddressdeclaration of BootOptiondeclaration of FLASH_OB_GetBORdeclaration of FLASH_OB_GetRDPdeclaration of FLASH_OB_GetWRPdeclaration of FLASH_OB_GetUserdeclaration of FLASH_OB_BootAddressConfigdeclaration of FLASH_OB_BOR_LevelConfigdeclaration of Leveldeclaration of FLASH_OB_RDP_LevelConfigdeclaration of FLASH_OB_DisableWRPdeclaration of WRPSectordeclaration of FLASH_OB_EnableWRPdeclaration of pFlashdeclaration of I2C_ConvertOtherXferOptionsdeclaration of I2C_TransferConfigdeclaration of Requestdeclaration of I2C_Flush_TXDRdeclaration of I2C_TreatErrorCallbackdeclaration of I2C_Disable_IRQdeclaration of InterruptRequestdeclaration of I2C_Enable_IRQdeclaration of I2C_IsErrorOccurreddeclaration of Tickstartdeclaration of I2C_WaitOnSTOPFlagUntilTimeoutdeclaration of I2C_WaitOnRXNEFlagUntilTimeoutdeclaration of I2C_WaitOnTXISFlagUntilTimeoutdeclaration of I2C_WaitOnFlagUntilTimeoutdeclaration of Flagdeclaration of Statusdeclaration of I2C_Slave_ISR_DMAdeclaration of ITFlagsdeclaration of ITSourcesdeclaration of I2C_Mem_ISR_DMAdeclaration of I2C_Master_ISR_DMAdeclaration of I2C_Slave_ISR_ITdeclaration of I2C_Mem_ISR_ITdeclaration of I2C_Master_ISR_ITdeclaration of I2C_RequestMemoryReaddeclaration of I2C_RequestMemoryWritedeclaration of I2C_ITErrordeclaration of ErrorCodedeclaration of I2C_ITListenCpltdeclaration of I2C_ITSlaveCpltdeclaration of I2C_ITMasterCpltdeclaration of I2C_ITSlaveSeqCpltdeclaration of I2C_ITMasterSeqCpltdeclaration of I2C_ITAddrCpltdeclaration of I2C_DMAAbortdeclaration of I2C_DMAErrordeclaration of I2C_DMASlaveReceiveCpltdeclaration of I2C_DMASlaveTransmitCpltdeclaration of I2C_DMAMasterReceiveCpltdeclaration of I2C_DMAMasterTransmitCpltdeclaration of LTDC_SetConfigdeclaration of SDRAM_DMAErrordeclaration of SDRAM_DMACpltProtdeclaration of SDRAM_DMACpltdeclaration of TIM_SlaveTimer_SetConfigdeclaration of htimdeclaration of sSlaveConfigdeclaration of TIM_DMATriggerHalfCpltdeclaration of TIM_DMATriggerCpltdeclaration of TIM_DMADelayPulseCpltdeclaration of TIM_DMAPeriodElapsedHalfCpltdeclaration of TIM_DMAPeriodElapsedCpltdeclaration of TIM_ITRx_SetConfigdeclaration of TIMxdeclaration of InputTriggerSourcedeclaration of TIM_TI4_SetConfigdeclaration of TIM_ICPolaritydeclaration of TIM_ICSelectiondeclaration of TIM_ICFilterdeclaration of TIM_TI3_SetConfigdeclaration of TIM_TI2_ConfigInputStagedeclaration of TIM_TI2_SetConfigdeclaration of TIM_TI1_ConfigInputStagedeclaration of TIM_OC6_SetConfigdeclaration of OC_Configdeclaration of TIM_OC5_SetConfigdeclaration of TIM_OC4_SetConfigdeclaration of TIM_OC3_SetConfigdeclaration of TIM_OC1_SetConfigdeclaration of TIM_CCxNChannelCmddeclaration of Channeldeclaration of ChannelNStatedeclaration of TIM_DMAErrorCCxNdeclaration of TIM_DMADelayPulseNCpltdeclaration of UART_RxISR_16BITdeclaration of UART_RxISR_8BITdeclaration of UART_EndTransmit_ITdeclaration of UART_TxISR_16BITdeclaration of UART_TxISR_8BITdeclaration of UART_DMARxOnlyAbortCallbackdeclaration of UART_DMATxOnlyAbortCallbackdeclaration of UART_DMARxAbortCallbackdeclaration of UART_DMATxAbortCallbackdeclaration of UART_DMAAbortOnErrordeclaration of UART_DMAErrordeclaration of UART_DMATxHalfCpltdeclaration of UART_DMARxHalfCpltdeclaration of UART_DMAReceiveCpltdeclaration of UART_DMATransmitCpltdeclaration of UART_EndTxTransferdeclaration of UART_EndRxTransferdeclaration of time_tdeclaration of suseconds_tdeclaration of futimensdeclaration of utimensatdeclaration of mknodatdeclaration of mkfifoatdeclaration of mkdiratdeclaration of fstatatdeclaration of fchmodatdeclaration of umaskdeclaration of __maskdeclaration of statdeclaration of __sbufdeclaration of mkfifodeclaration of mkdirdeclaration of _pathdeclaration of fstatdeclaration of flockdeclaration of fcntldeclaration of creatdeclaration of openatdeclaration of opendeclaration of gettimeofdaydeclaration of __pdeclaration of __tzdeclaration of setitimerdeclaration of __whichdeclaration of __ovaluedeclaration of getitimerdeclaration of settimeofdaydeclaration of lutimesdeclaration of futimesdeclaration of adjtimedeclaration of utimesdeclaration of timesdeclaration of mem_ptr_tdeclaration of s64_tdeclaration of u64_tdeclaration of s32_tdeclaration of u32_tdeclaration of s16_tdeclaration of u16_tdeclaration of s8_tdeclaration of u8_tdeclaration of _gettimeofday_rdeclaration of __tpdeclaration of __tzpdeclaration of _write_rdeclaration of _wait_rdeclaration of _unlink_rdeclaration of _times_rdeclaration of _stat_rdeclaration of _sbrk_rdeclaration of _rename_rdeclaration of _read_rdeclaration of _open_rdeclaration of _mkdir_rdeclaration of _lseek_rdeclaration of _link_rdeclaration of _kill_rdeclaration of _isatty_rdeclaration of _getpid_rdeclaration of _fstat_rdeclaration of _fork_rdeclaration of _fcntl_rdeclaration of _execve_rdeclaration of _close_rdeclaration of timezonedeclaration of timevaldeclaration of tmsdeclaration of unlinkatdeclaration of symlinkatdeclaration of readlinkatdeclaration of __dirfd1declaration of __buflendeclaration of symlinkdeclaration of __name1declaration of __name2declaration of readlinkdeclaration of syncdeclaration of setdtablesizedeclaration of gethostnamedeclaration of ualarmdeclaration of __usecondsdeclaration of __intervaldeclaration of getdtablesizedeclaration of truncatedeclaration of __lengthdeclaration of ftruncatedeclaration of vforkdeclaration of optresetdeclaration of getoptdeclaration of optoptdeclaration of opterrdeclaration of optinddeclaration of optargdeclaration of writedeclaration of __nbytedeclaration of vhangupdeclaration of usleepdeclaration of unlinkdeclaration of ttyname_rdeclaration of ttynamedeclaration of tcsetpgrpdeclaration of __pgrp_iddeclaration of tcgetpgrpdeclaration of sysconfdeclaration of sleepdeclaration of __secondsdeclaration of setusershelldeclaration of setuiddeclaration of __uiddeclaration of setsiddeclaration of setreuiddeclaration of __ruiddeclaration of __euiddeclaration of setregiddeclaration of __rgiddeclaration of __egiddeclaration of setpgrpdeclaration of setpgiddeclaration of __piddeclaration of __pgiddeclaration of sethostnamedeclaration of setgroupsdeclaration of ngroupsdeclaration of grouplistdeclaration of setgiddeclaration of __giddeclaration of seteuiddeclaration of setegiddeclaration of sbrkdeclaration of __incrdeclaration of ruserokdeclaration of rhostdeclaration of rmdirdeclaration of revokedeclaration of rresvportdeclaration of __alportdeclaration of readdeclaration of pwritedeclaration of __nbytesdeclaration of __offsetdeclaration of preaddeclaration of pipedeclaration of pthread_atforkdeclaration of pausedeclaration of pathconfdeclaration of lockfdeclaration of __cmddeclaration of lseekdeclaration of __whencedeclaration of nicedeclaration of __nice_valuedeclaration of linkatdeclaration of __path1declaration of __dirfd2declaration of __path2declaration of linkdeclaration of lchown#define FLASH_OPTCR1_BOOT_ADD0_Msk (0xFFFFUL << FLASH_OPTCR1_BOOT_ADD0_Pos)#define FLASH_OPTCR1_BOOT_ADD0_Pos (0U)#define FLASH_OPTCR_IWDG_STOP FLASH_OPTCR_IWDG_STOP_Msk#define FLASH_OPTCR_IWDG_STOP_Msk (0x1UL << FLASH_OPTCR_IWDG_STOP_Pos)#define FLASH_OPTCR_IWDG_STOP_Pos (31U)#define FLASH_OPTCR_IWDG_STDBY FLASH_OPTCR_IWDG_STDBY_Msk#define FLASH_OPTCR_IWDG_STDBY_Msk (0x1UL << FLASH_OPTCR_IWDG_STDBY_Pos)#define FLASH_OPTCR_IWDG_STDBY_Pos (30U)#define FLASH_OPTCR_nDBANK FLASH_OPTCR_nDBANK_Msk#define FLASH_OPTCR_nDBANK_Msk (0x1UL << FLASH_OPTCR_nDBANK_Pos)#define FLASH_OPTCR_nDBANK_Pos (29U)#define FLASH_OPTCR_nDBOOT FLASH_OPTCR_nDBOOT_Msk#define FLASH_OPTCR_nDBOOT_Msk (0x1UL << FLASH_OPTCR_nDBOOT_Pos)#define FLASH_OPTCR_nDBOOT_Pos (28U)#define FLASH_OPTCR_nWRP_11 0x08000000U#define FLASH_OPTCR_nWRP_10 0x04000000U#define FLASH_OPTCR_nWRP_9 0x02000000U#define FLASH_OPTCR_nWRP_8 0x01000000U#define FLASH_OPTCR_nWRP_7 0x00800000U#define FLASH_OPTCR_nWRP_6 0x00400000U#define FLASH_OPTCR_nWRP_5 0x00200000U#define FLASH_OPTCR_nWRP_4 0x00100000U#define FLASH_OPTCR_nWRP_3 0x00080000U#define FLASH_OPTCR_nWRP_2 0x00040000U#define FLASH_OPTCR_nWRP_1 0x00020000U#define FLASH_OPTCR_nWRP_0 0x00010000U#define FLASH_OPTCR_nWRP FLASH_OPTCR_nWRP_Msk#define FLASH_OPTCR_nWRP_Msk (0xFFFUL << FLASH_OPTCR_nWRP_Pos)#define FLASH_OPTCR_nWRP_Pos (16U)#define FLASH_OPTCR_RDP_7 (0x80UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_6 (0x40UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_5 (0x20UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_4 (0x10UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_3 (0x08UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_2 (0x04UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_1 (0x02UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_0 (0x01UL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP FLASH_OPTCR_RDP_Msk#define FLASH_OPTCR_RDP_Msk (0xFFUL << FLASH_OPTCR_RDP_Pos)#define FLASH_OPTCR_RDP_Pos (8U)#define FLASH_OPTCR_nRST_STDBY FLASH_OPTCR_nRST_STDBY_Msk#define FLASH_OPTCR_nRST_STDBY_Msk (0x1UL << FLASH_OPTCR_nRST_STDBY_Pos)#define FLASH_OPTCR_nRST_STDBY_Pos (7U)#define FLASH_OPTCR_nRST_STOP FLASH_OPTCR_nRST_STOP_Msk#define FLASH_OPTCR_nRST_STOP_Msk (0x1UL << FLASH_OPTCR_nRST_STOP_Pos)#define FLASH_OPTCR_nRST_STOP_Pos (6U)#define FLASH_OPTCR_IWDG_SW FLASH_OPTCR_IWDG_SW_Msk#define FLASH_OPTCR_IWDG_SW_Msk (0x1UL << FLASH_OPTCR_IWDG_SW_Pos)#define FLASH_OPTCR_IWDG_SW_Pos (5U)#define FLASH_OPTCR_WWDG_SW FLASH_OPTCR_WWDG_SW_Msk#define FLASH_OPTCR_WWDG_SW_Msk (0x1UL << FLASH_OPTCR_WWDG_SW_Pos)#define FLASH_OPTCR_WWDG_SW_Pos (4U)#define FLASH_OPTCR_BOR_LEV_1 (0x2UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_0 (0x1UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV FLASH_OPTCR_BOR_LEV_Msk#define FLASH_OPTCR_BOR_LEV_Msk (0x3UL << FLASH_OPTCR_BOR_LEV_Pos)#define FLASH_OPTCR_BOR_LEV_Pos (2U)#define FLASH_OPTCR_OPTSTRT FLASH_OPTCR_OPTSTRT_Msk#define FLASH_OPTCR_OPTSTRT_Msk (0x1UL << FLASH_OPTCR_OPTSTRT_Pos)#define FLASH_OPTCR_OPTSTRT_Pos (1U)#define FLASH_OPTCR_OPTLOCK FLASH_OPTCR_OPTLOCK_Msk#define FLASH_OPTCR_OPTLOCK_Msk (0x1UL << FLASH_OPTCR_OPTLOCK_Pos)#define FLASH_OPTCR_OPTLOCK_Pos (0U)#define FLASH_CR_LOCK FLASH_CR_LOCK_Msk#define FLASH_CR_LOCK_Msk (0x1UL << FLASH_CR_LOCK_Pos)#define FLASH_CR_LOCK_Pos (31U)#define FLASH_CR_ERRIE FLASH_CR_ERRIE_Msk#define FLASH_CR_ERRIE_Msk (0x1UL << FLASH_CR_ERRIE_Pos)#define FLASH_CR_ERRIE_Pos (25U)#define FLASH_CR_EOPIE FLASH_CR_EOPIE_Msk#define FLASH_CR_EOPIE_Msk (0x1UL << FLASH_CR_EOPIE_Pos)#define FLASH_CR_EOPIE_Pos (24U)#define FLASH_CR_STRT FLASH_CR_STRT_Msk#define FLASH_CR_STRT_Msk (0x1UL << FLASH_CR_STRT_Pos)#define FLASH_CR_STRT_Pos (16U)#define FLASH_CR_MER2 FLASH_CR_MER2_Msk#define FLASH_CR_MER2_Msk (0x1UL << FLASH_CR_MER2_Pos)#define FLASH_CR_MER2_Pos (15U)#define FLASH_CR_PSIZE_1 (0x2UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_0 (0x1UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE FLASH_CR_PSIZE_Msk#define FLASH_CR_PSIZE_Msk (0x3UL << FLASH_CR_PSIZE_Pos)#define FLASH_CR_PSIZE_Pos (8U)#define FLASH_CR_SNB_4 0x00000080U#define FLASH_CR_SNB_3 0x00000040U#define FLASH_CR_SNB_2 0x00000020U#define FLASH_CR_SNB_1 0x00000010U#define FLASH_CR_SNB_0 0x00000008U#define FLASH_CR_SNB FLASH_CR_SNB_Msk#define FLASH_CR_SNB_Msk (0x1FUL << FLASH_CR_SNB_Pos)#define FLASH_CR_SNB_Pos (3U)#define FLASH_CR_MER1 FLASH_CR_MER#define FLASH_CR_MER FLASH_CR_MER_Msk#define FLASH_CR_MER_Msk (0x1UL << FLASH_CR_MER_Pos)#define FLASH_CR_MER_Pos (2U)#define FLASH_CR_SER FLASH_CR_SER_Msk#define FLASH_CR_SER_Msk (0x1UL << FLASH_CR_SER_Pos)#define FLASH_CR_SER_Pos (1U)#define FLASH_CR_PG FLASH_CR_PG_Msk#define FLASH_CR_PG_Msk (0x1UL << FLASH_CR_PG_Pos)#define FLASH_CR_PG_Pos (0U)#define FLASH_SR_BSY FLASH_SR_BSY_Msk#define FLASH_SR_BSY_Msk (0x1UL << FLASH_SR_BSY_Pos)#define FLASH_SR_BSY_Pos (16U)#define FLASH_SR_ERSERR FLASH_SR_ERSERR_Msk#define FLASH_SR_ERSERR_Msk (0x1UL << FLASH_SR_ERSERR_Pos)#define FLASH_SR_ERSERR_Pos (7U)#define FLASH_SR_PGPERR FLASH_SR_PGPERR_Msk#define FLASH_SR_PGPERR_Msk (0x1UL << FLASH_SR_PGPERR_Pos)#define FLASH_SR_PGPERR_Pos (6U)#define FLASH_SR_PGAERR FLASH_SR_PGAERR_Msk#define FLASH_SR_PGAERR_Msk (0x1UL << FLASH_SR_PGAERR_Pos)#define FLASH_SR_PGAERR_Pos (5U)#define FLASH_SR_WRPERR FLASH_SR_WRPERR_Msk#define FLASH_SR_WRPERR_Msk (0x1UL << FLASH_SR_WRPERR_Pos)#define FLASH_SR_WRPERR_Pos (4U)#define FLASH_SR_OPERR FLASH_SR_OPERR_Msk#define FLASH_SR_OPERR_Msk (0x1UL << FLASH_SR_OPERR_Pos)#define FLASH_SR_OPERR_Pos (1U)#define FLASH_SR_EOP FLASH_SR_EOP_Msk#define FLASH_SR_EOP_Msk (0x1UL << FLASH_SR_EOP_Pos)#define FLASH_SR_EOP_Pos (0U)#define FLASH_ACR_ARTRST FLASH_ACR_ARTRST_Msk#define FLASH_ACR_ARTRST_Msk (0x1UL << FLASH_ACR_ARTRST_Pos)#define FLASH_ACR_ARTRST_Pos (11U)#define FLASH_ACR_ARTEN FLASH_ACR_ARTEN_Msk#define FLASH_ACR_ARTEN_Msk (0x1UL << FLASH_ACR_ARTEN_Pos)#define FLASH_ACR_ARTEN_Pos (9U)#define FLASH_ACR_PRFTEN FLASH_ACR_PRFTEN_Msk#define FLASH_ACR_PRFTEN_Msk (0x1UL << FLASH_ACR_PRFTEN_Pos)#define FLASH_ACR_PRFTEN_Pos (8U)#define FLASH_ACR_LATENCY_15WS 0x0000000FU#define FLASH_ACR_LATENCY_14WS 0x0000000EU#define FLASH_ACR_LATENCY_13WS 0x0000000DU#define FLASH_ACR_LATENCY_12WS 0x0000000CU#define FLASH_ACR_LATENCY_11WS 0x0000000BU#define FLASH_ACR_LATENCY_10WS 0x0000000AU#define FLASH_ACR_LATENCY_9WS 0x00000009U#define FLASH_ACR_LATENCY_8WS 0x00000008U#define FLASH_ACR_LATENCY_7WS 0x00000007U#define FLASH_ACR_LATENCY_6WS 0x00000006U#define FLASH_ACR_LATENCY_5WS 0x00000005U#define FLASH_ACR_LATENCY_4WS 0x00000004U#define FLASH_ACR_LATENCY_3WS 0x00000003U#define FLASH_ACR_LATENCY_2WS 0x00000002U#define FLASH_ACR_LATENCY_1WS 0x00000001U#define FLASH_ACR_LATENCY_0WS 0x00000000U#define FLASH_ACR_LATENCY FLASH_ACR_LATENCY_Msk#define FLASH_ACR_LATENCY_Msk (0xFUL << FLASH_ACR_LATENCY_Pos)#define FLASH_ACR_LATENCY_Pos (0U)#define FLASH_SECTOR_TOTAL 24#define EXTI_PR_PR24 EXTI_PR_PR24_Msk#define EXTI_PR_PR24_Msk (0x1UL << EXTI_PR_PR24_Pos)#define EXTI_PR_PR24_Pos (24U)#define EXTI_PR_PR23 EXTI_PR_PR23_Msk#define EXTI_PR_PR23_Msk (0x1UL << EXTI_PR_PR23_Pos)#define EXTI_PR_PR23_Pos (23U)#define EXTI_PR_PR22 EXTI_PR_PR22_Msk#define EXTI_PR_PR22_Msk (0x1UL << EXTI_PR_PR22_Pos)#define EXTI_PR_PR22_Pos (22U)#define EXTI_PR_PR21 EXTI_PR_PR21_Msk#define EXTI_PR_PR21_Msk (0x1UL << EXTI_PR_PR21_Pos)#define EXTI_PR_PR21_Pos (21U)#define EXTI_PR_PR20 EXTI_PR_PR20_Msk#define EXTI_PR_PR20_Msk (0x1UL << EXTI_PR_PR20_Pos)#define EXTI_PR_PR20_Pos (20U)#define EXTI_PR_PR19 EXTI_PR_PR19_Msk#define EXTI_PR_PR19_Msk (0x1UL << EXTI_PR_PR19_Pos)#define EXTI_PR_PR19_Pos (19U)#define EXTI_PR_PR18 EXTI_PR_PR18_Msk#define EXTI_PR_PR18_Msk (0x1UL << EXTI_PR_PR18_Pos)#define EXTI_PR_PR18_Pos (18U)#define EXTI_PR_PR17 EXTI_PR_PR17_Msk#define EXTI_PR_PR17_Msk (0x1UL << EXTI_PR_PR17_Pos)#define EXTI_PR_PR17_Pos (17U)#define EXTI_PR_PR16 EXTI_PR_PR16_Msk#define EXTI_PR_PR16_Msk (0x1UL << EXTI_PR_PR16_Pos)#define EXTI_PR_PR16_Pos (16U)#define EXTI_PR_PR15 EXTI_PR_PR15_Msk#define EXTI_PR_PR15_Msk (0x1UL << EXTI_PR_PR15_Pos)#define EXTI_PR_PR15_Pos (15U)#define EXTI_PR_PR14 EXTI_PR_PR14_Msk#define EXTI_PR_PR14_Msk (0x1UL << EXTI_PR_PR14_Pos)#define EXTI_PR_PR14_Pos (14U)#define EXTI_PR_PR13 EXTI_PR_PR13_Msk#define EXTI_PR_PR13_Msk (0x1UL << EXTI_PR_PR13_Pos)#define EXTI_PR_PR13_Pos (13U)#define EXTI_PR_PR12 EXTI_PR_PR12_Msk#define EXTI_PR_PR12_Msk (0x1UL << EXTI_PR_PR12_Pos)#define EXTI_PR_PR12_Pos (12U)#define EXTI_PR_PR11 EXTI_PR_PR11_Msk#define EXTI_PR_PR11_Msk (0x1UL << EXTI_PR_PR11_Pos)#define EXTI_PR_PR11_Pos (11U)#define EXTI_PR_PR10 EXTI_PR_PR10_Msk#define EXTI_PR_PR10_Msk (0x1UL << EXTI_PR_PR10_Pos)#define EXTI_PR_PR10_Pos (10U)#define EXTI_PR_PR9 EXTI_PR_PR9_Msk#define EXTI_PR_PR9_Msk (0x1UL << EXTI_PR_PR9_Pos)#define EXTI_PR_PR9_Pos (9U)#define EXTI_PR_PR8 EXTI_PR_PR8_Msk#define EXTI_PR_PR8_Msk (0x1UL << EXTI_PR_PR8_Pos)#define EXTI_PR_PR8_Pos (8U)#define EXTI_PR_PR7 EXTI_PR_PR7_Msk#define EXTI_PR_PR7_Msk (0x1UL << EXTI_PR_PR7_Pos)#define EXTI_PR_PR7_Pos (7U)#define EXTI_PR_PR6 EXTI_PR_PR6_Msk#define EXTI_PR_PR6_Msk (0x1UL << EXTI_PR_PR6_Pos)#define EXTI_PR_PR6_Pos (6U)#define EXTI_PR_PR5 EXTI_PR_PR5_Msk#define EXTI_PR_PR5_Msk (0x1UL << EXTI_PR_PR5_Pos)#define EXTI_PR_PR5_Pos (5U)#define EXTI_PR_PR4 EXTI_PR_PR4_Msk#define EXTI_PR_PR4_Msk (0x1UL << EXTI_PR_PR4_Pos)#define EXTI_PR_PR4_Pos (4U)#define EXTI_PR_PR3 EXTI_PR_PR3_Msk#define EXTI_PR_PR3_Msk (0x1UL << EXTI_PR_PR3_Pos)#define EXTI_PR_PR3_Pos (3U)#define EXTI_PR_PR2 EXTI_PR_PR2_Msk#define EXTI_PR_PR2_Msk (0x1UL << EXTI_PR_PR2_Pos)#define EXTI_PR_PR2_Pos (2U)#define EXTI_PR_PR1 EXTI_PR_PR1_Msk#define EXTI_PR_PR1_Msk (0x1UL << EXTI_PR_PR1_Pos)#define EXTI_PR_PR1_Pos (1U)#define EXTI_PR_PR0 EXTI_PR_PR0_Msk#define EXTI_PR_PR0_Msk (0x1UL << EXTI_PR_PR0_Pos)#define EXTI_PR_PR0_Pos (0U)#define EXTI_SWIER_SWIER24 EXTI_SWIER_SWIER24_Msk#define EXTI_SWIER_SWIER24_Msk (0x1UL << EXTI_SWIER_SWIER24_Pos)#define EXTI_SWIER_SWIER24_Pos (24U)#define EXTI_SWIER_SWIER23 EXTI_SWIER_SWIER23_Msk#define EXTI_SWIER_SWIER23_Msk (0x1UL << EXTI_SWIER_SWIER23_Pos)#define EXTI_SWIER_SWIER23_Pos (23U)#define EXTI_SWIER_SWIER22 EXTI_SWIER_SWIER22_Msk#define EXTI_SWIER_SWIER22_Msk (0x1UL << EXTI_SWIER_SWIER22_Pos)#define EXTI_SWIER_SWIER22_Pos (22U)#define EXTI_SWIER_SWIER21 EXTI_SWIER_SWIER21_Msk#define EXTI_SWIER_SWIER21_Msk (0x1UL << EXTI_SWIER_SWIER21_Pos)#define EXTI_SWIER_SWIER21_Pos (21U)#define EXTI_SWIER_SWIER20 EXTI_SWIER_SWIER20_Msk#define EXTI_SWIER_SWIER20_Msk (0x1UL << EXTI_SWIER_SWIER20_Pos)#define EXTI_SWIER_SWIER20_Pos (20U)#define EXTI_SWIER_SWIER19 EXTI_SWIER_SWIER19_Msk#define EXTI_SWIER_SWIER19_Msk (0x1UL << EXTI_SWIER_SWIER19_Pos)#define EXTI_SWIER_SWIER19_Pos (19U)#define EXTI_SWIER_SWIER18 EXTI_SWIER_SWIER18_Msk#define EXTI_SWIER_SWIER18_Msk (0x1UL << EXTI_SWIER_SWIER18_Pos)#define EXTI_SWIER_SWIER18_Pos (18U)#define EXTI_SWIER_SWIER17 EXTI_SWIER_SWIER17_Msk#define EXTI_SWIER_SWIER17_Msk (0x1UL << EXTI_SWIER_SWIER17_Pos)#define EXTI_SWIER_SWIER17_Pos (17U)#define EXTI_SWIER_SWIER16 EXTI_SWIER_SWIER16_Msk#define EXTI_SWIER_SWIER16_Msk (0x1UL << EXTI_SWIER_SWIER16_Pos)#define EXTI_SWIER_SWIER16_Pos (16U)#define EXTI_SWIER_SWIER15 EXTI_SWIER_SWIER15_Msk#define EXTI_SWIER_SWIER15_Msk (0x1UL << EXTI_SWIER_SWIER15_Pos)#define EXTI_SWIER_SWIER15_Pos (15U)#define EXTI_SWIER_SWIER14 EXTI_SWIER_SWIER14_Msk#define EXTI_SWIER_SWIER14_Msk (0x1UL << EXTI_SWIER_SWIER14_Pos)#define EXTI_SWIER_SWIER14_Pos (14U)#define EXTI_SWIER_SWIER13 EXTI_SWIER_SWIER13_Msk#define EXTI_SWIER_SWIER13_Msk (0x1UL << EXTI_SWIER_SWIER13_Pos)#define EXTI_SWIER_SWIER13_Pos (13U)#define EXTI_SWIER_SWIER12 EXTI_SWIER_SWIER12_Msk#define EXTI_SWIER_SWIER12_Msk (0x1UL << EXTI_SWIER_SWIER12_Pos)#define EXTI_SWIER_SWIER12_Pos (12U)#define EXTI_SWIER_SWIER11 EXTI_SWIER_SWIER11_Msk#define EXTI_SWIER_SWIER11_Msk (0x1UL << EXTI_SWIER_SWIER11_Pos)#define EXTI_SWIER_SWIER11_Pos (11U)#define EXTI_SWIER_SWIER10 EXTI_SWIER_SWIER10_Msk#define EXTI_SWIER_SWIER10_Msk (0x1UL << EXTI_SWIER_SWIER10_Pos)#define EXTI_SWIER_SWIER10_Pos (10U)#define EXTI_SWIER_SWIER9 EXTI_SWIER_SWIER9_Msk#define EXTI_SWIER_SWIER9_Msk (0x1UL << EXTI_SWIER_SWIER9_Pos)#define EXTI_SWIER_SWIER9_Pos (9U)#define EXTI_SWIER_SWIER8 EXTI_SWIER_SWIER8_Msk#define EXTI_SWIER_SWIER8_Msk (0x1UL << EXTI_SWIER_SWIER8_Pos)#define EXTI_SWIER_SWIER8_Pos (8U)#define EXTI_SWIER_SWIER7 EXTI_SWIER_SWIER7_Msk#define EXTI_SWIER_SWIER7_Msk (0x1UL << EXTI_SWIER_SWIER7_Pos)#define EXTI_SWIER_SWIER7_Pos (7U)#define EXTI_SWIER_SWIER6 EXTI_SWIER_SWIER6_Msk#define EXTI_SWIER_SWIER6_Msk (0x1UL << EXTI_SWIER_SWIER6_Pos)#define EXTI_SWIER_SWIER6_Pos (6U)#define EXTI_SWIER_SWIER5 EXTI_SWIER_SWIER5_Msk#define EXTI_SWIER_SWIER5_Msk (0x1UL << EXTI_SWIER_SWIER5_Pos)#define EXTI_SWIER_SWIER5_Pos (5U)#define EXTI_SWIER_SWIER4 EXTI_SWIER_SWIER4_Msk#define EXTI_SWIER_SWIER4_Msk (0x1UL << EXTI_SWIER_SWIER4_Pos)#define EXTI_SWIER_SWIER4_Pos (4U)#define EXTI_SWIER_SWIER3 EXTI_SWIER_SWIER3_Msk#define EXTI_SWIER_SWIER3_Msk (0x1UL << EXTI_SWIER_SWIER3_Pos)#define EXTI_SWIER_SWIER3_Pos (3U)#define EXTI_SWIER_SWIER2 EXTI_SWIER_SWIER2_Msk#define EXTI_SWIER_SWIER2_Msk (0x1UL << EXTI_SWIER_SWIER2_Pos)#define EXTI_SWIER_SWIER2_Pos (2U)#define EXTI_SWIER_SWIER1 EXTI_SWIER_SWIER1_Msk#define EXTI_SWIER_SWIER1_Msk (0x1UL << EXTI_SWIER_SWIER1_Pos)#define EXTI_SWIER_SWIER1_Pos (1U)#define EXTI_SWIER_SWIER0 EXTI_SWIER_SWIER0_Msk#define EXTI_SWIER_SWIER0_Msk (0x1UL << EXTI_SWIER_SWIER0_Pos)#define EXTI_SWIER_SWIER0_Pos (0U)#define EXTI_FTSR_TR24 EXTI_FTSR_TR24_Msk#define EXTI_FTSR_TR24_Msk (0x1UL << EXTI_FTSR_TR24_Pos)#define EXTI_FTSR_TR24_Pos (24U)#define EXTI_FTSR_TR23 EXTI_FTSR_TR23_Msk#define EXTI_FTSR_TR23_Msk (0x1UL << EXTI_FTSR_TR23_Pos)#define EXTI_FTSR_TR23_Pos (23U)#define EXTI_FTSR_TR22 EXTI_FTSR_TR22_Msk#define EXTI_FTSR_TR22_Msk (0x1UL << EXTI_FTSR_TR22_Pos)#define EXTI_FTSR_TR22_Pos (22U)#define EXTI_FTSR_TR21 EXTI_FTSR_TR21_Msk#define EXTI_FTSR_TR21_Msk (0x1UL << EXTI_FTSR_TR21_Pos)#define EXTI_FTSR_TR21_Pos (21U)#define EXTI_FTSR_TR20 EXTI_FTSR_TR20_Msk#define EXTI_FTSR_TR20_Msk (0x1UL << EXTI_FTSR_TR20_Pos)#define EXTI_FTSR_TR20_Pos (20U)#define EXTI_FTSR_TR19 EXTI_FTSR_TR19_Msk#define EXTI_FTSR_TR19_Msk (0x1UL << EXTI_FTSR_TR19_Pos)#define EXTI_FTSR_TR19_Pos (19U)#define EXTI_FTSR_TR18 EXTI_FTSR_TR18_Msk#define EXTI_FTSR_TR18_Msk (0x1UL << EXTI_FTSR_TR18_Pos)#define EXTI_FTSR_TR18_Pos (18U)#define EXTI_FTSR_TR17 EXTI_FTSR_TR17_Msk#define EXTI_FTSR_TR17_Msk (0x1UL << EXTI_FTSR_TR17_Pos)#define EXTI_FTSR_TR17_Pos (17U)#define EXTI_FTSR_TR16 EXTI_FTSR_TR16_Msk#define EXTI_FTSR_TR16_Msk (0x1UL << EXTI_FTSR_TR16_Pos)#define EXTI_FTSR_TR16_Pos (16U)#define EXTI_FTSR_TR15 EXTI_FTSR_TR15_Msk#define EXTI_FTSR_TR15_Msk (0x1UL << EXTI_FTSR_TR15_Pos)#define EXTI_FTSR_TR15_Pos (15U)#define EXTI_FTSR_TR14 EXTI_FTSR_TR14_Msk#define EXTI_FTSR_TR14_Msk (0x1UL << EXTI_FTSR_TR14_Pos)#define EXTI_FTSR_TR14_Pos (14U)#define EXTI_FTSR_TR13 EXTI_FTSR_TR13_Msk#define EXTI_FTSR_TR13_Msk (0x1UL << EXTI_FTSR_TR13_Pos)#define EXTI_FTSR_TR13_Pos (13U)#define EXTI_FTSR_TR12 EXTI_FTSR_TR12_Msk#define EXTI_FTSR_TR12_Msk (0x1UL << EXTI_FTSR_TR12_Pos)#define EXTI_FTSR_TR12_Pos (12U)#define EXTI_FTSR_TR11 EXTI_FTSR_TR11_Msk#define EXTI_FTSR_TR11_Msk (0x1UL << EXTI_FTSR_TR11_Pos)#define EXTI_FTSR_TR11_Pos (11U)#define EXTI_FTSR_TR10 EXTI_FTSR_TR10_Msk#define EXTI_FTSR_TR10_Msk (0x1UL << EXTI_FTSR_TR10_Pos)#define EXTI_FTSR_TR10_Pos (10U)#define EXTI_FTSR_TR9 EXTI_FTSR_TR9_Msk#define EXTI_FTSR_TR9_Msk (0x1UL << EXTI_FTSR_TR9_Pos)#define EXTI_FTSR_TR9_Pos (9U)#define EXTI_FTSR_TR8 EXTI_FTSR_TR8_Msk#define EXTI_FTSR_TR8_Msk (0x1UL << EXTI_FTSR_TR8_Pos)#define EXTI_FTSR_TR8_Pos (8U)#define EXTI_FTSR_TR7 EXTI_FTSR_TR7_Msk#define EXTI_FTSR_TR7_Msk (0x1UL << EXTI_FTSR_TR7_Pos)#define EXTI_FTSR_TR7_Pos (7U)#define EXTI_FTSR_TR6 EXTI_FTSR_TR6_Msk#define EXTI_FTSR_TR6_Msk (0x1UL << EXTI_FTSR_TR6_Pos)#define EXTI_FTSR_TR6_Pos (6U)#define EXTI_FTSR_TR5 EXTI_FTSR_TR5_Msk#define EXTI_FTSR_TR5_Msk (0x1UL << EXTI_FTSR_TR5_Pos)#define EXTI_FTSR_TR5_Pos (5U)#define EXTI_FTSR_TR4 EXTI_FTSR_TR4_Msk#define EXTI_FTSR_TR4_Msk (0x1UL << EXTI_FTSR_TR4_Pos)#define EXTI_FTSR_TR4_Pos (4U)#define EXTI_FTSR_TR3 EXTI_FTSR_TR3_Msk#define EXTI_FTSR_TR3_Msk (0x1UL << EXTI_FTSR_TR3_Pos)#define EXTI_FTSR_TR3_Pos (3U)#define EXTI_FTSR_TR2 EXTI_FTSR_TR2_Msk#define EXTI_FTSR_TR2_Msk (0x1UL << EXTI_FTSR_TR2_Pos)#define EXTI_FTSR_TR2_Pos (2U)#define EXTI_FTSR_TR1 EXTI_FTSR_TR1_Msk#define EXTI_FTSR_TR1_Msk (0x1UL << EXTI_FTSR_TR1_Pos)#define EXTI_FTSR_TR1_Pos (1U)#define EXTI_FTSR_TR0 EXTI_FTSR_TR0_Msk#define EXTI_FTSR_TR0_Msk (0x1UL << EXTI_FTSR_TR0_Pos)#define EXTI_FTSR_TR0_Pos (0U)#define EXTI_RTSR_TR24 EXTI_RTSR_TR24_Msk#define EXTI_RTSR_TR24_Msk (0x1UL << EXTI_RTSR_TR24_Pos)#define EXTI_RTSR_TR24_Pos (24U)#define EXTI_RTSR_TR23 EXTI_RTSR_TR23_Msk#define EXTI_RTSR_TR23_Msk (0x1UL << EXTI_RTSR_TR23_Pos)#define EXTI_RTSR_TR23_Pos (23U)#define EXTI_RTSR_TR22 EXTI_RTSR_TR22_Msk#define EXTI_RTSR_TR22_Msk (0x1UL << EXTI_RTSR_TR22_Pos)#define EXTI_RTSR_TR22_Pos (22U)#define EXTI_RTSR_TR21 EXTI_RTSR_TR21_Msk#define EXTI_RTSR_TR21_Msk (0x1UL << EXTI_RTSR_TR21_Pos)#define EXTI_RTSR_TR21_Pos (21U)#define EXTI_RTSR_TR20 EXTI_RTSR_TR20_Msk#define EXTI_RTSR_TR20_Msk (0x1UL << EXTI_RTSR_TR20_Pos)#define EXTI_RTSR_TR20_Pos (20U)#define EXTI_RTSR_TR19 EXTI_RTSR_TR19_Msk#define EXTI_RTSR_TR19_Msk (0x1UL << EXTI_RTSR_TR19_Pos)#define EXTI_RTSR_TR19_Pos (19U)#define EXTI_RTSR_TR18 EXTI_RTSR_TR18_Msk#define EXTI_RTSR_TR18_Msk (0x1UL << EXTI_RTSR_TR18_Pos)#define EXTI_RTSR_TR18_Pos (18U)#define EXTI_RTSR_TR17 EXTI_RTSR_TR17_Msk#define EXTI_RTSR_TR17_Msk (0x1UL << EXTI_RTSR_TR17_Pos)#define EXTI_RTSR_TR17_Pos (17U)#define EXTI_RTSR_TR16 EXTI_RTSR_TR16_Msk#define EXTI_RTSR_TR16_Msk (0x1UL << EXTI_RTSR_TR16_Pos)#define EXTI_RTSR_TR16_Pos (16U)#define EXTI_RTSR_TR15 EXTI_RTSR_TR15_Msk#define EXTI_RTSR_TR15_Msk (0x1UL << EXTI_RTSR_TR15_Pos)#define EXTI_RTSR_TR15_Pos (15U)#define EXTI_RTSR_TR14 EXTI_RTSR_TR14_Msk#define EXTI_RTSR_TR14_Msk (0x1UL << EXTI_RTSR_TR14_Pos)#define EXTI_RTSR_TR14_Pos (14U)#define EXTI_RTSR_TR13 EXTI_RTSR_TR13_Msk#define EXTI_RTSR_TR13_Msk (0x1UL << EXTI_RTSR_TR13_Pos)#define EXTI_RTSR_TR13_Pos (13U)#define EXTI_RTSR_TR12 EXTI_RTSR_TR12_Msk#define EXTI_RTSR_TR12_Msk (0x1UL << EXTI_RTSR_TR12_Pos)#define EXTI_RTSR_TR12_Pos (12U)#define EXTI_RTSR_TR11 EXTI_RTSR_TR11_Msk#define EXTI_RTSR_TR11_Msk (0x1UL << EXTI_RTSR_TR11_Pos)#define EXTI_RTSR_TR11_Pos (11U)#define EXTI_RTSR_TR10 EXTI_RTSR_TR10_Msk#define EXTI_RTSR_TR10_Msk (0x1UL << EXTI_RTSR_TR10_Pos)#define EXTI_RTSR_TR10_Pos (10U)#define EXTI_RTSR_TR9 EXTI_RTSR_TR9_Msk#define EXTI_RTSR_TR9_Msk (0x1UL << EXTI_RTSR_TR9_Pos)#define EXTI_RTSR_TR9_Pos (9U)#define EXTI_RTSR_TR8 EXTI_RTSR_TR8_Msk#define EXTI_RTSR_TR8_Msk (0x1UL << EXTI_RTSR_TR8_Pos)#define EXTI_RTSR_TR8_Pos (8U)#define EXTI_RTSR_TR7 EXTI_RTSR_TR7_Msk#define EXTI_RTSR_TR7_Msk (0x1UL << EXTI_RTSR_TR7_Pos)#define EXTI_RTSR_TR7_Pos (7U)#define EXTI_RTSR_TR6 EXTI_RTSR_TR6_Msk#define EXTI_RTSR_TR6_Msk (0x1UL << EXTI_RTSR_TR6_Pos)#define EXTI_RTSR_TR6_Pos (6U)#define EXTI_RTSR_TR5 EXTI_RTSR_TR5_Msk#define EXTI_RTSR_TR5_Msk (0x1UL << EXTI_RTSR_TR5_Pos)#define EXTI_RTSR_TR5_Pos (5U)#define EXTI_RTSR_TR4 EXTI_RTSR_TR4_Msk#define EXTI_RTSR_TR4_Msk (0x1UL << EXTI_RTSR_TR4_Pos)#define EXTI_RTSR_TR4_Pos (4U)#define EXTI_RTSR_TR3 EXTI_RTSR_TR3_Msk#define EXTI_RTSR_TR3_Msk (0x1UL << EXTI_RTSR_TR3_Pos)#define EXTI_RTSR_TR3_Pos (3U)#define EXTI_RTSR_TR2 EXTI_RTSR_TR2_Msk#define EXTI_RTSR_TR2_Msk (0x1UL << EXTI_RTSR_TR2_Pos)#define EXTI_RTSR_TR2_Pos (2U)#define EXTI_RTSR_TR1 EXTI_RTSR_TR1_Msk#define EXTI_RTSR_TR1_Msk (0x1UL << EXTI_RTSR_TR1_Pos)#define EXTI_RTSR_TR1_Pos (1U)#define EXTI_RTSR_TR0 EXTI_RTSR_TR0_Msk#define EXTI_RTSR_TR0_Msk (0x1UL << EXTI_RTSR_TR0_Pos)#define EXTI_RTSR_TR0_Pos (0U)#define EXTI_EMR_EM24 EXTI_EMR_MR24#define EXTI_EMR_EM23 EXTI_EMR_MR23#define EXTI_EMR_EM22 EXTI_EMR_MR22#define EXTI_EMR_EM21 EXTI_EMR_MR21#define EXTI_EMR_EM20 EXTI_EMR_MR20#define EXTI_EMR_EM19 EXTI_EMR_MR19#define EXTI_EMR_EM18 EXTI_EMR_MR18#define EXTI_EMR_EM17 EXTI_EMR_MR17#define EXTI_EMR_EM16 EXTI_EMR_MR16#define EXTI_EMR_EM15 EXTI_EMR_MR15#define EXTI_EMR_EM14 EXTI_EMR_MR14#define EXTI_EMR_EM13 EXTI_EMR_MR13#define EXTI_EMR_EM12 EXTI_EMR_MR12#define EXTI_EMR_EM11 EXTI_EMR_MR11#define EXTI_EMR_EM10 EXTI_EMR_MR10#define EXTI_EMR_EM9 EXTI_EMR_MR9#define EXTI_EMR_EM8 EXTI_EMR_MR8#define EXTI_EMR_EM7 EXTI_EMR_MR7#define EXTI_EMR_EM6 EXTI_EMR_MR6#define EXTI_EMR_EM5 EXTI_EMR_MR5#define EXTI_EMR_EM4 EXTI_EMR_MR4#define EXTI_EMR_EM3 EXTI_EMR_MR3#define EXTI_EMR_EM2 EXTI_EMR_MR2#define EXTI_EMR_EM1 EXTI_EMR_MR1#define EXTI_EMR_EM0 EXTI_EMR_MR0#define EXTI_EMR_MR24 EXTI_EMR_MR24_Msk#define EXTI_EMR_MR24_Msk (0x1UL << EXTI_EMR_MR24_Pos)#define EXTI_EMR_MR24_Pos (24U)#define EXTI_EMR_MR23 EXTI_EMR_MR23_Msk#define EXTI_EMR_MR23_Msk (0x1UL << EXTI_EMR_MR23_Pos)#define EXTI_EMR_MR23_Pos (23U)#define EXTI_EMR_MR22 EXTI_EMR_MR22_Msk#define EXTI_EMR_MR22_Msk (0x1UL << EXTI_EMR_MR22_Pos)#define EXTI_EMR_MR22_Pos (22U)#define EXTI_EMR_MR21 EXTI_EMR_MR21_Msk#define EXTI_EMR_MR21_Msk (0x1UL << EXTI_EMR_MR21_Pos)#define EXTI_EMR_MR21_Pos (21U)#define EXTI_EMR_MR20 EXTI_EMR_MR20_Msk#define EXTI_EMR_MR20_Msk (0x1UL << EXTI_EMR_MR20_Pos)#define EXTI_EMR_MR20_Pos (20U)#define EXTI_EMR_MR19 EXTI_EMR_MR19_Msk#define EXTI_EMR_MR19_Msk (0x1UL << EXTI_EMR_MR19_Pos)#define EXTI_EMR_MR19_Pos (19U)#define EXTI_EMR_MR18 EXTI_EMR_MR18_Msk#define EXTI_EMR_MR18_Msk (0x1UL << EXTI_EMR_MR18_Pos)#define EXTI_EMR_MR18_Pos (18U)#define EXTI_EMR_MR17 EXTI_EMR_MR17_Msk#define EXTI_EMR_MR17_Msk (0x1UL << EXTI_EMR_MR17_Pos)#define EXTI_EMR_MR17_Pos (17U)declaration of BurstRequestSrcdeclaration of HAL_TIM_DMABurst_MultiWriteStartdeclaration of BurstBaseAddressdeclaration of BurstBufferdeclaration of BurstLengthdeclaration of HAL_TIM_DMABurst_WriteStartdeclaration of HAL_TIM_SlaveConfigSynchro_ITdeclaration of HAL_TIM_SlaveConfigSynchrodeclaration of HAL_TIM_ConfigTI1Inputdeclaration of TI1_Selectiondeclaration of HAL_TIM_ConfigClockSourcedeclaration of sClockSourceConfigdeclaration of HAL_TIM_ConfigOCrefCleardeclaration of sClearInputConfigdeclaration of HAL_TIM_OnePulse_ConfigChanneldeclaration of OutputChanneldeclaration of InputChanneldeclaration of HAL_TIM_IC_ConfigChanneldeclaration of HAL_TIM_PWM_ConfigChanneldeclaration of HAL_TIM_OC_ConfigChanneldeclaration of HAL_TIM_IRQHandlerdeclaration of HAL_TIM_Encoder_Stop_DMAdeclaration of HAL_TIM_Encoder_Start_DMAdeclaration of pData1declaration of pData2declaration of HAL_TIM_Encoder_Stop_ITdeclaration of HAL_TIM_Encoder_Start_ITdeclaration of HAL_TIM_Encoder_Stopdeclaration of HAL_TIM_Encoder_Startdeclaration of HAL_TIM_Encoder_MspDeInitdeclaration of HAL_TIM_Encoder_MspInitdeclaration of HAL_TIM_Encoder_DeInitdeclaration of HAL_TIM_Encoder_Initdeclaration of HAL_TIM_OnePulse_Stop_ITdeclaration of HAL_TIM_OnePulse_Start_ITdeclaration of HAL_TIM_OnePulse_Stopdeclaration of HAL_TIM_OnePulse_Startdeclaration of HAL_TIM_OnePulse_MspDeInitdeclaration of HAL_TIM_OnePulse_MspInitdeclaration of HAL_TIM_OnePulse_DeInitdeclaration of HAL_TIM_OnePulse_Initdeclaration of OnePulseModedeclaration of HAL_TIM_IC_Stop_DMAdeclaration of HAL_TIM_IC_Start_DMAdeclaration of HAL_TIM_IC_Stop_ITdeclaration of HAL_TIM_IC_Start_ITdeclaration of HAL_TIM_IC_Stopdeclaration of HAL_TIM_IC_Startdeclaration of HAL_TIM_IC_MspDeInitdeclaration of HAL_TIM_IC_MspInitdeclaration of HAL_TIM_IC_DeInitdeclaration of HAL_TIM_IC_Initdeclaration of HAL_TIM_PWM_Stop_DMAdeclaration of HAL_TIM_PWM_Start_DMAdeclaration of HAL_TIM_PWM_Stop_ITdeclaration of HAL_TIM_PWM_Start_ITdeclaration of HAL_TIM_PWM_Stopdeclaration of HAL_TIM_PWM_Startdeclaration of HAL_TIM_PWM_MspDeInitdeclaration of HAL_TIM_PWM_MspInitdeclaration of HAL_TIM_PWM_DeInitdeclaration of HAL_TIM_PWM_Initdeclaration of HAL_TIM_OC_Stop_DMAdeclaration of HAL_TIM_OC_Start_DMAdeclaration of HAL_TIM_OC_Stop_ITdeclaration of HAL_TIM_OC_Start_ITdeclaration of HAL_TIM_OC_Stopdeclaration of HAL_TIM_OC_Startdeclaration of HAL_TIM_OC_MspDeInitdeclaration of HAL_TIM_OC_MspInitdeclaration of HAL_TIM_OC_DeInitdeclaration of HAL_TIM_OC_Initdeclaration of HAL_TIM_Base_Stop_DMAdeclaration of HAL_TIM_Base_Start_DMAdeclaration of HAL_TIM_Base_Stop_ITdeclaration of HAL_TIM_Base_Start_ITdeclaration of HAL_TIM_Base_Stopdeclaration of HAL_TIM_Base_Startdeclaration of HAL_TIM_Base_MspDeInitdeclaration of HAL_TIM_Base_MspInitdeclaration of HAL_TIM_Base_DeInitdeclaration of HAL_TIM_Base_Initdeclaration of UART_WakeUpTypeDefdeclaration of HAL_UARTEx_GetRxEventTypedeclaration of HAL_UARTEx_ReceiveToIdle_DMAdeclaration of HAL_UARTEx_ReceiveToIdle_ITdeclaration of HAL_UARTEx_ReceiveToIdledeclaration of RxLendeclaration of HAL_MultiProcessorEx_AddressLength_Setdeclaration of AddressLengthdeclaration of HAL_UARTEx_DisableClockStopModedeclaration of HAL_UARTEx_EnableClockStopModedeclaration of HAL_UARTEx_DisableStopModedeclaration of HAL_UARTEx_EnableStopModedeclaration of HAL_UARTEx_StopModeWakeUpSourceConfigdeclaration of WakeUpSelectiondeclaration of HAL_UARTEx_WakeupCallbackdeclaration of HAL_RS485Ex_Initdeclaration of AssertionTimedeclaration of DeassertionTimedeclaration of UART_HandleTypeDefdeclaration of HAL_UART_RxEventTypeTypeDefdeclaration of HAL_UART_RxTypeTypeDefdeclaration of UART_ClockSourceTypeDefdeclaration of HAL_UART_StateTypeDefdeclaration of UART_AdvFeatureInitTypeDefdeclaration of UART_InitTypeDefdeclaration of UART_Start_Receive_DMAdeclaration of UART_Start_Receive_ITdeclaration of UART_AdvFeatureConfigdeclaration of UART_WaitOnFlagUntilTimeoutdeclaration of UART_CheckIdleStatedeclaration of UART_SetConfigdeclaration of HAL_UART_GetErrordeclaration of HAL_UART_GetStatedeclaration of HAL_HalfDuplex_EnableReceiverdeclaration of HAL_HalfDuplex_EnableTransmitterdeclaration of HAL_MultiProcessor_EnterMuteModedeclaration of HAL_MultiProcessor_DisableMuteModedeclaration of HAL_MultiProcessor_EnableMuteModedeclaration of HAL_LIN_SendBreakdeclaration of HAL_UART_DisableReceiverTimeoutdeclaration of HAL_UART_EnableReceiverTimeoutdeclaration of HAL_UART_ReceiverTimeout_Configdeclaration of TimeoutValuedeclaration of HAL_UARTEx_RxEventCallbackdeclaration of HAL_UART_AbortReceiveCpltCallbackdeclaration of HAL_UART_AbortTransmitCpltCallbackdeclaration of HAL_UART_AbortCpltCallbackdeclaration of HAL_UART_ErrorCallbackdeclaration of HAL_UART_RxCpltCallbackdeclaration of HAL_UART_RxHalfCpltCallbackdeclaration of HAL_UART_TxCpltCallbackdeclaration of HAL_UART_TxHalfCpltCallbackdeclaration of HAL_UART_IRQHandlerdeclaration of HAL_UART_AbortReceive_ITdeclaration of HAL_UART_AbortTransmit_ITdeclaration of HAL_UART_Abort_ITdeclaration of HAL_UART_AbortReceivedeclaration of HAL_UART_AbortTransmitdeclaration of HAL_UART_Abortdeclaration of HAL_UART_DMAStopdeclaration of HAL_UART_DMAResumedeclaration of HAL_UART_DMAPausedeclaration of HAL_UART_Receive_DMAdeclaration of HAL_UART_Transmit_DMAdeclaration of HAL_UART_Receive_ITdeclaration of HAL_UART_Transmit_ITdeclaration of HAL_UART_Receivedeclaration of HAL_UART_Transmitdeclaration of HAL_UART_MspDeInitdeclaration of HAL_UART_MspInitdeclaration of HAL_UART_DeInitdeclaration of HAL_MultiProcessor_Initdeclaration of WakeUpMethoddeclaration of HAL_LIN_Initdeclaration of BreakDetectLengthdeclaration of HAL_HalfDuplex_Initdeclaration of HAL_UART_Initdeclaration of MDIOS_HandleTypeDefdeclaration of MDIOS_InitTypeDefdeclaration of HAL_MDIOS_StateTypeDefdeclaration of HAL_MDIOS_GetStatedeclaration of hmdiosdeclaration of HAL_MDIOS_GetErrordeclaration of HAL_MDIOS_WakeUpCallbackdeclaration of HAL_MDIOS_ErrorCallbackdeclaration of HAL_MDIOS_ReadCpltCallbackdeclaration of HAL_MDIOS_WriteCpltCallbackdeclaration of HAL_MDIOS_IRQHandlerdeclaration of HAL_MDIOS_EnableEventsdeclaration of HAL_MDIOS_ClearReadRegAddressdeclaration of RegNumdeclaration of HAL_MDIOS_ClearWriteRegAddressdeclaration of HAL_MDIOS_GetReadRegAddressdeclaration of HAL_MDIOS_GetWrittenRegAddressdeclaration of HAL_MDIOS_ReadRegdeclaration of HAL_MDIOS_WriteRegdeclaration of HAL_MDIOS_MspDeInitdeclaration of HAL_MDIOS_MspInitdeclaration of HAL_MDIOS_DeInitdeclaration of HAL_MDIOS_Initdeclaration of HAL_TickFreqTypeDefdeclaration of HAL_DisableMemorySwappingBankdeclaration of HAL_EnableMemorySwappingBankdeclaration of HAL_DisableFMCMemorySwappingdeclaration of HAL_EnableFMCMemorySwappingdeclaration of HAL_DisableCompensationCelldeclaration of HAL_EnableCompensationCelldeclaration of HAL_DBGMCU_DisableDBGStandbyModedeclaration of HAL_DBGMCU_EnableDBGStandbyModedeclaration of HAL_DBGMCU_DisableDBGStopModedeclaration of HAL_DBGMCU_EnableDBGStopModedeclaration of HAL_DBGMCU_DisableDBGSleepModedeclaration of HAL_DBGMCU_EnableDBGSleepModedeclaration of HAL_GetUIDw2declaration of HAL_GetUIDw1declaration of HAL_GetUIDw0declaration of HAL_GetDEVIDdeclaration of HAL_GetREVIDdeclaration of HAL_GetHalVersiondeclaration of HAL_ResumeTickdeclaration of HAL_SuspendTickdeclaration of HAL_GetTickFreqdeclaration of HAL_SetTickFreqdeclaration of Freqdeclaration of HAL_GetTickPriodeclaration of HAL_GetTickdeclaration of HAL_Delaydeclaration of HAL_IncTickdeclaration of uwTickFreqdeclaration of uwTickPriodeclaration of uwTickdeclaration of HAL_InitTickdeclaration of TickPrioritydeclaration of HAL_MspDeInitdeclaration of HAL_MspInitdeclaration of HAL_DeInitdeclaration of HAL_Initdeclaration of DMA_Base_Registersdeclaration of DMA_CheckFifoParamdeclaration of DMA_CalcBaseAndBitshiftdeclaration of DMA_SetConfigdeclaration of DMA2D_SetConfigdeclaration of DMA_MultiBufferSetConfigdeclaration of DSI_ShortWritedeclaration of DSI_ConfigPacketHeaderdeclaration of DSIxdeclaration of DataTypedeclaration of Data0declaration of Data1declaration of ETH_MACAddressConfigdeclaration of MacAddrdeclaration of ETH_FlushTransmitFIFOdeclaration of ETH_UpdateDescriptor#define DP83848_H#define __MFXSTM32L152_H#define __STMPE811_H#define __STM32F769I_EVAL_H#define __TS_H#define __IO_H#define __IDD_H#define __STM32F769I_EVAL_IO_H#define __OTM8009A_H#define __ALIGN_BEGIN#define __STM32F7xx_HAL_DEF#define __STM32F769I_EVAL_SDRAM_H#define __FONTS_H#define _SUPPORTS_ERREXCEPT#define __IEEE_LITTLE_ENDIAN#define _REENT_SMALL#define __IMPORT#define __EXPORT#define __SYS_CONFIG_H__#define _NOTHROW#define _END_STD_C#define _BEGIN_STD_C#define _ANSIDECL_H_#define _ANSI_STDDEF_H#define _STDDEF_H_#define _STDDEF_H#define _WINT_T#define _GCC_MAX_ALIGN_T#define __need_wint_t#define __wchar_t__#define __size_t__#define __need_size_t#define _PTRDIFF_T#define _PTRDIFF_T_#define _MACHINE__TYPES_H#define _SYS__TYPES_H#define __SYS_LOCK_H__#define __ATTRIBUTE_IMPURE_PTR__#define _REENT_INIT_ATEXIT#define _SYS_REENT_H_#define __nosanitizethread#define __nosanitizeaddress#define __lock_annotate(x)#define __datatype_type_tag(kind,type)#define __arg_type_tag(arg_kind,arg_idx,type_tag_idx)#define __NULLABILITY_PRAGMA_POP#define __NULLABILITY_PRAGMA_PUSH#define _Null_unspecified#define _Nullable#define _Nonnull#define __printf0like(fmtarg,firstvararg)#define __GNUCLIKE_MATH_BUILTIN_RELOPS#define __GNUCLIKE_MATH_BUILTIN_CONSTANTS#define __END_DECLS#define __BEGIN_DECLS#define __ptrvalue#define __unbounded#define __bounded#define __attribute_format_strfmon__(a,b)#define __attribute_pure__#define __attribute_malloc__#define __THROW#define _SYS_CDEFS_H_#define #define __need_NULL#define _SYS__LOCALE_H#define _STRINGS_H_#define _SIZE_T_DECLARED#define _STRING_H_#define __USER_LABEL_PREFIX__#define __STM32F769I_EVAL_LCD_H#define __STM32F769I_EVAL_SD_H#define __STM32F769I_EVAL_SRAM_H#define _SYS_FEATURES_H#define _MACHINE__DEFAULT_TYPES_H#define __FAST32#define __FAST16#define __FAST8#define _INT32_EQ_LONG#define _INTPTR_EQ_INT#define _SYS__INTSUP_H#define _UINTPTR_T_DECLARED#define _INTPTR_T_DECLARED#define _UINTMAX_T_DECLARED#define _INTMAX_T_DECLARED#define _UINT64_T_DECLARED#define _INT64_T_DECLARED#define _UINT32_T_DECLARED#define _INT32_T_DECLARED#define _UINT16_T_DECLARED#define _INT16_T_DECLARED#define _UINT8_T_DECLARED#define _INT8_T_DECLARED#define _SYS__STDINT_H#define _STDINT_H#define _GCC_WRAP_STDINT_H#define __CMSIS_VERSION_H#define __CMSIS_GCC_H#define __CMSIS_COMPILER_H#define ARM_MPU_ARMV7_H#define __CORE_CM7_H_DEPENDANT#define __CORE_CM7_H_GENERIC#define __SYSTEM_STM32F7XX_H#define DFSDM_FLTCR2_AWDCH_Pos (16U)#define DFSDM_FLTCR1_DFEN DFSDM_FLTCR1_DFEN_Msk#define DFSDM_FLTCR1_DFEN_Msk (0x1UL << DFSDM_FLTCR1_DFEN_Pos)#define DFSDM_FLTCR1_DFEN_Pos (0U)#define DFSDM_FLTCR1_JSWSTART DFSDM_FLTCR1_JSWSTART_Msk#define DFSDM_FLTCR1_JSWSTART_Msk (0x1UL << DFSDM_FLTCR1_JSWSTART_Pos)#define DFSDM_FLTCR1_JSWSTART_Pos (1U)#define DFSDM_FLTCR1_JSYNC DFSDM_FLTCR1_JSYNC_Msk#define DFSDM_FLTCR1_JSYNC_Msk (0x1UL << DFSDM_FLTCR1_JSYNC_Pos)#define DFSDM_FLTCR1_JSYNC_Pos (3U)#define DFSDM_FLTCR1_JSCAN DFSDM_FLTCR1_JSCAN_Msk#define DFSDM_FLTCR1_JSCAN_Msk (0x1UL << DFSDM_FLTCR1_JSCAN_Pos)#define DFSDM_FLTCR1_JSCAN_Pos (4U)#define DFSDM_FLTCR1_JDMAEN DFSDM_FLTCR1_JDMAEN_Msk#define DFSDM_FLTCR1_JDMAEN_Msk (0x1UL << DFSDM_FLTCR1_JDMAEN_Pos)#define DFSDM_FLTCR1_JDMAEN_Pos (5U)#define DFSDM_FLTCR1_JEXTSEL_4 (0x10UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_3 (0x08UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_2 (0x04UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_1 (0x02UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_0 (0x01UL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL DFSDM_FLTCR1_JEXTSEL_Msk#define DFSDM_FLTCR1_JEXTSEL_Msk (0x1FUL << DFSDM_FLTCR1_JEXTSEL_Pos)#define DFSDM_FLTCR1_JEXTSEL_Pos (8U)#define DFSDM_FLTCR1_JEXTEN_0 (0x1UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_1 (0x2UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN DFSDM_FLTCR1_JEXTEN_Msk#define DFSDM_FLTCR1_JEXTEN_Msk (0x3UL << DFSDM_FLTCR1_JEXTEN_Pos)#define DFSDM_FLTCR1_JEXTEN_Pos (13U)#define DFSDM_FLTCR1_RSWSTART DFSDM_FLTCR1_RSWSTART_Msk#define DFSDM_FLTCR1_RSWSTART_Msk (0x1UL << DFSDM_FLTCR1_RSWSTART_Pos)#define DFSDM_FLTCR1_RSWSTART_Pos (17U)#define DFSDM_FLTCR1_RCONT DFSDM_FLTCR1_RCONT_Msk#define DFSDM_FLTCR1_RCONT_Msk (0x1UL << DFSDM_FLTCR1_RCONT_Pos)#define DFSDM_FLTCR1_RCONT_Pos (18U)#define DFSDM_FLTCR1_RSYNC DFSDM_FLTCR1_RSYNC_Msk#define DFSDM_FLTCR1_RSYNC_Msk (0x1UL << DFSDM_FLTCR1_RSYNC_Pos)#define DFSDM_FLTCR1_RSYNC_Pos (19U)#define DFSDM_FLTCR1_RDMAEN DFSDM_FLTCR1_RDMAEN_Msk#define DFSDM_FLTCR1_RDMAEN_Msk (0x1UL << DFSDM_FLTCR1_RDMAEN_Pos)#define DFSDM_FLTCR1_RDMAEN_Pos (21U)#define DFSDM_FLTCR1_RCH DFSDM_FLTCR1_RCH_Msk#define DFSDM_FLTCR1_RCH_Msk (0x7UL << DFSDM_FLTCR1_RCH_Pos)#define DFSDM_FLTCR1_RCH_Pos (24U)#define DFSDM_FLTCR1_FAST DFSDM_FLTCR1_FAST_Msk#define DFSDM_FLTCR1_FAST_Msk (0x1UL << DFSDM_FLTCR1_FAST_Pos)#define DFSDM_FLTCR1_FAST_Pos (29U)#define DFSDM_FLTCR1_AWFSEL DFSDM_FLTCR1_AWFSEL_Msk#define DFSDM_FLTCR1_AWFSEL_Msk (0x1UL << DFSDM_FLTCR1_AWFSEL_Pos)#define DFSDM_FLTCR1_AWFSEL_Pos (30U)#define DFSDM_CHDATINR_INDAT1 DFSDM_CHDATINR_INDAT1_Msk#define DFSDM_CHDATINR_INDAT1_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT1_Pos)#define DFSDM_CHDATINR_INDAT1_Pos (16U)#define DFSDM_CHDATINR_INDAT0 DFSDM_CHDATINR_INDAT0_Msk#define DFSDM_CHDATINR_INDAT0_Msk (0xFFFFUL << DFSDM_CHDATINR_INDAT0_Pos)#define DFSDM_CHDATINR_INDAT0_Pos (0U)#define DFSDM_CHWDATR_WDATA DFSDM_CHWDATR_WDATA_Msk#define DFSDM_CHWDATR_WDATA_Msk (0xFFFFUL << DFSDM_CHWDATR_WDATA_Pos)#define DFSDM_CHWDATR_WDATA_Pos (0U)#define DFSDM_CHAWSCDR_SCDT DFSDM_CHAWSCDR_SCDT_Msk#define DFSDM_CHAWSCDR_SCDT_Msk (0xFFUL << DFSDM_CHAWSCDR_SCDT_Pos)#define DFSDM_CHAWSCDR_SCDT_Pos (0U)#define DFSDM_CHAWSCDR_BKSCD DFSDM_CHAWSCDR_BKSCD_Msk#define DFSDM_CHAWSCDR_BKSCD_Msk (0xFUL << DFSDM_CHAWSCDR_BKSCD_Pos)#define DFSDM_CHAWSCDR_BKSCD_Pos (12U)#define DFSDM_CHAWSCDR_AWFOSR DFSDM_CHAWSCDR_AWFOSR_Msk#define DFSDM_CHAWSCDR_AWFOSR_Msk (0x1FUL << DFSDM_CHAWSCDR_AWFOSR_Pos)#define DFSDM_CHAWSCDR_AWFOSR_Pos (16U)#define DFSDM_CHAWSCDR_AWFORD_0 (0x1UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_1 (0x2UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD DFSDM_CHAWSCDR_AWFORD_Msk#define DFSDM_CHAWSCDR_AWFORD_Msk (0x3UL << DFSDM_CHAWSCDR_AWFORD_Pos)#define DFSDM_CHAWSCDR_AWFORD_Pos (22U)#define DFSDM_CHCFGR2_DTRBS DFSDM_CHCFGR2_DTRBS_Msk#define DFSDM_CHCFGR2_DTRBS_Msk (0x1FUL << DFSDM_CHCFGR2_DTRBS_Pos)#define DFSDM_CHCFGR2_DTRBS_Pos (3U)#define DFSDM_CHCFGR2_OFFSET DFSDM_CHCFGR2_OFFSET_Msk#define DFSDM_CHCFGR2_OFFSET_Msk (0xFFFFFFUL << DFSDM_CHCFGR2_OFFSET_Pos)#define DFSDM_CHCFGR2_OFFSET_Pos (8U)#define DFSDM_CHCFGR1_SITP_0 (0x1UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_1 (0x2UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP DFSDM_CHCFGR1_SITP_Msk#define DFSDM_CHCFGR1_SITP_Msk (0x3UL << DFSDM_CHCFGR1_SITP_Pos)#define DFSDM_CHCFGR1_SITP_Pos (0U)#define DFSDM_CHCFGR1_SPICKSEL_0 (0x1UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_1 (0x2UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL DFSDM_CHCFGR1_SPICKSEL_Msk#define DFSDM_CHCFGR1_SPICKSEL_Msk (0x3UL << DFSDM_CHCFGR1_SPICKSEL_Pos)#define DFSDM_CHCFGR1_SPICKSEL_Pos (2U)#define DFSDM_CHCFGR1_SCDEN DFSDM_CHCFGR1_SCDEN_Msk#define DFSDM_CHCFGR1_SCDEN_Msk (0x1UL << DFSDM_CHCFGR1_SCDEN_Pos)#define DFSDM_CHCFGR1_SCDEN_Pos (5U)#define DFSDM_CHCFGR1_CKABEN DFSDM_CHCFGR1_CKABEN_Msk#define DFSDM_CHCFGR1_CKABEN_Msk (0x1UL << DFSDM_CHCFGR1_CKABEN_Pos)#define DFSDM_CHCFGR1_CKABEN_Pos (6U)#define DFSDM_CHCFGR1_CHEN DFSDM_CHCFGR1_CHEN_Msk#define DFSDM_CHCFGR1_CHEN_Msk (0x1UL << DFSDM_CHCFGR1_CHEN_Pos)#define DFSDM_CHCFGR1_CHEN_Pos (7U)#define DFSDM_CHCFGR1_CHINSEL DFSDM_CHCFGR1_CHINSEL_Msk#define DFSDM_CHCFGR1_CHINSEL_Msk (0x1UL << DFSDM_CHCFGR1_CHINSEL_Pos)#define DFSDM_CHCFGR1_CHINSEL_Pos (8U)#define DFSDM_CHCFGR1_DATMPX_0 (0x1UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_1 (0x2UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX DFSDM_CHCFGR1_DATMPX_Msk#define DFSDM_CHCFGR1_DATMPX_Msk (0x3UL << DFSDM_CHCFGR1_DATMPX_Pos)#define DFSDM_CHCFGR1_DATMPX_Pos (12U)#define DFSDM_CHCFGR1_DATPACK_0 (0x1UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_1 (0x2UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK DFSDM_CHCFGR1_DATPACK_Msk#define DFSDM_CHCFGR1_DATPACK_Msk (0x3UL << DFSDM_CHCFGR1_DATPACK_Pos)#define DFSDM_CHCFGR1_DATPACK_Pos (14U)#define DFSDM_CHCFGR1_CKOUTDIV DFSDM_CHCFGR1_CKOUTDIV_Msk#define DFSDM_CHCFGR1_CKOUTDIV_Msk (0xFFUL << DFSDM_CHCFGR1_CKOUTDIV_Pos)#define DFSDM_CHCFGR1_CKOUTDIV_Pos (16U)#define DFSDM_CHCFGR1_CKOUTSRC DFSDM_CHCFGR1_CKOUTSRC_Msk#define DFSDM_CHCFGR1_CKOUTSRC_Msk (0x1UL << DFSDM_CHCFGR1_CKOUTSRC_Pos)#define DFSDM_CHCFGR1_CKOUTSRC_Pos (30U)#define DFSDM_CHCFGR1_DFSDMEN DFSDM_CHCFGR1_DFSDMEN_Msk#define DFSDM_CHCFGR1_DFSDMEN_Msk (0x1UL << DFSDM_CHCFGR1_DFSDMEN_Pos)#define DFSDM_CHCFGR1_DFSDMEN_Pos (31U)#define DAC_SR_DMAUDR2 DAC_SR_DMAUDR2_Msk#define DAC_SR_DMAUDR2_Msk (0x1UL << DAC_SR_DMAUDR2_Pos)#define DAC_SR_DMAUDR2_Pos (29U)#define DAC_SR_DMAUDR1 DAC_SR_DMAUDR1_Msk#define DAC_SR_DMAUDR1_Msk (0x1UL << DAC_SR_DMAUDR1_Pos)#define DAC_SR_DMAUDR1_Pos (13U)#define DAC_DOR2_DACC2DOR DAC_DOR2_DACC2DOR_Msk#define DAC_DOR2_DACC2DOR_Msk (0xFFFUL << DAC_DOR2_DACC2DOR_Pos)#define DAC_DOR2_DACC2DOR_Pos (0U)#define DAC_DOR1_DACC1DOR DAC_DOR1_DACC1DOR_Msk#define DAC_DOR1_DACC1DOR_Msk (0xFFFUL << DAC_DOR1_DACC1DOR_Pos)#define DAC_DOR1_DACC1DOR_Pos (0U)#define DAC_DHR8RD_DACC2DHR DAC_DHR8RD_DACC2DHR_Msk#define DAC_DHR8RD_DACC2DHR_Msk (0xFFUL << DAC_DHR8RD_DACC2DHR_Pos)#define DAC_DHR8RD_DACC2DHR_Pos (8U)#define DAC_DHR8RD_DACC1DHR DAC_DHR8RD_DACC1DHR_Msk#define DAC_DHR8RD_DACC1DHR_Msk (0xFFUL << DAC_DHR8RD_DACC1DHR_Pos)#define DAC_DHR8RD_DACC1DHR_Pos (0U)#define DAC_DHR12LD_DACC2DHR DAC_DHR12LD_DACC2DHR_Msk#define DAC_DHR12LD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC2DHR_Pos)#define DAC_DHR12LD_DACC2DHR_Pos (20U)#define DAC_DHR12LD_DACC1DHR DAC_DHR12LD_DACC1DHR_Msk#define DAC_DHR12LD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12LD_DACC1DHR_Pos)#define DAC_DHR12LD_DACC1DHR_Pos (4U)#define DAC_DHR12RD_DACC2DHR DAC_DHR12RD_DACC2DHR_Msk#define DAC_DHR12RD_DACC2DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC2DHR_Pos)#define DAC_DHR12RD_DACC2DHR_Pos (16U)#define DAC_DHR12RD_DACC1DHR DAC_DHR12RD_DACC1DHR_Msk#define DAC_DHR12RD_DACC1DHR_Msk (0xFFFUL << DAC_DHR12RD_DACC1DHR_Pos)#define DAC_DHR12RD_DACC1DHR_Pos (0U)#define DAC_DHR8R2_DACC2DHR DAC_DHR8R2_DACC2DHR_Msk#define DAC_DHR8R2_DACC2DHR_Msk (0xFFUL << DAC_DHR8R2_DACC2DHR_Pos)#define DAC_DHR8R2_DACC2DHR_Pos (0U)#define DAC_DHR12L2_DACC2DHR DAC_DHR12L2_DACC2DHR_Msk#define DAC_DHR12L2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12L2_DACC2DHR_Pos)#define DAC_DHR12L2_DACC2DHR_Pos (4U)#define DAC_DHR12R2_DACC2DHR DAC_DHR12R2_DACC2DHR_Msk#define DAC_DHR12R2_DACC2DHR_Msk (0xFFFUL << DAC_DHR12R2_DACC2DHR_Pos)#define DAC_DHR12R2_DACC2DHR_Pos (0U)#define DAC_DHR8R1_DACC1DHR DAC_DHR8R1_DACC1DHR_Msk#define DAC_DHR8R1_DACC1DHR_Msk (0xFFUL << DAC_DHR8R1_DACC1DHR_Pos)#define DAC_DHR8R1_DACC1DHR_Pos (0U)#define DAC_DHR12L1_DACC1DHR DAC_DHR12L1_DACC1DHR_Msk#define DAC_DHR12L1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12L1_DACC1DHR_Pos)#define DAC_DHR12L1_DACC1DHR_Pos (4U)#define DAC_DHR12R1_DACC1DHR DAC_DHR12R1_DACC1DHR_Msk#define DAC_DHR12R1_DACC1DHR_Msk (0xFFFUL << DAC_DHR12R1_DACC1DHR_Pos)#define DAC_DHR12R1_DACC1DHR_Pos (0U)#define DAC_SWTRIGR_SWTRIG2 DAC_SWTRIGR_SWTRIG2_Msk#define DAC_SWTRIGR_SWTRIG2_Msk (0x1UL << DAC_SWTRIGR_SWTRIG2_Pos)#define DAC_SWTRIGR_SWTRIG2_Pos (1U)#define DAC_SWTRIGR_SWTRIG1 DAC_SWTRIGR_SWTRIG1_Msk#define DAC_SWTRIGR_SWTRIG1_Msk (0x1UL << DAC_SWTRIGR_SWTRIG1_Pos)#define DAC_SWTRIGR_SWTRIG1_Pos (0U)#define DAC_CR_DMAUDRIE2 DAC_CR_DMAUDRIE2_Msk#define DAC_CR_DMAUDRIE2_Msk (0x1UL << DAC_CR_DMAUDRIE2_Pos)#define DAC_CR_DMAUDRIE2_Pos (29U)#define DAC_CR_DMAEN2 DAC_CR_DMAEN2_Msk#define DAC_CR_DMAEN2_Msk (0x1UL << DAC_CR_DMAEN2_Pos)#define DAC_CR_DMAEN2_Pos (28U)#define DAC_CR_MAMP2_3 (0x8UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_2 (0x4UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_1 (0x2UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_0 (0x1UL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2 DAC_CR_MAMP2_Msk#define DAC_CR_MAMP2_Msk (0xFUL << DAC_CR_MAMP2_Pos)#define DAC_CR_MAMP2_Pos (24U)#define DAC_CR_WAVE2_1 (0x2UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_0 (0x1UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2 DAC_CR_WAVE2_Msk#define DAC_CR_WAVE2_Msk (0x3UL << DAC_CR_WAVE2_Pos)#define DAC_CR_WAVE2_Pos (22U)#define DAC_CR_TSEL2_2 (0x4UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_1 (0x2UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_0 (0x1UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2 DAC_CR_TSEL2_Msk#define DAC_CR_TSEL2_Msk (0x7UL << DAC_CR_TSEL2_Pos)#define DAC_CR_TSEL2_Pos (19U)#define DAC_CR_TEN2 DAC_CR_TEN2_Msk#define DAC_CR_TEN2_Msk (0x1UL << DAC_CR_TEN2_Pos)#define DAC_CR_TEN2_Pos (18U)#define DAC_CR_BOFF2 DAC_CR_BOFF2_Msk#define DAC_CR_BOFF2_Msk (0x1UL << DAC_CR_BOFF2_Pos)#define DAC_CR_BOFF2_Pos (17U)#define DAC_CR_EN2 DAC_CR_EN2_Msk#define DAC_CR_EN2_Msk (0x1UL << DAC_CR_EN2_Pos)#define DAC_CR_EN2_Pos (16U)#define DAC_CR_DMAUDRIE1 DAC_CR_DMAUDRIE1_Msk#define DAC_CR_DMAUDRIE1_Msk (0x1UL << DAC_CR_DMAUDRIE1_Pos)#define DAC_CR_DMAUDRIE1_Pos (13U)#define DAC_CR_DMAEN1 DAC_CR_DMAEN1_Msk#define DAC_CR_DMAEN1_Msk (0x1UL << DAC_CR_DMAEN1_Pos)#define DAC_CR_DMAEN1_Pos (12U)#define DAC_CR_MAMP1_3 (0x8UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_2 (0x4UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_1 (0x2UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_0 (0x1UL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1 DAC_CR_MAMP1_Msk#define DAC_CR_MAMP1_Msk (0xFUL << DAC_CR_MAMP1_Pos)#define DAC_CR_MAMP1_Pos (8U)#define DAC_CR_WAVE1_1 (0x2UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_0 (0x1UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1 DAC_CR_WAVE1_Msk#define DAC_CR_WAVE1_Msk (0x3UL << DAC_CR_WAVE1_Pos)#define DAC_CR_WAVE1_Pos (6U)#define DAC_CR_TSEL1_2 (0x4UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_1 (0x2UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_0 (0x1UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1 DAC_CR_TSEL1_Msk#define DAC_CR_TSEL1_Msk (0x7UL << DAC_CR_TSEL1_Pos)#define DAC_CR_TSEL1_Pos (3U)#define DAC_CR_TEN1 DAC_CR_TEN1_Msk#define DAC_CR_TEN1_Msk (0x1UL << DAC_CR_TEN1_Pos)#define DAC_CR_TEN1_Pos (2U)#define DAC_CR_BOFF1 DAC_CR_BOFF1_Msk#define DAC_CR_BOFF1_Msk (0x1UL << DAC_CR_BOFF1_Pos)#define DAC_CR_BOFF1_Pos (1U)#define DAC_CR_EN1 DAC_CR_EN1_Msk#define DAC_CR_EN1_Msk (0x1UL << DAC_CR_EN1_Pos)#define DAC_CR_EN1_Pos (0U)#define CRC_POL_POL CRC_POL_POL_Msk#define CRC_POL_POL_Msk (0xFFFFFFFFUL << CRC_POL_POL_Pos)#define CRC_POL_POL_Pos (0U)#define CRC_INIT_INIT CRC_INIT_INIT_Msk#define CRC_INIT_INIT_Msk (0xFFFFFFFFUL << CRC_INIT_INIT_Pos)#define CRC_INIT_INIT_Pos (0U)#define CRC_CR_REV_OUT CRC_CR_REV_OUT_Msk#define CRC_CR_REV_OUT_Msk (0x1UL << CRC_CR_REV_OUT_Pos)#define CRC_CR_REV_OUT_Pos (7U)#define CRC_CR_REV_IN_1 (0x2UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_0 (0x1UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN CRC_CR_REV_IN_Msk#define CRC_CR_REV_IN_Msk (0x3UL << CRC_CR_REV_IN_Pos)#define CRC_CR_REV_IN_Pos (5U)#define CRC_CR_POLYSIZE_1 (0x2UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_0 (0x1UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE CRC_CR_POLYSIZE_Msk#define CRC_CR_POLYSIZE_Msk (0x3UL << CRC_CR_POLYSIZE_Pos)#define CRC_CR_POLYSIZE_Pos (3U)#define CRC_CR_RESET CRC_CR_RESET_Msk#define CRC_CR_RESET_Msk (0x1UL << CRC_CR_RESET_Pos)#define CRC_CR_RESET_Pos (0U)#define CRC_IDR_IDR CRC_IDR_IDR_Msk#define CRC_IDR_IDR_Msk (0xFFUL << CRC_IDR_IDR_Pos)#define CRC_IDR_IDR_Pos (0U)#define CRC_DR_DR CRC_DR_DR_Msk#define CRC_DR_DR_Msk (0xFFFFFFFFUL << CRC_DR_DR_Pos)#define CRC_DR_DR_Pos (0U)#define CEC_IER_TXACKEIE CEC_IER_TXACKEIE_Msk#define CEC_IER_TXACKEIE_Msk (0x1UL << CEC_IER_TXACKEIE_Pos)#define CEC_IER_TXACKEIE_Pos (12U)#define CEC_IER_TXERRIE CEC_IER_TXERRIE_Msk#define CEC_IER_TXERRIE_Msk (0x1UL << CEC_IER_TXERRIE_Pos)#define CEC_IER_TXERRIE_Pos (11U)#define CEC_IER_TXUDRIE CEC_IER_TXUDRIE_Msk#define CEC_IER_TXUDRIE_Msk (0x1UL << CEC_IER_TXUDRIE_Pos)#define CEC_IER_TXUDRIE_Pos (10U)#define CEC_IER_TXENDIE CEC_IER_TXENDIE_Msk#define CEC_IER_TXENDIE_Msk (0x1UL << CEC_IER_TXENDIE_Pos)#define CEC_IER_TXENDIE_Pos (9U)#define CEC_IER_TXBRIE CEC_IER_TXBRIE_Msk#define CEC_IER_TXBRIE_Msk (0x1UL << CEC_IER_TXBRIE_Pos)#define CEC_IER_TXBRIE_Pos (8U)#define CEC_IER_ARBLSTIE CEC_IER_ARBLSTIE_Msk#define CEC_IER_ARBLSTIE_Msk (0x1UL << CEC_IER_ARBLSTIE_Pos)#define CEC_IER_ARBLSTIE_Pos (7U)#define CEC_IER_RXACKEIE CEC_IER_RXACKEIE_Msk#define CEC_IER_RXACKEIE_Msk (0x1UL << CEC_IER_RXACKEIE_Pos)#define CEC_IER_RXACKEIE_Pos (6U)#define CEC_IER_LBPEIE CEC_IER_LBPEIE_Msk#define CEC_IER_LBPEIE_Msk (0x1UL << CEC_IER_LBPEIE_Pos)#define CEC_IER_LBPEIE_Pos (5U)#define CEC_IER_SBPEIE CEC_IER_SBPEIE_Msk#define CEC_IER_SBPEIE_Msk (0x1UL << CEC_IER_SBPEIE_Pos)#define CEC_IER_SBPEIE_Pos (4U)#define CEC_IER_BREIE CEC_IER_BREIE_Msk#define CEC_IER_BREIE_Msk (0x1UL << CEC_IER_BREIE_Pos)#define CEC_IER_BREIE_Pos (3U)#define CEC_IER_RXOVRIE CEC_IER_RXOVRIE_Msk#define CEC_IER_RXOVRIE_Msk (0x1UL << CEC_IER_RXOVRIE_Pos)#define CEC_IER_RXOVRIE_Pos (2U)#define CEC_IER_RXENDIE CEC_IER_RXENDIE_Msk#define CEC_IER_RXENDIE_Msk (0x1UL << CEC_IER_RXENDIE_Pos)#define CEC_IER_RXENDIE_Pos (1U)#define CEC_IER_RXBRIE CEC_IER_RXBRIE_Msk#define CEC_IER_RXBRIE_Msk (0x1UL << CEC_IER_RXBRIE_Pos)#define CEC_IER_RXBRIE_Pos (0U)#define CEC_ISR_TXACKE CEC_ISR_TXACKE_Msk#define CEC_ISR_TXACKE_Msk (0x1UL << CEC_ISR_TXACKE_Pos)#define CEC_ISR_TXACKE_Pos (12U)#define CEC_ISR_TXERR CEC_ISR_TXERR_Msk#define CEC_ISR_TXERR_Msk (0x1UL << CEC_ISR_TXERR_Pos)#define CEC_ISR_TXERR_Pos (11U)#define CEC_ISR_TXUDR CEC_ISR_TXUDR_Msk#define CEC_ISR_TXUDR_Msk (0x1UL << CEC_ISR_TXUDR_Pos)#define CEC_ISR_TXUDR_Pos (10U)#define CEC_ISR_TXEND CEC_ISR_TXEND_Msk#define CEC_ISR_TXEND_Msk (0x1UL << CEC_ISR_TXEND_Pos)#define CEC_ISR_TXEND_Pos (9U)#define CEC_ISR_TXBR CEC_ISR_TXBR_Msk#define CEC_ISR_TXBR_Msk (0x1UL << CEC_ISR_TXBR_Pos)#define CEC_ISR_TXBR_Pos (8U)#define CEC_ISR_ARBLST CEC_ISR_ARBLST_Msk#define CEC_ISR_ARBLST_Msk (0x1UL << CEC_ISR_ARBLST_Pos)#define CEC_ISR_ARBLST_Pos (7U)#define CEC_ISR_RXACKE CEC_ISR_RXACKE_Msk#define CEC_ISR_RXACKE_Msk (0x1UL << CEC_ISR_RXACKE_Pos)#define CEC_ISR_RXACKE_Pos (6U)#define CEC_ISR_LBPE CEC_ISR_LBPE_Msk#define CEC_ISR_LBPE_Msk (0x1UL << CEC_ISR_LBPE_Pos)#define CEC_ISR_LBPE_Pos (5U)#define CEC_ISR_SBPE CEC_ISR_SBPE_Msk#define CEC_ISR_SBPE_Msk (0x1UL << CEC_ISR_SBPE_Pos)#define CEC_ISR_SBPE_Pos (4U)#define CEC_ISR_BRE CEC_ISR_BRE_Msk#define CEC_ISR_BRE_Msk (0x1UL << CEC_ISR_BRE_Pos)#define CEC_ISR_BRE_Pos (3U)#define CEC_ISR_RXOVR CEC_ISR_RXOVR_Msk#define CEC_ISR_RXOVR_Msk (0x1UL << CEC_ISR_RXOVR_Pos)#define CEC_ISR_RXOVR_Pos (2U)#define CEC_ISR_RXEND CEC_ISR_RXEND_Msk#define CEC_ISR_RXEND_Msk (0x1UL << CEC_ISR_RXEND_Pos)#define CEC_ISR_RXEND_Pos (1U)#define CEC_ISR_RXBR CEC_ISR_RXBR_Msk#define CEC_ISR_RXBR_Msk (0x1UL << CEC_ISR_RXBR_Pos)#define CEC_ISR_RXBR_Pos (0U)#define CEC_RXDR_RXD CEC_RXDR_RXD_Msk#define CEC_RXDR_RXD_Msk (0xFFU << CEC_RXDR_RXD_Pos)#define CEC_RXDR_RXD_Pos (0U)#define CEC_TXDR_TXD CEC_TXDR_TXD_Msk#define CEC_TXDR_TXD_Msk (0xFFUL << CEC_TXDR_TXD_Pos)#define CEC_TXDR_TXD_Pos (0U)#define CEC_CFGR_LSTN CEC_CFGR_LSTN_Msk#define CEC_CFGR_LSTN_Msk (0x1UL << CEC_CFGR_LSTN_Pos)#define CEC_CFGR_LSTN_Pos (31U)#define CEC_CFGR_OAR CEC_CFGR_OAR_Msk#define CEC_CFGR_OAR_Msk (0x7FFFUL << CEC_CFGR_OAR_Pos)#define CEC_CFGR_OAR_Pos (16U)#define CEC_CFGR_SFTOPT CEC_CFGR_SFTOPT_Msk#define CEC_CFGR_SFTOPT_Msk (0x1UL << CEC_CFGR_SFTOPT_Pos)#define CEC_CFGR_SFTOPT_Pos (8U)#define CEC_CFGR_BRDNOGEN CEC_CFGR_BRDNOGEN_Msk#define CEC_CFGR_BRDNOGEN_Msk (0x1UL << CEC_CFGR_BRDNOGEN_Pos)#define CEC_CFGR_BRDNOGEN_Pos (7U)#define CEC_CFGR_LBPEGEN CEC_CFGR_LBPEGEN_Msk#define CEC_CFGR_LBPEGEN_Msk (0x1UL << CEC_CFGR_LBPEGEN_Pos)#define CEC_CFGR_LBPEGEN_Pos (6U)#define CEC_CFGR_BREGEN CEC_CFGR_BREGEN_Msk#define CEC_CFGR_BREGEN_Msk (0x1UL << CEC_CFGR_BREGEN_Pos)#define CEC_CFGR_BREGEN_Pos (5U)#define CEC_CFGR_BRESTP CEC_CFGR_BRESTP_Msk#define CEC_CFGR_BRESTP_Msk (0x1UL << CEC_CFGR_BRESTP_Pos)#define CEC_CFGR_BRESTP_Pos (4U)#define CEC_CFGR_RXTOL CEC_CFGR_RXTOL_Msk#define CEC_CFGR_RXTOL_Msk (0x1UL << CEC_CFGR_RXTOL_Pos)#define CEC_CFGR_RXTOL_Pos (3U)#define CEC_CFGR_SFT CEC_CFGR_SFT_Msk#define CEC_CFGR_SFT_Msk (0x7UL << CEC_CFGR_SFT_Pos)#define CEC_CFGR_SFT_Pos (0U)#define CEC_CR_TXEOM CEC_CR_TXEOM_Msk#define CEC_CR_TXEOM_Msk (0x1UL << CEC_CR_TXEOM_Pos)#define CEC_CR_TXEOM_Pos (2U)#define CEC_CR_TXSOM CEC_CR_TXSOM_Msk#define CEC_CR_TXSOM_Msk (0x1UL << CEC_CR_TXSOM_Pos)#define CEC_CR_TXSOM_Pos (1U)#define CEC_CR_CECEN CEC_CR_CECEN_Msk#define CEC_CR_CECEN_Msk (0x1UL << CEC_CR_CECEN_Pos)#define CEC_CR_CECEN_Pos (0U)#define CAN_F13R2_FB31 CAN_F13R2_FB31_Msk#define CAN_F13R2_FB31_Msk (0x1UL << CAN_F13R2_FB31_Pos)#define CAN_F13R2_FB31_Pos (31U)#define CAN_F13R2_FB30 CAN_F13R2_FB30_Msk#define CAN_F13R2_FB30_Msk (0x1UL << CAN_F13R2_FB30_Pos)#define CAN_F13R2_FB30_Pos (30U)#define CAN_F13R2_FB29 CAN_F13R2_FB29_Msk#define CAN_F13R2_FB29_Msk (0x1UL << CAN_F13R2_FB29_Pos)#define CAN_F13R2_FB29_Pos (29U)#define CAN_F13R2_FB28 CAN_F13R2_FB28_Msk#define CAN_F13R2_FB28_Msk (0x1UL << CAN_F13R2_FB28_Pos)#define CAN_F13R2_FB28_Pos (28U)#define CAN_F13R2_FB27 CAN_F13R2_FB27_Msk#define CAN_F13R2_FB27_Msk (0x1UL << CAN_F13R2_FB27_Pos)#define CAN_F13R2_FB27_Pos (27U)#define CAN_F13R2_FB26 CAN_F13R2_FB26_Msk#define CAN_F13R2_FB26_Msk (0x1UL << CAN_F13R2_FB26_Pos)#define CAN_F13R2_FB26_Pos (26U)#define CAN_F13R2_FB25 CAN_F13R2_FB25_Msk#define CAN_F13R2_FB25_Msk (0x1UL << CAN_F13R2_FB25_Pos)#define CAN_F13R2_FB25_Pos (25U)#define CAN_F13R2_FB24 CAN_F13R2_FB24_Msk#define CAN_F13R2_FB24_Msk (0x1UL << CAN_F13R2_FB24_Pos)#define CAN_F13R2_FB24_Pos (24U)#define CAN_F13R2_FB23 CAN_F13R2_FB23_Msk#define CAN_F13R2_FB23_Msk (0x1UL << CAN_F13R2_FB23_Pos)#define CAN_F13R2_FB23_Pos (23U)#define CAN_F13R2_FB22 CAN_F13R2_FB22_Msk#define CAN_F13R2_FB22_Msk (0x1UL << CAN_F13R2_FB22_Pos)#define CAN_F13R2_FB22_Pos (22U)#define CAN_F13R2_FB21 CAN_F13R2_FB21_Msk#define CAN_F13R2_FB21_Msk (0x1UL << CAN_F13R2_FB21_Pos)#define CAN_F13R2_FB21_Pos (21U)#define CAN_F13R2_FB20 CAN_F13R2_FB20_Msk#define CAN_F13R2_FB20_Msk (0x1UL << CAN_F13R2_FB20_Pos)#define CAN_F13R2_FB20_Pos (20U)#define CAN_F13R2_FB19 CAN_F13R2_FB19_Msk#define CAN_F13R2_FB19_Msk (0x1UL << CAN_F13R2_FB19_Pos)#define CAN_F13R2_FB19_Pos (19U)#define CAN_F13R2_FB18 CAN_F13R2_FB18_Msk#define CAN_F13R2_FB18_Msk (0x1UL << CAN_F13R2_FB18_Pos)#define CAN_F13R2_FB18_Pos (18U)#define CAN_F13R2_FB17 CAN_F13R2_FB17_Msk#define CAN_F13R2_FB17_Msk (0x1UL << CAN_F13R2_FB17_Pos)#define CAN_F13R2_FB17_Pos (17U)#define CAN_F13R2_FB16 CAN_F13R2_FB16_Msk#define CAN_F13R2_FB16_Msk (0x1UL << CAN_F13R2_FB16_Pos)#define CAN_F13R2_FB16_Pos (16U)#define CAN_F13R2_FB15 CAN_F13R2_FB15_Msk#define CAN_F13R2_FB15_Msk (0x1UL << CAN_F13R2_FB15_Pos)#define CAN_F13R2_FB15_Pos (15U)#define CAN_F13R2_FB14 CAN_F13R2_FB14_Msk#define CAN_F13R2_FB14_Msk (0x1UL << CAN_F13R2_FB14_Pos)#define CAN_F13R2_FB14_Pos (14U)#define CAN_F13R2_FB13 CAN_F13R2_FB13_Msk#define CAN_F13R2_FB13_Msk (0x1UL << CAN_F13R2_FB13_Pos)#define CAN_F13R2_FB13_Pos (13U)#define CAN_F13R2_FB12 CAN_F13R2_FB12_Msk#define CAN_F13R2_FB12_Msk (0x1UL << CAN_F13R2_FB12_Pos)#define CAN_F13R2_FB12_Pos (12U)#define CAN_F13R2_FB11 CAN_F13R2_FB11_Msk#define CAN_F13R2_FB11_Msk (0x1UL << CAN_F13R2_FB11_Pos)#define CAN_F13R2_FB11_Pos (11U)#define CAN_F13R2_FB10 CAN_F13R2_FB10_Msk#define CAN_F13R2_FB10_Msk (0x1UL << CAN_F13R2_FB10_Pos)#define CAN_F13R2_FB10_Pos (10U)#define CAN_F13R2_FB9 CAN_F13R2_FB9_Msk#define CAN_F13R2_FB9_Msk (0x1UL << CAN_F13R2_FB9_Pos)#define CAN_F13R2_FB9_Pos (9U)#define CAN_F13R2_FB8 CAN_F13R2_FB8_Msk#define CAN_F13R2_FB8_Msk (0x1UL << CAN_F13R2_FB8_Pos)#define CAN_F13R2_FB8_Pos (8U)#define CAN_F13R2_FB7 CAN_F13R2_FB7_Msk#define CAN_F13R2_FB7_Msk (0x1UL << CAN_F13R2_FB7_Pos)#define CAN_F13R2_FB7_Pos (7U)#define CAN_F13R2_FB6 CAN_F13R2_FB6_Msk#define CAN_F13R2_FB6_Msk (0x1UL << CAN_F13R2_FB6_Pos)#define CAN_F13R2_FB6_Pos (6U)#define CAN_F13R2_FB5 CAN_F13R2_FB5_Msk#define CAN_F13R2_FB5_Msk (0x1UL << CAN_F13R2_FB5_Pos)#define CAN_F13R2_FB5_Pos (5U)#define CAN_F13R2_FB4 CAN_F13R2_FB4_Msk#define CAN_F13R2_FB4_Msk (0x1UL << CAN_F13R2_FB4_Pos)#define CAN_F13R2_FB4_Pos (4U)#define CAN_F13R2_FB3 CAN_F13R2_FB3_Msk#define CAN_F13R2_FB3_Msk (0x1UL << CAN_F13R2_FB3_Pos)#define CAN_F13R2_FB3_Pos (3U)#define CAN_F13R2_FB2 CAN_F13R2_FB2_Msk#define CAN_F13R2_FB2_Msk (0x1UL << CAN_F13R2_FB2_Pos)#define CAN_F13R2_FB2_Pos (2U)#define CAN_F13R2_FB1 CAN_F13R2_FB1_Msk#define CAN_F13R2_FB1_Msk (0x1UL << CAN_F13R2_FB1_Pos)#define CAN_F13R2_FB1_Pos (1U)#define CAN_F13R2_FB0 CAN_F13R2_FB0_Msk#define CAN_F13R2_FB0_Msk (0x1UL << CAN_F13R2_FB0_Pos)#define CAN_F13R2_FB0_Pos (0U)#define CAN_F12R2_FB31 CAN_F12R2_FB31_Msk#define CAN_F12R2_FB31_Msk (0x1UL << CAN_F12R2_FB31_Pos)#define CAN_F12R2_FB31_Pos (31U)#define CAN_F12R2_FB30 CAN_F12R2_FB30_Msk#define CAN_F12R2_FB30_Msk (0x1UL << CAN_F12R2_FB30_Pos)#define CAN_F12R2_FB30_Pos (30U)#define CAN_F12R2_FB29 CAN_F12R2_FB29_Msk#define CAN_F12R2_FB29_Msk (0x1UL << CAN_F12R2_FB29_Pos)#define CAN_F12R2_FB29_Pos (29U)#define CAN_F12R2_FB28 CAN_F12R2_FB28_Msk#define CAN_F12R2_FB28_Msk (0x1UL << CAN_F12R2_FB28_Pos)#define CAN_F12R2_FB28_Pos (28U)#define CAN_F12R2_FB27 CAN_F12R2_FB27_Msk#define CAN_F12R2_FB27_Msk (0x1UL << CAN_F12R2_FB27_Pos)#define CAN_F12R2_FB27_Pos (27U)#define CAN_F12R2_FB26 CAN_F12R2_FB26_Msk#define CAN_F11R1_FB6_Msk (0x1UL << CAN_F11R1_FB6_Pos)#define CAN_F11R1_FB6_Pos (6U)#define CAN_F11R1_FB5 CAN_F11R1_FB5_Msk#define CAN_F11R1_FB5_Msk (0x1UL << CAN_F11R1_FB5_Pos)#define CAN_F11R1_FB5_Pos (5U)#define CAN_F11R1_FB4 CAN_F11R1_FB4_Msk#define CAN_F11R1_FB4_Msk (0x1UL << CAN_F11R1_FB4_Pos)#define CAN_F11R1_FB4_Pos (4U)#define CAN_F11R1_FB3 CAN_F11R1_FB3_Msk#define CAN_F11R1_FB3_Msk (0x1UL << CAN_F11R1_FB3_Pos)#define CAN_F11R1_FB3_Pos (3U)#define CAN_F11R1_FB2 CAN_F11R1_FB2_Msk#define CAN_F11R1_FB2_Msk (0x1UL << CAN_F11R1_FB2_Pos)#define CAN_F11R1_FB2_Pos (2U)#define CAN_F11R1_FB1 CAN_F11R1_FB1_Msk#define CAN_F11R1_FB1_Msk (0x1UL << CAN_F11R1_FB1_Pos)#define CAN_F11R1_FB1_Pos (1U)#define CAN_F11R1_FB0 CAN_F11R1_FB0_Msk#define CAN_F11R1_FB0_Msk (0x1UL << CAN_F11R1_FB0_Pos)#define CAN_F11R1_FB0_Pos (0U)#define CAN_F10R1_FB31 CAN_F10R1_FB31_Msk#define CAN_F10R1_FB31_Msk (0x1UL << CAN_F10R1_FB31_Pos)#define CAN_F10R1_FB31_Pos (31U)#define CAN_F10R1_FB30 CAN_F10R1_FB30_Msk#define CAN_F10R1_FB30_Msk (0x1UL << CAN_F10R1_FB30_Pos)#define CAN_F10R1_FB30_Pos (30U)#define CAN_F10R1_FB29 CAN_F10R1_FB29_Msk#define CAN_F10R1_FB29_Msk (0x1UL << CAN_F10R1_FB29_Pos)#define CAN_F10R1_FB29_Pos (29U)#define CAN_F10R1_FB28 CAN_F10R1_FB28_Msk#define CAN_F10R1_FB28_Msk (0x1UL << CAN_F10R1_FB28_Pos)#define CAN_F10R1_FB28_Pos (28U)#define CAN_F10R1_FB27 CAN_F10R1_FB27_Msk#define CAN_F10R1_FB27_Msk (0x1UL << CAN_F10R1_FB27_Pos)#define CAN_F10R1_FB27_Pos (27U)#define CAN_F10R1_FB26 CAN_F10R1_FB26_Msk#define CAN_F10R1_FB26_Msk (0x1UL << CAN_F10R1_FB26_Pos)#define CAN_F10R1_FB26_Pos (26U)#define CAN_F10R1_FB25 CAN_F10R1_FB25_Msk#define CAN_F10R1_FB25_Msk (0x1UL << CAN_F10R1_FB25_Pos)#define CAN_F10R1_FB25_Pos (25U)#define CAN_F10R1_FB24 CAN_F10R1_FB24_Msk#define CAN_F10R1_FB24_Msk (0x1UL << CAN_F10R1_FB24_Pos)#define CAN_F10R1_FB24_Pos (24U)#define CAN_F10R1_FB23 CAN_F10R1_FB23_Msk#define CAN_F10R1_FB23_Msk (0x1UL << CAN_F10R1_FB23_Pos)#define CAN_F10R1_FB23_Pos (23U)#define CAN_F10R1_FB22 CAN_F10R1_FB22_Msk#define CAN_F10R1_FB22_Msk (0x1UL << CAN_F10R1_FB22_Pos)#define CAN_F10R1_FB22_Pos (22U)#define CAN_F10R1_FB21 CAN_F10R1_FB21_Msk#define CAN_F10R1_FB21_Msk (0x1UL << CAN_F10R1_FB21_Pos)#define CAN_F10R1_FB21_Pos (21U)#define CAN_F10R1_FB20 CAN_F10R1_FB20_Msk#define CAN_F10R1_FB20_Msk (0x1UL << CAN_F10R1_FB20_Pos)#define CAN_F10R1_FB20_Pos (20U)#define CAN_F10R1_FB19 CAN_F10R1_FB19_Msk#define CAN_F10R1_FB19_Msk (0x1UL << CAN_F10R1_FB19_Pos)#define CAN_F10R1_FB19_Pos (19U)#define CAN_F10R1_FB18 CAN_F10R1_FB18_Msk#define CAN_F10R1_FB18_Msk (0x1UL << CAN_F10R1_FB18_Pos)#define CAN_F10R1_FB18_Pos (18U)#define CAN_F10R1_FB17 CAN_F10R1_FB17_Msk#define CAN_F10R1_FB17_Msk (0x1UL << CAN_F10R1_FB17_Pos)#define CAN_F10R1_FB17_Pos (17U)#define CAN_F10R1_FB16 CAN_F10R1_FB16_Msk#define CAN_F10R1_FB16_Msk (0x1UL << CAN_F10R1_FB16_Pos)#define CAN_F10R1_FB16_Pos (16U)#define CAN_F10R1_FB15 CAN_F10R1_FB15_Msk#define CAN_F10R1_FB15_Msk (0x1UL << CAN_F10R1_FB15_Pos)#define CAN_F10R1_FB15_Pos (15U)#define CAN_F10R1_FB14 CAN_F10R1_FB14_Msk#define CAN_F10R1_FB14_Msk (0x1UL << CAN_F10R1_FB14_Pos)#define CAN_F10R1_FB14_Pos (14U)#define CAN_F10R1_FB13 CAN_F10R1_FB13_Msk#define CAN_F10R1_FB13_Msk (0x1UL << CAN_F10R1_FB13_Pos)#define CAN_F10R1_FB13_Pos (13U)#define CAN_F10R1_FB12 CAN_F10R1_FB12_Msk#define CAN_F10R1_FB12_Msk (0x1UL << CAN_F10R1_FB12_Pos)#define CAN_F10R1_FB12_Pos (12U)#define CAN_F10R1_FB11 CAN_F10R1_FB11_Msk#define CAN_F10R1_FB11_Msk (0x1UL << CAN_F10R1_FB11_Pos)#define CAN_F10R1_FB11_Pos (11U)#define CAN_F10R1_FB10 CAN_F10R1_FB10_Msk#define CAN_F10R1_FB10_Msk (0x1UL << CAN_F10R1_FB10_Pos)#define CAN_F10R1_FB10_Pos (10U)#define CAN_F10R1_FB9 CAN_F10R1_FB9_Msk#define CAN_F10R1_FB9_Msk (0x1UL << CAN_F10R1_FB9_Pos)#define CAN_F10R1_FB9_Pos (9U)#define CAN_F10R1_FB8 CAN_F10R1_FB8_Msk#define CAN_F10R1_FB8_Msk (0x1UL << CAN_F10R1_FB8_Pos)#define CAN_F10R1_FB8_Pos (8U)#define CAN_F10R1_FB7 CAN_F10R1_FB7_Msk#define CAN_F10R1_FB7_Msk (0x1UL << CAN_F10R1_FB7_Pos)#define CAN_F10R1_FB7_Pos (7U)#define CAN_F10R1_FB6 CAN_F10R1_FB6_Msk#define CAN_F10R1_FB6_Msk (0x1UL << CAN_F10R1_FB6_Pos)#define CAN_F10R1_FB6_Pos (6U)#define CAN_F10R1_FB5 CAN_F10R1_FB5_Msk#define CAN_F10R1_FB5_Msk (0x1UL << CAN_F10R1_FB5_Pos)#define CAN_F10R1_FB5_Pos (5U)#define CAN_F10R1_FB4 CAN_F10R1_FB4_Msk#define CAN_F10R1_FB4_Msk (0x1UL << CAN_F10R1_FB4_Pos)#define CAN_F10R1_FB4_Pos (4U)#define CAN_F10R1_FB3 CAN_F10R1_FB3_Msk#define CAN_F10R1_FB3_Msk (0x1UL << CAN_F10R1_FB3_Pos)#define CAN_F10R1_FB3_Pos (3U)#define CAN_F10R1_FB2 CAN_F10R1_FB2_Msk#define CAN_F10R1_FB2_Msk (0x1UL << CAN_F10R1_FB2_Pos)#define CAN_F10R1_FB2_Pos (2U)#define CAN_F10R1_FB1 CAN_F10R1_FB1_Msk#define CAN_F10R1_FB1_Msk (0x1UL << CAN_F10R1_FB1_Pos)#define CAN_F10R1_FB1_Pos (1U)#define CAN_F10R1_FB0 CAN_F10R1_FB0_Msk#define CAN_F10R1_FB0_Msk (0x1UL << CAN_F10R1_FB0_Pos)#define CAN_F10R1_FB0_Pos (0U)#define CAN_F9R1_FB31 CAN_F9R1_FB31_Msk#define CAN_F9R1_FB31_Msk (0x1UL << CAN_F9R1_FB31_Pos)#define CAN_F9R1_FB31_Pos (31U)#define CAN_F9R1_FB30 CAN_F9R1_FB30_Msk#define CAN_F9R1_FB30_Msk (0x1UL << CAN_F9R1_FB30_Pos)#define CAN_F9R1_FB30_Pos (30U)#define CAN_F9R1_FB29 CAN_F9R1_FB29_Msk#define CAN_F9R1_FB29_Msk (0x1UL << CAN_F9R1_FB29_Pos)#define CAN_F9R1_FB29_Pos (29U)#define CAN_F9R1_FB28 CAN_F9R1_FB28_Msk#define CAN_F9R1_FB28_Msk (0x1UL << CAN_F9R1_FB28_Pos)#define CAN_F9R1_FB28_Pos (28U)#define CAN_F9R1_FB27 CAN_F9R1_FB27_Msk#define CAN_F9R1_FB27_Msk (0x1UL << CAN_F9R1_FB27_Pos)#define CAN_F9R1_FB27_Pos (27U)#define CAN_F9R1_FB26 CAN_F9R1_FB26_Msk#define CAN_F9R1_FB26_Msk (0x1UL << CAN_F9R1_FB26_Pos)#define CAN_F9R1_FB26_Pos (26U)#define CAN_F9R1_FB25 CAN_F9R1_FB25_Msk#define CAN_F9R1_FB25_Msk (0x1UL << CAN_F9R1_FB25_Pos)#define CAN_F9R1_FB25_Pos (25U)#define CAN_F9R1_FB24 CAN_F9R1_FB24_Msk#define CAN_F9R1_FB24_Msk (0x1UL << CAN_F9R1_FB24_Pos)#define CAN_F9R1_FB24_Pos (24U)#define CAN_F9R1_FB23 CAN_F9R1_FB23_Msk#define CAN_F9R1_FB23_Msk (0x1UL << CAN_F9R1_FB23_Pos)#define CAN_F9R1_FB23_Pos (23U)#define CAN_F9R1_FB22 CAN_F9R1_FB22_Msk#define CAN_F9R1_FB22_Msk (0x1UL << CAN_F9R1_FB22_Pos)#define CAN_F9R1_FB22_Pos (22U)#define CAN_F9R1_FB21 CAN_F9R1_FB21_Msk#define CAN_F9R1_FB21_Msk (0x1UL << CAN_F9R1_FB21_Pos)#define CAN_F9R1_FB21_Pos (21U)#define CAN_F9R1_FB20 CAN_F9R1_FB20_Msk#define CAN_F9R1_FB20_Msk (0x1UL << CAN_F9R1_FB20_Pos)#define CAN_F9R1_FB20_Pos (20U)#define CAN_F9R1_FB19 CAN_F9R1_FB19_Msk#define CAN_F9R1_FB19_Msk (0x1UL << CAN_F9R1_FB19_Pos)#define CAN_F9R1_FB19_Pos (19U)#define CAN_F9R1_FB18 CAN_F9R1_FB18_Msk#define CAN_F9R1_FB18_Msk (0x1UL << CAN_F9R1_FB18_Pos)#define CAN_F9R1_FB18_Pos (18U)#define CAN_F9R1_FB17 CAN_F9R1_FB17_Msk#define CAN_F9R1_FB17_Msk (0x1UL << CAN_F9R1_FB17_Pos)#define CAN_F9R1_FB17_Pos (17U)#define CAN_F9R1_FB16 CAN_F9R1_FB16_Msk#define CAN_F9R1_FB16_Msk (0x1UL << CAN_F9R1_FB16_Pos)#define CAN_F9R1_FB16_Pos (16U)#define CAN_F9R1_FB15 CAN_F9R1_FB15_Msk#define CAN_F9R1_FB15_Msk (0x1UL << CAN_F9R1_FB15_Pos)#define CAN_F9R1_FB15_Pos (15U)#define CAN_F9R1_FB14 CAN_F9R1_FB14_Msk#define CAN_F9R1_FB14_Msk (0x1UL << CAN_F9R1_FB14_Pos)#define CAN_F9R1_FB14_Pos (14U)#define CAN_F9R1_FB13 CAN_F9R1_FB13_Msk#define CAN_F9R1_FB13_Msk (0x1UL << CAN_F9R1_FB13_Pos)#define CAN_F9R1_FB13_Pos (13U)#define CAN_F9R1_FB12 CAN_F9R1_FB12_Msk#define CAN_F9R1_FB12_Msk (0x1UL << CAN_F9R1_FB12_Pos)#define CAN_F9R1_FB12_Pos (12U)#define CAN_F9R1_FB11 CAN_F9R1_FB11_Msk#define CAN_F9R1_FB11_Msk (0x1UL << CAN_F9R1_FB11_Pos)#define CAN_F9R1_FB11_Pos (11U)#define CAN_F9R1_FB10 CAN_F9R1_FB10_Msk#define CAN_F9R1_FB10_Msk (0x1UL << CAN_F9R1_FB10_Pos)#define CAN_F9R1_FB10_Pos (10U)#define CAN_F9R1_FB9 CAN_F9R1_FB9_Msk#define CAN_F9R1_FB9_Msk (0x1UL << CAN_F9R1_FB9_Pos)#define CAN_F9R1_FB9_Pos (9U)#define CAN_F9R1_FB8 CAN_F9R1_FB8_Msk#define CAN_F9R1_FB8_Msk (0x1UL << CAN_F9R1_FB8_Pos)#define CAN_F9R1_FB8_Pos (8U)#define CAN_F9R1_FB7 CAN_F9R1_FB7_Msk#define CAN_F9R1_FB7_Msk (0x1UL << CAN_F9R1_FB7_Pos)#define CAN_F9R1_FB7_Pos (7U)#define CAN_F9R1_FB6 CAN_F9R1_FB6_Msk#define CAN_F9R1_FB6_Msk (0x1UL << CAN_F9R1_FB6_Pos)#define CAN_F9R1_FB6_Pos (6U)#define CAN_F9R1_FB5 CAN_F9R1_FB5_Msk#define CAN_F9R1_FB5_Msk (0x1UL << CAN_F9R1_FB5_Pos)#define CAN_F9R1_FB5_Pos (5U)#define CAN_F9R1_FB4 CAN_F9R1_FB4_Msk#define CAN_F9R1_FB4_Msk (0x1UL << CAN_F9R1_FB4_Pos)#define CAN_F9R1_FB4_Pos (4U)#define CAN_F9R1_FB3 CAN_F9R1_FB3_Msk#define CAN_F9R1_FB3_Msk (0x1UL << CAN_F9R1_FB3_Pos)#define CAN_F9R1_FB3_Pos (3U)#define CAN_F9R1_FB2 CAN_F9R1_FB2_Msk#define CAN_F9R1_FB2_Msk (0x1UL << CAN_F9R1_FB2_Pos)#define CAN_F9R1_FB2_Pos (2U)#define CAN_F9R1_FB1 CAN_F9R1_FB1_Msk#define CAN_F9R1_FB1_Msk (0x1UL << CAN_F9R1_FB1_Pos)#define CAN_F9R1_FB1_Pos (1U)#define CAN_F9R1_FB0 CAN_F9R1_FB0_Msk#define CAN_F9R1_FB0_Msk (0x1UL << CAN_F9R1_FB0_Pos)#define CAN_F9R1_FB0_Pos (0U)#define CAN_F8R1_FB31 CAN_F8R1_FB31_Msk#define CAN_F8R1_FB31_Msk (0x1UL << CAN_F8R1_FB31_Pos)#define CAN_F8R1_FB31_Pos (31U)#define CAN_F8R1_FB30 CAN_F8R1_FB30_Msk#define CAN_F8R1_FB30_Msk (0x1UL << CAN_F8R1_FB30_Pos)#define CAN_F8R1_FB30_Pos (30U)#define CAN_F8R1_FB29 CAN_F8R1_FB29_Msk#define CAN_F8R1_FB29_Msk (0x1UL << CAN_F8R1_FB29_Pos)#define CAN_F8R1_FB29_Pos (29U)#define CAN_F8R1_FB28 CAN_F8R1_FB28_Msk#define CAN_F8R1_FB28_Msk (0x1UL << CAN_F8R1_FB28_Pos)#define CAN_F8R1_FB28_Pos (28U)#define CAN_F8R1_FB27 CAN_F8R1_FB27_Msk#define CAN_F8R1_FB27_Msk (0x1UL << CAN_F8R1_FB27_Pos)#define CAN_F8R1_FB27_Pos (27U)#define CAN_F8R1_FB26 CAN_F8R1_FB26_Msk#define CAN_F8R1_FB26_Msk (0x1UL << CAN_F8R1_FB26_Pos)#define CAN_F8R1_FB26_Pos (26U)#define CAN_F8R1_FB25 CAN_F8R1_FB25_Msk#define CAN_F8R1_FB25_Msk (0x1UL << CAN_F8R1_FB25_Pos)#define CAN_F8R1_FB25_Pos (25U)#define CAN_F8R1_FB24 CAN_F8R1_FB24_Msk#define CAN_F8R1_FB24_Msk (0x1UL << CAN_F8R1_FB24_Pos)#define CAN_F8R1_FB24_Pos (24U)#define CAN_F8R1_FB23 CAN_F8R1_FB23_Msk#define CAN_F8R1_FB23_Msk (0x1UL << CAN_F8R1_FB23_Pos)#define CAN_F8R1_FB23_Pos (23U)#define CAN_F8R1_FB22 CAN_F8R1_FB22_Msk#define CAN_F8R1_FB22_Msk (0x1UL << CAN_F8R1_FB22_Pos)#define CAN_F8R1_FB22_Pos (22U)#define CAN_F8R1_FB21 CAN_F8R1_FB21_Msk#define CAN_F8R1_FB21_Msk (0x1UL << CAN_F8R1_FB21_Pos)#define CAN_F8R1_FB21_Pos (21U)#define CAN_F8R1_FB20 CAN_F8R1_FB20_Msk#define CAN_F8R1_FB20_Msk (0x1UL << CAN_F8R1_FB20_Pos)#define CAN_F8R1_FB20_Pos (20U)#define CAN_F8R1_FB19 CAN_F8R1_FB19_Msk#define CAN_F8R1_FB19_Msk (0x1UL << CAN_F8R1_FB19_Pos)#define CAN_F8R1_FB19_Pos (19U)#define CAN_F8R1_FB18 CAN_F8R1_FB18_Msk#define CAN_F8R1_FB18_Msk (0x1UL << CAN_F8R1_FB18_Pos)#define CAN_F8R1_FB18_Pos (18U)#define CAN_F8R1_FB17 CAN_F8R1_FB17_Msk#define CAN_F8R1_FB17_Msk (0x1UL << CAN_F8R1_FB17_Pos)#define CAN_F8R1_FB17_Pos (17U)#define CAN_F8R1_FB16 CAN_F8R1_FB16_Msk#define CAN_F8R1_FB16_Msk (0x1UL << CAN_F8R1_FB16_Pos)#define CAN_F8R1_FB16_Pos (16U)#define CAN_F8R1_FB15 CAN_F8R1_FB15_Msk#define CAN_F8R1_FB15_Msk (0x1UL << CAN_F8R1_FB15_Pos)#define CAN_F8R1_FB15_Pos (15U)#define CAN_F8R1_FB14 CAN_F8R1_FB14_Msk#define CAN_F8R1_FB14_Msk (0x1UL << CAN_F8R1_FB14_Pos)#define CAN_F8R1_FB14_Pos (14U)#define CAN_F8R1_FB13 CAN_F8R1_FB13_Msk#define CAN_F8R1_FB13_Msk (0x1UL << CAN_F8R1_FB13_Pos)#define CAN_F8R1_FB13_Pos (13U)#define CAN_F8R1_FB12 CAN_F8R1_FB12_Msk#define CAN_F8R1_FB12_Msk (0x1UL << CAN_F8R1_FB12_Pos)#define CAN_F8R1_FB12_Pos (12U)#define CAN_F8R1_FB11 CAN_F8R1_FB11_Msk#define CAN_F8R1_FB11_Msk (0x1UL << CAN_F8R1_FB11_Pos)#define CAN_F8R1_FB11_Pos (11U)#define CAN_F8R1_FB10 CAN_F8R1_FB10_Msk#define CAN_F8R1_FB10_Msk (0x1UL << CAN_F8R1_FB10_Pos)#define CAN_F8R1_FB10_Pos (10U)#define CAN_F8R1_FB9 CAN_F8R1_FB9_Msk#define CAN_F8R1_FB9_Msk (0x1UL << CAN_F8R1_FB9_Pos)#define CAN_F8R1_FB9_Pos (9U)#define CAN_F8R1_FB8 CAN_F8R1_FB8_Msk#define CAN_F8R1_FB8_Msk (0x1UL << CAN_F8R1_FB8_Pos)#define CAN_F8R1_FB8_Pos (8U)#define CAN_F8R1_FB7 CAN_F8R1_FB7_Msk#define CAN_F8R1_FB7_Msk (0x1UL << CAN_F8R1_FB7_Pos)#define CAN_F8R1_FB7_Pos (7U)#define CAN_F8R1_FB6 CAN_F8R1_FB6_Msk#define CAN_F8R1_FB6_Msk (0x1UL << CAN_F8R1_FB6_Pos)#define CAN_F8R1_FB6_Pos (6U)#define CAN_F8R1_FB5 CAN_F8R1_FB5_Msk#define CAN_F8R1_FB5_Msk (0x1UL << CAN_F8R1_FB5_Pos)#define CAN_F8R1_FB5_Pos (5U)#define CAN_F8R1_FB4 CAN_F8R1_FB4_Msk#define CAN_F8R1_FB4_Msk (0x1UL << CAN_F8R1_FB4_Pos)#define CAN_F8R1_FB4_Pos (4U)#define CAN_F8R1_FB3 CAN_F8R1_FB3_Msk#define CAN_F8R1_FB3_Msk (0x1UL << CAN_F8R1_FB3_Pos)#define CAN_F8R1_FB3_Pos (3U)#define CAN_F8R1_FB2 CAN_F8R1_FB2_Msk#define CAN_F8R1_FB2_Msk (0x1UL << CAN_F8R1_FB2_Pos)#define CAN_F8R1_FB2_Pos (2U)#define CAN_F8R1_FB1 CAN_F8R1_FB1_Msk#define CAN_F8R1_FB1_Msk (0x1UL << CAN_F8R1_FB1_Pos)#define CAN_F8R1_FB1_Pos (1U)#define CAN_F8R1_FB0 CAN_F8R1_FB0_Msk#define CAN_F8R1_FB0_Msk (0x1UL << CAN_F8R1_FB0_Pos)#define CAN_F8R1_FB0_Pos (0U)#define CAN_F7R1_FB31 CAN_F7R1_FB31_Msk#define CAN_F7R1_FB31_Msk (0x1UL << CAN_F7R1_FB31_Pos)#define CAN_F7R1_FB31_Pos (31U)#define CAN_F7R1_FB30 CAN_F7R1_FB30_Msk#define CAN_F7R1_FB30_Msk (0x1UL << CAN_F7R1_FB30_Pos)#define CAN_F7R1_FB30_Pos (30U)#define CAN_F7R1_FB29 CAN_F7R1_FB29_Msk#define CAN_F7R1_FB29_Msk (0x1UL << CAN_F7R1_FB29_Pos)#define CAN_F7R1_FB29_Pos (29U)#define CAN_F7R1_FB28 CAN_F7R1_FB28_Msk#define CAN_F7R1_FB28_Msk (0x1UL << CAN_F7R1_FB28_Pos)#define CAN_F7R1_FB28_Pos (28U)#define CAN_F7R1_FB27 CAN_F7R1_FB27_Msk#define CAN_F7R1_FB27_Msk (0x1UL << CAN_F7R1_FB27_Pos)#define CAN_F7R1_FB27_Pos (27U)#define CAN_F7R1_FB26 CAN_F7R1_FB26_Msk#define CAN_F7R1_FB26_Msk (0x1UL << CAN_F7R1_FB26_Pos)#define CAN_F7R1_FB26_Pos (26U)#define CAN_F7R1_FB25 CAN_F7R1_FB25_Msk#define CAN_F7R1_FB25_Msk (0x1UL << CAN_F7R1_FB25_Pos)#define CAN_F7R1_FB25_Pos (25U)#define CAN_F7R1_FB24 CAN_F7R1_FB24_Msk#define CAN_F7R1_FB24_Msk (0x1UL << CAN_F7R1_FB24_Pos)#define CAN_F7R1_FB24_Pos (24U)#define CAN_F7R1_FB23 CAN_F7R1_FB23_Msk#define CAN_F7R1_FB23_Msk (0x1UL << CAN_F7R1_FB23_Pos)#define CAN_F7R1_FB23_Pos (23U)#define CAN_F7R1_FB22 CAN_F7R1_FB22_Msk#define CAN_F7R1_FB22_Msk (0x1UL << CAN_F7R1_FB22_Pos)#define CAN_F7R1_FB22_Pos (22U)#define CAN_F7R1_FB21 CAN_F7R1_FB21_Msk#define CAN_F7R1_FB21_Msk (0x1UL << CAN_F7R1_FB21_Pos)#define CAN_F7R1_FB21_Pos (21U)#define CAN_F7R1_FB20 CAN_F7R1_FB20_Msk#define CAN_F7R1_FB20_Msk (0x1UL << CAN_F7R1_FB20_Pos)#define CAN_F7R1_FB20_Pos (20U)#define CAN_F7R1_FB19 CAN_F7R1_FB19_Msk#define CAN_F7R1_FB19_Msk (0x1UL << CAN_F7R1_FB19_Pos)#define CAN_F7R1_FB19_Pos (19U)#define CAN_F7R1_FB18 CAN_F7R1_FB18_Msk#define CAN_F7R1_FB18_Msk (0x1UL << CAN_F7R1_FB18_Pos)#define CAN_F7R1_FB18_Pos (18U)#define CAN_F7R1_FB17 CAN_F7R1_FB17_Msk#define CAN_F7R1_FB17_Msk (0x1UL << CAN_F7R1_FB17_Pos)#define CAN_F7R1_FB17_Pos (17U)#define CAN_F7R1_FB16 CAN_F7R1_FB16_Msk#define CAN_F7R1_FB16_Msk (0x1UL << CAN_F7R1_FB16_Pos)#define CAN_F7R1_FB16_Pos (16U)#define CAN_F7R1_FB15 CAN_F7R1_FB15_Msk#define CAN_F7R1_FB15_Msk (0x1UL << CAN_F7R1_FB15_Pos)#define CAN_F7R1_FB15_Pos (15U)#define CAN_F7R1_FB14 CAN_F7R1_FB14_Msk#define CAN_F7R1_FB14_Msk (0x1UL << CAN_F7R1_FB14_Pos)#define CAN_F7R1_FB14_Pos (14U)#define CAN_F7R1_FB13 CAN_F7R1_FB13_Msk#define CAN_F7R1_FB13_Msk (0x1UL << CAN_F7R1_FB13_Pos)#define CAN_F7R1_FB13_Pos (13U)#define CAN_F7R1_FB12 CAN_F7R1_FB12_Msk#define CAN_F7R1_FB12_Msk (0x1UL << CAN_F7R1_FB12_Pos)#define CAN_F7R1_FB12_Pos (12U)#define CAN_F7R1_FB11 CAN_F7R1_FB11_Msk#define CAN_F7R1_FB11_Msk (0x1UL << CAN_F7R1_FB11_Pos)#define CAN_F7R1_FB11_Pos (11U)#define CAN_F7R1_FB10 CAN_F7R1_FB10_Msk#define CAN_F7R1_FB10_Msk (0x1UL << CAN_F7R1_FB10_Pos)#define CAN_F7R1_FB10_Pos (10U)#define CAN_F7R1_FB9 CAN_F7R1_FB9_Msk#define CAN_F7R1_FB9_Msk (0x1UL << CAN_F7R1_FB9_Pos)#define CAN_F7R1_FB9_Pos (9U)#define CAN_F7R1_FB8 CAN_F7R1_FB8_Msk#define CAN_F7R1_FB8_Msk (0x1UL << CAN_F7R1_FB8_Pos)#define CAN_F7R1_FB8_Pos (8U)#define CAN_F7R1_FB7 CAN_F7R1_FB7_Msk#define CAN_F7R1_FB7_Msk (0x1UL << CAN_F7R1_FB7_Pos)#define CAN_F7R1_FB7_Pos (7U)#define CAN_F7R1_FB6 CAN_F7R1_FB6_Msk#define CAN_F7R1_FB6_Msk (0x1UL << CAN_F7R1_FB6_Pos)#define CAN_F7R1_FB6_Pos (6U)#define CAN_F7R1_FB5 CAN_F7R1_FB5_Msk#define CAN_F7R1_FB5_Msk (0x1UL << CAN_F7R1_FB5_Pos)#define CAN_F7R1_FB5_Pos (5U)#define CAN_F7R1_FB4 CAN_F7R1_FB4_Msk#define CAN_F7R1_FB4_Msk (0x1UL << CAN_F7R1_FB4_Pos)#define CAN_F7R1_FB4_Pos (4U)#define CAN_F7R1_FB3 CAN_F7R1_FB3_Msk#define CAN_F7R1_FB3_Msk (0x1UL << CAN_F7R1_FB3_Pos)#define CAN_F7R1_FB3_Pos (3U)#define CAN_F7R1_FB2 CAN_F7R1_FB2_Msk#define CAN_F7R1_FB2_Msk (0x1UL << CAN_F7R1_FB2_Pos)#define CAN_F7R1_FB2_Pos (2U)#define CAN_F7R1_FB1 CAN_F7R1_FB1_Msk#define CAN_F7R1_FB1_Msk (0x1UL << CAN_F7R1_FB1_Pos)#define CAN_F7R1_FB1_Pos (1U)#define CAN_F7R1_FB0 CAN_F7R1_FB0_Msk#define CAN_F7R1_FB0_Msk (0x1UL << CAN_F7R1_FB0_Pos)#define CAN_F7R1_FB0_Pos (0U)#define CAN_F6R1_FB31 CAN_F6R1_FB31_Msk#define CAN_F6R1_FB31_Msk (0x1UL << CAN_F6R1_FB31_Pos)#define CAN_F6R1_FB31_Pos (31U)#define CAN_F6R1_FB30 CAN_F6R1_FB30_Msk#define CAN_F6R1_FB30_Msk (0x1UL << CAN_F6R1_FB30_Pos)#define CAN_F6R1_FB30_Pos (30U)#define CAN_F6R1_FB29 CAN_F6R1_FB29_Msk#define CAN_F6R1_FB29_Msk (0x1UL << CAN_F6R1_FB29_Pos)#define CAN_F6R1_FB29_Pos (29U)#define CAN_F6R1_FB28 CAN_F6R1_FB28_Msk#define CAN_F6R1_FB28_Msk (0x1UL << CAN_F6R1_FB28_Pos)#define CAN_F6R1_FB28_Pos (28U)#define CAN_F6R1_FB27 CAN_F6R1_FB27_Msk#define CAN_F6R1_FB27_Msk (0x1UL << CAN_F6R1_FB27_Pos)#define CAN_F6R1_FB27_Pos (27U)#define CAN_F6R1_FB26 CAN_F6R1_FB26_Msk#define CAN_F6R1_FB26_Msk (0x1UL << CAN_F6R1_FB26_Pos)#define CAN_F6R1_FB26_Pos (26U)#define CAN_F6R1_FB25 CAN_F6R1_FB25_Msk#define CAN_F6R1_FB25_Msk (0x1UL << CAN_F6R1_FB25_Pos)#define CAN_F6R1_FB25_Pos (25U)#define CAN_F6R1_FB24 CAN_F6R1_FB24_Msk#define CAN_F6R1_FB24_Msk (0x1UL << CAN_F6R1_FB24_Pos)#define CAN_F6R1_FB24_Pos (24U)#define CAN_F6R1_FB23 CAN_F6R1_FB23_Msk#define CAN_F6R1_FB23_Msk (0x1UL << CAN_F6R1_FB23_Pos)#define CAN_F6R1_FB23_Pos (23U)#define CAN_F6R1_FB22 CAN_F6R1_FB22_Msk#define CAN_F6R1_FB22_Msk (0x1UL << CAN_F6R1_FB22_Pos)#define CAN_F6R1_FB22_Pos (22U)#define CAN_F6R1_FB21 CAN_F6R1_FB21_Msk#define CAN_F6R1_FB21_Msk (0x1UL << CAN_F6R1_FB21_Pos)#define CAN_F6R1_FB21_Pos (21U)#define CAN_F6R1_FB20 CAN_F6R1_FB20_Msk#define CAN_F6R1_FB20_Msk (0x1UL << CAN_F6R1_FB20_Pos)#define CAN_F6R1_FB20_Pos (20U)#define CAN_F6R1_FB19 CAN_F6R1_FB19_Msk#define CAN_F6R1_FB19_Msk (0x1UL << CAN_F6R1_FB19_Pos)#define CAN_F6R1_FB19_Pos (19U)#define CAN_F6R1_FB18 CAN_F6R1_FB18_Msk#define CAN_F6R1_FB18_Msk (0x1UL << CAN_F6R1_FB18_Pos)#define CAN_F6R1_FB18_Pos (18U)#define CAN_F6R1_FB17 CAN_F6R1_FB17_Msk#define CAN_F6R1_FB17_Msk (0x1UL << CAN_F6R1_FB17_Pos)#define CAN_F6R1_FB17_Pos (17U)#define CAN_F6R1_FB16 CAN_F6R1_FB16_Msk#define CAN_F6R1_FB16_Msk (0x1UL << CAN_F6R1_FB16_Pos)#define CAN_F6R1_FB16_Pos (16U)#define CAN_F6R1_FB15 CAN_F6R1_FB15_Msk#define CAN_F6R1_FB15_Msk (0x1UL << CAN_F6R1_FB15_Pos)#define CAN_F6R1_FB15_Pos (15U)#define CAN_F6R1_FB14 CAN_F6R1_FB14_Msk#define CAN_F6R1_FB14_Msk (0x1UL << CAN_F6R1_FB14_Pos)#define CAN_F6R1_FB14_Pos (14U)#define CAN_F6R1_FB13 CAN_F6R1_FB13_Msk#define CAN_F6R1_FB13_Msk (0x1UL << CAN_F6R1_FB13_Pos)#define CAN_F6R1_FB13_Pos (13U)#define CAN_F6R1_FB12 CAN_F6R1_FB12_Msk#define CAN_F6R1_FB12_Msk (0x1UL << CAN_F6R1_FB12_Pos)#define CAN_F6R1_FB12_Pos (12U)#define CAN_F6R1_FB11 CAN_F6R1_FB11_Msk#define CAN_F6R1_FB11_Msk (0x1UL << CAN_F6R1_FB11_Pos)#define CAN_F6R1_FB11_Pos (11U)#define CAN_F6R1_FB10 CAN_F6R1_FB10_Msk#define CAN_F6R1_FB10_Msk (0x1UL << CAN_F6R1_FB10_Pos)#define CAN_F6R1_FB10_Pos (10U)#define CAN_F6R1_FB9 CAN_F6R1_FB9_Msk#define CAN_F6R1_FB9_Msk (0x1UL << CAN_F6R1_FB9_Pos)#define CAN_F6R1_FB9_Pos (9U)#define CAN_F6R1_FB8 CAN_F6R1_FB8_Msk#define CAN_F6R1_FB8_Msk (0x1UL << CAN_F6R1_FB8_Pos)#define CAN_F6R1_FB8_Pos (8U)#define CAN_F6R1_FB7 CAN_F6R1_FB7_Msk#define CAN_F6R1_FB7_Msk (0x1UL << CAN_F6R1_FB7_Pos)#define CAN_F6R1_FB7_Pos (7U)#define CAN_F6R1_FB6 CAN_F6R1_FB6_Msk#define CAN_F6R1_FB6_Msk (0x1UL << CAN_F6R1_FB6_Pos)#define CAN_F6R1_FB6_Pos (6U)#define CAN_F6R1_FB5 CAN_F6R1_FB5_Msk#define CAN_F6R1_FB5_Msk (0x1UL << CAN_F6R1_FB5_Pos)#define CAN_F6R1_FB5_Pos (5U)#define CAN_F6R1_FB4 CAN_F6R1_FB4_Msk#define CAN_F6R1_FB4_Msk (0x1UL << CAN_F6R1_FB4_Pos)#define CAN_F6R1_FB4_Pos (4U)#define CAN_F6R1_FB3 CAN_F6R1_FB3_Msk#define CAN_F6R1_FB3_Msk (0x1UL << CAN_F6R1_FB3_Pos)#define CAN_F6R1_FB3_Pos (3U)#define CAN_F6R1_FB2 CAN_F6R1_FB2_Msk#define CAN_F6R1_FB2_Msk (0x1UL << CAN_F6R1_FB2_Pos)#define CAN_F6R1_FB2_Pos (2U)#define CAN_F6R1_FB1 CAN_F6R1_FB1_Msk#define CAN_F6R1_FB1_Msk (0x1UL << CAN_F6R1_FB1_Pos)#define CAN_F6R1_FB1_Pos (1U)#define CAN_F6R1_FB0 CAN_F6R1_FB0_Msk#define CAN_F6R1_FB0_Msk (0x1UL << CAN_F6R1_FB0_Pos)#define CAN_F6R1_FB0_Pos (0U)call to __STREXWcall to __LDREXWcall to HAL_RCC_GetPCLK2Freqcall to HAL_RCC_GetPCLK1Freqcall to HAL_TIMEx_Break2Callbackcall to HAL_TIMEx_BreakCallbackcall to HAL_TIMEx_CommutHalfCpltCallbackcall to HAL_TIMEx_CommutCallbackcall to HAL_TIMEx_HallSensor_MspDeInitcall to HAL_TIMEx_HallSensor_MspInitcall to TIM_CCxChannelCmdcall to TIM_OC2_SetConfigcall to TIM_TI1_SetConfigcall to TIM_Base_SetConfigcall to HAL_TIM_OC_DelayElapsedCallbackcall to HAL_TIM_DMABurst_MultiReadStartcall to HAL_TIM_DMABurst_MultiWriteStartcall to HAL_TIM_Encoder_MspDeInitcall to HAL_TIM_Encoder_MspInitcall to HAL_TIM_OnePulse_MspDeInitcall to HAL_TIM_OnePulse_MspInitcall to HAL_TIM_IC_MspDeInitcall to HAL_TIM_IC_MspInitcall to HAL_TIM_PWM_MspDeInitcall to HAL_TIM_PWM_MspInitcall to HAL_TIM_OC_MspDeInitcall to HAL_TIM_OC_MspInitcall to HAL_TIM_Base_MspDeInitcall to HAL_TIM_Base_MspInitcall to HAL_UARTEx_WakeupCallbackcall to UART_Start_Receive_DMAcall to UART_Start_Receive_ITcall to UART_AdvFeatureConfigcall to UART_WaitOnFlagUntilTimeoutcall to UART_CheckIdleStatecall to UART_SetConfigcall to HAL_UARTEx_RxEventCallbackcall to HAL_UART_AbortReceiveCpltCallbackcall to HAL_UART_AbortTransmitCpltCallbackcall to HAL_UART_AbortCpltCallbackcall to HAL_UART_ErrorCallbackcall to HAL_UART_RxCpltCallbackcall to HAL_UART_RxHalfCpltCallbackcall to HAL_UART_TxCpltCallbackcall to HAL_UART_TxHalfCpltCallbackcall to HAL_UART_MspDeInitcall to HAL_UART_MspInitcall to TIM_TI4_SetConfigcall to TIM_TI3_SetConfigcall to TIM_TI2_SetConfigcall to TIM_OC6_SetConfigcall to TIM_OC5_SetConfigcall to TIM_OC4_SetConfigcall to TIM_OC3_SetConfigcall to TIM_OC1_SetConfigcall to TIM_CCxNChannelCmdcall to UART_EndTransmit_ITcall to UART_EndTxTransfercall to UART_EndRxTransfercall to ustosbtcall to sbttouscall to nstosbtcall to sbttonscall to _killcall to __io_getcharcall to __io_putcharcall to jpeg_finish_compresscall to jpeg_write_scanlinescall to jpeg_start_compresscall to jpeg_set_qualitycall to jpeg_set_defaultscall to jpeg_mem_destcall to jpeg_CreateCompresscall to jpeg_std_errorcall to sprintf#define CAN_F0R1_FB25_Pos (25U)#define CAN_F0R1_FB24 CAN_F0R1_FB24_Msk#define CAN_F0R1_FB24_Msk (0x1UL << CAN_F0R1_FB24_Pos)#define CAN_F0R1_FB24_Pos (24U)#define CAN_F0R1_FB23 CAN_F0R1_FB23_Msk#define CAN_F0R1_FB23_Msk (0x1UL << CAN_F0R1_FB23_Pos)#define CAN_F0R1_FB23_Pos (23U)#define CAN_F0R1_FB22 CAN_F0R1_FB22_Msk#define CAN_F0R1_FB22_Msk (0x1UL << CAN_F0R1_FB22_Pos)#define CAN_F0R1_FB22_Pos (22U)#define CAN_F0R1_FB21 CAN_F0R1_FB21_Msk#define CAN_F0R1_FB21_Msk (0x1UL << CAN_F0R1_FB21_Pos)#define CAN_F0R1_FB21_Pos (21U)#define CAN_F0R1_FB20 CAN_F0R1_FB20_Msk#define CAN_F0R1_FB20_Msk (0x1UL << CAN_F0R1_FB20_Pos)#define CAN_F0R1_FB20_Pos (20U)#define CAN_F0R1_FB19 CAN_F0R1_FB19_Msk#define CAN_F0R1_FB19_Msk (0x1UL << CAN_F0R1_FB19_Pos)#define CAN_F0R1_FB19_Pos (19U)#define CAN_F0R1_FB18 CAN_F0R1_FB18_Msk#define CAN_F0R1_FB18_Msk (0x1UL << CAN_F0R1_FB18_Pos)#define CAN_F0R1_FB18_Pos (18U)#define CAN_F0R1_FB17 CAN_F0R1_FB17_Msk#define CAN_F0R1_FB17_Msk (0x1UL << CAN_F0R1_FB17_Pos)#define CAN_F0R1_FB17_Pos (17U)#define CAN_F0R1_FB16 CAN_F0R1_FB16_Msk#define CAN_F0R1_FB16_Msk (0x1UL << CAN_F0R1_FB16_Pos)#define CAN_F0R1_FB16_Pos (16U)#define CAN_F0R1_FB15 CAN_F0R1_FB15_Msk#define CAN_F0R1_FB15_Msk (0x1UL << CAN_F0R1_FB15_Pos)#define CAN_F0R1_FB15_Pos (15U)#define CAN_F0R1_FB14 CAN_F0R1_FB14_Msk#define CAN_F0R1_FB14_Msk (0x1UL << CAN_F0R1_FB14_Pos)#define CAN_F0R1_FB14_Pos (14U)#define CAN_F0R1_FB13 CAN_F0R1_FB13_Msk#define CAN_F0R1_FB13_Msk (0x1UL << CAN_F0R1_FB13_Pos)#define CAN_F0R1_FB13_Pos (13U)#define CAN_F0R1_FB12 CAN_F0R1_FB12_Msk#define CAN_F0R1_FB12_Msk (0x1UL << CAN_F0R1_FB12_Pos)#define CAN_F0R1_FB12_Pos (12U)#define CAN_F0R1_FB11 CAN_F0R1_FB11_Msk#define CAN_F0R1_FB11_Msk (0x1UL << CAN_F0R1_FB11_Pos)#define CAN_F0R1_FB11_Pos (11U)#define CAN_F0R1_FB10 CAN_F0R1_FB10_Msk#define CAN_F0R1_FB10_Msk (0x1UL << CAN_F0R1_FB10_Pos)#define CAN_F0R1_FB10_Pos (10U)#define CAN_F0R1_FB9 CAN_F0R1_FB9_Msk#define CAN_F0R1_FB9_Msk (0x1UL << CAN_F0R1_FB9_Pos)#define CAN_F0R1_FB9_Pos (9U)#define CAN_F0R1_FB8 CAN_F0R1_FB8_Msk#define CAN_F0R1_FB8_Msk (0x1UL << CAN_F0R1_FB8_Pos)#define CAN_F0R1_FB8_Pos (8U)#define CAN_F0R1_FB7 CAN_F0R1_FB7_Msk#define CAN_F0R1_FB7_Msk (0x1UL << CAN_F0R1_FB7_Pos)#define CAN_F0R1_FB7_Pos (7U)#define CAN_F0R1_FB6 CAN_F0R1_FB6_Msk#define CAN_F0R1_FB6_Msk (0x1UL << CAN_F0R1_FB6_Pos)#define CAN_F0R1_FB6_Pos (6U)#define CAN_F0R1_FB5 CAN_F0R1_FB5_Msk#define CAN_F0R1_FB5_Msk (0x1UL << CAN_F0R1_FB5_Pos)#define CAN_F0R1_FB5_Pos (5U)#define CAN_F0R1_FB4 CAN_F0R1_FB4_Msk#define CAN_F0R1_FB4_Msk (0x1UL << CAN_F0R1_FB4_Pos)#define CAN_F0R1_FB4_Pos (4U)#define CAN_F0R1_FB3 CAN_F0R1_FB3_Msk#define CAN_F0R1_FB3_Msk (0x1UL << CAN_F0R1_FB3_Pos)#define CAN_F0R1_FB3_Pos (3U)#define CAN_F0R1_FB2 CAN_F0R1_FB2_Msk#define CAN_F0R1_FB2_Msk (0x1UL << CAN_F0R1_FB2_Pos)#define CAN_F0R1_FB2_Pos (2U)#define CAN_F0R1_FB1 CAN_F0R1_FB1_Msk#define CAN_F0R1_FB1_Msk (0x1UL << CAN_F0R1_FB1_Pos)#define CAN_F0R1_FB1_Pos (1U)#define CAN_F0R1_FB0 CAN_F0R1_FB0_Msk#define CAN_F0R1_FB0_Msk (0x1UL << CAN_F0R1_FB0_Pos)#define CAN_F0R1_FB0_Pos (0U)#define CAN_FA1R_FACT13 CAN_FA1R_FACT13_Msk#define CAN_FA1R_FACT13_Msk (0x1UL << CAN_FA1R_FACT13_Pos)#define CAN_FA1R_FACT13_Pos (13U)#define CAN_FA1R_FACT12 CAN_FA1R_FACT12_Msk#define CAN_FA1R_FACT12_Msk (0x1UL << CAN_FA1R_FACT12_Pos)#define CAN_FA1R_FACT12_Pos (12U)#define CAN_FA1R_FACT11 CAN_FA1R_FACT11_Msk#define CAN_FA1R_FACT11_Msk (0x1UL << CAN_FA1R_FACT11_Pos)#define CAN_FA1R_FACT11_Pos (11U)#define CAN_FA1R_FACT10 CAN_FA1R_FACT10_Msk#define CAN_FA1R_FACT10_Msk (0x1UL << CAN_FA1R_FACT10_Pos)#define CAN_FA1R_FACT10_Pos (10U)#define CAN_FA1R_FACT9 CAN_FA1R_FACT9_Msk#define CAN_FA1R_FACT9_Msk (0x1UL << CAN_FA1R_FACT9_Pos)#define CAN_FA1R_FACT9_Pos (9U)#define CAN_FA1R_FACT8 CAN_FA1R_FACT8_Msk#define CAN_FA1R_FACT8_Msk (0x1UL << CAN_FA1R_FACT8_Pos)#define CAN_FA1R_FACT8_Pos (8U)#define CAN_FA1R_FACT7 CAN_FA1R_FACT7_Msk#define CAN_FA1R_FACT7_Msk (0x1UL << CAN_FA1R_FACT7_Pos)#define CAN_FA1R_FACT7_Pos (7U)#define CAN_FA1R_FACT6 CAN_FA1R_FACT6_Msk#define CAN_FA1R_FACT6_Msk (0x1UL << CAN_FA1R_FACT6_Pos)#define CAN_FA1R_FACT6_Pos (6U)#define CAN_FA1R_FACT5 CAN_FA1R_FACT5_Msk#define CAN_FA1R_FACT5_Msk (0x1UL << CAN_FA1R_FACT5_Pos)#define CAN_FA1R_FACT5_Pos (5U)#define CAN_FA1R_FACT4 CAN_FA1R_FACT4_Msk#define CAN_FA1R_FACT4_Msk (0x1UL << CAN_FA1R_FACT4_Pos)#define CAN_FA1R_FACT4_Pos (4U)#define CAN_FA1R_FACT3 CAN_FA1R_FACT3_Msk#define CAN_FA1R_FACT3_Msk (0x1UL << CAN_FA1R_FACT3_Pos)#define CAN_FA1R_FACT3_Pos (3U)#define CAN_FA1R_FACT2 CAN_FA1R_FACT2_Msk#define CAN_FA1R_FACT2_Msk (0x1UL << CAN_FA1R_FACT2_Pos)#define CAN_FA1R_FACT2_Pos (2U)#define CAN_FA1R_FACT1 CAN_FA1R_FACT1_Msk#define CAN_FA1R_FACT1_Msk (0x1UL << CAN_FA1R_FACT1_Pos)#define CAN_FA1R_FACT1_Pos (1U)#define CAN_FA1R_FACT0 CAN_FA1R_FACT0_Msk#define CAN_FA1R_FACT0_Msk (0x1UL << CAN_FA1R_FACT0_Pos)#define CAN_FA1R_FACT0_Pos (0U)#define CAN_FA1R_FACT CAN_FA1R_FACT_Msk#define CAN_FA1R_FACT_Msk (0x3FFFUL << CAN_FA1R_FACT_Pos)#define CAN_FA1R_FACT_Pos (0U)#define CAN_FFA1R_FFA13 CAN_FFA1R_FFA13_Msk#define CAN_FFA1R_FFA13_Msk (0x1UL << CAN_FFA1R_FFA13_Pos)#define CAN_FFA1R_FFA13_Pos (13U)#define CAN_FFA1R_FFA12 CAN_FFA1R_FFA12_Msk#define CAN_FFA1R_FFA12_Msk (0x1UL << CAN_FFA1R_FFA12_Pos)#define CAN_FFA1R_FFA12_Pos (12U)#define CAN_FFA1R_FFA11 CAN_FFA1R_FFA11_Msk#define CAN_FFA1R_FFA11_Msk (0x1UL << CAN_FFA1R_FFA11_Pos)#define CAN_FFA1R_FFA11_Pos (11U)#define CAN_FFA1R_FFA10 CAN_FFA1R_FFA10_Msk#define CAN_FFA1R_FFA10_Msk (0x1UL << CAN_FFA1R_FFA10_Pos)#define CAN_FFA1R_FFA10_Pos (10U)#define CAN_FFA1R_FFA9 CAN_FFA1R_FFA9_Msk#define CAN_FFA1R_FFA9_Msk (0x1UL << CAN_FFA1R_FFA9_Pos)#define CAN_FFA1R_FFA9_Pos (9U)#define CAN_FFA1R_FFA8 CAN_FFA1R_FFA8_Msk#define CAN_FFA1R_FFA8_Msk (0x1UL << CAN_FFA1R_FFA8_Pos)#define CAN_FFA1R_FFA8_Pos (8U)#define CAN_FFA1R_FFA7 CAN_FFA1R_FFA7_Msk#define CAN_FFA1R_FFA7_Msk (0x1UL << CAN_FFA1R_FFA7_Pos)#define CAN_FFA1R_FFA7_Pos (7U)#define CAN_FFA1R_FFA6 CAN_FFA1R_FFA6_Msk#define CAN_FFA1R_FFA6_Msk (0x1UL << CAN_FFA1R_FFA6_Pos)#define CAN_FFA1R_FFA6_Pos (6U)#define CAN_FFA1R_FFA5 CAN_FFA1R_FFA5_Msk#define CAN_FFA1R_FFA5_Msk (0x1UL << CAN_FFA1R_FFA5_Pos)#define CAN_FFA1R_FFA5_Pos (5U)#define CAN_FFA1R_FFA4 CAN_FFA1R_FFA4_Msk#define CAN_FFA1R_FFA4_Msk (0x1UL << CAN_FFA1R_FFA4_Pos)#define CAN_FFA1R_FFA4_Pos (4U)#define CAN_FFA1R_FFA3 CAN_FFA1R_FFA3_Msk#define CAN_FFA1R_FFA3_Msk (0x1UL << CAN_FFA1R_FFA3_Pos)#define CAN_FFA1R_FFA3_Pos (3U)#define CAN_FFA1R_FFA2 CAN_FFA1R_FFA2_Msk#define CAN_FFA1R_FFA2_Msk (0x1UL << CAN_FFA1R_FFA2_Pos)#define CAN_FFA1R_FFA2_Pos (2U)#define CAN_FFA1R_FFA1 CAN_FFA1R_FFA1_Msk#define CAN_FFA1R_FFA1_Msk (0x1UL << CAN_FFA1R_FFA1_Pos)#define CAN_FFA1R_FFA1_Pos (1U)#define CAN_FFA1R_FFA0 CAN_FFA1R_FFA0_Msk#define CAN_FFA1R_FFA0_Msk (0x1UL << CAN_FFA1R_FFA0_Pos)#define CAN_FFA1R_FFA0_Pos (0U)#define CAN_FFA1R_FFA CAN_FFA1R_FFA_Msk#define CAN_FFA1R_FFA_Msk (0x3FFFUL << CAN_FFA1R_FFA_Pos)#define CAN_FFA1R_FFA_Pos (0U)#define CAN_FS1R_FSC13 CAN_FS1R_FSC13_Msk#define CAN_FS1R_FSC13_Msk (0x1UL << CAN_FS1R_FSC13_Pos)#define CAN_FS1R_FSC13_Pos (13U)#define CAN_FS1R_FSC12 CAN_FS1R_FSC12_Msk#define CAN_FS1R_FSC12_Msk (0x1UL << CAN_FS1R_FSC12_Pos)#define CAN_FS1R_FSC12_Pos (12U)#define CAN_FS1R_FSC11 CAN_FS1R_FSC11_Msk#define CAN_FS1R_FSC11_Msk (0x1UL << CAN_FS1R_FSC11_Pos)#define CAN_FS1R_FSC11_Pos (11U)#define CAN_FS1R_FSC10 CAN_FS1R_FSC10_Msk#define CAN_FS1R_FSC10_Msk (0x1UL << CAN_FS1R_FSC10_Pos)#define CAN_FS1R_FSC10_Pos (10U)#define CAN_FS1R_FSC9 CAN_FS1R_FSC9_Msk#define CAN_FS1R_FSC9_Msk (0x1UL << CAN_FS1R_FSC9_Pos)#define CAN_FS1R_FSC9_Pos (9U)#define CAN_FS1R_FSC8 CAN_FS1R_FSC8_Msk#define CAN_FS1R_FSC8_Msk (0x1UL << CAN_FS1R_FSC8_Pos)#define CAN_FS1R_FSC8_Pos (8U)#define CAN_FS1R_FSC7 CAN_FS1R_FSC7_Msk#define CAN_FS1R_FSC7_Msk (0x1UL << CAN_FS1R_FSC7_Pos)#define CAN_FS1R_FSC7_Pos (7U)#define CAN_FS1R_FSC6 CAN_FS1R_FSC6_Msk#define CAN_FS1R_FSC6_Msk (0x1UL << CAN_FS1R_FSC6_Pos)#define CAN_FS1R_FSC6_Pos (6U)#define CAN_FS1R_FSC5 CAN_FS1R_FSC5_Msk#define CAN_FS1R_FSC5_Msk (0x1UL << CAN_FS1R_FSC5_Pos)#define CAN_FS1R_FSC5_Pos (5U)#define CAN_FS1R_FSC4 CAN_FS1R_FSC4_Msk#define CAN_FS1R_FSC4_Msk (0x1UL << CAN_FS1R_FSC4_Pos)#define CAN_FS1R_FSC4_Pos (4U)#define CAN_FS1R_FSC3 CAN_FS1R_FSC3_Msk#define CAN_FS1R_FSC3_Msk (0x1UL << CAN_FS1R_FSC3_Pos)#define CAN_FS1R_FSC3_Pos (3U)#define CAN_FS1R_FSC2 CAN_FS1R_FSC2_Msk#define CAN_FS1R_FSC2_Msk (0x1UL << CAN_FS1R_FSC2_Pos)#define CAN_FS1R_FSC2_Pos (2U)#define CAN_FS1R_FSC1 CAN_FS1R_FSC1_Msk#define CAN_FS1R_FSC1_Msk (0x1UL << CAN_FS1R_FSC1_Pos)#define CAN_FS1R_FSC1_Pos (1U)#define CAN_FS1R_FSC0 CAN_FS1R_FSC0_Msk#define CAN_FS1R_FSC0_Msk (0x1UL << CAN_FS1R_FSC0_Pos)#define CAN_FS1R_FSC0_Pos (0U)#define CAN_FS1R_FSC CAN_FS1R_FSC_Msk#define CAN_FS1R_FSC_Msk (0x3FFFUL << CAN_FS1R_FSC_Pos)#define CAN_FS1R_FSC_Pos (0U)#define CAN_FM1R_FBM13 CAN_FM1R_FBM13_Msk#define CAN_FM1R_FBM13_Msk (0x1UL << CAN_FM1R_FBM13_Pos)#define CAN_FM1R_FBM13_Pos (13U)#define CAN_FM1R_FBM12 CAN_FM1R_FBM12_Msk#define CAN_FM1R_FBM12_Msk (0x1UL << CAN_FM1R_FBM12_Pos)#define CAN_FM1R_FBM12_Pos (12U)#define CAN_FM1R_FBM11 CAN_FM1R_FBM11_Msk#define CAN_FM1R_FBM11_Msk (0x1UL << CAN_FM1R_FBM11_Pos)#define CAN_FM1R_FBM11_Pos (11U)#define CAN_FM1R_FBM10 CAN_FM1R_FBM10_Msk#define CAN_FM1R_FBM10_Msk (0x1UL << CAN_FM1R_FBM10_Pos)#define CAN_FM1R_FBM10_Pos (10U)#define CAN_FM1R_FBM9 CAN_FM1R_FBM9_Msk#define CAN_FM1R_FBM9_Msk (0x1UL << CAN_FM1R_FBM9_Pos)#define CAN_FM1R_FBM9_Pos (9U)#define CAN_FM1R_FBM8 CAN_FM1R_FBM8_Msk#define CAN_FM1R_FBM8_Msk (0x1UL << CAN_FM1R_FBM8_Pos)#define CAN_FM1R_FBM8_Pos (8U)#define CAN_FM1R_FBM7 CAN_FM1R_FBM7_Msk#define CAN_FM1R_FBM7_Msk (0x1UL << CAN_FM1R_FBM7_Pos)#define CAN_FM1R_FBM7_Pos (7U)#define CAN_FM1R_FBM6 CAN_FM1R_FBM6_Msk#define CAN_FM1R_FBM6_Msk (0x1UL << CAN_FM1R_FBM6_Pos)#define CAN_FM1R_FBM6_Pos (6U)#define CAN_FM1R_FBM5 CAN_FM1R_FBM5_Msk#define CAN_FM1R_FBM5_Msk (0x1UL << CAN_FM1R_FBM5_Pos)#define CAN_FM1R_FBM5_Pos (5U)#define CAN_FM1R_FBM4 CAN_FM1R_FBM4_Msk#define CAN_FM1R_FBM4_Msk (0x1UL << CAN_FM1R_FBM4_Pos)#define CAN_FM1R_FBM4_Pos (4U)#define CAN_FM1R_FBM3 CAN_FM1R_FBM3_Msk#define CAN_FM1R_FBM3_Msk (0x1UL << CAN_FM1R_FBM3_Pos)#define CAN_FM1R_FBM3_Pos (3U)#define CAN_FM1R_FBM2 CAN_FM1R_FBM2_Msk#define CAN_FM1R_FBM2_Msk (0x1UL << CAN_FM1R_FBM2_Pos)#define CAN_FM1R_FBM2_Pos (2U)#define CAN_FM1R_FBM1 CAN_FM1R_FBM1_Msk#define CAN_FM1R_FBM1_Msk (0x1UL << CAN_FM1R_FBM1_Pos)#define CAN_FM1R_FBM1_Pos (1U)#define CAN_FM1R_FBM0 CAN_FM1R_FBM0_Msk#define CAN_FM1R_FBM0_Msk (0x1UL << CAN_FM1R_FBM0_Pos)#define CAN_FM1R_FBM0_Pos (0U)#define CAN_FM1R_FBM CAN_FM1R_FBM_Msk#define CAN_FM1R_FBM_Msk (0x3FFFUL << CAN_FM1R_FBM_Pos)#define CAN_FM1R_FBM_Pos (0U)#define CAN_FMR_CAN2SB CAN_FMR_CAN2SB_Msk#define CAN_FMR_CAN2SB_Msk (0x3FUL << CAN_FMR_CAN2SB_Pos)#define CAN_FMR_CAN2SB_Pos (8U)#define CAN_FMR_FINIT ((uint8_t)0x01U)#define CAN_RDH1R_DATA7 CAN_RDH1R_DATA7_Msk#define CAN_RDH1R_DATA7_Msk (0xFFUL << CAN_RDH1R_DATA7_Pos)#define CAN_RDH1R_DATA7_Pos (24U)#define CAN_RDH1R_DATA6 CAN_RDH1R_DATA6_Msk#define CAN_RDH1R_DATA6_Msk (0xFFUL << CAN_RDH1R_DATA6_Pos)#define CAN_RDH1R_DATA6_Pos (16U)#define CAN_RDH1R_DATA5 CAN_RDH1R_DATA5_Msk#define CAN_RDH1R_DATA5_Msk (0xFFUL << CAN_RDH1R_DATA5_Pos)#define CAN_RDH1R_DATA5_Pos (8U)#define CAN_RDH1R_DATA4 CAN_RDH1R_DATA4_Msk#define CAN_RDH1R_DATA4_Msk (0xFFUL << CAN_RDH1R_DATA4_Pos)#define CAN_RDH1R_DATA4_Pos (0U)#define CAN_RDL1R_DATA3 CAN_RDL1R_DATA3_Msk#define CAN_RDL1R_DATA3_Msk (0xFFUL << CAN_RDL1R_DATA3_Pos)#define CAN_RDL1R_DATA3_Pos (24U)#define CAN_RDL1R_DATA2 CAN_RDL1R_DATA2_Msk#define CAN_RDL1R_DATA2_Msk (0xFFUL << CAN_RDL1R_DATA2_Pos)#define CAN_RDL1R_DATA2_Pos (16U)#define CAN_RDL1R_DATA1 CAN_RDL1R_DATA1_Msk#define CAN_RDL1R_DATA1_Msk (0xFFUL << CAN_RDL1R_DATA1_Pos)#define CAN_RDL1R_DATA1_Pos (8U)#define CAN_RDL1R_DATA0 CAN_RDL1R_DATA0_Msk#define CAN_RDL1R_DATA0_Msk (0xFFUL << CAN_RDL1R_DATA0_Pos)#define CAN_RDL1R_DATA0_Pos (0U)#define CAN_RDT1R_TIME CAN_RDT1R_TIME_Msk#define CAN_RDT1R_TIME_Msk (0xFFFFUL << CAN_RDT1R_TIME_Pos)#define CAN_RDT1R_TIME_Pos (16U)#define CAN_RDT1R_FMI CAN_RDT1R_FMI_Msk#define CAN_RDT1R_FMI_Msk (0xFFUL << CAN_RDT1R_FMI_Pos)#define CAN_RDT1R_FMI_Pos (8U)#define CAN_RDT1R_DLC CAN_RDT1R_DLC_Msk#define CAN_RDT1R_DLC_Msk (0xFUL << CAN_RDT1R_DLC_Pos)#define CAN_RDT1R_DLC_Pos (0U)#define CAN_RI1R_STID CAN_RI1R_STID_Msk#define CAN_RI1R_STID_Msk (0x7FFUL << CAN_RI1R_STID_Pos)#define CAN_RI1R_STID_Pos (21U)#define CAN_RI1R_EXID CAN_RI1R_EXID_Msk#define CAN_RI1R_EXID_Msk (0x3FFFFUL << CAN_RI1R_EXID_Pos)#define CAN_RI1R_EXID_Pos (3U)#define CAN_RI1R_IDE CAN_RI1R_IDE_Msk#define CAN_RI1R_IDE_Msk (0x1UL << CAN_RI1R_IDE_Pos)#define CAN_RI1R_IDE_Pos (2U)#define CAN_RI1R_RTR CAN_RI1R_RTR_Msk#define CAN_RI1R_RTR_Msk (0x1UL << CAN_RI1R_RTR_Pos)#define CAN_RI1R_RTR_Pos (1U)#define CAN_RDH0R_DATA7 CAN_RDH0R_DATA7_Msk#define CAN_RDH0R_DATA7_Msk (0xFFUL << CAN_RDH0R_DATA7_Pos)#define CAN_RDH0R_DATA7_Pos (24U)#define CAN_RDH0R_DATA6 CAN_RDH0R_DATA6_Msk#define CAN_RDH0R_DATA6_Msk (0xFFUL << CAN_RDH0R_DATA6_Pos)#define CAN_RDH0R_DATA6_Pos (16U)#define CAN_RDH0R_DATA5 CAN_RDH0R_DATA5_Msk#define CAN_RDH0R_DATA5_Msk (0xFFUL << CAN_RDH0R_DATA5_Pos)#define CAN_RDH0R_DATA5_Pos (8U)#define CAN_RDH0R_DATA4 CAN_RDH0R_DATA4_Msk#define CAN_RDH0R_DATA4_Msk (0xFFUL << CAN_RDH0R_DATA4_Pos)#define CAN_RDH0R_DATA4_Pos (0U)#define CAN_RDL0R_DATA3 CAN_RDL0R_DATA3_Msk#define CAN_RDL0R_DATA3_Msk (0xFFUL << CAN_RDL0R_DATA3_Pos)#define CAN_RDL0R_DATA3_Pos (24U)#define CAN_RDL0R_DATA2 CAN_RDL0R_DATA2_Msk#define CAN_RDL0R_DATA2_Msk (0xFFUL << CAN_RDL0R_DATA2_Pos)#define CAN_RDL0R_DATA2_Pos (16U)#define CAN_RDL0R_DATA1 CAN_RDL0R_DATA1_Msk#define CAN_RDL0R_DATA1_Msk (0xFFUL << CAN_RDL0R_DATA1_Pos)#define CAN_RDL0R_DATA1_Pos (8U)#define CAN_RDL0R_DATA0 CAN_RDL0R_DATA0_Msk#define CAN_RDL0R_DATA0_Msk (0xFFUL << CAN_RDL0R_DATA0_Pos)#define CAN_RDL0R_DATA0_Pos (0U)#define CAN_RDT0R_TIME CAN_RDT0R_TIME_Msk#define CAN_RDT0R_TIME_Msk (0xFFFFUL << CAN_RDT0R_TIME_Pos)#define CAN_RDT0R_TIME_Pos (16U)#define CAN_RDT0R_FMI CAN_RDT0R_FMI_Msk#define CAN_RDT0R_FMI_Msk (0xFFUL << CAN_RDT0R_FMI_Pos)#define CAN_RDT0R_FMI_Pos (8U)#define CAN_RDT0R_DLC CAN_RDT0R_DLC_Msk#define CAN_RDT0R_DLC_Msk (0xFUL << CAN_RDT0R_DLC_Pos)#define CAN_RDT0R_DLC_Pos (0U)#define CAN_RI0R_STID CAN_RI0R_STID_Msk#define CAN_RI0R_STID_Msk (0x7FFUL << CAN_RI0R_STID_Pos)#define CAN_RI0R_STID_Pos (21U)#define CAN_RI0R_EXID CAN_RI0R_EXID_Msk#define CAN_RI0R_EXID_Msk (0x3FFFFUL << CAN_RI0R_EXID_Pos)#define CAN_RI0R_EXID_Pos (3U)#define CAN_RI0R_IDE CAN_RI0R_IDE_Msk#define CAN_RI0R_IDE_Msk (0x1UL << CAN_RI0R_IDE_Pos)#define CAN_RI0R_IDE_Pos (2U)#define CAN_RI0R_RTR CAN_RI0R_RTR_Msk#define CAN_RI0R_RTR_Msk (0x1UL << CAN_RI0R_RTR_Pos)#define CAN_RI0R_RTR_Pos (1U)#define CAN_TDH2R_DATA7 CAN_TDH2R_DATA7_Msk#define CAN_TDH2R_DATA7_Msk (0xFFUL << CAN_TDH2R_DATA7_Pos)#define CAN_TDH2R_DATA7_Pos (24U)#define CAN_TDH2R_DATA6 CAN_TDH2R_DATA6_Msk#define CAN_TDH2R_DATA6_Msk (0xFFUL << CAN_TDH2R_DATA6_Pos)#define CAN_TDH2R_DATA6_Pos (16U)#define CAN_TDH2R_DATA5 CAN_TDH2R_DATA5_Msk#define CAN_TDH2R_DATA5_Msk (0xFFUL << CAN_TDH2R_DATA5_Pos)#define CAN_TDH2R_DATA5_Pos (8U)#define CAN_TDH2R_DATA4 CAN_TDH2R_DATA4_Msk#define CAN_TDH2R_DATA4_Msk (0xFFUL << CAN_TDH2R_DATA4_Pos)#define CAN_TDH2R_DATA4_Pos (0U)#define CAN_TDL2R_DATA3 CAN_TDL2R_DATA3_Msk#define CAN_TDL2R_DATA3_Msk (0xFFUL << CAN_TDL2R_DATA3_Pos)#define CAN_TDL2R_DATA3_Pos (24U)#define CAN_TDL2R_DATA2 CAN_TDL2R_DATA2_Msk#define CAN_TDL2R_DATA2_Msk (0xFFUL << CAN_TDL2R_DATA2_Pos)#define CAN_TDL2R_DATA2_Pos (16U)#define CAN_TDL2R_DATA1 CAN_TDL2R_DATA1_Msk#define CAN_TDL2R_DATA1_Msk (0xFFUL << CAN_TDL2R_DATA1_Pos)#define CAN_TDL2R_DATA1_Pos (8U)#define CAN_TDL2R_DATA0 CAN_TDL2R_DATA0_Msk#define CAN_TDL2R_DATA0_Msk (0xFFUL << CAN_TDL2R_DATA0_Pos)#define CAN_TDL2R_DATA0_Pos (0U)#define CAN_TDT2R_TIME CAN_TDT2R_TIME_Msk#define CAN_TDT2R_TIME_Msk (0xFFFFUL << CAN_TDT2R_TIME_Pos)#define CAN_TDT2R_TIME_Pos (16U)#define CAN_TDT2R_TGT CAN_TDT2R_TGT_Msk#define CAN_TDT2R_TGT_Msk (0x1UL << CAN_TDT2R_TGT_Pos)#define CAN_TDT2R_TGT_Pos (8U)#define CAN_TDT2R_DLC CAN_TDT2R_DLC_Msk#define CAN_TDT2R_DLC_Msk (0xFUL << CAN_TDT2R_DLC_Pos)#define CAN_TDT2R_DLC_Pos (0U)#define CAN_TI2R_STID CAN_TI2R_STID_Msk#define CAN_TI2R_STID_Msk (0x7FFUL << CAN_TI2R_STID_Pos)#define CAN_TI2R_STID_Pos (21U)#define CAN_TI2R_EXID CAN_TI2R_EXID_Msk#define CAN_TI2R_EXID_Msk (0x3FFFFUL << CAN_TI2R_EXID_Pos)#define CAN_TI2R_EXID_Pos (3U)#define CAN_TI2R_IDE CAN_TI2R_IDE_Msk#define CAN_TI2R_IDE_Msk (0x1UL << CAN_TI2R_IDE_Pos)#define CAN_TI2R_IDE_Pos (2U)#define CAN_TI2R_RTR CAN_TI2R_RTR_Msk#define CAN_TI2R_RTR_Msk (0x1UL << CAN_TI2R_RTR_Pos)#define CAN_TI2R_RTR_Pos (1U)#define CAN_TI2R_TXRQ CAN_TI2R_TXRQ_Msk#define CAN_TI2R_TXRQ_Msk (0x1UL << CAN_TI2R_TXRQ_Pos)#define CAN_TI2R_TXRQ_Pos (0U)#define CAN_TDH1R_DATA7 CAN_TDH1R_DATA7_Msk#define CAN_TDH1R_DATA7_Msk (0xFFUL << CAN_TDH1R_DATA7_Pos)#define CAN_TDH1R_DATA7_Pos (24U)#define CAN_TDH1R_DATA6 CAN_TDH1R_DATA6_Msk#define CAN_TDH1R_DATA6_Msk (0xFFUL << CAN_TDH1R_DATA6_Pos)#define CAN_TDH1R_DATA6_Pos (16U)#define CAN_TDH1R_DATA5 CAN_TDH1R_DATA5_Msk#define CAN_TDH1R_DATA5_Msk (0xFFUL << CAN_TDH1R_DATA5_Pos)#define CAN_TDH1R_DATA5_Pos (8U)#define CAN_TDH1R_DATA4 CAN_TDH1R_DATA4_Msk#define CAN_TDH1R_DATA4_Msk (0xFFUL << CAN_TDH1R_DATA4_Pos)#define CAN_TDH1R_DATA4_Pos (0U)#define CAN_TDL1R_DATA3 CAN_TDL1R_DATA3_Msk#define CAN_TDL1R_DATA3_Msk (0xFFUL << CAN_TDL1R_DATA3_Pos)#define CAN_TDL1R_DATA3_Pos (24U)#define CAN_TDL1R_DATA2 CAN_TDL1R_DATA2_Msk#define CAN_TDL1R_DATA2_Msk (0xFFUL << CAN_TDL1R_DATA2_Pos)#define CAN_TDL1R_DATA2_Pos (16U)#define CAN_TDL1R_DATA1 CAN_TDL1R_DATA1_Msk#define CAN_TDL1R_DATA1_Msk (0xFFUL << CAN_TDL1R_DATA1_Pos)#define CAN_TDL1R_DATA1_Pos (8U)#define CAN_TDL1R_DATA0 CAN_TDL1R_DATA0_Msk#define CAN_TDL1R_DATA0_Msk (0xFFUL << CAN_TDL1R_DATA0_Pos)#define CAN_TDL1R_DATA0_Pos (0U)#define CAN_TDT1R_TIME CAN_TDT1R_TIME_Msk#define CAN_TDT1R_TIME_Msk (0xFFFFUL << CAN_TDT1R_TIME_Pos)#define CAN_TDT1R_TIME_Pos (16U)#define CAN_TDT1R_TGT CAN_TDT1R_TGT_Msk#define CAN_TDT1R_TGT_Msk (0x1UL << CAN_TDT1R_TGT_Pos)#define CAN_TDT1R_TGT_Pos (8U)#define CAN_TDT1R_DLC CAN_TDT1R_DLC_Msk#define CAN_TDT1R_DLC_Msk (0xFUL << CAN_TDT1R_DLC_Pos)#define CAN_TDT1R_DLC_Pos (0U)#define CAN_TI1R_STID CAN_TI1R_STID_Msk#define CAN_TI1R_STID_Msk (0x7FFUL << CAN_TI1R_STID_Pos)#define CAN_TI1R_STID_Pos (21U)#define CAN_TI1R_EXID CAN_TI1R_EXID_Msk#define CAN_TI1R_EXID_Msk (0x3FFFFUL << CAN_TI1R_EXID_Pos)#define CAN_TI1R_EXID_Pos (3U)#define CAN_TI1R_IDE CAN_TI1R_IDE_Msk#define CAN_TI1R_IDE_Msk (0x1UL << CAN_TI1R_IDE_Pos)#define CAN_TI1R_IDE_Pos (2U)#define CAN_TI1R_RTR CAN_TI1R_RTR_Msk#define CAN_TI1R_RTR_Msk (0x1UL << CAN_TI1R_RTR_Pos)#define CAN_TI1R_RTR_Pos (1U)#define CAN_TI1R_TXRQ CAN_TI1R_TXRQ_Msk#define CAN_TI1R_TXRQ_Msk (0x1UL << CAN_TI1R_TXRQ_Pos)#define CAN_TI1R_TXRQ_Pos (0U)#define CAN_TDH0R_DATA7 CAN_TDH0R_DATA7_Msk#define CAN_TDH0R_DATA7_Msk (0xFFUL << CAN_TDH0R_DATA7_Pos)#define CAN_TDH0R_DATA7_Pos (24U)#define CAN_TDH0R_DATA6 CAN_TDH0R_DATA6_Msk#define CAN_TDH0R_DATA6_Msk (0xFFUL << CAN_TDH0R_DATA6_Pos)#define CAN_TDH0R_DATA6_Pos (16U)#define CAN_TDH0R_DATA5 CAN_TDH0R_DATA5_Msk#define CAN_TDH0R_DATA5_Msk (0xFFUL << CAN_TDH0R_DATA5_Pos)#define CAN_TDH0R_DATA5_Pos (8U)#define CAN_TDH0R_DATA4 CAN_TDH0R_DATA4_Msk#define CAN_TDH0R_DATA4_Msk (0xFFUL << CAN_TDH0R_DATA4_Pos)#define CAN_TDH0R_DATA4_Pos (0U)#define CAN_TDL0R_DATA3 CAN_TDL0R_DATA3_Msk#define CAN_TDL0R_DATA3_Msk (0xFFUL << CAN_TDL0R_DATA3_Pos)#define CAN_TDL0R_DATA3_Pos (24U)#define CAN_TDL0R_DATA2 CAN_TDL0R_DATA2_Msk#define CAN_TDL0R_DATA2_Msk (0xFFUL << CAN_TDL0R_DATA2_Pos)#define CAN_TDL0R_DATA2_Pos (16U)#define CAN_TDL0R_DATA1 CAN_TDL0R_DATA1_Msk#define CAN_TDL0R_DATA1_Msk (0xFFUL << CAN_TDL0R_DATA1_Pos)#define CAN_TDL0R_DATA1_Pos (8U)#define CAN_TDL0R_DATA0 CAN_TDL0R_DATA0_Msk#define CAN_TDL0R_DATA0_Msk (0xFFUL << CAN_TDL0R_DATA0_Pos)#define CAN_TDL0R_DATA0_Pos (0U)#define CAN_TDT0R_TIME CAN_TDT0R_TIME_Msk#define CAN_TDT0R_TIME_Msk (0xFFFFUL << CAN_TDT0R_TIME_Pos)#define CAN_TDT0R_TIME_Pos (16U)#define CAN_TDT0R_TGT CAN_TDT0R_TGT_Msk#define CAN_TDT0R_TGT_Msk (0x1UL << CAN_TDT0R_TGT_Pos)#define CAN_TDT0R_TGT_Pos (8U)#define CAN_TDT0R_DLC CAN_TDT0R_DLC_Msk#define CAN_TDT0R_DLC_Msk (0xFUL << CAN_TDT0R_DLC_Pos)#define CAN_TDT0R_DLC_Pos (0U)#define CAN_TI0R_STID CAN_TI0R_STID_Msk#define CAN_TI0R_STID_Msk (0x7FFUL << CAN_TI0R_STID_Pos)#define CAN_TI0R_STID_Pos (21U)#define CAN_TI0R_EXID CAN_TI0R_EXID_Msk#define CAN_TI0R_EXID_Msk (0x3FFFFUL << CAN_TI0R_EXID_Pos)#define CAN_TI0R_EXID_Pos (3U)#define CAN_TI0R_IDE CAN_TI0R_IDE_Msk#define CAN_TI0R_IDE_Msk (0x1UL << CAN_TI0R_IDE_Pos)#define CAN_TI0R_IDE_Pos (2U)#define CAN_TI0R_RTR CAN_TI0R_RTR_Msk#define CAN_TI0R_RTR_Msk (0x1UL << CAN_TI0R_RTR_Pos)#define CAN_TI0R_RTR_Pos (1U)#define CAN_TI0R_TXRQ CAN_TI0R_TXRQ_Msk#define CAN_TI0R_TXRQ_Msk (0x1UL << CAN_TI0R_TXRQ_Pos)#define CAN_TI0R_TXRQ_Pos (0U)#define CAN_BTR_SILM CAN_BTR_SILM_Msk#define CAN_BTR_SILM_Msk (0x1UL << CAN_BTR_SILM_Pos)#define CAN_BTR_SILM_Pos (31U)#define CAN_BTR_LBKM CAN_BTR_LBKM_Msk#define CAN_BTR_LBKM_Msk (0x1UL << CAN_BTR_LBKM_Pos)#define CAN_BTR_LBKM_Pos (30U)definition of tmpccmrxdefinition of tmpccerdefinition of tmpcr2definition of TIM_OC2_SetConfigdefinition of TIM_OC1_SetConfigdefinition of TIM_Base_SetConfigdefinition of tmpcr1definition of TIM_DMATriggerHalfCpltdefinition of TIM_DMATriggerCpltdefinition of TIM_DMAPeriodElapsedHalfCpltdefinition of TIM_DMAPeriodElapsedCpltdefinition of TIM_DMACaptureHalfCpltdefinition of TIM_DMACaptureCpltdefinition of TIM_DMADelayPulseHalfCpltdefinition of TIM_DMADelayPulseCpltdefinition of TIM_DMAErrordefinition of HAL_TIM_DMABurstStatedefinition of HAL_TIM_GetChannelStatedefinition of channel_statedefinition of HAL_TIM_GetActiveChanneldefinition of HAL_TIM_Encoder_GetStatedefinition of HAL_TIM_OnePulse_GetStatedefinition of HAL_TIM_IC_GetStatedefinition of HAL_TIM_PWM_GetStatedefinition of HAL_TIM_OC_GetStatedefinition of HAL_TIM_Base_GetStatedefinition of HAL_TIM_ErrorCallbackdefinition of HAL_TIM_TriggerHalfCpltCallbackdefinition of HAL_TIM_TriggerCallbackdefinition of HAL_TIM_PWM_PulseFinishedHalfCpltCallbackdefinition of HAL_TIM_PWM_PulseFinishedCallbackdefinition of HAL_TIM_IC_CaptureHalfCpltCallbackdefinition of HAL_TIM_IC_CaptureCallbackdefinition of HAL_TIM_OC_DelayElapsedCallbackdefinition of HAL_TIM_PeriodElapsedHalfCpltCallbackdefinition of HAL_TIM_PeriodElapsedCallbackdefinition of HAL_TIM_ReadCapturedValuedefinition of HAL_TIM_SlaveConfigSynchro_ITdefinition of HAL_TIM_SlaveConfigSynchrodefinition of HAL_TIM_ConfigTI1Inputdefinition of TI1_Selectiondefinition of HAL_TIM_ConfigClockSourcedefinition of sClockSourceConfigdefinition of tmpsmcrdefinition of HAL_TIM_ConfigOCrefCleardefinition of sClearInputConfigdefinition of HAL_TIM_GenerateEventdefinition of EventSourcedefinition of HAL_TIM_DMABurst_ReadStopdefinition of BurstRequestSrcdefinition of HAL_TIM_DMABurst_MultiReadStartdefinition of BurstBaseAddressdefinition of BurstBufferdefinition of BurstLengthdefinition of HAL_TIM_DMABurst_ReadStartdefinition of HAL_TIM_DMABurst_WriteStopdefinition of HAL_TIM_DMABurst_MultiWriteStartdefinition of HAL_TIM_DMABurst_WriteStartdefinition of HAL_TIM_OnePulse_ConfigChanneldefinition of sConfigdefinition of OutputChanneldefinition of InputChanneldefinition of temp1definition of HAL_TIM_PWM_ConfigChanneldefinition of HAL_TIM_IC_ConfigChanneldefinition of HAL_TIM_OC_ConfigChanneldefinition of HAL_TIM_IRQHandlerdefinition of itsourcedefinition of itflagdefinition of HAL_TIM_Encoder_Stop_DMAdefinition of HAL_TIM_Encoder_Start_DMAdefinition of pData1definition of pData2definition of channel_1_statedefinition of channel_2_statedefinition of complementary_channel_1_statedefinition of complementary_channel_2_statedefinition of HAL_TIM_Encoder_Stop_ITdefinition of HAL_TIM_Encoder_Start_ITdefinition of HAL_TIM_Encoder_Stopdefinition of HAL_TIM_Encoder_Startdefinition of HAL_TIM_Encoder_MspDeInitdefinition of HAL_TIM_Encoder_MspInitdefinition of HAL_TIM_Encoder_DeInitdefinition of HAL_TIM_Encoder_Initdefinition of tmpccmr1definition of HAL_TIM_OnePulse_Stop_ITdefinition of HAL_TIM_OnePulse_Start_ITdefinition of HAL_TIM_OnePulse_Stopdefinition of HAL_TIM_OnePulse_Startdefinition of HAL_TIM_OnePulse_MspDeInitdefinition of HAL_TIM_OnePulse_MspInitdefinition of HAL_TIM_OnePulse_DeInitdefinition of HAL_TIM_OnePulse_Initdefinition of OnePulseModedefinition of HAL_TIM_IC_Stop_DMAdefinition of HAL_TIM_IC_Start_DMAdefinition of complementary_channel_statedefinition of HAL_TIM_IC_Stop_ITdefinition of HAL_TIM_IC_Start_ITdefinition of HAL_TIM_IC_Stopdefinition of HAL_TIM_IC_Startdefinition of HAL_TIM_IC_MspDeInitdefinition of HAL_TIM_IC_MspInitdefinition of HAL_TIM_IC_DeInitdefinition of HAL_TIM_IC_Initdefinition of HAL_TIM_PWM_Stop_DMAdefinition of HAL_TIM_PWM_Start_DMAdefinition of HAL_TIM_PWM_Stop_ITdefinition of HAL_TIM_PWM_Start_ITdefinition of HAL_TIM_PWM_Stopdefinition of HAL_TIM_PWM_Startdefinition of HAL_TIM_PWM_MspDeInitdefinition of HAL_TIM_PWM_MspInitdefinition of HAL_TIM_PWM_DeInitdefinition of HAL_TIM_PWM_Initdefinition of HAL_TIM_OC_Stop_DMAdefinition of HAL_TIM_OC_Start_DMAdefinition of HAL_TIM_OC_Stop_ITdefinition of HAL_TIM_OC_Start_ITdefinition of HAL_TIM_OC_Stopdefinition of HAL_TIM_OC_Startdefinition of HAL_TIM_OC_MspDeInitdefinition of HAL_TIM_OC_MspInitdefinition of HAL_TIM_OC_DeInitdefinition of HAL_TIM_OC_Initdefinition of HAL_TIM_Base_Stop_DMAdefinition of HAL_TIM_Base_Start_DMAdefinition of HAL_TIM_Base_Stop_ITdefinition of HAL_TIM_Base_Start_ITdefinition of HAL_TIM_Base_Stopdefinition of HAL_TIM_Base_Startdefinition of HAL_TIM_Base_MspDeInitdefinition of HAL_TIM_Base_MspInitdefinition of HAL_TIM_Base_DeInitdefinition of HAL_TIM_Base_Initdefinition of TIM_CCxNChannelCmddefinition of ChannelNStatedefinition of TIM_DMAErrorCCxNdefinition of TIM_DMADelayPulseNCpltdefinition of TIMEx_DMACommutationHalfCpltdefinition of TIMEx_DMACommutationCpltdefinition of HAL_TIMEx_GetChannelNStatedefinition of ChannelNdefinition of HAL_TIMEx_HallSensor_GetStatedefinition of HAL_TIMEx_Break2Callbackdefinition of HAL_TIMEx_BreakCallbackdefinition of HAL_TIMEx_CommutHalfCpltCallbackdefinition of HAL_TIMEx_CommutCallbackdefinition of HAL_TIMEx_GroupChannel5definition of Channelsdefinition of HAL_TIMEx_RemapConfigdefinition of Remapdefinition of HAL_TIMEx_ConfigBreakInputdefinition of BreakInputdefinition of sBreakInputConfigdefinition of tmporxdefinition of bkin_enable_maskdefinition of bkin_polarity_maskdefinition of bkin_enable_bitposdefinition of bkin_polarity_bitposdefinition of HAL_TIMEx_ConfigBreakDeadTimedefinition of sBreakDeadTimeConfigdefinition of tmpbdtrdefinition of HAL_TIMEx_MasterConfigSynchronizationdefinition of sMasterConfigdefinition of HAL_TIMEx_ConfigCommutEvent_DMAdefinition of InputTriggerdefinition of CommutationSourcedefinition of HAL_TIMEx_ConfigCommutEvent_ITdefinition of HAL_TIMEx_ConfigCommutEventdefinition of HAL_TIMEx_OnePulseN_Stop_ITdefinition of input_channeldefinition of HAL_TIMEx_OnePulseN_Start_ITdefinition of HAL_TIMEx_OnePulseN_Stopdefinition of HAL_TIMEx_OnePulseN_Startdefinition of HAL_TIMEx_PWMN_Stop_DMAdefinition of HAL_TIMEx_PWMN_Start_DMAdefinition of HAL_TIMEx_PWMN_Stop_ITdefinition of HAL_TIMEx_PWMN_Start_ITdefinition of VerticalActivedefinition of VerticalFrontPorchdefinition of VerticalBackPorchdefinition of VerticalSyncActivedefinition of HorizontalLinedefinition of HorizontalBackPorchdefinition of HorizontalSyncActivedefinition of DEPolaritydefinition of VSPolaritydefinition of HSPolaritydefinition of NullPacketSizedefinition of NumberOfChunksdefinition of PacketSizedefinition of LooselyPackeddefinition of PLLODFdefinition of PLLIDFdefinition of PLLNDIVdefinition of NumberOfLanesdefinition of TXEscapeCkdivdefinition of AutomaticClockLaneControldefinition of Lockdefinition of LayerCfgdefinition of Instancedefinition of Backcolordefinition of ImageHeightdefinition of ImageWidthdefinition of FBStartAdressdefinition of BlendingFactor2definition of BlendingFactor1definition of Alpha0definition of PixelFormatdefinition of WindowY1definition of WindowY0definition of WindowX1definition of WindowX0definition of TotalHeighdefinition of TotalWidthdefinition of AccumulatedActiveHdefinition of AccumulatedActiveWdefinition of AccumulatedVBPdefinition of AccumulatedHBPdefinition of VerticalSyncdefinition of HorizontalSyncdefinition of PCPolaritydefinition of Reddefinition of Greendefinition of Bluedefinition of PVDLeveldefinition of __SAI_HandleTypeDefdefinition of InterruptServiceRoutinedefinition of mutecallbackdefinition of hdmarxdefinition of hdmatxdefinition of XferCountdefinition of XferSizedefinition of pBuffPtrdefinition of SlotInitdefinition of FrameInitdefinition of SlotActivedefinition of SlotNumberdefinition of SlotSizedefinition of FirstBitOffsetdefinition of FSOffsetdefinition of FSPolaritydefinition of FSDefinitiondefinition of ActiveFrameLengthdefinition of FrameLengthdefinition of ClockStrobingdefinition of FirstBitdefinition of DataSizedefinition of Protocoldefinition of TriStatedefinition of CompandingModedefinition of MonoStereoModedefinition of Mckdivdefinition of AudioFrequencydefinition of FIFOThresholddefinition of NoDividerdefinition of OutputDrivedefinition of SynchroExtdefinition of Synchrodefinition of AudioModedefinition of DPSMdefinition of TransferModedefinition of TransferDirdefinition of DataBlockSizedefinition of DataTimeOutdefinition of CPSMdefinition of WaitForInterruptdefinition of Responsedefinition of CmdIndexdefinition of Argumentdefinition of ClockDivdefinition of HardwareFlowControldefinition of BusWidedefinition of ClockPowerSavedefinition of ClockBypassdefinition of ClockEdgedefinition of EraseOffsetdefinition of EraseTimeoutdefinition of EraseSizedefinition of AllocationUnitSizedefinition of PerformanceMovedefinition of SpeedClassdefinition of ProtectedAreaSizedefinition of CardTypedefinition of SecuredModedefinition of DataBusWidthdefinition of Reserved2definition of CID_CRCdefinition of ManufactDatedefinition of Reserved1definition of ProdSNdefinition of ProdRevdefinition of ProdName2definition of ProdName1definition of OEM_AppliIDdefinition of ManufacturerIDdefinition of Reserved4definition of CSD_CRCdefinition of ECCdefinition of FileFormatdefinition of TempWrProtectdefinition of PermWrProtectdefinition of CopyFlagdefinition of FileFormatGroupdefinition of ContentProtectApplidefinition of Reserved3definition of WriteBlockPaPartialdefinition of MaxWrBlockLendefinition of WrSpeedFactdefinition of ManDeflECCdefinition of WrProtectGrEnabledefinition of WrProtectGrSizedefinition of EraseGrMuldefinition of EraseGrSizedefinition of DeviceSizeMuldefinition of MaxWrCurrentVDDMaxdefinition of MaxWrCurrentVDDMindefinition of MaxRdCurrentVDDMaxdefinition of MaxRdCurrentVDDMindefinition of DeviceSizedefinition of DSRImpldefinition of RdBlockMisaligndefinition of WrBlockMisaligndefinition of PartBlockReaddefinition of RdBlockLendefinition of CardComdClassesdefinition of MaxBusClkFrecdefinition of NSACdefinition of TAACdefinition of SysSpecVersiondefinition of CSDStructdefinition of CSDdefinition of Contextdefinition of RxXferSizedefinition of pRxBuffPtrdefinition of TxXferSizedefinition of pTxBuffPtrdefinition of LogBlockSizedefinition of LogBlockNbrdefinition of BlockSizedefinition of BlockNbrdefinition of RelCardAdddefinition of Classdefinition of CardVersiondefinition of Enabledefinition of Commutation_Delaydefinition of IC1Filterdefinition of IC1Prescalerdefinition of IC1Polaritydefinition of DMABurstStatedefinition of AutomaticOutputdefinition of Break2Filterdefinition of Break2Polaritydefinition of Break2Statedefinition of BreakFilterdefinition of BreakPolaritydefinition of BreakStatedefinition of LockLeveldefinition of OffStateIDLEModedefinition of OffStateRunModedefinition of TriggerFilterdefinition of TriggerPrescalerdefinition of TriggerPolaritydefinition of SlaveModedefinition of MasterSlaveModedefinition of MasterOutputTrigger2definition of MasterOutputTriggerdefinition of ClearInputFilterdefinition of ClearInputPrescalerdefinition of ClearInputPolaritydefinition of ClearInputSourcedefinition of ClearInputStatedefinition of ClockFilterdefinition of ClockPrescalerdefinition of ClockPolaritydefinition of ClockSourcedefinition of IC2Filterdefinition of IC2Prescalerdefinition of IC2Selectiondefinition of IC2Polaritydefinition of IC1Selectiondefinition of EncoderModedefinition of ICFilterdefinition of ICPrescalerdefinition of ICSelectiondefinition of ICPolaritydefinition of OCNIdleStatedefinition of OCIdleStatedefinition of OCNPolaritydefinition of OCPolaritydefinition of Pulsedefinition of OCModedefinition of OCFastModedefinition of AutoReloadPreloaddefinition of RepetitionCounterdefinition of ClockDivisiondefinition of Perioddefinition of CounterModedefinition of Prescalerdefinition of AddressLengthdefinition of WakeUpEventdefinition of __UART_HandleTypeDefdefinition of RxStatedefinition of gStatedefinition of TxISRdefinition of RxISRdefinition of RxEventTypedefinition of ReceptionTypedefinition of Maskdefinition of RxXferCountdefinition of TxXferCountdefinition of AdvancedInitdefinition of MSBFirstdefinition of AutoBaudRateModedefinition of AutoBaudRateEnabledefinition of DMADisableonRxErrordefinition of OverrunDisabledefinition of Swapdefinition of DataInvertdefinition of RxPinLevelInvertdefinition of TxPinLevelInvertdefinition of AdvFeatureInitdefinition of OneBitSamplingdefinition of OverSamplingdefinition of HwFlowCtldefinition of Paritydefinition of StopBitsdefinition of WordLengthdefinition of BaudRatedefinition of PreambleCheckdefinition of PortAddressdefinition of DMA_CheckFifoParamdefinition of DMA_CalcBaseAndBitshiftdefinition of stream_numberdefinition of flagBitshiftOffsetdefinition of DMA_SetConfigdefinition of HAL_DMA_GetErrordefinition of HAL_DMA_GetStatedefinition of HAL_DMA_UnRegisterCallbackdefinition of HAL_DMA_RegisterCallbackdefinition of HAL_DMA_IRQHandlerdefinition of tmpisrdefinition of countdefinition of timeoutdefinition of regsdefinition of HAL_DMA_PollForTransferdefinition of mask_cpltleveldefinition of tickstartdefinition of HAL_DMA_Abort_ITdefinition of HAL_DMA_Abortdefinition of HAL_DMA_Start_ITdefinition of HAL_DMA_Startdefinition of HAL_DMA_DeInitdefinition of HAL_DMA_Initdefinition of IFCRdefinition of Reserved0definition of DMA2D_SetConfigdefinition of tmp4definition of HAL_DMA2D_GetErrordefinition of HAL_DMA2D_GetStatedefinition of HAL_DMA2D_ConfigDeadTimedefinition of HAL_DMA2D_DisableDeadTimedefinition of HAL_DMA2D_EnableDeadTimedefinition of HAL_DMA2D_ProgramLineEventdefinition of HAL_DMA2D_ConfigCLUTdefinition of HAL_DMA2D_ConfigLayerdefinition of regMaskdefinition of regValuedefinition of HAL_DMA2D_CLUTLoadingCpltCallbackdefinition of HAL_DMA2D_LineEventCallbackdefinition of HAL_DMA2D_IRQHandlerdefinition of isrflagsdefinition of crflagsdefinition of HAL_DMA2D_PollForTransferdefinition of layer_startdefinition of HAL_DMA2D_CLUTLoading_Resumedefinition of HAL_DMA2D_CLUTLoading_Suspenddefinition of loadsuspendeddefinition of regdefinition of HAL_DMA2D_CLUTLoading_Abort#define ADC_SQR1_SQ14_1 (0x02UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_0 (0x01UL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14 ADC_SQR1_SQ14_Msk#define ADC_SQR1_SQ14_Msk (0x1FUL << ADC_SQR1_SQ14_Pos)#define ADC_SQR1_SQ14_Pos (5U)#define ADC_SQR1_SQ13_4 (0x10UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_3 (0x08UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_2 (0x04UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_1 (0x02UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_0 (0x01UL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13 ADC_SQR1_SQ13_Msk#define ADC_SQR1_SQ13_Msk (0x1FUL << ADC_SQR1_SQ13_Pos)#define ADC_SQR1_SQ13_Pos (0U)#define ADC_LTR_LT ADC_LTR_LT_Msk#define ADC_LTR_LT_Msk (0xFFFUL << ADC_LTR_LT_Pos)#define ADC_LTR_LT_Pos (0U)#define ADC_HTR_HT ADC_HTR_HT_Msk#define ADC_HTR_HT_Msk (0xFFFUL << ADC_HTR_HT_Pos)#define ADC_HTR_HT_Pos (0U)#define ADC_JOFR4_JOFFSET4 ADC_JOFR4_JOFFSET4_Msk#define ADC_JOFR4_JOFFSET4_Msk (0xFFFUL << ADC_JOFR4_JOFFSET4_Pos)#define ADC_JOFR4_JOFFSET4_Pos (0U)#define ADC_JOFR3_JOFFSET3 ADC_JOFR3_JOFFSET3_Msk#define ADC_JOFR3_JOFFSET3_Msk (0xFFFUL << ADC_JOFR3_JOFFSET3_Pos)#define ADC_JOFR3_JOFFSET3_Pos (0U)#define ADC_JOFR2_JOFFSET2 ADC_JOFR2_JOFFSET2_Msk#define ADC_JOFR2_JOFFSET2_Msk (0xFFFUL << ADC_JOFR2_JOFFSET2_Pos)#define ADC_JOFR2_JOFFSET2_Pos (0U)#define ADC_JOFR1_JOFFSET1 ADC_JOFR1_JOFFSET1_Msk#define ADC_JOFR1_JOFFSET1_Msk (0xFFFUL << ADC_JOFR1_JOFFSET1_Pos)#define ADC_JOFR1_JOFFSET1_Pos (0U)#define ADC_SMPR2_SMP9_2 (0x4UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_1 (0x2UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_0 (0x1UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9 ADC_SMPR2_SMP9_Msk#define ADC_SMPR2_SMP9_Msk (0x7UL << ADC_SMPR2_SMP9_Pos)#define ADC_SMPR2_SMP9_Pos (27U)#define ADC_SMPR2_SMP8_2 (0x4UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_1 (0x2UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_0 (0x1UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8 ADC_SMPR2_SMP8_Msk#define ADC_SMPR2_SMP8_Msk (0x7UL << ADC_SMPR2_SMP8_Pos)#define ADC_SMPR2_SMP8_Pos (24U)#define ADC_SMPR2_SMP7_2 (0x4UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_1 (0x2UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_0 (0x1UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7 ADC_SMPR2_SMP7_Msk#define ADC_SMPR2_SMP7_Msk (0x7UL << ADC_SMPR2_SMP7_Pos)#define ADC_SMPR2_SMP7_Pos (21U)#define ADC_SMPR2_SMP6_2 (0x4UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_1 (0x2UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_0 (0x1UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6 ADC_SMPR2_SMP6_Msk#define ADC_SMPR2_SMP6_Msk (0x7UL << ADC_SMPR2_SMP6_Pos)#define ADC_SMPR2_SMP6_Pos (18U)#define ADC_SMPR2_SMP5_2 (0x4UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_1 (0x2UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_0 (0x1UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5 ADC_SMPR2_SMP5_Msk#define ADC_SMPR2_SMP5_Msk (0x7UL << ADC_SMPR2_SMP5_Pos)#define ADC_SMPR2_SMP5_Pos (15U)#define ADC_SMPR2_SMP4_2 (0x4UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_1 (0x2UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_0 (0x1UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4 ADC_SMPR2_SMP4_Msk#define ADC_SMPR2_SMP4_Msk (0x7UL << ADC_SMPR2_SMP4_Pos)#define ADC_SMPR2_SMP4_Pos (12U)#define ADC_SMPR2_SMP3_2 (0x4UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_1 (0x2UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_0 (0x1UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3 ADC_SMPR2_SMP3_Msk#define ADC_SMPR2_SMP3_Msk (0x7UL << ADC_SMPR2_SMP3_Pos)#define ADC_SMPR2_SMP3_Pos (9U)#define ADC_SMPR2_SMP2_2 (0x4UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_1 (0x2UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_0 (0x1UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2 ADC_SMPR2_SMP2_Msk#define ADC_SMPR2_SMP2_Msk (0x7UL << ADC_SMPR2_SMP2_Pos)#define ADC_SMPR2_SMP2_Pos (6U)#define ADC_SMPR2_SMP1_2 (0x4UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_1 (0x2UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_0 (0x1UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1 ADC_SMPR2_SMP1_Msk#define ADC_SMPR2_SMP1_Msk (0x7UL << ADC_SMPR2_SMP1_Pos)#define ADC_SMPR2_SMP1_Pos (3U)#define ADC_SMPR2_SMP0_2 (0x4UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_1 (0x2UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_0 (0x1UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0 ADC_SMPR2_SMP0_Msk#define ADC_SMPR2_SMP0_Msk (0x7UL << ADC_SMPR2_SMP0_Pos)#define ADC_SMPR2_SMP0_Pos (0U)#define ADC_SMPR1_SMP18_2 (0x4UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_1 (0x2UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_0 (0x1UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18 ADC_SMPR1_SMP18_Msk#define ADC_SMPR1_SMP18_Msk (0x7UL << ADC_SMPR1_SMP18_Pos)#define ADC_SMPR1_SMP18_Pos (24U)#define ADC_SMPR1_SMP17_2 (0x4UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_1 (0x2UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_0 (0x1UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17 ADC_SMPR1_SMP17_Msk#define ADC_SMPR1_SMP17_Msk (0x7UL << ADC_SMPR1_SMP17_Pos)#define ADC_SMPR1_SMP17_Pos (21U)#define ADC_SMPR1_SMP16_2 (0x4UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_1 (0x2UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_0 (0x1UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16 ADC_SMPR1_SMP16_Msk#define ADC_SMPR1_SMP16_Msk (0x7UL << ADC_SMPR1_SMP16_Pos)#define ADC_SMPR1_SMP16_Pos (18U)#define ADC_SMPR1_SMP15_2 (0x4UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_1 (0x2UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_0 (0x1UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15 ADC_SMPR1_SMP15_Msk#define ADC_SMPR1_SMP15_Msk (0x7UL << ADC_SMPR1_SMP15_Pos)#define ADC_SMPR1_SMP15_Pos (15U)#define ADC_SMPR1_SMP14_2 (0x4UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_1 (0x2UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_0 (0x1UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14 ADC_SMPR1_SMP14_Msk#define ADC_SMPR1_SMP14_Msk (0x7UL << ADC_SMPR1_SMP14_Pos)#define ADC_SMPR1_SMP14_Pos (12U)#define ADC_SMPR1_SMP13_2 (0x4UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_1 (0x2UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_0 (0x1UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13 ADC_SMPR1_SMP13_Msk#define ADC_SMPR1_SMP13_Msk (0x7UL << ADC_SMPR1_SMP13_Pos)#define ADC_SMPR1_SMP13_Pos (9U)#define ADC_SMPR1_SMP12_2 (0x4UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_1 (0x2UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_0 (0x1UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12 ADC_SMPR1_SMP12_Msk#define ADC_SMPR1_SMP12_Msk (0x7UL << ADC_SMPR1_SMP12_Pos)#define ADC_SMPR1_SMP12_Pos (6U)#define ADC_SMPR1_SMP11_2 (0x4UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_1 (0x2UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_0 (0x1UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11 ADC_SMPR1_SMP11_Msk#define ADC_SMPR1_SMP11_Msk (0x7UL << ADC_SMPR1_SMP11_Pos)#define ADC_SMPR1_SMP11_Pos (3U)#define ADC_SMPR1_SMP10_2 (0x4UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_1 (0x2UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_0 (0x1UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10 ADC_SMPR1_SMP10_Msk#define ADC_SMPR1_SMP10_Msk (0x7UL << ADC_SMPR1_SMP10_Pos)#define ADC_SMPR1_SMP10_Pos (0U)#define ADC_CR2_SWSTART ADC_CR2_SWSTART_Msk#define ADC_CR2_SWSTART_Msk (0x1UL << ADC_CR2_SWSTART_Pos)#define ADC_CR2_SWSTART_Pos (30U)#define ADC_CR2_EXTEN_1 (0x2UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN_0 (0x1UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN ADC_CR2_EXTEN_Msk#define ADC_CR2_EXTEN_Msk (0x3UL << ADC_CR2_EXTEN_Pos)#define ADC_CR2_EXTEN_Pos (28U)#define ADC_CR2_EXTSEL_3 (0x8UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_2 (0x4UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_1 (0x2UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_0 (0x1UL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL ADC_CR2_EXTSEL_Msk#define ADC_CR2_EXTSEL_Msk (0xFUL << ADC_CR2_EXTSEL_Pos)#define ADC_CR2_EXTSEL_Pos (24U)#define ADC_CR2_JSWSTART ADC_CR2_JSWSTART_Msk#define ADC_CR2_JSWSTART_Msk (0x1UL << ADC_CR2_JSWSTART_Pos)#define ADC_CR2_JSWSTART_Pos (22U)#define ADC_CR2_JEXTEN_1 (0x2UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN_0 (0x1UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN ADC_CR2_JEXTEN_Msk#define ADC_CR2_JEXTEN_Msk (0x3UL << ADC_CR2_JEXTEN_Pos)#define ADC_CR2_JEXTEN_Pos (20U)#define ADC_CR2_JEXTSEL_3 (0x8UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_2 (0x4UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_1 (0x2UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_0 (0x1UL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL ADC_CR2_JEXTSEL_Msk#define ADC_CR2_JEXTSEL_Msk (0xFUL << ADC_CR2_JEXTSEL_Pos)#define ADC_CR2_JEXTSEL_Pos (16U)#define ADC_CR2_ALIGN ADC_CR2_ALIGN_Msk#define ADC_CR2_ALIGN_Msk (0x1UL << ADC_CR2_ALIGN_Pos)#define ADC_CR2_ALIGN_Pos (11U)#define ADC_CR2_EOCS ADC_CR2_EOCS_Msk#define ADC_CR2_EOCS_Msk (0x1UL << ADC_CR2_EOCS_Pos)#define ADC_CR2_EOCS_Pos (10U)#define ADC_CR2_DDS ADC_CR2_DDS_Msk#define ADC_CR2_DDS_Msk (0x1UL << ADC_CR2_DDS_Pos)#define ADC_CR2_DDS_Pos (9U)#define ADC_CR2_DMA ADC_CR2_DMA_Msk#define ADC_CR2_DMA_Msk (0x1UL << ADC_CR2_DMA_Pos)#define ADC_CR2_DMA_Pos (8U)#define ADC_CR2_CONT ADC_CR2_CONT_Msk#define ADC_CR2_CONT_Msk (0x1UL << ADC_CR2_CONT_Pos)#define ADC_CR2_CONT_Pos (1U)#define ADC_CR2_ADON ADC_CR2_ADON_Msk#define ADC_CR2_ADON_Msk (0x1UL << ADC_CR2_ADON_Pos)#define ADC_CR2_ADON_Pos (0U)#define ADC_CR1_OVRIE ADC_CR1_OVRIE_Msk#define ADC_CR1_OVRIE_Msk (0x1UL << ADC_CR1_OVRIE_Pos)#define ADC_CR1_OVRIE_Pos (26U)#define ADC_CR1_RES_1 (0x2UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES_0 (0x1UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES ADC_CR1_RES_Msk#define ADC_CR1_RES_Msk (0x3UL << ADC_CR1_RES_Pos)#define ADC_CR1_RES_Pos (24U)#define ADC_CR1_AWDEN ADC_CR1_AWDEN_Msk#define ADC_CR1_AWDEN_Msk (0x1UL << ADC_CR1_AWDEN_Pos)#define ADC_CR1_AWDEN_Pos (23U)#define ADC_CR1_JAWDEN ADC_CR1_JAWDEN_Msk#define ADC_CR1_JAWDEN_Msk (0x1UL << ADC_CR1_JAWDEN_Pos)#define ADC_CR1_JAWDEN_Pos (22U)#define ADC_CR1_DISCNUM_2 (0x4UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_1 (0x2UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_0 (0x1UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM ADC_CR1_DISCNUM_Msk#define ADC_CR1_DISCNUM_Msk (0x7UL << ADC_CR1_DISCNUM_Pos)#define ADC_CR1_DISCNUM_Pos (13U)#define ADC_CR1_JDISCEN ADC_CR1_JDISCEN_Msk#define ADC_CR1_JDISCEN_Msk (0x1UL << ADC_CR1_JDISCEN_Pos)#define ADC_CR1_JDISCEN_Pos (12U)#define ADC_CR1_DISCEN ADC_CR1_DISCEN_Msk#define ADC_CR1_DISCEN_Msk (0x1UL << ADC_CR1_DISCEN_Pos)#define ADC_CR1_DISCEN_Pos (11U)#define ADC_CR1_JAUTO ADC_CR1_JAUTO_Msk#define ADC_CR1_JAUTO_Msk (0x1UL << ADC_CR1_JAUTO_Pos)#define ADC_CR1_JAUTO_Pos (10U)#define ADC_CR1_AWDSGL ADC_CR1_AWDSGL_Msk#define ADC_CR1_AWDSGL_Msk (0x1UL << ADC_CR1_AWDSGL_Pos)#define ADC_CR1_AWDSGL_Pos (9U)#define ADC_CR1_SCAN ADC_CR1_SCAN_Msk#define ADC_CR1_SCAN_Msk (0x1UL << ADC_CR1_SCAN_Pos)#define ADC_CR1_SCAN_Pos (8U)#define ADC_CR1_JEOCIE ADC_CR1_JEOCIE_Msk#define ADC_CR1_JEOCIE_Msk (0x1UL << ADC_CR1_JEOCIE_Pos)#define ADC_CR1_JEOCIE_Pos (7U)#define ADC_CR1_AWDIE ADC_CR1_AWDIE_Msk#define ADC_CR1_AWDIE_Msk (0x1UL << ADC_CR1_AWDIE_Pos)#define ADC_CR1_AWDIE_Pos (6U)#define ADC_CR1_EOCIE ADC_CR1_EOCIE_Msk#define ADC_CR1_EOCIE_Msk (0x1UL << ADC_CR1_EOCIE_Pos)#define ADC_CR1_EOCIE_Pos (5U)#define ADC_CR1_AWDCH_4 (0x10UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_2 (0x04UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_1 (0x02UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH_0 (0x01UL << ADC_CR1_AWDCH_Pos)#define ADC_CR1_AWDCH ADC_CR1_AWDCH_Msk#define ADC_CR1_AWDCH_Msk (0x1FUL << ADC_CR1_AWDCH_Pos)#define ADC_SR_OVR ADC_SR_OVR_Msk#define ADC_SR_OVR_Msk (0x1UL << ADC_SR_OVR_Pos)#define ADC_SR_OVR_Pos (5U)#define ADC_SR_STRT ADC_SR_STRT_Msk#define ADC_SR_STRT_Msk (0x1UL << ADC_SR_STRT_Pos)#define ADC_SR_STRT_Pos (4U)#define ADC_SR_JSTRT ADC_SR_JSTRT_Msk#define ADC_SR_JSTRT_Msk (0x1UL << ADC_SR_JSTRT_Pos)#define ADC_SR_JSTRT_Pos (3U)#define ADC_SR_JEOC ADC_SR_JEOC_Msk#define ADC_SR_JEOC_Msk (0x1UL << ADC_SR_JEOC_Pos)#define ADC_SR_JEOC_Pos (2U)#define ADC_SR_EOC ADC_SR_EOC_Msk#define ADC_SR_EOC_Msk (0x1UL << ADC_SR_EOC_Pos)#define ADC_SR_EOC_Pos (1U)#define ADC_SR_AWD ADC_SR_AWD_Msk#define ADC_SR_AWD_Msk (0x1UL << ADC_SR_AWD_Pos)#define ADC_SR_AWD_Pos (0U)#define TEMPSENSOR_CAL2_ADDR_CMSIS ((uint16_t*) (0x1FF0F44E))#define TEMPSENSOR_CAL1_ADDR_CMSIS ((uint16_t*) (0x1FF0F44C))#define VREFINT_CAL_ADDR_CMSIS ((uint16_t*) (0x1FF0F44A))#define LSI_STARTUP_TIME 40U#define JPEG ((JPEG_TypeDef *) JPEG_BASE)#define DFSDM1_Filter3 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter3_BASE)#define DFSDM1_Filter2 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter2_BASE)#define DFSDM1_Filter1 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter1_BASE)#define DFSDM1_Filter0 ((DFSDM_Filter_TypeDef *) DFSDM1_Filter0_BASE)#define DFSDM1_Channel7 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel7_BASE)#define DFSDM1_Channel6 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel6_BASE)#define DFSDM1_Channel5 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel5_BASE)#define DFSDM1_Channel4 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel4_BASE)#define DFSDM1_Channel3 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel3_BASE)#define DFSDM1_Channel2 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel2_BASE)#define DFSDM1_Channel1 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel1_BASE)#define DFSDM1_Channel0 ((DFSDM_Channel_TypeDef *) DFSDM1_Channel0_BASE)#define MDIOS ((MDIOS_TypeDef *) MDIOS_BASE)#define CAN3 ((CAN_TypeDef *) CAN3_BASE)#define USB_OTG_HS ((USB_OTG_GlobalTypeDef *) USB_OTG_HS_PERIPH_BASE)#define USB_OTG_FS ((USB_OTG_GlobalTypeDef *) USB_OTG_FS_PERIPH_BASE)#define DBGMCU ((DBGMCU_TypeDef *) DBGMCU_BASE)#define QUADSPI ((QUADSPI_TypeDef *) QSPI_R_BASE)#define FMC_Bank3 ((FMC_Bank3_TypeDef *) FMC_Bank3_R_BASE)#define RNG ((RNG_TypeDef *) RNG_BASE)#define DCMI ((DCMI_TypeDef *) DCMI_BASE)#define ETH ((ETH_TypeDef *) ETH_BASE)#define DMA2_Stream7 ((DMA_Stream_TypeDef *) DMA2_Stream7_BASE)#define DMA2_Stream2 ((DMA_Stream_TypeDef *) DMA2_Stream2_BASE)#define DMA2_Stream1 ((DMA_Stream_TypeDef *) DMA2_Stream1_BASE)#define DMA2 ((DMA_TypeDef *) DMA2_BASE)#define DMA1_Stream7 ((DMA_Stream_TypeDef *) DMA1_Stream7_BASE)#define DMA1_Stream6 ((DMA_Stream_TypeDef *) DMA1_Stream6_BASE)#define DMA1_Stream5 ((DMA_Stream_TypeDef *) DMA1_Stream5_BASE)#define DMA1_Stream4 ((DMA_Stream_TypeDef *) DMA1_Stream4_BASE)#define DMA1_Stream3 ((DMA_Stream_TypeDef *) DMA1_Stream3_BASE)#define DMA1_Stream2 ((DMA_Stream_TypeDef *) DMA1_Stream2_BASE)#define DMA1_Stream1 ((DMA_Stream_TypeDef *) DMA1_Stream1_BASE)#define DMA1_Stream0 ((DMA_Stream_TypeDef *) DMA1_Stream0_BASE)#define DMA1 ((DMA_TypeDef *) DMA1_BASE)#define FLASH ((FLASH_TypeDef *) FLASH_R_BASE)#define CRC ((CRC_TypeDef *) CRC_BASE)#define LTDC_Layer2 ((LTDC_Layer_TypeDef *)LTDC_Layer2_BASE)#define LTDC_Layer1 ((LTDC_Layer_TypeDef *)LTDC_Layer1_BASE)#define SAI2_Block_B ((SAI_Block_TypeDef *)SAI2_Block_B_BASE)#define SAI2_Block_A ((SAI_Block_TypeDef *)SAI2_Block_A_BASE)#define SAI1_Block_B ((SAI_Block_TypeDef *)SAI1_Block_B_BASE)#define SAI1_Block_A ((SAI_Block_TypeDef *)SAI1_Block_A_BASE)#define SAI2 ((SAI_TypeDef *) SAI2_BASE)#define SAI1 ((SAI_TypeDef *) SAI1_BASE)#define SPI6 ((SPI_TypeDef *) SPI6_BASE)#define SPI5 ((SPI_TypeDef *) SPI5_BASE)#define TIM11 ((TIM_TypeDef *) TIM11_BASE)#define TIM10 ((TIM_TypeDef *) TIM10_BASE)#define TIM9 ((TIM_TypeDef *) TIM9_BASE)#define EXTI ((EXTI_TypeDef *) EXTI_BASE)#define SYSCFG ((SYSCFG_TypeDef *) SYSCFG_BASE)#define SPI4 ((SPI_TypeDef *) SPI4_BASE)#define SPI1 ((SPI_TypeDef *) SPI1_BASE)#define ADC123_COMMON ((ADC_Common_TypeDef *) ADC_BASE)#define ADC2 ((ADC_TypeDef *) ADC2_BASE)#define ADC1 ((ADC_TypeDef *) ADC1_BASE)#define ADC ((ADC_Common_TypeDef *) ADC_BASE)#define USART6 ((USART_TypeDef *) USART6_BASE)#define TIM8 ((TIM_TypeDef *) TIM8_BASE)#define TIM1 ((TIM_TypeDef *) TIM1_BASE)#define UART8 ((USART_TypeDef *) UART8_BASE)#define UART7 ((USART_TypeDef *) UART7_BASE)#define DAC ((DAC_TypeDef *) DAC_BASE)#define DAC1 ((DAC_TypeDef *) DAC_BASE)#define PWR ((PWR_TypeDef *) PWR_BASE)#define CEC ((CEC_TypeDef *) CEC_BASE)#define CAN2 ((CAN_TypeDef *) CAN2_BASE)#define CAN1 ((CAN_TypeDef *) CAN1_BASE)#define I2C4 ((I2C_TypeDef *) I2C4_BASE)#define I2C3 ((I2C_TypeDef *) I2C3_BASE)#define I2C2 ((I2C_TypeDef *) I2C2_BASE)#define UART5 ((USART_TypeDef *) UART5_BASE)#define UART4 ((USART_TypeDef *) UART4_BASE)#define USART3 ((USART_TypeDef *) USART3_BASE)#define USART2 ((USART_TypeDef *) USART2_BASE)#define SPDIFRX ((SPDIFRX_TypeDef *) SPDIFRX_BASE)#define SPI3 ((SPI_TypeDef *) SPI3_BASE)#define SPI2 ((SPI_TypeDef *) SPI2_BASE)#define IWDG ((IWDG_TypeDef *) IWDG_BASE)#define WWDG ((WWDG_TypeDef *) WWDG_BASE)#define RTC ((RTC_TypeDef *) RTC_BASE)#define LPTIM1 ((LPTIM_TypeDef *) LPTIM1_BASE)#define TIM14 ((TIM_TypeDef *) TIM14_BASE)#define TIM13 ((TIM_TypeDef *) TIM13_BASE)#define TIM12 ((TIM_TypeDef *) TIM12_BASE)#define TIM7 ((TIM_TypeDef *) TIM7_BASE)#define TIM6 ((TIM_TypeDef *) TIM6_BASE)#define TIM5 ((TIM_TypeDef *) TIM5_BASE)#define TIM4 ((TIM_TypeDef *) TIM4_BASE)#define TIM3 ((TIM_TypeDef *) TIM3_BASE)#define TIM2 ((TIM_TypeDef *) TIM2_BASE)#define USB_OTG_FIFO_SIZE 0x1000UL#define USB_OTG_FIFO_BASE 0x1000UL#define USB_OTG_PCGCCTL_BASE 0x0E00UL#define USB_OTG_HOST_CHANNEL_SIZE 0x0020UL#define USB_OTG_HOST_CHANNEL_BASE 0x0500UL#define USB_OTG_HOST_PORT_BASE 0x0440UL#define USB_OTG_HOST_BASE 0x0400UL#define USB_OTG_EP_REG_SIZE 0x0020UL#define USB_OTG_OUT_ENDPOINT_BASE 0x0B00UL#define USB_OTG_IN_ENDPOINT_BASE 0x0900UL#define USB_OTG_DEVICE_BASE 0x0800UL#define USB_OTG_GLOBAL_BASE 0x0000UL#define USB_OTG_FS_PERIPH_BASE 0x50000000UL#define USB_OTG_HS_PERIPH_BASE 0x40040000UL#define DBGMCU_BASE 0xE0042000UL#define FMC_Bank3_R_BASE (FMC_R_BASE + 0x0080UL)#define RNG_BASE (AHB2PERIPH_BASE + 0x60800UL)#define JPEG_BASE (AHB2PERIPH_BASE + 0x51000UL)#define DCMI_BASE (AHB2PERIPH_BASE + 0x50000UL)#define ETH_DMA_BASE (ETH_BASE + 0x1000UL)#define ETH_PTP_BASE (ETH_BASE + 0x0700UL)#define ETH_MMC_BASE (ETH_BASE + 0x0100UL)#define ETH_MAC_BASE (ETH_BASE)#define ETH_BASE (AHB1PERIPH_BASE + 0x8000UL)#define DMA2_Stream7_BASE (DMA2_BASE + 0x0B8UL)#define DMA2_Stream2_BASE (DMA2_BASE + 0x040UL)#define DMA2_Stream1_BASE (DMA2_BASE + 0x028UL)#define DMA1_Stream7_BASE (DMA1_BASE + 0x0B8UL)#define DMA1_Stream6_BASE (DMA1_BASE + 0x0A0UL)#define DMA1_Stream5_BASE (DMA1_BASE + 0x088UL)#define DMA1_Stream4_BASE (DMA1_BASE + 0x070UL)#define DMA1_Stream3_BASE (DMA1_BASE + 0x058UL)#define DMA1_Stream2_BASE (DMA1_BASE + 0x040UL)#define DMA1_Stream1_BASE (DMA1_BASE + 0x028UL)#define DMA1_Stream0_BASE (DMA1_BASE + 0x010UL)#define DMA1_BASE (AHB1PERIPH_BASE + 0x6000UL)#define PACKAGESIZE_BASE PACKAGE_BASE#define PACKAGE_BASE 0x1FF0F7E0UL#define FLASHSIZE_BASE 0x1FF0F442UL#define UID_BASE 0x1FF0F420UL#define FLASH_R_BASE (AHB1PERIPH_BASE + 0x3C00UL)#define CRC_BASE (AHB1PERIPH_BASE + 0x3000UL)#define MDIOS_BASE (APB2PERIPH_BASE + 0x7800UL)#define DFSDM1_Filter3_BASE (DFSDM1_BASE + 0x280UL)#define DFSDM1_Filter2_BASE (DFSDM1_BASE + 0x200UL)#define DFSDM1_Filter1_BASE (DFSDM1_BASE + 0x180UL)#define DFSDM1_Filter0_BASE (DFSDM1_BASE + 0x100UL)#define DFSDM1_Channel7_BASE (DFSDM1_BASE + 0xE0UL)#define DFSDM1_Channel6_BASE (DFSDM1_BASE + 0xC0UL)#define DFSDM1_Channel5_BASE (DFSDM1_BASE + 0xA0UL)#define DFSDM1_Channel4_BASE (DFSDM1_BASE + 0x80UL)#define DFSDM1_Channel3_BASE (DFSDM1_BASE + 0x60UL)#define DFSDM1_Channel2_BASE (DFSDM1_BASE + 0x40UL)#define DFSDM1_Channel1_BASE (DFSDM1_BASE + 0x20UL)#define DFSDM1_Channel0_BASE (DFSDM1_BASE + 0x00UL)#define DFSDM1_BASE (APB2PERIPH_BASE + 0x7400UL)#define LTDC_Layer2_BASE (LTDC_BASE + 0x0104UL)#define LTDC_Layer1_BASE (LTDC_BASE + 0x0084UL)#define SAI2_Block_B_BASE (SAI2_BASE + 0x024UL)#define SAI2_Block_A_BASE (SAI2_BASE + 0x004UL)#define SAI1_Block_B_BASE (SAI1_BASE + 0x024UL)#define SAI1_Block_A_BASE (SAI1_BASE + 0x004UL)#define SAI2_BASE (APB2PERIPH_BASE + 0x5C00UL)#define SAI1_BASE (APB2PERIPH_BASE + 0x5800UL)#define SPI6_BASE (APB2PERIPH_BASE + 0x5400UL)#define SPI5_BASE (APB2PERIPH_BASE + 0x5000UL)#define TIM11_BASE (APB2PERIPH_BASE + 0x4800UL)#define TIM10_BASE (APB2PERIPH_BASE + 0x4400UL)#define TIM9_BASE (APB2PERIPH_BASE + 0x4000UL)#define EXTI_BASE (APB2PERIPH_BASE + 0x3C00UL)#define SYSCFG_BASE (APB2PERIPH_BASE + 0x3800UL)#define SPI4_BASE (APB2PERIPH_BASE + 0x3400UL)#define SPI1_BASE (APB2PERIPH_BASE + 0x3000UL)#define ADC_BASE (APB2PERIPH_BASE + 0x2300UL)#define ADC2_BASE (APB2PERIPH_BASE + 0x2100UL)#define ADC1_BASE (APB2PERIPH_BASE + 0x2000UL)#define USART6_BASE (APB2PERIPH_BASE + 0x1400UL)#define TIM8_BASE (APB2PERIPH_BASE + 0x0400UL)#define TIM1_BASE (APB2PERIPH_BASE + 0x0000UL)#define UART8_BASE (APB1PERIPH_BASE + 0x7C00UL)#define UART7_BASE (APB1PERIPH_BASE + 0x7800UL)#define DAC_BASE (APB1PERIPH_BASE + 0x7400UL)#define PWR_BASE (APB1PERIPH_BASE + 0x7000UL)#define CEC_BASE (APB1PERIPH_BASE + 0x6C00UL)#define CAN2_BASE (APB1PERIPH_BASE + 0x6800UL)#define CAN1_BASE (APB1PERIPH_BASE + 0x6400UL)#define I2C4_BASE (APB1PERIPH_BASE + 0x6000UL)#define I2C3_BASE (APB1PERIPH_BASE + 0x5C00UL)#define I2C2_BASE (APB1PERIPH_BASE + 0x5800UL)#define UART5_BASE (APB1PERIPH_BASE + 0x5000UL)#define UART4_BASE (APB1PERIPH_BASE + 0x4C00UL)#define USART3_BASE (APB1PERIPH_BASE + 0x4800UL)#define USART2_BASE (APB1PERIPH_BASE + 0x4400UL)#define SPDIFRX_BASE (APB1PERIPH_BASE + 0x4000UL)#define SPI3_BASE (APB1PERIPH_BASE + 0x3C00UL)#define SPI2_BASE (APB1PERIPH_BASE + 0x3800UL)#define CAN3_BASE (APB1PERIPH_BASE + 0x3400UL)#define IWDG_BASE (APB1PERIPH_BASE + 0x3000UL)#define WWDG_BASE (APB1PERIPH_BASE + 0x2C00UL)#define RTC_BASE (APB1PERIPH_BASE + 0x2800UL)#define LPTIM1_BASE (APB1PERIPH_BASE + 0x2400UL)#define TIM14_BASE (APB1PERIPH_BASE + 0x2000UL)#define TIM13_BASE (APB1PERIPH_BASE + 0x1C00UL)#define TIM12_BASE (APB1PERIPH_BASE + 0x1800UL)#define TIM7_BASE (APB1PERIPH_BASE + 0x1400UL)#define TIM6_BASE (APB1PERIPH_BASE + 0x1000UL)#define TIM5_BASE (APB1PERIPH_BASE + 0x0C00UL)#define TIM4_BASE (APB1PERIPH_BASE + 0x0800UL)#define TIM3_BASE (APB1PERIPH_BASE + 0x0400UL)#define TIM2_BASE (APB1PERIPH_BASE + 0x0000UL)#define AHB2PERIPH_BASE (PERIPH_BASE + 0x10000000UL)#define FLASH_BASE FLASHAXI_BASE#define FLASH_OTP_END 0x1FF0F41FUL#define FLASH_OTP_BASE 0x1FF0F000UL#define FLASH_END 0x081FFFFFUL#define SRAM2_BASE 0x2007C000UL#define SRAM1_BASE 0x20020000UL#define QSPI_R_BASE 0xA0001000UL#define QSPI_BASE 0x90000000UL#define BKPSRAM_BASE 0x40024000UL#define RAMDTCM_BASE 0x20000000UL#define FLASHAXI_BASE 0x08000000UL#define FLASHITCM_BASE 0x00200000UL#define RAMITCM_BASE 0x00000000UL#define __CM7_REV 0x0100U#define ATOMIC_MODIFYH_REG(REG,CLEARMSK,SETMASK) do { uint16_t val; do { val = (__LDREXH((__IO uint16_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_CLEARH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) & ~(BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_SETH_BIT(REG,BIT) do { uint16_t val; do { val = __LDREXH((__IO uint16_t *)&(REG)) | (BIT); } while ((__STREXH(val,(__IO uint16_t *)&(REG))) != 0U); } while(0)#define ATOMIC_MODIFY_REG(REG,CLEARMSK,SETMASK) do { uint32_t val; do { val = (__LDREXW((__IO uint32_t *)&(REG)) & ~(CLEARMSK)) | (SETMASK); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define ATOMIC_CLEAR_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) & ~(BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define ATOMIC_SET_BIT(REG,BIT) do { uint32_t val; do { val = __LDREXW((__IO uint32_t *)&(REG)) | (BIT); } while ((__STREXW(val,(__IO uint32_t *)&(REG))) != 0U); } while(0)#define POSITION_VAL(VAL) (__CLZ(__RBIT(VAL)))#define MODIFY_REG(REG,CLEARMASK,SETMASK) WRITE_REG((REG), (((READ_REG(REG)) & (~(CLEARMASK))) | (SETMASK)))#define READ_REG(REG) ((REG))#define WRITE_REG(REG,VAL) ((REG) = (VAL))#define CLEAR_REG(REG) ((REG) = (0x0))#define CLEAR_BIT(REG,BIT) ((REG) &= ~(BIT))#define IS_FUNCTIONAL_STATE(STATE) (((STATE) == DISABLE) || ((STATE) == ENABLE))#define __STM32F7_CMSIS_VERSION ((__STM32F7_CMSIS_VERSION_MAIN << 24) |(__STM32F7_CMSIS_VERSION_SUB1 << 16) |(__STM32F7_CMSIS_VERSION_SUB2 << 8 ) |(__STM32F7_CMSIS_VERSION_RC))#define __STM32F7_CMSIS_VERSION_RC (0x00)#define __STM32F7_CMSIS_VERSION_SUB2 (0x09)#define __STM32F7_CMSIS_VERSION_SUB1 (0x02)#define __GPIOA_CLK_SLEEP_ENABLE __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE#define __GPIOA_CLK_SLEEP_DISABLE __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE#define __GPIOA_CLK_ENABLE __HAL_RCC_GPIOA_CLK_ENABLE#define __GPIOA_CLK_DISABLE __HAL_RCC_GPIOA_CLK_DISABLE#define __FSMC_CLK_ENABLE __HAL_RCC_FSMC_CLK_ENABLE#define __FSMC_CLK_DISABLE __HAL_RCC_FSMC_CLK_DISABLE#define __FMC_RELEASE_RESET __HAL_RCC_FMC_RELEASE_RESET#define __FMC_FORCE_RESET __HAL_RCC_FMC_FORCE_RESET#define __FMC_CLK_SLEEP_ENABLE __HAL_RCC_FMC_CLK_SLEEP_ENABLE#define __FMC_CLK_SLEEP_DISABLE __HAL_RCC_FMC_CLK_SLEEP_DISABLE#define __FMC_CLK_ENABLE __HAL_RCC_FMC_CLK_ENABLE#define __FMC_CLK_DISABLE __HAL_RCC_FMC_CLK_DISABLE#define __FLITF_CLK_SLEEP_DISABLE __HAL_RCC_FLITF_CLK_SLEEP_DISABLE#define __FLITF_CLK_SLEEP_ENABLE __HAL_RCC_FLITF_CLK_SLEEP_ENABLE#define __FLITF_RELEASE_RESET __HAL_RCC_FLITF_RELEASE_RESET#define __FLITF_FORCE_RESET __HAL_RCC_FLITF_FORCE_RESET#define __FLITF_CLK_ENABLE __HAL_RCC_FLITF_CLK_ENABLE#define __FLITF_CLK_DISABLE __HAL_RCC_FLITF_CLK_DISABLE#define __FLASH_RELEASE_RESET __HAL_RCC_FLASH_RELEASE_RESET#define __FLASH_FORCE_RESET __HAL_RCC_FLASH_FORCE_RESET#define __FLASH_CLK_SLEEP_ENABLE __HAL_RCC_FLASH_CLK_SLEEP_ENABLE#define __FLASH_CLK_SLEEP_DISABLE __HAL_RCC_FLASH_CLK_SLEEP_DISABLE#define __FLASH_CLK_ENABLE __HAL_RCC_FLASH_CLK_ENABLE#define __FLASH_CLK_DISABLE __HAL_RCC_FLASH_CLK_DISABLE#define __FIREWALL_CLK_ENABLE __HAL_RCC_FIREWALL_CLK_ENABLE#define __FIREWALL_CLK_DISABLE __HAL_RCC_FIREWALL_CLK_DISABLE#define __ETHMACTX_CLK_ENABLE __HAL_RCC_ETHMACTX_CLK_ENABLE#define __ETHMACTX_CLK_DISABLE __HAL_RCC_ETHMACTX_CLK_DISABLE#define __ETHMACRX_CLK_ENABLE __HAL_RCC_ETHMACRX_CLK_ENABLE#define __ETHMACRX_CLK_DISABLE __HAL_RCC_ETHMACRX_CLK_DISABLE#define __ETHMAC_RELEASE_RESET __HAL_RCC_ETHMAC_RELEASE_RESET#define __ETHMAC_FORCE_RESET __HAL_RCC_ETHMAC_FORCE_RESET#define __ETHMAC_CLK_ENABLE __HAL_RCC_ETHMAC_CLK_ENABLE#define __ETHMAC_CLK_DISABLE __HAL_RCC_ETHMAC_CLK_DISABLE#define __DMA2_RELEASE_RESET __HAL_RCC_DMA2_RELEASE_RESET#define __DMA2_FORCE_RESET __HAL_RCC_DMA2_FORCE_RESET#define __DMA2_CLK_SLEEP_ENABLE __HAL_RCC_DMA2_CLK_SLEEP_ENABLE#define __DMA2_CLK_SLEEP_DISABLE __HAL_RCC_DMA2_CLK_SLEEP_DISABLE#define __DMA2_CLK_ENABLE __HAL_RCC_DMA2_CLK_ENABLE#define __DMA2_CLK_DISABLE __HAL_RCC_DMA2_CLK_DISABLE#define __DMA1_RELEASE_RESET __HAL_RCC_DMA1_RELEASE_RESET#define __DMA1_FORCE_RESET __HAL_RCC_DMA1_FORCE_RESET#define __DMA1_CLK_SLEEP_ENABLE __HAL_RCC_DMA1_CLK_SLEEP_ENABLE#define __DMA1_CLK_SLEEP_DISABLE __HAL_RCC_DMA1_CLK_SLEEP_DISABLE#define __DMA1_CLK_ENABLE __HAL_RCC_DMA1_CLK_ENABLE#define __DMA1_CLK_DISABLE __HAL_RCC_DMA1_CLK_DISABLE#define __DFSDM_RELEASE_RESET __HAL_RCC_DFSDM_RELEASE_RESET#define __DFSDM_FORCE_RESET __HAL_RCC_DFSDM_FORCE_RESET#define __DFSDM_CLK_SLEEP_ENABLE __HAL_RCC_DFSDM_CLK_SLEEP_ENABLE#define __DFSDM_CLK_SLEEP_DISABLE __HAL_RCC_DFSDM_CLK_SLEEP_DISABLE#define __DFSDM_CLK_ENABLE __HAL_RCC_DFSDM_CLK_ENABLE#define __DFSDM_CLK_DISABLE __HAL_RCC_DFSDM_CLK_DISABLE#define __DBGMCU_RELEASE_RESET __HAL_RCC_DBGMCU_RELEASE_RESET#define __DBGMCU_FORCE_RESET __HAL_RCC_DBGMCU_FORCE_RESET#define __DBGMCU_CLK_DISABLE __HAL_RCC_DBGMCU_CLK_DISABLE#define __DBGMCU_CLK_ENABLE __HAL_RCC_DBGMCU_CLK_ENABLE#define __DAC1_RELEASE_RESET __HAL_RCC_DAC1_RELEASE_RESET#define __DAC1_FORCE_RESET __HAL_RCC_DAC1_FORCE_RESET#define __DAC1_CLK_SLEEP_ENABLE __HAL_RCC_DAC1_CLK_SLEEP_ENABLE#define __DAC1_CLK_SLEEP_DISABLE __HAL_RCC_DAC1_CLK_SLEEP_DISABLE#define __DAC1_CLK_ENABLE __HAL_RCC_DAC1_CLK_ENABLE#define __DAC1_CLK_DISABLE __HAL_RCC_DAC1_CLK_DISABLE#define __DAC_RELEASE_RESET __HAL_RCC_DAC_RELEASE_RESET#define __DAC_FORCE_RESET __HAL_RCC_DAC_FORCE_RESET#define __DAC_CLK_ENABLE __HAL_RCC_DAC_CLK_ENABLE#define __DAC_CLK_DISABLE __HAL_RCC_DAC_CLK_DISABLE#define __CRC_RELEASE_RESET __HAL_RCC_CRC_RELEASE_RESET#define __CRC_FORCE_RESET __HAL_RCC_CRC_FORCE_RESET#define __CRC_CLK_SLEEP_ENABLE __HAL_RCC_CRC_CLK_SLEEP_ENABLE#define __CRC_CLK_SLEEP_DISABLE __HAL_RCC_CRC_CLK_SLEEP_DISABLE#define __CRC_CLK_ENABLE __HAL_RCC_CRC_CLK_ENABLE#define __CRC_CLK_DISABLE __HAL_RCC_CRC_CLK_DISABLE#define __CEC_RELEASE_RESET __HAL_RCC_CEC_RELEASE_RESET#define __CEC_FORCE_RESET __HAL_RCC_CEC_FORCE_RESET#define __COMP_CLK_SLEEP_DISABLE __HAL_RCC_COMP_CLK_SLEEP_DISABLE#define __COMP_CLK_SLEEP_ENABLE __HAL_RCC_COMP_CLK_SLEEP_ENABLE#define __COMP_RELEASE_RESET __HAL_RCC_COMP_RELEASE_RESET#define __COMP_FORCE_RESET __HAL_RCC_COMP_FORCE_RESET#define __COMP_CLK_ENABLE __HAL_RCC_COMP_CLK_ENABLE#define __COMP_CLK_DISABLE __HAL_RCC_COMP_CLK_DISABLE#define __CEC_CLK_ENABLE __HAL_RCC_CEC_CLK_ENABLE#define __CEC_CLK_DISABLE __HAL_RCC_CEC_CLK_DISABLE#define __CAN2_RELEASE_RESET __HAL_RCC_CAN2_RELEASE_RESET#define __CAN2_FORCE_RESET __HAL_RCC_CAN2_FORCE_RESET#define __CAN2_CLK_ENABLE __HAL_RCC_CAN2_CLK_ENABLE#define __CAN2_CLK_DISABLE __HAL_RCC_CAN2_CLK_DISABLE#define __CAN_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET#define __CAN_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET#define __CAN_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE#define __CAN_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE#define __CAN1_RELEASE_RESET __HAL_RCC_CAN1_RELEASE_RESET#define __CAN1_FORCE_RESET __HAL_RCC_CAN1_FORCE_RESET#define __CAN1_CLK_SLEEP_ENABLE __HAL_RCC_CAN1_CLK_SLEEP_ENABLE#define __CAN1_CLK_SLEEP_DISABLE __HAL_RCC_CAN1_CLK_SLEEP_DISABLE#define __CAN1_CLK_ENABLE __HAL_RCC_CAN1_CLK_ENABLE#define __CAN1_CLK_DISABLE __HAL_RCC_CAN1_CLK_DISABLE#define __BKP_RELEASE_RESET __HAL_RCC_BKP_RELEASE_RESET#define __BKP_FORCE_RESET __HAL_RCC_BKP_FORCE_RESET#define __BKP_CLK_ENABLE __HAL_RCC_BKP_CLK_ENABLE#define __BKP_CLK_DISABLE __HAL_RCC_BKP_CLK_DISABLE#define __APB2_RELEASE_RESET __HAL_RCC_APB2_RELEASE_RESET#define __APB2_FORCE_RESET __HAL_RCC_APB2_FORCE_RESET#define __APB1_RELEASE_RESET __HAL_RCC_APB1_RELEASE_RESET#define __APB1_FORCE_RESET __HAL_RCC_APB1_FORCE_RESET#define __AHB3_RELEASE_RESET __HAL_RCC_AHB3_RELEASE_RESET#define __AHB3_FORCE_RESET __HAL_RCC_AHB3_FORCE_RESET#define __AHB2_RELEASE_RESET __HAL_RCC_AHB2_RELEASE_RESET#define __AHB2_FORCE_RESET __HAL_RCC_AHB2_FORCE_RESET#define __AHB1_RELEASE_RESET __HAL_RCC_AHB1_RELEASE_RESET#define __AHB1_FORCE_RESET __HAL_RCC_AHB1_FORCE_RESET#define __AHB_RELEASE_RESET __HAL_RCC_AHB_RELEASE_RESET#define __AHB_FORCE_RESET __HAL_RCC_AHB_FORCE_RESET#define __AFIO_RELEASE_RESET __HAL_RCC_AFIO_RELEASE_RESET#define __AFIO_FORCE_RESET __HAL_RCC_AFIO_FORCE_RESET#define __AFIO_CLK_ENABLE __HAL_RCC_AFIO_CLK_ENABLE#define __AFIO_CLK_DISABLE __HAL_RCC_AFIO_CLK_DISABLE#define __CRYP_RELEASE_RESET __HAL_RCC_CRYP_RELEASE_RESET#define __CRYP_FORCE_RESET __HAL_RCC_CRYP_FORCE_RESET#define __CRYP_CLK_DISABLE __HAL_RCC_CRYP_CLK_DISABLE#define __CRYP_CLK_ENABLE __HAL_RCC_CRYP_CLK_ENABLE#define __CRYP_CLK_SLEEP_DISABLE __HAL_RCC_CRYP_CLK_SLEEP_DISABLE#define __CRYP_CLK_SLEEP_ENABLE __HAL_RCC_CRYP_CLK_SLEEP_ENABLE#define __AES_RELEASE_RESET __HAL_RCC_AES_RELEASE_RESET#define __AES_FORCE_RESET __HAL_RCC_AES_FORCE_RESET#define __AES_CLK_SLEEP_ENABLE __HAL_RCC_AES_CLK_SLEEP_ENABLE#define __AES_CLK_SLEEP_DISABLE __HAL_RCC_AES_CLK_SLEEP_DISABLE#define __AES_CLK_ENABLE __HAL_RCC_AES_CLK_ENABLE#define __AES_CLK_DISABLE __HAL_RCC_AES_CLK_DISABLE#define __ADC3_RELEASE_RESET __HAL_RCC_ADC3_RELEASE_RESET#define __ADC3_FORCE_RESET __HAL_RCC_ADC3_FORCE_RESET#define __ADC3_CLK_ENABLE __HAL_RCC_ADC3_CLK_ENABLE#define __ADC3_CLK_DISABLE __HAL_RCC_ADC3_CLK_DISABLE#define __ADC2_RELEASE_RESET __HAL_RCC_ADC2_RELEASE_RESET#define __ADC2_FORCE_RESET __HAL_RCC_ADC2_FORCE_RESET#define __ADC2_CLK_ENABLE __HAL_RCC_ADC2_CLK_ENABLE#define __ADC2_CLK_DISABLE __HAL_RCC_ADC2_CLK_DISABLE#define __ADC1_CLK_SLEEP_DISABLE __HAL_RCC_ADC1_CLK_SLEEP_DISABLE#define __ADC1_CLK_SLEEP_ENABLE __HAL_RCC_ADC1_CLK_SLEEP_ENABLE#define __ADC1_RELEASE_RESET __HAL_RCC_ADC1_RELEASE_RESET#define __ADC1_FORCE_RESET __HAL_RCC_ADC1_FORCE_RESET#define __ADC1_CLK_ENABLE __HAL_RCC_ADC1_CLK_ENABLE#define __ADC1_CLK_DISABLE __HAL_RCC_ADC1_CLK_DISABLE#define __ADC_RELEASE_RESET __HAL_RCC_ADC_RELEASE_RESET#define __ADC_FORCE_RESET __HAL_RCC_ADC_FORCE_RESET#define __ADC_CLK_SLEEP_ENABLE __HAL_RCC_ADC_CLK_SLEEP_ENABLE#define __ADC_CLK_SLEEP_DISABLE __HAL_RCC_ADC_CLK_SLEEP_DISABLE#define __ADC_CLK_ENABLE __HAL_RCC_ADC_CLK_ENABLE#define __ADC_CLK_DISABLE __HAL_RCC_ADC_CLK_DISABLE#define HAL_RC48_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_RCCEx_EnableHSI48_VREFINT() : HAL_RCCEx_DisableHSI48_VREFINT())#define HAL_RCC_CCSCallback HAL_RCC_CSSCallback#define RCC_StopWakeUpClock_HSI RCC_STOP_WAKEUPCLOCK_HSI#define RCC_StopWakeUpClock_MSI RCC_STOP_WAKEUPCLOCK_MSI#define __HAL_PVD_EXTI_GET_FLAG __HAL_PWR_PVD_EXTI_GET_FLAG#define __HAL_PVD_EXTI_GENERATE_SWIT __HAL_PWR_PVD_EXTI_GENERATE_SWIT#define __HAL_PVD_EXTI_ENABLE_IT __HAL_PWR_PVD_EXTI_ENABLE_IT#define __HAL_PVD_EXTI_DISABLE_IT __HAL_PWR_PVD_EXTI_DISABLE_IT#define __HAL_PVD_EXTI_CLEAR_FLAG __HAL_PWR_PVD_EXTI_CLEAR_FLAG#define __HAL_PWR_VDDUSB_ENABLE HAL_PWREx_EnableVddUSB#define __HAL_PWR_VDDUSB_DISABLE HAL_PWREx_DisableVddUSB#define __HAL_PWR_VDDIO2_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_VDDIO2_EXTI_CLEAR_EGDE_TRIGGER __HAL_PWR_VDDIO2_EXTI_DISABLE_FALLING_EDGE#define __HAL_PWR_VDDIO2_ENABLE HAL_PWREx_EnableVddIO2#define __HAL_PWR_VDDIO2_DISABLE HAL_PWREx_DisableVddIO2#define __HAL_PWR_SRAM2CONTENT_PRESERVE_ENABLE HAL_PWREx_EnableSRAM2ContentRetention#define __HAL_PWR_SRAM2CONTENT_PRESERVE_DISABLE HAL_PWREx_DisableSRAM2ContentRetention#define __HAL_PWR_PVM_ENABLE() do { HAL_PWREx_EnablePVM1();HAL_PWREx_EnablePVM2(); HAL_PWREx_EnablePVM3();HAL_PWREx_EnablePVM4(); } while(0)#define __HAL_PWR_PVM_DISABLE() do { HAL_PWREx_DisablePVM1();HAL_PWREx_DisablePVM2(); HAL_PWREx_DisablePVM3();HAL_PWREx_DisablePVM4(); } while(0)#define __HAL_PWR_PVD_EXTI_SET_RISING_EDGE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_SET_FALLING_EGDE_TRIGGER __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define __HAL_PWR_PVD_EXTI_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT#define __HAL_PWR_PVD_EXTI_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT#define __HAL_PWR_PVD_EXTI_CLEAR_EGDE_TRIGGER() do { __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE(); __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE(); } while(0)#define __HAL_PWR_PULL_UP_DOWN_CONFIG_ENABLE HAL_PWREx_EnablePullUpPullDownConfig#define __HAL_PWR_PULL_UP_DOWN_CONFIG_DISABLE HAL_PWREx_DisablePullUpPullDownConfig#define __HAL_PWR_INTERNALWAKEUP_ENABLE HAL_PWREx_EnableInternalWakeUpLine#define __HAL_PWR_INTERNALWAKEUP_DISABLE HAL_PWREx_DisableInternalWakeUpLine#define __HAL_PVM_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_ENABLE#define __HAL_PVM_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_RISINGTRIGGER_DISABLE#define __HAL_PVM_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_ENABLE#define __HAL_PVM_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVM_EXTI_FALLINGTRIGGER_DISABLE#define __HAL_PVM_EVENT_ENABLE __HAL_PWR_PVM_EVENT_ENABLE#define __HAL_PVM_EVENT_DISABLE __HAL_PWR_PVM_EVENT_DISABLE#define __HAL_PVD_EXTI_RISINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_RISING_EDGE#define __HAL_PVD_EXTI_RISINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_RISING_EDGE#define __HAL_PVD_EXTI_FALLINGTRIGGER_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_FALLING_EDGE#define __HAL_PVD_EXTI_FALLINGTRIGGER_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_FALLING_EDGE#define __HAL_PVD_EVENT_ENABLE __HAL_PWR_PVD_EXTI_ENABLE_EVENT#define __HAL_PVD_EVENT_DISABLE __HAL_PWR_PVD_EXTI_DISABLE_EVENT#define __OPAMP_OFFSET_TRIM_SET OPAMP_OFFSET_TRIM_SET#define __OPAMP_OFFSET_TRIM_BITSPOSITION OPAMP_OFFSET_TRIM_BITSPOSITION#define __OPAMP_CSR_OPAXCALOUT OPAMP_CSR_OPAXCALOUT#define __OPAMP_CSR_ANAWSELX OPAMP_CSR_ANAWSELX#define __OPAMP_CSR_ALL_SWITCHES OPAMP_CSR_ALL_SWITCHES#define __OPAMP_CSR_OPAXLPM OPAMP_CSR_OPAXLPM#define __OPAMP_CSR_OPAXCAL_H OPAMP_CSR_OPAXCAL_H#define __OPAMP_CSR_OPAXCAL_L OPAMP_CSR_OPAXCAL_L#define __OPAMP_CSR_S6SELX OPAMP_CSR_S6SELX#define __OPAMP_CSR_S5SELX OPAMP_CSR_S5SELX#define __OPAMP_CSR_S4SELX OPAMP_CSR_S4SELX#define __OPAMP_CSR_S3SELX OPAMP_CSR_S3SELX#define __OPAMP_CSR_OPAXPD OPAMP_CSR_OPAXPD#define __HAL_LPTIM_GET_ITSTATUS __HAL_LPTIM_GET_IT_SOURCE#define __HAL_LPTIM_DISABLE_INTERRUPT __HAL_LPTIM_DISABLE_IT#define __HAL_LPTIM_ENABLE_INTERRUPT __HAL_LPTIM_ENABLE_IT#define __HAL_IWDG_DISABLE_WRITE_ACCESS IWDG_DISABLE_WRITE_ACCESS#define __HAL_IWDG_ENABLE_WRITE_ACCESS IWDG_ENABLE_WRITE_ACCESS#define IS_IRDA_ONEBIT_SAMPLE IS_IRDA_ONE_BIT_SAMPLE#define __IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION#define __IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE#define __HAL_IRDA_MASK_COMPUTATION IRDA_MASK_COMPUTATION#define __HAL_IRDA_GETCLOCKSOURCE IRDA_GETCLOCKSOURCE#define __IRDA_ENABLE __HAL_IRDA_ENABLE#define __IRDA_DISABLE __HAL_IRDA_DISABLE#define IS_I2S_INSTANCE_EXT IS_I2S_ALL_INSTANCE_EXT#define IS_I2S_INSTANCE IS_I2S_ALL_INSTANCE#define __HAL_I2C_FREQRANGE I2C_FREQRANGE#define __HAL_I2C_MEM_ADD_LSB I2C_MEM_ADD_LSB#define __HAL_I2C_MEM_ADD_MSB I2C_MEM_ADD_MSB#define __HAL_I2C_10BIT_HEADER_READ I2C_10BIT_HEADER_READ#define __HAL_I2C_10BIT_HEADER_WRITE I2C_10BIT_HEADER_WRITE#define __HAL_I2C_10BIT_ADDRESS I2C_10BIT_ADDRESS#define __HAL_I2C_7BIT_ADD_READ I2C_7BIT_ADD_READ#define __HAL_I2C_7BIT_ADD_WRITE I2C_7BIT_ADD_WRITE#define __HAL_I2C_SPEED I2C_SPEED#define __HAL_I2C_SPEED_FAST I2C_SPEED_FAST#define __HAL_I2C_SPEED_STANDARD I2C_SPEED_STANDARD#define __HAL_I2C_RISE_TIME I2C_RISE_TIME#define __HAL_I2C_FREQ_RANGE I2C_FREQ_RANGE#define __HAL_I2C_GENERATE_START I2C_GENERATE_START#define __HAL_I2C_RESET_CR2 I2C_RESET_CR2#define IS_OB_WDG_SOURCE IS_OB_IWDG_SOURCE#define IS_NBSECTORS IS_FLASH_NBSECTORS#define IS_TYPEERASE IS_FLASH_TYPEERASE#define IS_TYPEPROGRAMFLASH IS_FLASH_TYPEPROGRAM#define IS_TYPEPROGRAM IS_FLASH_TYPEPROGRAM#define IS_WRPAREA IS_OB_WRPAREA#define IS_DAC_WAVE(WAVE) (((WAVE) == DAC_WAVE_NONE) || ((WAVE) == DAC_WAVE_NOISE)|| ((WAVE) == DAC_WAVE_TRIANGLE))#define __HAL_COMP_GET_EXTI_LINE COMP_GET_EXTI_LINE#define __HAL_COMP_EXTI_CLEAR_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_CLEAR_FLAG() : __HAL_COMP_COMP2_EXTI_CLEAR_FLAG())#define __HAL_COMP_EXTI_GET_FLAG(__FLAG__) (((__FLAG__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_GET_FLAG() : __HAL_COMP_COMP2_EXTI_GET_FLAG())#define __HAL_COMP_EXTI_DISABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_IT() : __HAL_COMP_COMP2_EXTI_DISABLE_IT())#define __HAL_COMP_EXTI_ENABLE_IT(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_IT() : __HAL_COMP_COMP2_EXTI_ENABLE_IT())#define __HAL_COMP_EXTI_FALLING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_FALLING_EDGE())#define __HAL_COMP_EXTI_FALLING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_FALLING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_FALLING_EDGE())#define __HAL_COMP_EXTI_RISING_IT_DISABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_DISABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_DISABLE_RISING_EDGE())#define __HAL_COMP_EXTI_RISING_IT_ENABLE(__EXTILINE__) (((__EXTILINE__) == COMP_EXTI_LINE_COMP1) ? __HAL_COMP_COMP1_EXTI_ENABLE_RISING_EDGE() : __HAL_COMP_COMP2_EXTI_ENABLE_RISING_EDGE())#define __HAL_UNFREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM2#define __HAL_FREEZE_LPTIM2_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM2#define __HAL_UNFREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_LPTIM1#define __HAL_FREEZE_LPTIM1_DBGMCU __HAL_DBGMCU_FREEZE_LPTIM1#define __HAL_UNFREEZE_CAN1_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN1#define __HAL_FREEZE_CAN1_DBGMCU __HAL_DBGMCU_FREEZE_CAN1#define __HAL_UNFREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C3_TIMEOUT#define __HAL_FREEZE_I2C3_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C3_TIMEOUT#define __HAL_UNFREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C2_TIMEOUT#define __HAL_FREEZE_I2C2_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C2_TIMEOUT#define __HAL_UNFREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_UNFREEZE_I2C1_TIMEOUT#define __HAL_FREEZE_I2C1_TIMEOUT_DBGMCU __HAL_DBGMCU_FREEZE_I2C1_TIMEOUT#define __HAL_UNFREEZE_IWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_IWDG#define __HAL_FREEZE_IWDG_DBGMCU __HAL_DBGMCU_FREEZE_IWDG#define __HAL_UNFREEZE_WWDG_DBGMCU __HAL_DBGMCU_UNFREEZE_WWDG#define __HAL_FREEZE_WWDG_DBGMCU __HAL_DBGMCU_FREEZE_WWDG#define __HAL_UNFREEZE_RTC_DBGMCU __HAL_DBGMCU_UNFREEZE_RTC#define __HAL_FREEZE_RTC_DBGMCU __HAL_DBGMCU_FREEZE_RTC#define __HAL_UNFREEZE_TIM17_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM17#define __HAL_FREEZE_TIM17_DBGMCU __HAL_DBGMCU_FREEZE_TIM17#define __HAL_UNFREEZE_TIM16_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM16#define __HAL_FREEZE_TIM16_DBGMCU __HAL_DBGMCU_FREEZE_TIM16#define __HAL_UNFREEZE_TIM15_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM15#define __HAL_FREEZE_TIM15_DBGMCU __HAL_DBGMCU_FREEZE_TIM15#define __HAL_UNFREEZE_CAN2_DBGMCU __HAL_DBGMCU_UNFREEZE_CAN2#define __HAL_FREEZE_CAN2_DBGMCU __HAL_DBGMCU_FREEZE_CAN2#define __HAL_UNFREEZE_TIM14_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM14#define __HAL_FREEZE_TIM14_DBGMCU __HAL_DBGMCU_FREEZE_TIM14#define __HAL_UNFREEZE_TIM13_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM13#define __HAL_FREEZE_TIM13_DBGMCU __HAL_DBGMCU_FREEZE_TIM13#define __HAL_UNFREEZE_TIM12_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM12#define __HAL_FREEZE_TIM12_DBGMCU __HAL_DBGMCU_FREEZE_TIM12#define __HAL_UNFREEZE_TIM11_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM11#define __HAL_FREEZE_TIM11_DBGMCU __HAL_DBGMCU_FREEZE_TIM11#define __HAL_UNFREEZE_TIM10_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM10#define __HAL_FREEZE_TIM10_DBGMCU __HAL_DBGMCU_FREEZE_TIM10#define __HAL_UNFREEZE_TIM9_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM9#define __HAL_FREEZE_TIM9_DBGMCU __HAL_DBGMCU_FREEZE_TIM9#define __HAL_UNFREEZE_TIM8_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM8#define __HAL_FREEZE_TIM8_DBGMCU __HAL_DBGMCU_FREEZE_TIM8#define __HAL_UNFREEZE_TIM7_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM7#define __HAL_FREEZE_TIM7_DBGMCU __HAL_DBGMCU_FREEZE_TIM7#define __HAL_UNFREEZE_TIM6_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM6#define __HAL_FREEZE_TIM6_DBGMCU __HAL_DBGMCU_FREEZE_TIM6#define __HAL_UNFREEZE_TIM5_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM5#define __HAL_FREEZE_TIM5_DBGMCU __HAL_DBGMCU_FREEZE_TIM5#define __HAL_UNFREEZE_TIM4_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM4#define __HAL_FREEZE_TIM4_DBGMCU __HAL_DBGMCU_FREEZE_TIM4#define __HAL_UNFREEZE_TIM3_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM3#define __HAL_FREEZE_TIM3_DBGMCU __HAL_DBGMCU_FREEZE_TIM3#define __HAL_UNFREEZE_TIM2_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM2#define __HAL_FREEZE_TIM2_DBGMCU __HAL_DBGMCU_FREEZE_TIM2#define __HAL_UNFREEZE_TIM1_DBGMCU __HAL_DBGMCU_UNFREEZE_TIM1#define __HAL_FREEZE_TIM1_DBGMCU __HAL_DBGMCU_FREEZE_TIM1#define IS_DAC_GENERATE_WAVE IS_DAC_WAVE#define __HAL_DHR12RD_ALIGNEMENT DAC_DHR12RD_ALIGNMENT#define __HAL_DHR12R2_ALIGNEMENT DAC_DHR12R2_ALIGNMENT#define __HAL_DHR12R1_ALIGNEMENT DAC_DHR12R1_ALIGNMENT#define __HAL_ADC_CFGR1_DMACONTREQ ADC_CFGR1_DMACONTREQ#define __HAL_ADC_CFGR1_SCANDIR ADC_CFGR1_SCANDIR#define __HAL_ADC_CFGR1_OVERRUN ADC_CFGR1_OVERRUN#define __HAL_ADC_CFGR1_CONTINUOUS ADC_CFGR1_CONTINUOUS#define __HAL_ADC_CFGR1_AUTOWAIT ADC_CFGR1_AUTOWAIT#define __HAL_ADC_CFGR1_AUTOOFF ADC_CFGR1_AUTOOFF#define __HAL_ADC_CFGR1_REG_DISCCONTINUOUS ADC_CFGR1_REG_DISCCONTINUOUS#define __HAL_ADC_CHSELR_CHANNEL ADC_CHSELR_CHANNEL#define __HAL_ADC_JSQR ADC_JSQR#define __HAL_ADC_CR2_DMAContReq ADC_CR2_DMAContReq#define __HAL_ADC_CR2_EOCSelection ADC_CR2_EOCSelection#define __HAL_ADC_CR1_SCANCONV ADC_CR1_SCANCONV#define __HAL_ADC_CR1_DISCONTINUOUS ADC_CR1_DISCONTINUOUS#define __HAL_ADC_CR2_CONTINUOUS ADC_CR2_CONTINUOUS#define __HAL_ADC_SQR1_RK ADC_SQR1_RK#define __HAL_ADC_SQR2_RK ADC_SQR2_RK#define __HAL_ADC_SQR3_RK ADC_SQR3_RK#define __HAL_ADC_SMPR2 ADC_SMPR2#define __HAL_ADC_SMPR1 ADC_SMPR1#define __HAL_ADC_SQR1 ADC_SQR1#define __HAL_ADC_GET_CLOCK_PRESCALER ADC_GET_CLOCK_PRESCALER#define __HAL_ADC_CLOCK_PRESCALER_RANGE ADC_CLOCK_PRESCALER_RANGE#define __HAL_ADC_CONVCYCLES_MAX_RANGE ADC_CONVCYCLES_MAX_RANGE#define __HAL_ADC_CR1_SCAN ADC_CR1_SCAN_SET#define __HAL_ADC_CR1_DISCONTINUOUS_NUM ADC_CR1_DISCONTINUOUS_NUM#define __HAL_ADC_JSQR_RK_JL ADC_JSQR_RK_JL#define __HAL_ADC_JSQR_JL ADC_JSQR_JL_SHIFT#define __HAL_ADC_SQR1_L ADC_SQR1_L_SHIFT#define __HAL_ADC_MULTI_SLAVE ADC_MULTI_SLAVE#define __HAL_ADC_COMMON_ADC_OTHER ADC_COMMON_ADC_OTHER#define __HAL_ADC_NONMULTIMODE_OR_MULTIMODEMASTER ADC_NONMULTIMODE_OR_MULTIMODEMASTER#define __ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE#define __HAL_ADC_MULTIMODE_IS_ENABLED ADC_MULTIMODE_IS_ENABLE#define __HAL_ADC_COMMON_CCR_MULTI ADC_COMMON_CCR_MULTI#define __HAL_ADC_COMMON_REGISTER ADC_COMMON_REGISTER#define __HAL_ADC_AWD23THRESHOLD_SHIFT_RESOLUTION ADC_AWD23THRESHOLD_SHIFT_RESOLUTION#define __HAL_ADC_AWD1THRESHOLD_SHIFT_RESOLUTION ADC_AWD1THRESHOLD_SHIFT_RESOLUTION#define __HAL_ADC_OFFSET_SHIFT_RESOLUTION ADC_OFFSET_SHIFT_RESOLUTION#define __HAL_ADC_TRX_HIGHTHRESHOLD ADC_TRX_HIGHTHRESHOLD#define __HAL_ADC_CALFACT_DIFF_GET ADC_CALFACT_DIFF_GET#define __HAL_ADC_CALFACT_DIFF_SET ADC_CALFACT_DIFF_SET#define __HAL_ADC_DIFSEL_CHANNEL ADC_DIFSEL_CHANNEL#define __HAL_ADC_OFR_CHANNEL ADC_OFR_CHANNEL#define __HAL_ADC_JSQR_JEXTSEL ADC_JSQR_JEXTSEL_SET#define __HAL_ADC_CFGR_EXTSEL ADC_CFGR_EXTSEL_SET#define __HAL_ADC_CFGR_DMACONTREQ ADC_CFGR_DMACONTREQ#define __HAL_ADC_CFGR_OVERRUN ADC_CFGR_OVERRUN#define __HAL_ADC_CFGR_CONTINUOUS ADC_CFGR_CONTINUOUS#define __HAL_ADC_CFGR_AUTOWAIT ADC_CFGR_AUTOWAIT#define __HAL_ADC_CFGR_DISCONTINUOUS_NUM ADC_CFGR_DISCONTINUOUS_NUM#define __HAL_ADC_CFGR_REG_DISCCONTINUOUS ADC_CFGR_REG_DISCCONTINUOUS#define __HAL_ADC_CFGR_INJECT_DISCCONTINUOUS ADC_CFGR_INJECT_DISCCONTINUOUS#define __HAL_ADC_CFGR_INJECT_CONTEXT_QUEUE ADC_CFGR_INJECT_CONTEXT_QUEUE#define __HAL_ADC_CFGR_INJECT_AUTO_CONVERSION ADC_CFGR_INJECT_AUTO_CONVERSION#define __HAL_ADC_CFGR_AWD23CR ADC_CFGR_AWD23CR#define __HAL_ADC_CFGR_AWD1CH ADC_CFGR_AWD1CH_SHIFT#define __HAL_ADC_JSQR_RK ADC_JSQR_RK#define __HAL_ADC_GET_RESOLUTION ADC_GET_RESOLUTION#define __HAL_ADC_CLEAR_ERRORCODE ADC_CLEAR_ERRORCODE#define __HAL_ADC_IS_CONVERSION_ONGOING ADC_IS_CONVERSION_ONGOING#define __HAL_ADC_IS_CONVERSION_ONGOING_INJECTED ADC_IS_CONVERSION_ONGOING_INJECTED#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR ADC_IS_CONVERSION_ONGOING_REGULAR#define __HAL_ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED ADC_IS_CONVERSION_ONGOING_REGULAR_INJECTED#define __HAL_ADC_IS_SOFTWARE_START_INJECTED ADC_IS_SOFTWARE_START_INJECTED#define __HAL_ADC_IS_SOFTWARE_START_REGULAR ADC_IS_SOFTWARE_START_REGULAR#define __ADC_IS_ENABLED ADC_IS_ENABLE#define __HAL_ADC_IS_ENABLED ADC_IS_ENABLE#define __HAL_ADC_DISABLING_CONDITIONS ADC_DISABLING_CONDITIONS#define __HAL_ADC_ENABLING_CONDITIONS ADC_ENABLING_CONDITIONS#define __ADC_DISABLE __HAL_ADC_DISABLE#define __ADC_ENABLE __HAL_ADC_ENABLE#define CMP_PD_BitNumber CMP_PD_BIT_NUMBER#define UFB_MODE_BitNumber UFB_MODE_BIT_NUMBER#define IS_SYSCFG_FASTMODEPLUS_CONFIG IS_I2C_FASTMODEPLUS#define SYSCFG_FLAG_RC48 RCC_FLAG_HSI48#define SYSCFG_FLAG_VREF_READY SYSCFG_FLAG_VREFINT_READY#define __HAL_SYSCFG_SRAM2_WRP_ENABLE __HAL_SYSCFG_SRAM2_WRP_0_31_ENABLE#define __HAL_VREFINT_OUT_DISABLE __HAL_SYSCFG_VREFINT_OUT_DISABLE#define __HAL_VREFINT_OUT_ENABLE __HAL_SYSCFG_VREFINT_OUT_ENABLE#define __HAL_CLEAR_FLAG __HAL_SYSCFG_CLEAR_FLAG#define __HAL_GET_FLAG __HAL_SYSCFG_GET_FLAG#define __HAL_FMC_BANK __HAL_SYSCFG_FMC_BANK#define __HAL_REMAPMEMORY_QUADSPI __HAL_SYSCFG_REMAPMEMORY_QUADSPI#define __HAL_REMAPMEMORY_FSMC __HAL_SYSCFG_REMAPMEMORY_FSMC#define __HAL_REMAPMEMORY_FMC_SDRAM __HAL_SYSCFG_REMAPMEMORY_FMC_SDRAM#define __HAL_REMAPMEMORY_FMC __HAL_SYSCFG_REMAPMEMORY_FMC#define __HAL_REMAPMEMORY_SRAM __HAL_SYSCFG_REMAPMEMORY_SRAM#define __HAL_REMAPMEMORY_SYSTEMFLASH __HAL_SYSCFG_REMAPMEMORY_SYSTEMFLASH#define __HAL_REMAPMEMORY_FLASH __HAL_SYSCFG_REMAPMEMORY_FLASH#define __HAL_GET_BOOT_MODE __HAL_SYSCFG_GET_BOOT_MODE#define AES_FLAG_CCF CRYP_FLAG_CCF#define AES_IT_ERR CRYP_IT_ERR#define AES_IT_CC CRYP_IT_CC#define HAL_LTDC_StructInitFromAdaptedCommandConfig HAL_LTDCEx_StructInitFromAdaptedCommandConfig#define HAL_LTDC_Relaod HAL_LTDC_Reload#define HAL_LTDC_LineEvenCallback HAL_LTDC_LineEventCallback#define HAL_UART_WakeupCallback HAL_UARTEx_WakeupCallback#define HAL_TIMEx_ConfigCommutationEvent_DMA HAL_TIMEx_ConfigCommutEvent_DMA#define HAL_TIMEx_ConfigCommutationEvent_IT HAL_TIMEx_ConfigCommutEvent_IT#define HAL_TIMEx_ConfigCommutationEvent HAL_TIMEx_ConfigCommutEvent#define HAL_TIMEx_CommutationCallback HAL_TIMEx_CommutCallback#define HAL_TIM_SlaveConfigSynchronization_IT HAL_TIM_SlaveConfigSynchro_IT#define HAL_TIM_SlaveConfigSynchronization HAL_TIM_SlaveConfigSynchro#define HAL_TIMEx_DMACommutationCplt TIMEx_DMACommutationCplt#define HAL_TIM_DMACaptureCplt TIM_DMACaptureCplt#define HAL_TIM_DMAError TIM_DMAError#define HAL_TIM_DMADelayPulseCplt TIM_DMADelayPulseCplt#define HAL_SPI_FlushRxFifo HAL_SPIEx_FlushRxFifo#define HAL_SMBUS_SlaveListenCpltCallback HAL_SMBUS_ListenCpltCallback#define HAL_SMBUS_SlaveAddrCallback HAL_SMBUS_AddrCallback#define HAL_SMBUS_Slave_Listen_IT HAL_SMBUS_EnableListen_IT#define PWR_MODE_EVT PWR_PVD_MODE_NORMAL#define BRE_BitNumber BRE_BIT_NUMBER#define LPLVDS_BitNumber LPLVDS_BIT_NUMBER#define MRLVDS_BitNumber MRLVDS_BIT_NUMBER#define ODSWEN_BitNumber ODSWEN_BIT_NUMBER#define ODEN_BitNumber ODEN_BIT_NUMBER#define FPDS_BitNumber FPDS_BIT_NUMBER#define EWUP_BitNumber EWUP_BIT_NUMBER#define PMODE_BitNumber PMODE_BIT_NUMBER#define PVDE_BitNumber PVDE_BIT_NUMBER#define DBP_BitNumber DBP_BIT_NUMBER#define CR_PMODE_BB CR_VOS_BB#define PMODE_BIT_NUMBER VOS_BIT_NUMBER#define CSR_OFFSET_BB PWR_CSR_OFFSET_BB#define CR_OFFSET_BB PWR_CR_OFFSET_BB#define PWR_MODE_EVENT_RISING_FALLING PWR_PVD_MODE_EVENT_RISING_FALLING#define PWR_MODE_EVENT_FALLING PWR_PVD_MODE_EVENT_FALLING#define PWR_MODE_EVENT_RISING PWR_PVD_MODE_EVENT_RISING#define PWR_MODE_IT_RISING_FALLING PWR_PVD_MODE_IT_RISING_FALLING#define PWR_MODE_IT_FALLING PWR_PVD_MODE_IT_FALLING#define PWR_MODE_IT_RISING PWR_PVD_MODE_IT_RISING#define PWR_MODE_NORMAL PWR_PVD_MODE_NORMAL#define HAL_PWREx_PVMConfig HAL_PWREx_ConfigPVM#define HAL_PWREx_EnableSDADCAnalog HAL_PWREx_EnableSDADC#define HAL_PWREx_DisableSDADCAnalog HAL_PWREx_DisableSDADC#define HAL_PWREx_DeactivateOverDrive HAL_PWREx_DisableOverDrive#define HAL_PWREx_ActivateOverDrive HAL_PWREx_EnableOverDrive#define HAL_PWR_Vddio2MonitorCallback HAL_PWREx_Vddio2MonitorCallback#define HAL_PWR_Vddio2Monitor_IRQHandler HAL_PWREx_Vddio2Monitor_IRQHandler#define HAL_PWR_PVDLevelConfig HAL_PWR_ConfigPVD#define HAL_PWR_PVD_PVM_IRQHandler HAL_PWREx_PVD_PVM_IRQHandler#define HAL_PWR_EnableVddio2Monitor HAL_PWREx_EnableVddio2Monitor#define HAL_PWR_EnableFlashPowerDown HAL_PWREx_EnableFlashPowerDown#define HAL_PWR_EnableBkUpReg HAL_PWREx_EnableBkUpReg#define HAL_PWR_DisableVddio2Monitor HAL_PWREx_DisableVddio2Monitor#define HAL_PWR_DisableFlashPowerDown HAL_PWREx_DisableFlashPowerDown#define HAL_PWR_DisableBkUpReg HAL_PWREx_DisableBkUpReg#define HAL_PWR_PVDConfig HAL_PWR_ConfigPVD#define HAL_I2C_Slave_Sequential_Receive_DMA HAL_I2C_Slave_Seq_Receive_DMA#define HAL_I2C_Slave_Sequential_Transmit_DMA HAL_I2C_Slave_Seq_Transmit_DMA#define HAL_I2C_Master_Sequential_Receive_DMA HAL_I2C_Master_Seq_Receive_DMA#define HAL_I2C_Master_Sequential_Transmit_DMA HAL_I2C_Master_Seq_Transmit_DMA#define HAL_I2C_Slave_Sequential_Receive_IT HAL_I2C_Slave_Seq_Receive_IT#define HAL_I2C_Slave_Sequential_Transmit_IT HAL_I2C_Slave_Seq_Transmit_IT#define HAL_I2C_Master_Sequential_Receive_IT HAL_I2C_Master_Seq_Receive_IT#define HAL_I2C_Master_Sequential_Transmit_IT HAL_I2C_Master_Seq_Transmit_IT#define HAL_I2CFastModePlusConfig(SYSCFG_I2CFastModePlus,cmd) ((cmd == ENABLE)? HAL_I2CEx_EnableFastModePlus(SYSCFG_I2CFastModePlus): HAL_I2CEx_DisableFastModePlus(SYSCFG_I2CFastModePlus))#define HAL_FMPI2CEx_DigitalFilter_Config HAL_FMPI2CEx_ConfigDigitalFilter#define HAL_FMPI2CEx_AnalogFilter_Config HAL_FMPI2CEx_ConfigAnalogFilter#define HAL_I2CEx_DigitalFilter_Config HAL_I2CEx_ConfigDigitalFilter#define HAL_I2CEx_AnalogFilter_Config HAL_I2CEx_ConfigAnalogFilter#define HAL_DATA_EEPROMEx_Program HAL_FLASHEx_DATAEEPROM_Program#define HAL_DATA_EEPROMEx_Erase HAL_FLASHEx_DATAEEPROM_Erase#define HAL_DATA_EEPROMEx_Lock HAL_FLASHEx_DATAEEPROM_Lock#define HAL_DATA_EEPROMEx_Unlock HAL_FLASHEx_DATAEEPROM_Unlock#define FLASH_DisableRunPowerDown HAL_FLASHEx_DisableRunPowerDown#define FLASH_EnableRunPowerDown HAL_FLASHEx_EnableRunPowerDown#define FLASH_HalfPageProgram HAL_FLASHEx_HalfPageProgram#define HAL_ADC_EnableBufferSensor_Cmd(cmd) (((cmd )==ENABLE) ? HAL_ADCEx_EnableVREFINTTempSensor() : HAL_ADCEx_DisableVREFINTTempSensor())#define HAL_ADC_EnableBuffer_Cmd(cmd) (((cmd)==ENABLE) ? HAL_ADCEx_EnableVREFINT() : HAL_ADCEx_DisableVREFINT())#define HAL_VREFINT_Cmd(cmd) (((cmd)==ENABLE)? HAL_SYSCFG_EnableVREFINT() : HAL_SYSCFG_DisableVREFINT())#define HAL_Lock_Cmd(cmd) (((cmd)==ENABLE) ? HAL_SYSCFG_Enable_Lock_VREFINT() : HAL_SYSCFG_Disable_Lock_VREFINT())#define HAL_VREFINT_OutputSelect HAL_SYSCFG_VREFINT_OutputSelect#define HAL_DBG_LowPowerConfig(Periph,cmd) (((cmd )==ENABLE)? HAL_DBGMCU_DBG_EnableLowPowerConfig(Periph) : HAL_DBGMCU_DBG_DisableLowPowerConfig(Periph))#define HAL_DisableDBGStandbyMode HAL_DBGMCU_DisableDBGStandbyMode#define HAL_EnableDBGStandbyMode HAL_DBGMCU_EnableDBGStandbyMode#define HAL_DisableDBGStopMode HAL_DBGMCU_DisableDBGStopMode#define HAL_EnableDBGStopMode HAL_DBGMCU_EnableDBGStopMode#define HAL_DisableDBGSleepMode HAL_DBGMCU_DisableDBGSleepMode#define HAL_EnableDBGSleepMode HAL_DBGMCU_EnableDBGSleepMode#define HAL_HASHEx_SHA256_Accumulate_End_IT HAL_HASHEx_SHA256_Accmlt_End_IT#define HAL_HASHEx_SHA256_Accumulate_IT HAL_HASHEx_SHA256_Accmlt_IT#define HAL_HASHEx_SHA256_Accumulate_End HAL_HASHEx_SHA256_Accmlt_End#define HAL_HASHEx_SHA256_Accumulate HAL_HASHEx_SHA256_Accmlt#define HAL_HASHEx_SHA224_Accumulate_End_IT HAL_HASHEx_SHA224_Accmlt_End_IT#define HAL_HASHEx_SHA224_Accumulate_IT HAL_HASHEx_SHA224_Accmlt_IT#define HAL_HASHEx_SHA224_Accumulate_End HAL_HASHEx_SHA224_Accmlt_End#define HAL_HASHEx_SHA224_Accumulate HAL_HASHEx_SHA224_Accmlt#define HAL_HASH_SHA1_Accumulate_End_IT HAL_HASH_SHA1_Accmlt_End_IT#define HAL_HASH_SHA1_Accumulate_IT HAL_HASH_SHA1_Accmlt_IT#define HAL_HASH_SHA1_Accumulate_End HAL_HASH_SHA1_Accmlt_End#define ADC_EXTERNALTRIG2_T2_TRGO ADC_EXTERNALTRIGCONV_T2_TRGO#define ADC_EXTERNALTRIG1_T21_CC2 ADC_EXTERNALTRIGCONV_T21_CC2#define ADC_EXTERNALTRIG0_T6_TRGO ADC_EXTERNALTRIGCONV_T6_TRGO#define ADC_CLOCKPRESCALER_PCLK_DIV8 ADC_CLOCK_SYNC_PCLK_DIV8#define ADC_CLOCKPRESCALER_PCLK_DIV6 ADC_CLOCK_SYNC_PCLK_DIV6#define ADC_CLOCKPRESCALER_PCLK_DIV2 ADC_CLOCK_SYNC_PCLK_DIV2#define ADC_CLOCKPRESCALER_PCLK_DIV1 ADC_CLOCK_SYNC_PCLK_DIV1#define SYSCFG_FLAG_VREF_ADC ADC_FLAG_VREFINT#define SYSCFG_FLAG_SENSOR_ADC ADC_FLAG_SENSOR#define INJECTED_CHANNELS ADC_INJECTED_CHANNELS#define REGULAR_CHANNELS ADC_REGULAR_CHANNELS#define ALL_CHANNELS ADC_ALL_CHANNELS#define JQOVF_EVENT ADC_JQOVF_EVENT#define OVR_EVENT ADC_OVR_EVENT#define AWD3_EVENT ADC_AWD3_EVENT#define AWD2_EVENT ADC_AWD2_EVENT#define AWD1_EVENT ADC_AWD1_EVENT#define AWD_EVENT ADC_AWD_EVENT#define REGULAR_INJECTED_GROUP ADC_REGULAR_INJECTED_GROUP#define INJECTED_GROUP ADC_INJECTED_GROUP#define REGULAR_GROUP ADC_REGULAR_GROUP#define EOC_SINGLE_SEQ_CONV ADC_EOC_SINGLE_SEQ_CONV#define EOC_SEQ_CONV ADC_EOC_SEQ_CONV#define EOC_SINGLE_CONV ADC_EOC_SINGLE_CONV#define OVR_DATA_PRESERVED ADC_OVR_DATA_PRESERVED#define OVR_DATA_OVERWRITTEN ADC_OVR_DATA_OVERWRITTEN#define ADC_RESOLUTION6b ADC_RESOLUTION_6B#define ADC_RESOLUTION8b ADC_RESOLUTION_8B#define ADC_RESOLUTION10b ADC_RESOLUTION_10B#define ADC_RESOLUTION12b ADC_RESOLUTION_12B#define AES_CLEARFLAG_WRERR CRYP_CLEARFLAG_WRERR#define AES_CLEARFLAG_RDERR CRYP_CLEARFLAG_RDERR#define AES_CLEARFLAG_CCF CRYP_CLEARFLAG_CCF#define AES_FLAG_WRERR CRYP_FLAG_WRERR#define AES_FLAG_RDERR CRYP_FLAG_RDERR#define __WCHAR_TYPE__ unsigned int#define __PTRDIFF_TYPE__ int#define IS_RCC_DSIBYTELANECLKSOURCE(SOURCE) (((SOURCE) == RCC_DSICLKSOURCE_PLLR) || ((SOURCE) == RCC_DSICLKSOURCE_DSIPHY))#define IS_RCC_SDMMC2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC2CLKSOURCE_CLK48))#define IS_RCC_DFSDM1AUDIOCLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI1) || ((SOURCE) == RCC_DFSDM1AUDIOCLKSOURCE_SAI2))#define IS_RCC_DFSDM1CLKSOURCE(SOURCE) (((SOURCE) == RCC_DFSDM1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_DFSDM1CLKSOURCE_SYSCLK))#define IS_RCC_SAI2CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI2CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI2CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI2CLKSOURCE_PLLSRC))#define IS_RCC_SAI1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SAI1CLKSOURCE_PLLSAI) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLI2S) || ((SOURCE) == RCC_SAI1CLKSOURCE_PIN) || ((SOURCE) == RCC_SAI1CLKSOURCE_PLLSRC))#define IS_RCC_PLLR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_TIMPRES(VALUE) (((VALUE) == RCC_TIMPRES_DESACTIVATED) || ((VALUE) == RCC_TIMPRES_ACTIVATED))#define IS_RCC_CLK48SOURCE(SOURCE) (((SOURCE) == RCC_CLK48SOURCE_PLLSAIP) || ((SOURCE) == RCC_CLK48SOURCE_PLL))#define IS_RCC_LPTIM1CLK(SOURCE) (((SOURCE) == RCC_LPTIM1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_HSI) || ((SOURCE) == RCC_LPTIM1CLKSOURCE_LSE))#define IS_RCC_I2C4CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C4CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C4CLKSOURCE_HSI))#define IS_RCC_I2C3CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C3CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C3CLKSOURCE_HSI))#define IS_RCC_I2C2CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C2CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C2CLKSOURCE_HSI))#define IS_RCC_I2C1CLKSOURCE(SOURCE) (((SOURCE) == RCC_I2C1CLKSOURCE_PCLK1) || ((SOURCE) == RCC_I2C1CLKSOURCE_SYSCLK)|| ((SOURCE) == RCC_I2C1CLKSOURCE_HSI))#define IS_RCC_UART8CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART8CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART8CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART8CLKSOURCE_LSE) || ((SOURCE) == RCC_UART8CLKSOURCE_HSI))#define IS_RCC_UART7CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART7CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART7CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART7CLKSOURCE_LSE) || ((SOURCE) == RCC_UART7CLKSOURCE_HSI))#define IS_RCC_USART6CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART6CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART6CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART6CLKSOURCE_LSE) || ((SOURCE) == RCC_USART6CLKSOURCE_HSI))#define IS_RCC_UART5CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART5CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART5CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART5CLKSOURCE_LSE) || ((SOURCE) == RCC_UART5CLKSOURCE_HSI))#define IS_RCC_UART4CLKSOURCE(SOURCE) (((SOURCE) == RCC_UART4CLKSOURCE_PCLK1) || ((SOURCE) == RCC_UART4CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_UART4CLKSOURCE_LSE) || ((SOURCE) == RCC_UART4CLKSOURCE_HSI))#define IS_RCC_USART3CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART3CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART3CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART3CLKSOURCE_LSE) || ((SOURCE) == RCC_USART3CLKSOURCE_HSI))#define IS_RCC_USART2CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART2CLKSOURCE_PCLK1) || ((SOURCE) == RCC_USART2CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART2CLKSOURCE_LSE) || ((SOURCE) == RCC_USART2CLKSOURCE_HSI))#define IS_RCC_USART1CLKSOURCE(SOURCE) (((SOURCE) == RCC_USART1CLKSOURCE_PCLK2) || ((SOURCE) == RCC_USART1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_USART1CLKSOURCE_LSE) || ((SOURCE) == RCC_USART1CLKSOURCE_HSI))#define IS_RCC_CECCLKSOURCE(SOURCE) (((SOURCE) == RCC_CECCLKSOURCE_HSI) || ((SOURCE) == RCC_CECCLKSOURCE_LSE))#define IS_RCC_SDMMC1CLKSOURCE(SOURCE) (((SOURCE) == RCC_SDMMC1CLKSOURCE_SYSCLK) || ((SOURCE) == RCC_SDMMC1CLKSOURCE_CLK48))#define IS_RCC_I2SCLKSOURCE(SOURCE) (((SOURCE) == RCC_I2SCLKSOURCE_PLLI2S) || ((SOURCE) == RCC_I2SCLKSOURCE_EXT))#define IS_RCC_PLLSAI_DIVR_VALUE(VALUE) (((VALUE) == RCC_PLLSAIDIVR_2) || ((VALUE) == RCC_PLLSAIDIVR_4) || ((VALUE) == RCC_PLLSAIDIVR_8) || ((VALUE) == RCC_PLLSAIDIVR_16))#define IS_RCC_PLLI2S_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))#define IS_RCC_PLLSAI_DIVQ_VALUE(VALUE) ((1 <= (VALUE)) && ((VALUE) <= 32))#define IS_RCC_PLLSAIR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_PLLSAIQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLSAIP_VALUE(VALUE) (((VALUE) == RCC_PLLSAIP_DIV2) || ((VALUE) == RCC_PLLSAIP_DIV4) || ((VALUE) == RCC_PLLSAIP_DIV6) || ((VALUE) == RCC_PLLSAIP_DIV8))#define IS_RCC_PLLSAIN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PLLI2SR_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 7))#define IS_RCC_PLLI2SQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLI2SP_VALUE(VALUE) (((VALUE) == RCC_PLLI2SP_DIV2) || ((VALUE) == RCC_PLLI2SP_DIV4) || ((VALUE) == RCC_PLLI2SP_DIV6) || ((VALUE) == RCC_PLLI2SP_DIV8))#define IS_RCC_PLLI2SN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PERIPHCLOCK(SELECTION) ((((SELECTION) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) || (((SELECTION) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC) || (((SELECTION) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM) || (((SELECTION) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1) || (((SELECTION) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2) || (((SELECTION) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3) || (((SELECTION) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4) || (((SELECTION) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5) || (((SELECTION) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6) || (((SELECTION) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7) || (((SELECTION) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8) || (((SELECTION) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1) || (((SELECTION) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2) || (((SELECTION) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3) || (((SELECTION) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4) || (((SELECTION) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1) || (((SELECTION) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) || (((SELECTION) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) || (((SELECTION) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) || (((SELECTION) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC) || (((SELECTION) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1) || (((SELECTION) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1) || (((SELECTION) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO) || (((SELECTION) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX) || (((SELECTION) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))#define __HAL_RCC_GET_DSI_SOURCE() (READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL))#define __HAL_RCC_DSI_CONFIG(__DSI_CLKSOURCE__) (MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_DSISEL, (uint32_t)(__DSI_CLKSOURCE__)))#define __HAL_RCC_GET_DFSDM1AUDIO_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL)))#define __HAL_RCC_DFSDM1AUDIO_CONFIG(__DFSDM1AUDIO_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_ADFSDM1SEL, (uint32_t)(__DFSDM1AUDIO_CLKSOURCE__))#define __HAL_RCC_GET_DFSDM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL)))#define __HAL_RCC_DFSDM1_CONFIG(__DFSDM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_DFSDM1SEL, (uint32_t)(__DFSDM1_CLKSOURCE__))#define __HAL_RCC_GET_SDMMC2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL)))#define __HAL_RCC_SDMMC2_CONFIG(__SDMMC2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC2SEL, (uint32_t)(__SDMMC2_CLKSOURCE__))#define __HAL_RCC_GET_SDMMC1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL)))#define __HAL_RCC_SDMMC1_CONFIG(__SDMMC1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_SDMMC1SEL, (uint32_t)(__SDMMC1_CLKSOURCE__))#define __HAL_RCC_GET_CLK48_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL)))#define __HAL_RCC_CLK48_CONFIG(__CLK48_SOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CK48MSEL, (uint32_t)(__CLK48_SOURCE__))#define __HAL_RCC_GET_CEC_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL)))#define __HAL_RCC_CEC_CONFIG(__CEC_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_CECSEL, (uint32_t)(__CEC_CLKSOURCE__))#define __HAL_RCC_GET_LPTIM1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL)))#define __HAL_RCC_LPTIM1_CONFIG(__LPTIM1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_LPTIM1SEL, (uint32_t)(__LPTIM1_CLKSOURCE__))#define __HAL_RCC_GET_UART8_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL)))#define __HAL_RCC_UART8_CONFIG(__UART8_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART8SEL, (uint32_t)(__UART8_CLKSOURCE__))#define __HAL_RCC_GET_UART7_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL)))#define __HAL_RCC_UART7_CONFIG(__UART7_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART7SEL, (uint32_t)(__UART7_CLKSOURCE__))#define __HAL_RCC_GET_USART6_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL)))#define __HAL_RCC_USART6_CONFIG(__USART6_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART6SEL, (uint32_t)(__USART6_CLKSOURCE__))#define __HAL_RCC_GET_UART5_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL)))#define __HAL_RCC_UART5_CONFIG(__UART5_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART5SEL, (uint32_t)(__UART5_CLKSOURCE__))#define __HAL_RCC_GET_UART4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL)))#define __HAL_RCC_UART4_CONFIG(__UART4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_UART4SEL, (uint32_t)(__UART4_CLKSOURCE__))#define __HAL_RCC_GET_USART3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL)))#define __HAL_RCC_USART3_CONFIG(__USART3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART3SEL, (uint32_t)(__USART3_CLKSOURCE__))#define __HAL_RCC_GET_USART2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL)))#define __HAL_RCC_USART2_CONFIG(__USART2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART2SEL, (uint32_t)(__USART2_CLKSOURCE__))#define __HAL_RCC_GET_USART1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL)))#define __HAL_RCC_USART1_CONFIG(__USART1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_USART1SEL, (uint32_t)(__USART1_CLKSOURCE__))#define __HAL_RCC_GET_I2C4_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL)))#define __HAL_RCC_I2C4_CONFIG(__I2C4_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C4SEL, (uint32_t)(__I2C4_CLKSOURCE__))#define __HAL_RCC_GET_I2C3_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL)))#define __HAL_RCC_I2C3_CONFIG(__I2C3_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C3SEL, (uint32_t)(__I2C3_CLKSOURCE__))#define __HAL_RCC_GET_I2C2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL)))#define __HAL_RCC_I2C2_CONFIG(__I2C2_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C2SEL, (uint32_t)(__I2C2_CLKSOURCE__))#define __HAL_RCC_GET_I2C1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL)))#define __HAL_RCC_I2C1_CONFIG(__I2C1_CLKSOURCE__) MODIFY_REG(RCC->DCKCFGR2, RCC_DCKCFGR2_I2C1SEL, (uint32_t)(__I2C1_CLKSOURCE__))#define __HAL_RCC_GET_I2SCLKSOURCE() (READ_BIT(RCC->CFGR, RCC_CFGR_I2SSRC))#define __HAL_RCC_PLLSAI_GET_FLAG() ((RCC->CR & (RCC_CR_PLLSAIRDY)) == (RCC_CR_PLLSAIRDY))#define __HAL_RCC_PLLSAI_GET_IT() ((RCC->CIR & (RCC_CIR_PLLSAIRDYIE)) == (RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_PLLSAI_CLEAR_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYF))#define __HAL_RCC_PLLSAI_DISABLE_IT() (RCC->CIR &= ~(RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_PLLSAI_ENABLE_IT() (RCC->CIR |= (RCC_CIR_PLLSAIRDYIE))#define __HAL_RCC_GET_SAI2_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL)))#define __HAL_RCC_SAI2_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI2SEL, (uint32_t)(__SOURCE__))#define __HAL_RCC_GET_SAI1_SOURCE() ((uint32_t)(READ_BIT(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL)))#define __HAL_RCC_SAI1_CONFIG(__SOURCE__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_SAI1SEL, (uint32_t)(__SOURCE__))#define __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(__PLLSAIDivR__) MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVR, (uint32_t)(__PLLSAIDivR__))#define __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(__PLLSAIDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLSAIDIVQ, ((__PLLSAIDivQ__)-1)<<8))#define __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(__PLLI2SDivQ__) (MODIFY_REG(RCC->DCKCFGR1, RCC_DCKCFGR1_PLLI2SDIVQ, (__PLLI2SDivQ__)-1))#define __HAL_RCC_PLLI2S_CONFIG(__PLLI2SN__,__PLLI2SP__,__PLLI2SQ__,__PLLI2SR__) (RCC->PLLI2SCFGR = ((__PLLI2SN__) << RCC_PLLI2SCFGR_PLLI2SN_Pos) | ((__PLLI2SP__) << RCC_PLLI2SCFGR_PLLI2SP_Pos) | ((__PLLI2SQ__) << RCC_PLLI2SCFGR_PLLI2SQ_Pos) | ((__PLLI2SR__) << RCC_PLLI2SCFGR_PLLI2SR_Pos))#define __HAL_RCC_PLLSAI_CONFIG(__PLLSAIN__,__PLLSAIP__,__PLLSAIQ__,__PLLSAIR__) (RCC->PLLSAICFGR = ((__PLLSAIN__) << RCC_PLLSAICFGR_PLLSAIN_Pos) | ((__PLLSAIP__) << RCC_PLLSAICFGR_PLLSAIP_Pos) | ((__PLLSAIQ__) << RCC_PLLSAICFGR_PLLSAIQ_Pos) | ((__PLLSAIR__) << RCC_PLLSAICFGR_PLLSAIR_Pos))#define __HAL_RCC_PLLSAI_DISABLE() (RCC->CR &= ~(RCC_CR_PLLSAION))#define __HAL_RCC_PLLSAI_ENABLE() (RCC->CR |= (RCC_CR_PLLSAION))#define __HAL_RCC_TIMCLKPRESCALER(__PRESC__) do {RCC->DCKCFGR1 &= ~(RCC_DCKCFGR1_TIMPRE); RCC->DCKCFGR1 |= (__PRESC__); }while(0)#define __HAL_RCC_PLL_CONFIG(__RCC_PLLSource__,__PLLM__,__PLLN__,__PLLP__,__PLLQ__,__PLLR__) (RCC->PLLCFGR = ((__RCC_PLLSource__) | (__PLLM__) | ((__PLLN__) << RCC_PLLCFGR_PLLN_Pos) | ((((__PLLP__) >> 1) -1) << RCC_PLLCFGR_PLLP_Pos) | ((__PLLQ__) << RCC_PLLCFGR_PLLQ_Pos) | ((__PLLR__) << RCC_PLLCFGR_PLLR_Pos)))#define __HAL_RCC_SPI6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) == RESET)#define __HAL_RCC_SPI6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI6LPEN)) != RESET)#define __HAL_RCC_MDIO_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) == RESET)#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) == RESET)#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) == RESET)#define __HAL_RCC_DSI_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) == RESET)#define __HAL_RCC_LTDC_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) == RESET)#define __HAL_RCC_SAI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) == RESET)#define __HAL_RCC_SAI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) == RESET)#define __HAL_RCC_SPI5_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) == RESET)#define __HAL_RCC_TIM11_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) == RESET)#define __HAL_RCC_TIM10_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) == RESET)#define __HAL_RCC_TIM9_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) == RESET)#define __HAL_RCC_SPI4_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) == RESET)#define __HAL_RCC_SPI1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) == RESET)#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) == RESET)#define __HAL_RCC_ADC3_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) == RESET)#define __HAL_RCC_ADC2_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) == RESET)#define __HAL_RCC_ADC1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) == RESET)#define __HAL_RCC_USART6_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) == RESET)#define __HAL_RCC_USART1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) == RESET)#define __HAL_RCC_TIM8_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) == RESET)#define __HAL_RCC_TIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) == RESET)#define __HAL_RCC_MDIO_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_MDIOLPEN)) != RESET)#define __HAL_RCC_DFSDM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DFSDM1LPEN)) != RESET)#define __HAL_RCC_SDMMC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC2LPEN)) != RESET)#define __HAL_RCC_DSI_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_DSILPEN)) != RESET)#define __HAL_RCC_LTDC_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_LTDCLPEN)) != RESET)#define __HAL_RCC_SAI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI2LPEN)) != RESET)#define __HAL_RCC_SAI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SAI1LPEN)) != RESET)#define __HAL_RCC_SPI5_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI5LPEN)) != RESET)#define __HAL_RCC_TIM11_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM11LPEN)) != RESET)#define __HAL_RCC_TIM10_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM10LPEN)) != RESET)#define __HAL_RCC_TIM9_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM9LPEN)) != RESET)#define __HAL_RCC_SPI4_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI4LPEN)) != RESET)#define __HAL_RCC_SPI1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SPI1LPEN)) != RESET)#define __HAL_RCC_SDMMC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SDMMC1LPEN)) != RESET)#define __HAL_RCC_ADC3_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC3LPEN)) != RESET)#define __HAL_RCC_ADC2_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC2LPEN)) != RESET)#define __HAL_RCC_ADC1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_ADC1LPEN)) != RESET)#define __HAL_RCC_USART6_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART6LPEN)) != RESET)#define __HAL_RCC_USART1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_USART1LPEN)) != RESET)#define __HAL_RCC_TIM8_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM8LPEN)) != RESET)#define __HAL_RCC_TIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_TIM1LPEN)) != RESET)#define __HAL_RCC_CEC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) == RESET)#define __HAL_RCC_CAN2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) == RESET)#define __HAL_RCC_I2C4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) == RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) == RESET)#define __HAL_RCC_CEC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CECLPEN)) != RESET)#define __HAL_RCC_CAN2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN2LPEN)) != RESET)#define __HAL_RCC_I2C4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C4LPEN)) != RESET)#define __HAL_RCC_SPDIFRX_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPDIFRXLPEN)) != RESET)#define __HAL_RCC_UART8_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) == RESET)#define __HAL_RCC_UART7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) == RESET)#define __HAL_RCC_DAC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) == RESET)#define __HAL_RCC_CAN1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) == RESET)#define __HAL_RCC_I2C3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) == RESET)#define __HAL_RCC_I2C2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) == RESET)#define __HAL_RCC_I2C1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) == RESET)#define __HAL_RCC_UART5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) == RESET)#define __HAL_RCC_UART4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) == RESET)#define __HAL_RCC_USART3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) == RESET)#define __HAL_RCC_USART2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) == RESET)#define __HAL_RCC_SPI3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) == RESET)#define __HAL_RCC_SPI2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) == RESET)#define __HAL_RCC_CAN3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) == RESET)#define __HAL_RCC_RTC_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) == RESET)#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) == RESET)#define __HAL_RCC_TIM14_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) == RESET)#define __HAL_RCC_TIM13_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) == RESET)#define __HAL_RCC_TIM12_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) == RESET)#define __HAL_RCC_TIM7_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) == RESET)#define __HAL_RCC_TIM6_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) == RESET)#define __HAL_RCC_TIM5_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) == RESET)#define __HAL_RCC_TIM4_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) == RESET)#define __HAL_RCC_TIM3_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) == RESET)#define __HAL_RCC_TIM2_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) == RESET)#define __HAL_RCC_UART8_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART8LPEN)) != RESET)#define __HAL_RCC_UART7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART7LPEN)) != RESET)#define __HAL_RCC_DAC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_DACLPEN)) != RESET)#define __HAL_RCC_CAN1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN1LPEN)) != RESET)#define __HAL_RCC_I2C3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C3LPEN)) != RESET)#define __HAL_RCC_I2C2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C2LPEN)) != RESET)#define __HAL_RCC_I2C1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_I2C1LPEN)) != RESET)#define __HAL_RCC_UART5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART5LPEN)) != RESET)#define __HAL_RCC_UART4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_UART4LPEN)) != RESET)#define __HAL_RCC_USART3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART3LPEN)) != RESET)#define __HAL_RCC_USART2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_USART2LPEN)) != RESET)#define __HAL_RCC_SPI3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI3LPEN)) != RESET)#define __HAL_RCC_SPI2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_SPI2LPEN)) != RESET)#define __HAL_RCC_CAN3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_CAN3LPEN)) != RESET)#define __HAL_RCC_RTC_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_RTCLPEN)) != RESET)#define __HAL_RCC_LPTIM1_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_LPTIM1LPEN)) != RESET)#define __HAL_RCC_TIM14_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM14LPEN)) != RESET)#define __HAL_RCC_TIM13_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM13LPEN)) != RESET)#define __HAL_RCC_TIM12_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM12LPEN)) != RESET)#define __HAL_RCC_TIM7_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM7LPEN)) != RESET)#define __HAL_RCC_TIM6_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM6LPEN)) != RESET)#define __HAL_RCC_TIM5_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM5LPEN)) != RESET)#define __HAL_RCC_TIM4_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM4LPEN)) != RESET)#define __HAL_RCC_TIM3_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM3LPEN)) != RESET)#define __HAL_RCC_TIM2_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_TIM2LPEN)) != RESET)#define __HAL_RCC_QSPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) == RESET)#define __HAL_RCC_QSPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_QSPILPEN)) != RESET)#define __HAL_RCC_FMC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) == RESET)#define __HAL_RCC_FMC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB3LPENR & (RCC_AHB3LPENR_FMCLPEN)) != RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) == RESET)#define __HAL_RCC_USB_OTG_FS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_OTGFSLPEN)) != RESET)#define __HAL_RCC_RNG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) == RESET)#define __HAL_RCC_RNG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_RNGLPEN)) != RESET)#define __HAL_RCC_JPEG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) == RESET)#define __HAL_RCC_JPEG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_JPEGLPEN)) != RESET)#define __HAL_RCC_DCMI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) == RESET)#define __HAL_RCC_DCMI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB2LPENR & (RCC_AHB2LPENR_DCMILPEN)) != RESET)#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) == RESET)#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) == RESET)#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) == RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) == RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) == RESET)#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) == RESET)#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) == RESET)#define __HAL_RCC_GPIOK_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOKLPEN)) != RESET)#define __HAL_RCC_GPIOJ_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOJLPEN)) != RESET)#define __HAL_RCC_ETHMACPTP_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACPTPLPEN)) != RESET)#define __HAL_RCC_ETHMACRX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACRXLPEN)) != RESET)#define __HAL_RCC_ETHMACTX_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACTXLPEN)) != RESET)#define __HAL_RCC_ETHMAC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_ETHMACLPEN)) != RESET)#define __HAL_RCC_DMA2D_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2DLPEN)) != RESET)#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) == RESET)#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) == RESET)#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) == RESET)#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) == RESET)#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) == RESET)#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) == RESET)#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) == RESET)#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) == RESET)#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) == RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) == RESET)#define __HAL_RCC_DMA2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) == RESET)#define __HAL_RCC_DTCM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) == RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) == RESET)#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) == RESET)#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) == RESET)#define __HAL_RCC_AXI_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) == RESET)#define __HAL_RCC_FLITF_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) == RESET)#define __HAL_RCC_GPIOI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOILPEN)) != RESET)#define __HAL_RCC_GPIOH_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOHLPEN)) != RESET)#define __HAL_RCC_GPIOG_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOGLPEN)) != RESET)#define __HAL_RCC_GPIOF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOFLPEN)) != RESET)#define __HAL_RCC_GPIOE_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOELPEN)) != RESET)#define __HAL_RCC_GPIOD_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIODLPEN)) != RESET)#define __HAL_RCC_GPIOC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOCLPEN)) != RESET)#define __HAL_RCC_GPIOB_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOBLPEN)) != RESET)#define __HAL_RCC_GPIOA_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_GPIOALPEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_ULPI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSULPILPEN)) != RESET)#define __HAL_RCC_USB_OTG_HS_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_OTGHSLPEN)) != RESET)#define __HAL_RCC_DMA2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA2LPEN)) != RESET)#define __HAL_RCC_DTCM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DTCMLPEN)) != RESET)#define __HAL_RCC_BKPSRAM_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_BKPSRAMLPEN)) != RESET)#define __HAL_RCC_SRAM2_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM2LPEN)) != RESET)#define __HAL_RCC_SRAM1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_SRAM1LPEN)) != RESET)#define __HAL_RCC_AXI_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_AXILPEN)) != RESET)#define __HAL_RCC_FLITF_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_FLITFLPEN)) != RESET)#define __HAL_RCC_SPI6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI6LPEN))#define __HAL_RCC_SPI6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI6LPEN))#define __HAL_RCC_SDMMC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC2LPEN))#define __HAL_RCC_SDMMC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC2LPEN))#define __HAL_RCC_MDIO_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_MDIOLPEN))#define __HAL_RCC_DFSDM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DFSDM1LPEN))#define __HAL_RCC_MDIO_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_MDIOLPEN))#define __HAL_RCC_DFSDM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DFSDM1LPEN))#define __HAL_RCC_DSI_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_DSILPEN))#define __HAL_RCC_DSI_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_DSILPEN))#define __HAL_RCC_LTDC_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_LTDCLPEN))#define __HAL_RCC_SAI2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI2LPEN))#define __HAL_RCC_SAI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SAI1LPEN))#define __HAL_RCC_SPI5_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI5LPEN))#define __HAL_RCC_TIM11_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM11LPEN))#define __HAL_RCC_TIM10_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM10LPEN))#define __HAL_RCC_TIM9_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM9LPEN))#define __HAL_RCC_SPI4_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI4LPEN))#define __HAL_RCC_SPI1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SPI1LPEN))#define __HAL_RCC_SDMMC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SDMMC1LPEN))#define __HAL_RCC_ADC3_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC3LPEN))#define __HAL_RCC_ADC2_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC2LPEN))#define __HAL_RCC_ADC1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_ADC1LPEN))#define __HAL_RCC_USART6_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART6LPEN))#define __HAL_RCC_USART1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_USART1LPEN))#define __HAL_RCC_TIM8_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM8LPEN))#define __HAL_RCC_TIM1_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_TIM1LPEN))#define __HAL_RCC_LTDC_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_LTDCLPEN))#define __HAL_RCC_SAI2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI2LPEN))#define __HAL_RCC_SAI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SAI1LPEN))#define __HAL_RCC_SPI5_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI5LPEN))#define __HAL_RCC_TIM11_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM11LPEN))#define __HAL_RCC_TIM10_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM10LPEN))#define __HAL_RCC_TIM9_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM9LPEN))#define __HAL_RCC_SPI4_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI4LPEN))#define __HAL_RCC_SPI1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SPI1LPEN))#define __HAL_RCC_SDMMC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SDMMC1LPEN))#define __HAL_RCC_ADC3_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC3LPEN))#define __HAL_RCC_ADC2_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC2LPEN))#define __HAL_RCC_ADC1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_ADC1LPEN))#define __HAL_RCC_USART6_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART6LPEN))#define __HAL_RCC_USART1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_USART1LPEN))#define __HAL_RCC_TIM8_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM8LPEN))#define __HAL_RCC_TIM1_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_TIM1LPEN))#define __HAL_RCC_CEC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CECLPEN))#define __HAL_RCC_CAN2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN2LPEN))#define __HAL_RCC_I2C4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C4LPEN))#define __HAL_RCC_SPDIFRX_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPDIFRXLPEN))#define __HAL_RCC_CEC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CECLPEN))#define __HAL_RCC_CAN2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN2LPEN))#define __HAL_RCC_I2C4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C4LPEN))#define __HAL_RCC_SPDIFRX_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPDIFRXLPEN))#define __HAL_RCC_RTC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_RTCLPEN))#define __HAL_RCC_RTC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_RTCLPEN))#define __HAL_RCC_UART8_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART8LPEN))#define __HAL_RCC_UART7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART7LPEN))#define __HAL_RCC_DAC_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_DACLPEN))#define __HAL_RCC_CAN1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN1LPEN))#define __HAL_RCC_I2C3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C3LPEN))#define __HAL_RCC_I2C2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C2LPEN))#define __HAL_RCC_I2C1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_I2C1LPEN))#define __HAL_RCC_UART5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART5LPEN))#define __HAL_RCC_UART4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_UART4LPEN))#define __HAL_RCC_USART3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART3LPEN))#define __HAL_RCC_USART2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_USART2LPEN))#define __HAL_RCC_SPI3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI3LPEN))#define __HAL_RCC_SPI2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_SPI2LPEN))#define __HAL_RCC_CAN3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_CAN3LPEN))#define __HAL_RCC_LPTIM1_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_LPTIM1LPEN))#define __HAL_RCC_TIM14_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM14LPEN))#define __HAL_RCC_TIM13_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM13LPEN))#define __HAL_RCC_TIM12_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM12LPEN))#define __HAL_RCC_TIM7_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM7LPEN))#define __HAL_RCC_TIM6_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM6LPEN))#define __HAL_RCC_TIM5_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM5LPEN))#define __HAL_RCC_TIM4_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM4LPEN))#define __HAL_RCC_TIM3_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM3LPEN))#define __HAL_RCC_TIM2_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_TIM2LPEN))#define __HAL_RCC_UART8_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART8LPEN))#define __HAL_RCC_UART7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART7LPEN))#define __HAL_RCC_DAC_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_DACLPEN))#define __HAL_RCC_CAN1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN1LPEN))#define __HAL_RCC_I2C3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C3LPEN))#define __HAL_RCC_I2C2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C2LPEN))#define __HAL_RCC_I2C1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_I2C1LPEN))#define __HAL_RCC_UART5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART5LPEN))#define __HAL_RCC_UART4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_UART4LPEN))#define __HAL_RCC_USART3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART3LPEN))#define __HAL_RCC_USART2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_USART2LPEN))#define __HAL_RCC_SPI3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI3LPEN))#define __HAL_RCC_SPI2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_SPI2LPEN))#define __HAL_RCC_CAN3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_CAN3LPEN))#define __HAL_RCC_LPTIM1_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_LPTIM1LPEN))#define __HAL_RCC_TIM14_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM14LPEN))#define __HAL_RCC_TIM13_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM13LPEN))#define __HAL_RCC_TIM12_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM12LPEN))#define __HAL_RCC_TIM7_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM7LPEN))#define __HAL_RCC_TIM6_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM6LPEN))#define __HAL_RCC_TIM5_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM5LPEN))#define __HAL_RCC_TIM4_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM4LPEN))#define __HAL_RCC_TIM3_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM3LPEN))#define __HAL_RCC_TIM2_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_TIM2LPEN))#define __HAL_RCC_QSPI_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_QSPILPEN))#define __HAL_RCC_QSPI_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_QSPILPEN))#define __HAL_RCC_FMC_CLK_SLEEP_DISABLE() (RCC->AHB3LPENR &= ~(RCC_AHB3LPENR_FMCLPEN))#define __HAL_RCC_FMC_CLK_SLEEP_ENABLE() (RCC->AHB3LPENR |= (RCC_AHB3LPENR_FMCLPEN))#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_OTGFSLPEN))#define __HAL_RCC_USB_OTG_FS_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_OTGFSLPEN))#define __HAL_RCC_RNG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_RNGLPEN))#define __HAL_RCC_RNG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))#define __HAL_RCC_JPEG_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_JPEGLPEN))#define __HAL_RCC_JPEG_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_JPEGLPEN))#define __HAL_RCC_DCMI_CLK_SLEEP_DISABLE() (RCC->AHB2LPENR &= ~(RCC_AHB2LPENR_DCMILPEN))#define __HAL_RCC_DCMI_CLK_SLEEP_ENABLE() (RCC->AHB2LPENR |= (RCC_AHB2LPENR_DCMILPEN))#define __HAL_RCC_GPIOK_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOKLPEN))#define __HAL_RCC_GPIOJ_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOJLPEN))#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACPTPLPEN))#define __HAL_RCC_ETHMACRX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACRXLPEN))#define __HAL_RCC_ETHMACTX_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACTXLPEN))#define __HAL_RCC_ETHMAC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_ETHMACLPEN))#define __HAL_RCC_DMA2D_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2DLPEN))#define __HAL_RCC_GPIOK_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOKLPEN))#define __HAL_RCC_GPIOJ_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOJLPEN))#define __HAL_RCC_ETHMACPTP_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACPTPLPEN))#define __HAL_RCC_ETHMACRX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACRXLPEN))#define __HAL_RCC_ETHMACTX_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACTXLPEN))#define __HAL_RCC_ETHMAC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_ETHMACLPEN))#define __HAL_RCC_DMA2D_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2DLPEN))#define __HAL_RCC_GPIOI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOILPEN))#define __HAL_RCC_GPIOH_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOHLPEN))#define __HAL_RCC_GPIOG_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOGLPEN))#define __HAL_RCC_GPIOF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOFLPEN))#define __HAL_RCC_GPIOE_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOELPEN))#define __HAL_RCC_GPIOD_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIODLPEN))#define __HAL_RCC_GPIOC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOCLPEN))#define __HAL_RCC_GPIOB_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOBLPEN))#define __HAL_RCC_GPIOA_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_GPIOALPEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSULPILPEN))#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_OTGHSLPEN))#define __HAL_RCC_DMA2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA2LPEN))#define __HAL_RCC_DTCM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DTCMLPEN))#define __HAL_RCC_BKPSRAM_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_BKPSRAMLPEN))#define __HAL_RCC_SRAM2_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM2LPEN))#define __HAL_RCC_SRAM1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_SRAM1LPEN))#define __HAL_RCC_AXI_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_AXILPEN))#define __HAL_RCC_FLITF_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_FLITFLPEN))#define __HAL_RCC_GPIOI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOILPEN))#define __HAL_RCC_GPIOH_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOHLPEN))#define __HAL_RCC_GPIOG_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOGLPEN))#define __HAL_RCC_GPIOF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOFLPEN))#define __HAL_RCC_GPIOE_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOELPEN))#define __HAL_RCC_GPIOD_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIODLPEN))#define __HAL_RCC_GPIOC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOCLPEN))#define __HAL_RCC_GPIOB_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOBLPEN))#define __HAL_RCC_GPIOA_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_GPIOALPEN))#define __HAL_RCC_USB_OTG_HS_ULPI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSULPILPEN))#define __HAL_RCC_USB_OTG_HS_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_OTGHSLPEN))#define __HAL_RCC_DMA2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA2LPEN))#define __HAL_RCC_DTCM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DTCMLPEN))#define __HAL_RCC_BKPSRAM_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_BKPSRAMLPEN))#define __HAL_RCC_SRAM2_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM2LPEN))#define __HAL_RCC_SRAM1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_SRAM1LPEN))#define __HAL_RCC_AXI_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_AXILPEN))#define __HAL_RCC_FLITF_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_FLITFLPEN))#define __HAL_RCC_MDIO_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_MDIORST))#define __HAL_RCC_DFSDM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_DFSDM1RST))#define __HAL_RCC_MDIO_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_MDIORST))#define __HAL_RCC_DFSDM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_DFSDM1RST))#define __HAL_RCC_SDMMC2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC2RST))#define __HAL_RCC_SDMMC2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC2RST))#define __HAL_RCC_SAI2_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI2RST))#define __HAL_RCC_SAI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SAI1RST))#define __HAL_RCC_SPI6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI6RST))#define __HAL_RCC_SPI5_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI5RST))#define __HAL_RCC_TIM11_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM11RST))#define __HAL_RCC_TIM10_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM10RST))#define __HAL_RCC_TIM9_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM9RST))#define __HAL_RCC_SPI4_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI4RST))#define __HAL_RCC_SPI1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SPI1RST))#define __HAL_RCC_SDMMC1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SDMMC1RST))#define __HAL_RCC_ADC_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_ADCRST))#define __HAL_RCC_USART6_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART6RST))#define __HAL_RCC_USART1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_USART1RST))#define __HAL_RCC_TIM8_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM8RST))#define __HAL_RCC_TIM1_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_TIM1RST))#define __HAL_RCC_SAI2_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI2RST))#define __HAL_RCC_SAI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SAI1RST))#define __HAL_RCC_SPI6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI6RST))#define __HAL_RCC_SPI5_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI5RST))#define __HAL_RCC_TIM11_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM11RST))#define __HAL_RCC_TIM10_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM10RST))#define __HAL_RCC_TIM9_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM9RST))#define __HAL_RCC_SPI4_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI4RST))#define __HAL_RCC_SPI1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SPI1RST))#define __HAL_RCC_SDMMC1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SDMMC1RST))#define __HAL_RCC_ADC_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_ADCRST))#define __HAL_RCC_USART6_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART6RST))#define __HAL_RCC_USART1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_USART1RST))#define __HAL_RCC_TIM8_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM8RST))#define __HAL_RCC_TIM1_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_TIM1RST))#define __HAL_RCC_CEC_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CECRST))#define __HAL_RCC_CAN2_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_CAN2RST))#define __HAL_RCC_I2C4_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_I2C4RST))#define RCC_PLLSAIP_DIV4 ((uint32_t)0x00000001U)#define RCC_PLLSAIP_DIV2 ((uint32_t)0x00000000U)#define RCC_PLLI2SP_DIV8 ((uint32_t)0x00000003U)#define RCC_PLLI2SP_DIV6 ((uint32_t)0x00000002U)#define RCC_PLLI2SP_DIV4 ((uint32_t)0x00000001U)#define RCC_PLLI2SP_DIV2 ((uint32_t)0x00000000U)#define RCC_PERIPHCLK_DFSDM1_AUDIO ((uint32_t)0x10000000U)#define RCC_PERIPHCLK_DFSDM1 ((uint32_t)0x08000000U)#define RCC_PERIPHCLK_SDMMC2 ((uint32_t)0x04000000U)#define RCC_PERIPHCLK_PLLI2S ((uint32_t)0x02000000U)#define RCC_PERIPHCLK_SPDIFRX ((uint32_t)0x01000000U)#define RCC_PERIPHCLK_SDMMC1 ((uint32_t)0x00800000U)#define RCC_PERIPHCLK_CEC ((uint32_t)0x00400000U)#define RCC_PERIPHCLK_CLK48 ((uint32_t)0x00200000U)#define RCC_PERIPHCLK_SAI2 ((uint32_t)0x00100000U)#define RCC_PERIPHCLK_SAI1 ((uint32_t)0x00080000U)#define RCC_PERIPHCLK_LPTIM1 ((uint32_t)0x00040000U)#define RCC_PERIPHCLK_I2C4 ((uint32_t)0x00020000U)#define RCC_PERIPHCLK_I2C3 ((uint32_t)0x00010000U)#define RCC_PERIPHCLK_I2C2 ((uint32_t)0x00008000U)#define RCC_PERIPHCLK_I2C1 ((uint32_t)0x00004000U)#define RCC_PERIPHCLK_UART8 ((uint32_t)0x00002000U)#define RCC_PERIPHCLK_UART7 ((uint32_t)0x00001000U)#define RCC_PERIPHCLK_USART6 ((uint32_t)0x00000800U)#define RCC_PERIPHCLK_UART5 ((uint32_t)0x00000400U)#define RCC_PERIPHCLK_UART4 ((uint32_t)0x00000200U)#define RCC_PERIPHCLK_USART3 ((uint32_t)0x00000100U)#define RCC_PERIPHCLK_USART2 ((uint32_t)0x00000080U)#define RCC_PERIPHCLK_USART1 ((uint32_t)0x00000040U)#define RCC_PERIPHCLK_RTC ((uint32_t)0x00000020U)#define RCC_PERIPHCLK_TIM ((uint32_t)0x00000010U)#define RCC_PERIPHCLK_I2S ((uint32_t)0x00000001U)#define IS_RCC_LSE_DRIVE(DRIVE) (((DRIVE) == RCC_LSEDRIVE_LOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMLOW) || ((DRIVE) == RCC_LSEDRIVE_MEDIUMHIGH) || ((DRIVE) == RCC_LSEDRIVE_HIGH))#define IS_RCC_RTCCLKSOURCE(SOURCE) (((SOURCE) == RCC_RTCCLKSOURCE_LSE) || ((SOURCE) == RCC_RTCCLKSOURCE_LSI) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV2) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV3) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV4) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV5) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV6) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV7) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV8) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV9) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV10) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV11) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV12) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV13) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV14) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV15) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV16) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV17) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV18) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV19) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV20) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV21) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV22) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV23) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV24) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV25) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV26) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV27) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV28) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV29) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV30) || ((SOURCE) == RCC_RTCCLKSOURCE_HSE_DIV31))#define IS_RCC_CALIBRATION_VALUE(VALUE) ((VALUE) <= 0x1F)#define IS_RCC_MCODIV(DIV) (((DIV) == RCC_MCODIV_1) || ((DIV) == RCC_MCODIV_2) || ((DIV) == RCC_MCODIV_3) || ((DIV) == RCC_MCODIV_4) || ((DIV) == RCC_MCODIV_5))#define IS_RCC_MCO2SOURCE(SOURCE) (((SOURCE) == RCC_MCO2SOURCE_SYSCLK) || ((SOURCE) == RCC_MCO2SOURCE_PLLI2SCLK)|| ((SOURCE) == RCC_MCO2SOURCE_HSE) || ((SOURCE) == RCC_MCO2SOURCE_PLLCLK))#define IS_RCC_MCO1SOURCE(SOURCE) (((SOURCE) == RCC_MCO1SOURCE_HSI) || ((SOURCE) == RCC_MCO1SOURCE_LSE) || ((SOURCE) == RCC_MCO1SOURCE_HSE) || ((SOURCE) == RCC_MCO1SOURCE_PLLCLK))#define IS_RCC_MCO(MCOX) (((MCOX) == RCC_MCO1) || ((MCOX) == RCC_MCO2))#define IS_RCC_PCLK(PCLK) (((PCLK) == RCC_HCLK_DIV1) || ((PCLK) == RCC_HCLK_DIV2) || ((PCLK) == RCC_HCLK_DIV4) || ((PCLK) == RCC_HCLK_DIV8) || ((PCLK) == RCC_HCLK_DIV16))#define IS_RCC_CLOCKTYPE(CLK) ((1 <= (CLK)) && ((CLK) <= 15))#define IS_RCC_HCLK(HCLK) (((HCLK) == RCC_SYSCLK_DIV1) || ((HCLK) == RCC_SYSCLK_DIV2) || ((HCLK) == RCC_SYSCLK_DIV4) || ((HCLK) == RCC_SYSCLK_DIV8) || ((HCLK) == RCC_SYSCLK_DIV16) || ((HCLK) == RCC_SYSCLK_DIV64) || ((HCLK) == RCC_SYSCLK_DIV128) || ((HCLK) == RCC_SYSCLK_DIV256) || ((HCLK) == RCC_SYSCLK_DIV512))#define IS_RCC_PLLQ_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 15))#define IS_RCC_PLLP_VALUE(VALUE) (((VALUE) == RCC_PLLP_DIV2) || ((VALUE) == RCC_PLLP_DIV4) || ((VALUE) == RCC_PLLP_DIV6) || ((VALUE) == RCC_PLLP_DIV8))#define IS_RCC_PLLN_VALUE(VALUE) ((50 <= (VALUE)) && ((VALUE) <= 432))#define IS_RCC_PLLM_VALUE(VALUE) ((2 <= (VALUE)) && ((VALUE) <= 63))#define IS_RCC_SYSCLKSOURCE(SOURCE) (((SOURCE) == RCC_SYSCLKSOURCE_HSI) || ((SOURCE) == RCC_SYSCLKSOURCE_HSE) || ((SOURCE) == RCC_SYSCLKSOURCE_PLLCLK))#define IS_RCC_PLLSOURCE(SOURCE) (((SOURCE) == RCC_PLLSOURCE_HSI) || ((SOURCE) == RCC_PLLSOURCE_HSE))#define IS_RCC_PLL(PLL) (((PLL) == RCC_PLL_NONE) ||((PLL) == RCC_PLL_OFF) || ((PLL) == RCC_PLL_ON))#define IS_RCC_LSI(LSI) (((LSI) == RCC_LSI_OFF) || ((LSI) == RCC_LSI_ON))#define IS_RCC_HSI(HSI) (((HSI) == RCC_HSI_OFF) || ((HSI) == RCC_HSI_ON))#define IS_RCC_LSE(LSE) (((LSE) == RCC_LSE_OFF) || ((LSE) == RCC_LSE_ON) || ((LSE) == RCC_LSE_BYPASS))#define IS_RCC_HSE(HSE) (((HSE) == RCC_HSE_OFF) || ((HSE) == RCC_HSE_ON) || ((HSE) == RCC_HSE_BYPASS))#define IS_RCC_OSCILLATORTYPE(OSCILLATOR) ((OSCILLATOR) <= 15)#define RCC_LSE_TIMEOUT_VALUE LSE_STARTUP_TIMEOUT#define RCC_DBP_TIMEOUT_VALUE ((uint32_t)100)#define RCC_CIR_BYTE2_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x02))#define RCC_CIR_BYTE1_ADDRESS ((uint32_t)(RCC_BASE + 0x0C + 0x01))#define PLLSAI_TIMEOUT_VALUE 100U#define PLLI2S_TIMEOUT_VALUE 100U#define CLOCKSWITCH_TIMEOUT_VALUE ((uint32_t)5000)#define PLL_TIMEOUT_VALUE ((uint32_t)2)#define LSI_TIMEOUT_VALUE ((uint32_t)2)#define HSI_TIMEOUT_VALUE ((uint32_t)2)#define HSE_TIMEOUT_VALUE HSE_STARTUP_TIMEOUT#define __HAL_RCC_GET_FLAG(__FLAG__) (((((((__FLAG__) >> 5) == 1)? RCC->CR :((((__FLAG__) >> 5) == 2) ? RCC->BDCR :((((__FLAG__) >> 5) == 3)? RCC->CSR :RCC->CIR))) & ((uint32_t)1 << ((__FLAG__) & RCC_FLAG_MASK)))!= 0)? 1 : 0)#define RCC_FLAG_MASK ((uint8_t)0x1F)#define __HAL_RCC_CLEAR_RESET_FLAGS() (RCC->CSR |= RCC_CSR_RMVF)#define __HAL_RCC_GET_IT(__INTERRUPT__) ((RCC->CIR & (__INTERRUPT__)) == (__INTERRUPT__))#define __HAL_RCC_CLEAR_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE2_ADDRESS = (__INTERRUPT__))#define __HAL_RCC_DISABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS &= (uint8_t)(~(__INTERRUPT__)))#define __HAL_RCC_ENABLE_IT(__INTERRUPT__) (*(__IO uint8_t *) RCC_CIR_BYTE1_ADDRESS |= (__INTERRUPT__))#define __HAL_RCC_MCO2_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO2 | RCC_CFGR_MCO2PRE), ((__MCOCLKSOURCE__) | ((__MCODIV__) << 3)));#define __HAL_RCC_MCO1_CONFIG(__MCOCLKSOURCE__,__MCODIV__) MODIFY_REG(RCC->CFGR, (RCC_CFGR_MCO1 | RCC_CFGR_MCO1PRE), ((__MCOCLKSOURCE__) | (__MCODIV__)))#define __HAL_RCC_GET_PLL_OSCSOURCE() ((uint32_t)(RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC))#define __HAL_RCC_LSEDRIVE_CONFIG(__RCC_LSEDRIVE__) (MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, (uint32_t)(__RCC_LSEDRIVE__) ))#define __HAL_RCC_GET_SYSCLK_SOURCE() (RCC->CFGR & RCC_CFGR_SWS)#define __HAL_RCC_SYSCLK_CONFIG(__RCC_SYSCLKSOURCE__) MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, (__RCC_SYSCLKSOURCE__))#define __HAL_RCC_PLLI2S_DISABLE() (RCC->CR &= ~(RCC_CR_PLLI2SON))#define __HAL_RCC_PLLI2S_ENABLE() (RCC->CR |= (RCC_CR_PLLI2SON))#define __HAL_RCC_I2S_CONFIG(__SOURCE__) do {RCC->CFGR &= ~(RCC_CFGR_I2SSRC); RCC->CFGR |= (__SOURCE__); }while(0)#define __HAL_RCC_PLL_PLLM_CONFIG(__PLLM__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLM, (__PLLM__))#define __HAL_RCC_PLL_PLLSOURCE_CONFIG(__PLLSOURCE__) MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, (__PLLSOURCE__))#define __HAL_RCC_PLL_DISABLE() CLEAR_BIT(RCC->CR, RCC_CR_PLLON)#define __HAL_RCC_PLL_ENABLE() SET_BIT(RCC->CR, RCC_CR_PLLON)#define __HAL_RCC_BACKUPRESET_RELEASE() (RCC->BDCR &= ~(RCC_BDCR_BDRST))#define __HAL_RCC_BACKUPRESET_FORCE() (RCC->BDCR |= (RCC_BDCR_BDRST))#define __HAL_RCC_GET_RTC_HSE_PRESCALER() (READ_BIT(RCC->CFGR, RCC_CFGR_RTCPRE) | RCC_BDCR_RTCSEL)#define __HAL_RCC_GET_RTC_SOURCE() (READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL))#define __HAL_RCC_RTC_CONFIG(__RTCCLKSource__) do { __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__); RCC->BDCR |= ((__RTCCLKSource__) & 0x00000FFF); } while (0)#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__) (((__RTCCLKSource__) & RCC_BDCR_RTCSEL) == RCC_BDCR_RTCSEL) ? MODIFY_REG(RCC->CFGR, RCC_CFGR_RTCPRE, ((__RTCCLKSource__) & 0xFFFFCFF)) : CLEAR_BIT(RCC->CFGR, RCC_CFGR_RTCPRE)#define __HAL_RCC_RTC_DISABLE() (RCC->BDCR &= ~(RCC_BDCR_RTCEN))#define __HAL_RCC_RTC_ENABLE() (RCC->BDCR |= (RCC_BDCR_RTCEN))#define __HAL_RCC_LSE_CONFIG(__STATE__) do { if((__STATE__) == RCC_LSE_ON) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else if((__STATE__) == RCC_LSE_OFF) { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } else if((__STATE__) == RCC_LSE_BYPASS) { SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); SET_BIT(RCC->BDCR, RCC_BDCR_LSEON); } else { CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON); CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP); } } while(0)#define __HAL_RCC_HSE_CONFIG(__STATE__) do { if ((__STATE__) == RCC_HSE_ON) { SET_BIT(RCC->CR, RCC_CR_HSEON); } else if ((__STATE__) == RCC_HSE_OFF) { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } else if ((__STATE__) == RCC_HSE_BYPASS) { SET_BIT(RCC->CR, RCC_CR_HSEBYP); SET_BIT(RCC->CR, RCC_CR_HSEON); } else { CLEAR_BIT(RCC->CR, RCC_CR_HSEON); CLEAR_BIT(RCC->CR, RCC_CR_HSEBYP); } } while(0)#define __HAL_RCC_LSI_DISABLE() (RCC->CSR &= ~(RCC_CSR_LSION))#define __HAL_RCC_LSI_ENABLE() (RCC->CSR |= (RCC_CSR_LSION))#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(__HSICALIBRATIONVALUE__) (MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, (uint32_t)(__HSICALIBRATIONVALUE__) << RCC_CR_HSITRIM_Pos))#define __HAL_RCC_HSI_DISABLE() (RCC->CR &= ~(RCC_CR_HSION))#define __HAL_RCC_HSI_ENABLE() (RCC->CR |= (RCC_CR_HSION))#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_DISABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) == RESET)#define __HAL_RCC_SYSCFG_IS_CLK_SLEEP_ENABLED() ((RCC->APB2LPENR & (RCC_APB2LPENR_SYSCFGLPEN)) != RESET)#define __HAL_RCC_PWR_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) == RESET)#define __HAL_RCC_WWDG_IS_CLK_SLEEP_DISABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) == RESET)#define __HAL_RCC_PWR_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_PWRLPEN)) != RESET)#define __HAL_RCC_WWDG_IS_CLK_SLEEP_ENABLED() ((RCC->APB1LPENR & (RCC_APB1LPENR_WWDGLPEN)) != RESET)#define __HAL_RCC_DMA1_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) == RESET)#define __HAL_RCC_CRC_IS_CLK_SLEEP_DISABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) == RESET)#define __HAL_RCC_DMA1_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_DMA1LPEN)) != RESET)#define __HAL_RCC_CRC_IS_CLK_SLEEP_ENABLED() ((RCC->AHB1LPENR & (RCC_AHB1LPENR_CRCLPEN)) != RESET)#define __HAL_RCC_SYSCFG_CLK_SLEEP_DISABLE() (RCC->APB2LPENR &= ~(RCC_APB2LPENR_SYSCFGLPEN))#define __HAL_RCC_SYSCFG_CLK_SLEEP_ENABLE() (RCC->APB2LPENR |= (RCC_APB2LPENR_SYSCFGLPEN))#define __HAL_RCC_PWR_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_PWRLPEN))#define __HAL_RCC_WWDG_CLK_SLEEP_DISABLE() (RCC->APB1LPENR &= ~(RCC_APB1LPENR_WWDGLPEN))#define __HAL_RCC_PWR_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_PWRLPEN))#define __HAL_RCC_WWDG_CLK_SLEEP_ENABLE() (RCC->APB1LPENR |= (RCC_APB1LPENR_WWDGLPEN))#define __HAL_RCC_DMA1_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_DMA1LPEN))#define __HAL_RCC_CRC_CLK_SLEEP_DISABLE() (RCC->AHB1LPENR &= ~(RCC_AHB1LPENR_CRCLPEN))#define __HAL_RCC_DMA1_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_DMA1LPEN))#define __HAL_RCC_CRC_CLK_SLEEP_ENABLE() (RCC->AHB1LPENR |= (RCC_AHB1LPENR_CRCLPEN))#define __HAL_RCC_SYSCFG_RELEASE_RESET() (RCC->APB2RSTR &= ~(RCC_APB2RSTR_SYSCFGRST))#define __HAL_RCC_APB2_RELEASE_RESET() (RCC->APB2RSTR = 0x00U)#define __HAL_RCC_SYSCFG_FORCE_RESET() (RCC->APB2RSTR |= (RCC_APB2RSTR_SYSCFGRST))#define __HAL_RCC_APB2_FORCE_RESET() (RCC->APB2RSTR = 0xFFFFFFFFU)#define __HAL_RCC_PWR_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_PWRRST))#define __HAL_RCC_WWDG_RELEASE_RESET() (RCC->APB1RSTR &= ~(RCC_APB1RSTR_WWDGRST))#define __HAL_RCC_APB1_RELEASE_RESET() (RCC->APB1RSTR = 0x00U)#define __HAL_RCC_PWR_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_PWRRST))#define __HAL_RCC_WWDG_FORCE_RESET() (RCC->APB1RSTR |= (RCC_APB1RSTR_WWDGRST))#define __HAL_RCC_APB1_FORCE_RESET() (RCC->APB1RSTR = 0xFFFFFFFFU)#define __HAL_RCC_DMA1_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_DMA1RST))#define __HAL_RCC_CRC_RELEASE_RESET() (RCC->AHB1RSTR &= ~(RCC_AHB1RSTR_CRCRST))#define __HAL_RCC_AHB1_RELEASE_RESET() (RCC->AHB1RSTR = 0x00U)#define __HAL_RCC_DMA1_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_DMA1RST))#define __HAL_RCC_CRC_FORCE_RESET() (RCC->AHB1RSTR |= (RCC_AHB1RSTR_CRCRST))#define __HAL_RCC_AHB1_FORCE_RESET() (RCC->AHB1RSTR = 0xFFFFFFFFU)#define __HAL_RCC_SYSCFG_IS_CLK_DISABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) == RESET)#define __HAL_RCC_SYSCFG_IS_CLK_ENABLED() ((RCC->APB2ENR & (RCC_APB2ENR_SYSCFGEN)) != RESET)#define __HAL_RCC_PWR_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) == RESET)#define __HAL_RCC_WWDG_IS_CLK_DISABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) == RESET)#define __HAL_RCC_PWR_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_PWREN)) != RESET)#define __HAL_RCC_WWDG_IS_CLK_ENABLED() ((RCC->APB1ENR & (RCC_APB1ENR_WWDGEN)) != RESET)#define __HAL_RCC_DMA1_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) == RESET)#define __HAL_RCC_CRC_IS_CLK_DISABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) == RESET)#define __HAL_RCC_DMA1_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_DMA1EN)) != RESET)#define __HAL_RCC_CRC_IS_CLK_ENABLED() ((RCC->AHB1ENR & (RCC_AHB1ENR_CRCEN)) != RESET)#define __HAL_RCC_SYSCFG_CLK_DISABLE() (RCC->APB2ENR &= ~(RCC_APB2ENR_SYSCFGEN))#define __HAL_RCC_PWR_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_PWREN))#define __HAL_RCC_WWDG_CLK_DISABLE() (RCC->APB1ENR &= ~(RCC_APB1ENR_WWDGEN))#define __HAL_RCC_PWR_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_PWREN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_WWDG_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); tmpreg = READ_BIT(RCC->APB1ENR, RCC_APB1ENR_WWDGEN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_DMA1_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_DMA1EN))#define __HAL_RCC_CRC_CLK_DISABLE() (RCC->AHB1ENR &= ~(RCC_AHB1ENR_CRCEN))#define __HAL_RCC_DMA1_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_DMA1EN); UNUSED(tmpreg); } while(0)#define __HAL_RCC_CRC_CLK_ENABLE() do { __IO uint32_t tmpreg; SET_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); tmpreg = READ_BIT(RCC->AHB1ENR, RCC_AHB1ENR_CRCEN); UNUSED(tmpreg); } while(0)#define RCC_LSEDRIVE_HIGH RCC_BDCR_LSEDRV#define RCC_LSEDRIVE_MEDIUMHIGH RCC_BDCR_LSEDRV_0#define RCC_LSEDRIVE_MEDIUMLOW RCC_BDCR_LSEDRV_1#define RCC_LSEDRIVE_LOW ((uint32_t)0x00000000U)#define RCC_FLAG_LPWRRST ((uint8_t)0x7FU)#define RCC_FLAG_WWDGRST ((uint8_t)0x7EU)#define RCC_FLAG_IWDGRST ((uint8_t)0x7DU)#define RCC_FLAG_SFTRST ((uint8_t)0x7CU)#define RCC_FLAG_PORRST ((uint8_t)0x7BU)#define RCC_FLAG_PINRST ((uint8_t)0x7AU)#define RCC_FLAG_BORRST ((uint8_t)0x79U)#define RCC_FLAG_LSIRDY ((uint8_t)0x61U)#define RCC_FLAG_LSERDY ((uint8_t)0x41U)#define RCC_FLAG_PLLSAIRDY ((uint8_t)0x3CU)#define RCC_FLAG_PLLI2SRDY ((uint8_t)0x3BU)#define RCC_FLAG_PLLRDY ((uint8_t)0x39U)#define RCC_FLAG_HSERDY ((uint8_t)0x31U)#define RCC_FLAG_HSIRDY ((uint8_t)0x21U)#define RCC_IT_CSS ((uint8_t)0x80U)#define RCC_IT_PLLSAIRDY ((uint8_t)0x40U)#define RCC_IT_PLLI2SRDY ((uint8_t)0x20U)#define RCC_IT_PLLRDY ((uint8_t)0x10U)#define RCC_IT_HSERDY ((uint8_t)0x08U)#define RCC_IT_HSIRDY ((uint8_t)0x04U)#define RCC_IT_LSERDY ((uint8_t)0x02U)#define RCC_IT_LSIRDY ((uint8_t)0x01U)#define RCC_MCODIV_5 RCC_CFGR_MCO1PRE#define RCC_MCODIV_4 ((uint32_t)RCC_CFGR_MCO1PRE_1 | RCC_CFGR_MCO1PRE_2)#define RCC_MCODIV_3 ((uint32_t)RCC_CFGR_MCO1PRE_0 | RCC_CFGR_MCO1PRE_2)#define RCC_MCODIV_2 RCC_CFGR_MCO1PRE_2#define RCC_MCODIV_1 ((uint32_t)0x00000000U)#define RCC_MCO2SOURCE_PLLCLK RCC_CFGR_MCO2#define RCC_MCO2SOURCE_HSE RCC_CFGR_MCO2_1#define RCC_MCO2SOURCE_PLLI2SCLK RCC_CFGR_MCO2_0#define RCC_MCO2SOURCE_SYSCLK ((uint32_t)0x00000000U)#define RCC_MCO1SOURCE_PLLCLK RCC_CFGR_MCO1#define RCC_MCO1SOURCE_HSE RCC_CFGR_MCO1_1#define RCC_MCO1SOURCE_LSE RCC_CFGR_MCO1_0#define RCC_MCO1SOURCE_HSI ((uint32_t)0x00000000U)#define RCC_MCO2 ((uint32_t)0x00000001U)#define RCC_MCO1 ((uint32_t)0x00000000U)#define RCC_RTCCLKSOURCE_HSE_DIV31 ((uint32_t)0x001F0300U)#define RCC_RTCCLKSOURCE_HSE_DIV30 ((uint32_t)0x001E0300U)#define RCC_RTCCLKSOURCE_HSE_DIV29 ((uint32_t)0x001D0300U)#define RCC_RTCCLKSOURCE_HSE_DIV28 ((uint32_t)0x001C0300U)#define RCC_RTCCLKSOURCE_HSE_DIV27 ((uint32_t)0x001B0300U)#define RCC_RTCCLKSOURCE_HSE_DIV26 ((uint32_t)0x001A0300U)#define RCC_RTCCLKSOURCE_HSE_DIV25 ((uint32_t)0x00190300U)#define RCC_RTCCLKSOURCE_HSE_DIV24 ((uint32_t)0x00180300U)#define RCC_RTCCLKSOURCE_HSE_DIV23 ((uint32_t)0x00170300U)#define RCC_RTCCLKSOURCE_HSE_DIV22 ((uint32_t)0x00160300U)#define RCC_RTCCLKSOURCE_HSE_DIV21 ((uint32_t)0x00150300U)#define RCC_RTCCLKSOURCE_HSE_DIV20 ((uint32_t)0x00140300U)#define RCC_RTCCLKSOURCE_HSE_DIV19 ((uint32_t)0x00130300U)#define RCC_RTCCLKSOURCE_HSE_DIV18 ((uint32_t)0x00120300U)#define RCC_RTCCLKSOURCE_HSE_DIV17 ((uint32_t)0x00110300U)#define RCC_RTCCLKSOURCE_HSE_DIV16 ((uint32_t)0x00100300U)#define RCC_RTCCLKSOURCE_HSE_DIV15 ((uint32_t)0x000F0300U)#define RCC_RTCCLKSOURCE_HSE_DIV14 ((uint32_t)0x000E0300U)#define RCC_RTCCLKSOURCE_HSE_DIV13 ((uint32_t)0x000D0300U)#define RCC_RTCCLKSOURCE_HSE_DIV12 ((uint32_t)0x000C0300U)#define RCC_RTCCLKSOURCE_HSE_DIV11 ((uint32_t)0x000B0300U)#define RCC_RTCCLKSOURCE_HSE_DIV10 ((uint32_t)0x000A0300U)#define RCC_RTCCLKSOURCE_HSE_DIV9 ((uint32_t)0x00090300U)#define RCC_RTCCLKSOURCE_HSE_DIV8 ((uint32_t)0x00080300U)#define RCC_RTCCLKSOURCE_HSE_DIV7 ((uint32_t)0x00070300U)#define RCC_RTCCLKSOURCE_HSE_DIV6 ((uint32_t)0x00060300U)#define RCC_RTCCLKSOURCE_HSE_DIV5 ((uint32_t)0x00050300U)#define RCC_RTCCLKSOURCE_HSE_DIV4 ((uint32_t)0x00040300U)#define RCC_RTCCLKSOURCE_HSE_DIV3 ((uint32_t)0x00030300U)#define RCC_RTCCLKSOURCE_HSE_DIV2 ((uint32_t)0x00020300U)#define RCC_RTCCLKSOURCE_HSE_DIVX ((uint32_t)0x00000300U)#define RCC_RTCCLKSOURCE_LSI ((uint32_t)0x00000200U)#define RCC_RTCCLKSOURCE_LSE ((uint32_t)0x00000100U)#define RCC_RTCCLKSOURCE_NO_CLK ((uint32_t)0x00000000U)#define RCC_HCLK_DIV16 RCC_CFGR_PPRE1_DIV16#define RCC_HCLK_DIV8 RCC_CFGR_PPRE1_DIV8#define RCC_HCLK_DIV4 RCC_CFGR_PPRE1_DIV4#define RCC_HCLK_DIV2 RCC_CFGR_PPRE1_DIV2#define RCC_HCLK_DIV1 RCC_CFGR_PPRE1_DIV1#define RCC_SYSCLK_DIV512 RCC_CFGR_HPRE_DIV512#define RCC_SYSCLK_DIV256 RCC_CFGR_HPRE_DIV256#define RCC_SYSCLK_DIV128 RCC_CFGR_HPRE_DIV128#define RCC_SYSCLK_DIV64 RCC_CFGR_HPRE_DIV64#define RCC_SYSCLK_DIV16 RCC_CFGR_HPRE_DIV16#define RCC_SYSCLK_DIV8 RCC_CFGR_HPRE_DIV8#define RCC_SYSCLK_DIV4 RCC_CFGR_HPRE_DIV4#define RCC_SYSCLK_DIV2 RCC_CFGR_HPRE_DIV2#define RCC_SYSCLK_DIV1 RCC_CFGR_HPRE_DIV1#define RCC_SYSCLKSOURCE_STATUS_PLLCLK RCC_CFGR_SWS_PLL#define RCC_SYSCLKSOURCE_STATUS_HSE RCC_CFGR_SWS_HSE#define RCC_SYSCLKSOURCE_STATUS_HSI RCC_CFGR_SWS_HSI#define RCC_SYSCLKSOURCE_PLLCLK RCC_CFGR_SW_PLL#define RCC_SYSCLKSOURCE_HSE RCC_CFGR_SW_HSE#define RCC_SYSCLKSOURCE_HSI RCC_CFGR_SW_HSI#define RCC_CLOCKTYPE_PCLK2 ((uint32_t)0x00000008U)#define RCC_CLOCKTYPE_PCLK1 ((uint32_t)0x00000004U)#define RCC_CLOCKTYPE_HCLK ((uint32_t)0x00000002U)#define RCC_CLOCKTYPE_SYSCLK ((uint32_t)0x00000001U)#define RCC_PLLSOURCE_HSE RCC_PLLCFGR_PLLSRC_HSE#define RCC_PLLSOURCE_HSI RCC_PLLCFGR_PLLSRC_HSI#define RCC_PLLP_DIV8 ((uint32_t)0x00000008U)#define RCC_PLLP_DIV6 ((uint32_t)0x00000006U)#define RCC_PLLP_DIV4 ((uint32_t)0x00000004U)#define RCC_PLLP_DIV2 ((uint32_t)0x00000002U)#define RCC_PLL_ON ((uint32_t)0x00000002U)#define RCC_PLL_OFF ((uint32_t)0x00000001U)#define RCC_PLL_NONE ((uint32_t)0x00000000U)#define RCC_LSI_ON RCC_CSR_LSION#define RCC_LSI_OFF ((uint32_t)0x00000000U)#define RCC_HSICALIBRATION_DEFAULT ((uint32_t)0x10U)#define RCC_HSI_ON RCC_CR_HSION#define RCC_HSI_OFF ((uint32_t)0x00000000U)#define RCC_LSE_BYPASS ((uint32_t)(RCC_BDCR_LSEBYP | RCC_BDCR_LSEON))#define RCC_LSE_ON RCC_BDCR_LSEON#define RCC_LSE_OFF ((uint32_t)0x00000000U)#define RCC_HSE_BYPASS ((uint32_t)(RCC_CR_HSEBYP | RCC_CR_HSEON))#define RCC_HSE_ON RCC_CR_HSEON#define RCC_HSE_OFF ((uint32_t)0x00000000U)#define RCC_OSCILLATORTYPE_LSI ((uint32_t)0x00000008U)#define RCC_OSCILLATORTYPE_LSE ((uint32_t)0x00000004U)#define RCC_OSCILLATORTYPE_HSI ((uint32_t)0x00000002U)#define RCC_OSCILLATORTYPE_HSE ((uint32_t)0x00000001U)#define RCC_OSCILLATORTYPE_NONE ((uint32_t)0x00000000U)#define IS_GPIO_AF(AF) (((AF) == GPIO_AF0_RTC_50Hz) || ((AF) == GPIO_AF1_TIM1) || ((AF) == GPIO_AF0_SWJ) || ((AF) == GPIO_AF0_TRACE) || ((AF) == GPIO_AF0_MCO) || ((AF) == GPIO_AF1_TIM2) || ((AF) == GPIO_AF2_TIM3) || ((AF) == GPIO_AF2_TIM4) || ((AF) == GPIO_AF2_TIM5) || ((AF) == GPIO_AF3_TIM8) || ((AF) == GPIO_AF3_TIM9) || ((AF) == GPIO_AF3_TIM10) || ((AF) == GPIO_AF3_TIM11) || ((AF) == GPIO_AF3_LPTIM1) || ((AF) == GPIO_AF3_CEC) || ((AF) == GPIO_AF4_CEC) || ((AF) == GPIO_AF4_I2C1) || ((AF) == GPIO_AF4_I2C2) || ((AF) == GPIO_AF4_I2C3) || ((AF) == GPIO_AF4_I2C4) || ((AF) == GPIO_AF5_SPI1) || ((AF) == GPIO_AF5_SPI2) || ((AF) == GPIO_AF5_SPI3) || ((AF) == GPIO_AF5_SPI4) || ((AF) == GPIO_AF5_SPI5) || ((AF) == GPIO_AF5_SPI6) || ((AF) == GPIO_AF6_SPI3) || ((AF) == GPIO_AF6_SAI1) || ((AF) == GPIO_AF7_SPI3) || ((AF) == GPIO_AF7_SPI2) || ((AF) == GPIO_AF7_USART1) || ((AF) == GPIO_AF7_USART2) || ((AF) == GPIO_AF7_USART3) || ((AF) == GPIO_AF7_UART5) || ((AF) == GPIO_AF7_SPDIFRX) || ((AF) == GPIO_AF8_SPDIFRX) || ((AF) == GPIO_AF8_SAI2) || ((AF) == GPIO_AF8_USART6) || ((AF) == GPIO_AF8_UART4) || ((AF) == GPIO_AF8_UART5) || ((AF) == GPIO_AF8_UART7) || ((AF) == GPIO_AF8_UART8) || ((AF) == GPIO_AF9_CAN1) || ((AF) == GPIO_AF9_CAN2) || ((AF) == GPIO_AF9_TIM12) || ((AF) == GPIO_AF9_TIM13) || ((AF) == GPIO_AF9_TIM14) || ((AF) == GPIO_AF9_QUADSPI) || ((AF) == GPIO_AF9_LTDC) || ((AF) == GPIO_AF10_OTG_FS) || ((AF) == GPIO_AF10_OTG_HS) || ((AF) == GPIO_AF10_SAI2) || ((AF) == GPIO_AF10_QUADSPI) || ((AF) == GPIO_AF11_ETH) || ((AF) == GPIO_AF10_SDMMC2) || ((AF) == GPIO_AF11_SDMMC2) || ((AF) == GPIO_AF11_CAN3) || ((AF) == GPIO_AF12_OTG_HS_FS) || ((AF) == GPIO_AF12_SDMMC1) || ((AF) == GPIO_AF12_FMC) || ((AF) == GPIO_AF15_EVENTOUT) || ((AF) == GPIO_AF13_DCMI) || ((AF) == GPIO_AF14_LTDC) || ((AF) == GPIO_AF13_DSI))#define IS_GPIO_PIN_AVAILABLE(__INSTANCE__,__PIN__) ((((__INSTANCE__) == GPIOA) && (((__PIN__) & (GPIOA_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOA_PIN_AVAILABLE)) == (GPIOA_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOB) && (((__PIN__) & (GPIOB_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOB_PIN_AVAILABLE)) == (GPIOB_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOC) && (((__PIN__) & (GPIOC_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOC_PIN_AVAILABLE)) == (GPIOC_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOD) && (((__PIN__) & (GPIOD_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOD_PIN_AVAILABLE)) == (GPIOD_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOE) && (((__PIN__) & (GPIOE_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOE_PIN_AVAILABLE)) == (GPIOE_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOF) && (((__PIN__) & (GPIOF_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOF_PIN_AVAILABLE)) == (GPIOF_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOG) && (((__PIN__) & (GPIOG_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOG_PIN_AVAILABLE)) == (GPIOG_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOI) && (((__PIN__) & (GPIOI_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOI_PIN_AVAILABLE)) == (GPIOI_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOJ) && (((__PIN__) & (GPIOJ_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOJ_PIN_AVAILABLE)) == (GPIOJ_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOK) && (((__PIN__) & (GPIOK_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOK_PIN_AVAILABLE)) == (GPIOK_PIN_AVAILABLE))) || (((__INSTANCE__) == GPIOH) && (((__PIN__) & (GPIOH_PIN_AVAILABLE)) != 0) && (((__PIN__) | (GPIOH_PIN_AVAILABLE)) == (GPIOH_PIN_AVAILABLE))))#define GPIO_GET_INDEX(__GPIOx__) (uint8_t)(((__GPIOx__) == (GPIOA))? 0U : ((__GPIOx__) == (GPIOB))? 1U : ((__GPIOx__) == (GPIOC))? 2U : ((__GPIOx__) == (GPIOD))? 3U : ((__GPIOx__) == (GPIOE))? 4U : ((__GPIOx__) == (GPIOF))? 5U : ((__GPIOx__) == (GPIOG))? 6U : ((__GPIOx__) == (GPIOH))? 7U : ((__GPIOx__) == (GPIOI))? 8U : ((__GPIOx__) == (GPIOJ))? 9U : 10U)#define GPIOK_PIN_AVAILABLE (GPIO_PIN_0 | GPIO_PIN_1 | GPIO_PIN_2 | GPIO_PIN_3 | GPIO_PIN_4 | GPIO_PIN_5 | GPIO_PIN_6 | GPIO_PIN_7)#define GPIOH_PIN_AVAILABLE GPIO_PIN_All#define GPIOJ_PIN_AVAILABLE GPIO_PIN_All#define GPIOI_PIN_AVAILABLE GPIO_PIN_All#define GPIOG_PIN_AVAILABLE GPIO_PIN_All#define GPIOF_PIN_AVAILABLE GPIO_PIN_All#define GPIOE_PIN_AVAILABLE GPIO_PIN_All#define GPIOD_PIN_AVAILABLE GPIO_PIN_All#define GPIOC_PIN_AVAILABLE GPIO_PIN_All#define GPIOB_PIN_AVAILABLE GPIO_PIN_All#define GPIOA_PIN_AVAILABLE GPIO_PIN_All#define GPIO_AF15_EVENTOUT ((uint8_t)0x0FU)#define GPIO_AF14_LTDC ((uint8_t)0x0EU)#define GPIO_AF13_LTDC ((uint8_t)0x0DU)#define GPIO_AF13_DSI ((uint8_t)0x0DU)#define GPIO_AF13_DCMI ((uint8_t)0x0DU)#define GPIO_AF12_UART7 ((uint8_t)0xCU)#define GPIO_AF12_MDIOS ((uint8_t)0xCU)#define GPIO_AF12_OTG_HS_FS ((uint8_t)0xCU)#define GPIO_AF11_I2C4 ((uint8_t)0x0BU)#define GPIO_AF11_CAN3 ((uint8_t)0x0BU)#define GPIO_AF11_ETH ((uint8_t)0x0BU)#define GPIO_AF10_LTDC ((uint8_t)0x0AU)#define GPIO_AF10_DFSDM1 ((uint8_t)0x0AU)#define GPIO_AF10_SAI2 ((uint8_t)0xAU)#define GPIO_AF10_QUADSPI ((uint8_t)0xAU)#define GPIO_AF10_OTG_HS ((uint8_t)0xAU)#define GPIO_AF10_OTG_FS ((uint8_t)0xAU)#define GPIO_AF9_FMC ((uint8_t)0x09U)#define GPIO_AF9_LTDC ((uint8_t)0x09U)#define GPIO_AF9_QUADSPI ((uint8_t)0x09U)#define GPIO_AF9_TIM14 ((uint8_t)0x09U)#define GPIO_AF9_TIM13 ((uint8_t)0x09U)#define GPIO_AF9_TIM12 ((uint8_t)0x09U)#define GPIO_AF9_CAN2 ((uint8_t)0x09U)#define GPIO_AF9_CAN1 ((uint8_t)0x09U)#define GPIO_AF8_SPI6 ((uint8_t)0x08U)#define GPIO_AF8_SAI2 ((uint8_t)0x08U)#define GPIO_AF8_SPDIFRX ((uint8_t)0x08U)#define GPIO_AF8_UART8 ((uint8_t)0x08U)#define GPIO_AF8_UART7 ((uint8_t)0x08U)#define GPIO_AF8_USART6 ((uint8_t)0x08U)#define GPIO_AF8_UART5 ((uint8_t)0x08U)#define GPIO_AF8_UART4 ((uint8_t)0x08U)#define GPIO_AF7_DFSDM1 ((uint8_t)0x07U)#define GPIO_AF7_SPI6 ((uint8_t)0x07U)#define GPIO_AF7_SPI3 ((uint8_t)0x07U)#define GPIO_AF7_SPI2 ((uint8_t)0x07U)#define GPIO_AF7_SPDIFRX ((uint8_t)0x07U)#define GPIO_AF7_UART5 ((uint8_t)0x07U)#define GPIO_AF7_USART3 ((uint8_t)0x07U)#define GPIO_AF7_USART2 ((uint8_t)0x07U)#define GPIO_AF6_DFSDM1 ((uint8_t)0x06U)#define GPIO_AF6_UART4 ((uint8_t)0x06U)#define GPIO_AF6_SAI1 ((uint8_t)0x06U)#define GPIO_AF6_SPI3 ((uint8_t)0x06U)#define GPIO_AF5_SPI6 ((uint8_t)0x05U)#define GPIO_AF5_SPI5 ((uint8_t)0x05U)#define GPIO_AF5_SPI4 ((uint8_t)0x05U)#define GPIO_AF5_SPI3 ((uint8_t)0x05U)#define GPIO_AF5_SPI2 ((uint8_t)0x05U)#define GPIO_AF5_SPI1 ((uint8_t)0x05U)#define GPIO_AF4_USART1 ((uint8_t)0x04)#define GPIO_AF4_CEC ((uint8_t)0x04U)#define GPIO_AF4_I2C4 ((uint8_t)0x04U)#define GPIO_AF4_I2C3 ((uint8_t)0x04U)#define GPIO_AF4_I2C2 ((uint8_t)0x04U)#define GPIO_AF3_DFSDM1 ((uint8_t)0x03U)#define GPIO_AF3_CEC ((uint8_t)0x03U)#define GPIO_AF3_LPTIM1 ((uint8_t)0x03U)#define GPIO_AF3_TIM11 ((uint8_t)0x03U)#define GPIO_AF3_TIM10 ((uint8_t)0x03U)#define GPIO_AF3_TIM9 ((uint8_t)0x03U)#define GPIO_AF3_TIM8 ((uint8_t)0x03U)#define GPIO_AF2_TIM5 ((uint8_t)0x02U)#define GPIO_AF2_TIM4 ((uint8_t)0x02U)#define GPIO_AF2_TIM3 ((uint8_t)0x02U)#define GPIO_AF1_I2C4 ((uint8_t)0x01U)#define GPIO_AF1_UART5 ((uint8_t)0x01U)#define GPIO_AF1_TIM2 ((uint8_t)0x01U)#define GPIO_AF1_TIM1 ((uint8_t)0x01U)#define GPIO_AF0_TRACE ((uint8_t)0x00U)#define GPIO_AF0_SWJ ((uint8_t)0x00U)#define GPIO_AF0_MCO ((uint8_t)0x00U)#define GPIO_AF0_RTC_50Hz ((uint8_t)0x00U)#define IS_GPIO_PULL(PULL) (((PULL) == GPIO_NOPULL) || ((PULL) == GPIO_PULLUP) || ((PULL) == GPIO_PULLDOWN))#define IS_GPIO_SPEED(SPEED) (((SPEED) == GPIO_SPEED_LOW) || ((SPEED) == GPIO_SPEED_MEDIUM) || ((SPEED) == GPIO_SPEED_FAST) || ((SPEED) == GPIO_SPEED_HIGH))#define IS_GPIO_MODE(MODE) (((MODE) == GPIO_MODE_INPUT) || ((MODE) == GPIO_MODE_OUTPUT_PP) || ((MODE) == GPIO_MODE_OUTPUT_OD) || ((MODE) == GPIO_MODE_AF_PP) || ((MODE) == GPIO_MODE_AF_OD) || ((MODE) == GPIO_MODE_IT_RISING) || ((MODE) == GPIO_MODE_IT_FALLING) || ((MODE) == GPIO_MODE_IT_RISING_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING) || ((MODE) == GPIO_MODE_EVT_FALLING) || ((MODE) == GPIO_MODE_EVT_RISING_FALLING) || ((MODE) == GPIO_MODE_ANALOG))#define IS_GPIO_PIN(__PIN__) ((((uint32_t)(__PIN__) & GPIO_PIN_MASK) != 0x00U))#define IS_GPIO_PIN_ACTION(ACTION) (((ACTION) == GPIO_PIN_RESET) || ((ACTION) == GPIO_PIN_SET))#define TRIGGER_MODE (0x7UL << TRIGGER_MODE_Pos)#define EXTI_EVT (0x2UL << EXTI_MODE_Pos)#define EXTI_MODE (0x3UL << EXTI_MODE_Pos)#define OUTPUT_TYPE (0x1UL << OUTPUT_TYPE_Pos)#define GPIO_MODE (0x3UL << GPIO_MODE_Pos)#define __HAL_GPIO_EXTI_GENERATE_SWIT(__EXTI_LINE__) (EXTI->SWIER |= (__EXTI_LINE__))#define __HAL_GPIO_EXTI_CLEAR_IT(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_GPIO_EXTI_GET_IT(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define __HAL_GPIO_EXTI_CLEAR_FLAG(__EXTI_LINE__) (EXTI->PR = (__EXTI_LINE__))#define __HAL_GPIO_EXTI_GET_FLAG(__EXTI_LINE__) (EXTI->PR & (__EXTI_LINE__))#define GPIO_PULLDOWN ((uint32_t)0x00000002U)#define GPIO_SPEED_FREQ_MEDIUM ((uint32_t)0x00000001U)#define GPIO_MODE_EVT_RISING_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING | TRIGGER_FALLING)#define GPIO_MODE_EVT_FALLING (MODE_INPUT | EXTI_EVT | TRIGGER_FALLING)#define GPIO_MODE_EVT_RISING (MODE_INPUT | EXTI_EVT | TRIGGER_RISING)#define GPIO_MODE_IT_RISING_FALLING (MODE_INPUT | EXTI_IT | TRIGGER_RISING | TRIGGER_FALLING)#define GPIO_MODE_OUTPUT_OD (MODE_OUTPUT | OUTPUT_OD)#define GPIO_PIN_MASK ((uint32_t)0x0000FFFFU)#define GPIO_PIN_All ((uint16_t)0xFFFFU)#define IS_DMA_CHANNEL(CHANNEL) (((CHANNEL) == DMA_CHANNEL_0) || ((CHANNEL) == DMA_CHANNEL_1) || ((CHANNEL) == DMA_CHANNEL_2) || ((CHANNEL) == DMA_CHANNEL_3) || ((CHANNEL) == DMA_CHANNEL_4) || ((CHANNEL) == DMA_CHANNEL_5) || ((CHANNEL) == DMA_CHANNEL_6) || ((CHANNEL) == DMA_CHANNEL_7) || ((CHANNEL) == DMA_CHANNEL_8) || ((CHANNEL) == DMA_CHANNEL_9) || ((CHANNEL) == DMA_CHANNEL_10) || ((CHANNEL) == DMA_CHANNEL_11) || ((CHANNEL) == DMA_CHANNEL_12) || ((CHANNEL) == DMA_CHANNEL_13) || ((CHANNEL) == DMA_CHANNEL_14) || ((CHANNEL) == DMA_CHANNEL_15))#define DMA_CHANNEL_15 0x1E000000U#define DMA_CHANNEL_14 0x1C000000U#define DMA_CHANNEL_13 0x1A000000U#define DMA_CHANNEL_12 0x18000000U#define DMA_CHANNEL_10 0x14000000U#define DMA_CHANNEL_9 0x12000000U#define DMA_CHANNEL_8 0x10000000U#define DMA_CHANNEL_7 0x0E000000U#define DMA_CHANNEL_6 0x0C000000U#define DMA_CHANNEL_5 0x0A000000U#define DMA_CHANNEL_3 0x06000000U#define DMA_CHANNEL_2 0x04000000U#define DMA_CHANNEL_1 0x02000000U#define IS_DMA_PERIPHERAL_BURST(BURST) (((BURST) == DMA_PBURST_SINGLE) || ((BURST) == DMA_PBURST_INC4) || ((BURST) == DMA_PBURST_INC8) || ((BURST) == DMA_PBURST_INC16))#define IS_DMA_MEMORY_BURST(BURST) (((BURST) == DMA_MBURST_SINGLE) || ((BURST) == DMA_MBURST_INC4) || ((BURST) == DMA_MBURST_INC8) || ((BURST) == DMA_MBURST_INC16))#define IS_DMA_FIFO_THRESHOLD(THRESHOLD) (((THRESHOLD) == DMA_FIFO_THRESHOLD_1QUARTERFULL ) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_HALFFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_3QUARTERSFULL) || ((THRESHOLD) == DMA_FIFO_THRESHOLD_FULL))#define IS_DMA_FIFO_MODE_STATE(STATE) (((STATE) == DMA_FIFOMODE_DISABLE ) || ((STATE) == DMA_FIFOMODE_ENABLE))#define IS_DMA_PRIORITY(PRIORITY) (((PRIORITY) == DMA_PRIORITY_LOW ) || ((PRIORITY) == DMA_PRIORITY_MEDIUM) || ((PRIORITY) == DMA_PRIORITY_HIGH) || ((PRIORITY) == DMA_PRIORITY_VERY_HIGH))#define IS_DMA_MODE(MODE) (((MODE) == DMA_NORMAL ) || ((MODE) == DMA_CIRCULAR) || ((MODE) == DMA_PFCTRL))#define IS_DMA_MEMORY_DATA_SIZE(SIZE) (((SIZE) == DMA_MDATAALIGN_BYTE) || ((SIZE) == DMA_MDATAALIGN_HALFWORD) || ((SIZE) == DMA_MDATAALIGN_WORD ))#define IS_DMA_PERIPHERAL_DATA_SIZE(SIZE) (((SIZE) == DMA_PDATAALIGN_BYTE) || ((SIZE) == DMA_PDATAALIGN_HALFWORD) || ((SIZE) == DMA_PDATAALIGN_WORD))#define IS_DMA_MEMORY_INC_STATE(STATE) (((STATE) == DMA_MINC_ENABLE) || ((STATE) == DMA_MINC_DISABLE))#define IS_DMA_PERIPHERAL_INC_STATE(STATE) (((STATE) == DMA_PINC_ENABLE) || ((STATE) == DMA_PINC_DISABLE))#define IS_DMA_BUFFER_SIZE(SIZE) (((SIZE) >= 0x01U) && ((SIZE) < 0x10000U))#define IS_DMA_DIRECTION(DIRECTION) (((DIRECTION) == DMA_PERIPH_TO_MEMORY ) || ((DIRECTION) == DMA_MEMORY_TO_PERIPH) || ((DIRECTION) == DMA_MEMORY_TO_MEMORY))#define __HAL_DMA_GET_COUNTER(__HANDLE__) ((__HANDLE__)->Instance->NDTR)#define __HAL_DMA_SET_COUNTER(__HANDLE__,__COUNTER__) ((__HANDLE__)->Instance->NDTR = (uint16_t)(__COUNTER__))#define __HAL_DMA_GET_IT_SOURCE(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR & (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR & (__INTERRUPT__)))#define __HAL_DMA_DISABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR &= ~(__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR &= ~(__INTERRUPT__)))#define __HAL_DMA_ENABLE_IT(__HANDLE__,__INTERRUPT__) (((__INTERRUPT__) != DMA_IT_FE)? ((__HANDLE__)->Instance->CR |= (__INTERRUPT__)) : ((__HANDLE__)->Instance->FCR |= (__INTERRUPT__)))#define __HAL_DMA_CLEAR_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LIFCR = (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HIFCR = (__FLAG__)) : (DMA1->LIFCR = (__FLAG__)))#define __HAL_DMA_GET_FLAG(__HANDLE__,__FLAG__) (((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA2_Stream3)? (DMA2->HISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream7)? (DMA2->LISR & (__FLAG__)) : ((uint32_t)((__HANDLE__)->Instance) > (uint32_t)DMA1_Stream3)? (DMA1->HISR & (__FLAG__)) : (DMA1->LISR & (__FLAG__)))#define __HAL_DMA_GET_DME_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_DMEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_DMEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_DMEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_DMEIF2_6 : DMA_FLAG_DMEIF3_7)#define __HAL_DMA_GET_FE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_FEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_FEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_FEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_FEIF2_6 : DMA_FLAG_FEIF3_7)#define __HAL_DMA_GET_TE_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TEIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TEIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TEIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TEIF2_6 : DMA_FLAG_TEIF3_7)#define __HAL_DMA_GET_HT_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_HTIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_HTIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_HTIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_HTIF2_6 : DMA_FLAG_HTIF3_7)#define __HAL_DMA_GET_TC_FLAG_INDEX(__HANDLE__) (((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream0))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream4))? DMA_FLAG_TCIF0_4 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream1))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream5))? DMA_FLAG_TCIF1_5 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream2))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA1_Stream6))? DMA_FLAG_TCIF2_6 : ((uint32_t)((__HANDLE__)->Instance) == ((uint32_t)DMA2_Stream6))? DMA_FLAG_TCIF2_6 : DMA_FLAG_TCIF3_7)#define __HAL_DMA_DISABLE(__HANDLE__) ((__HANDLE__)->Instance->CR &= ~DMA_SxCR_EN)#define __HAL_DMA_ENABLE(__HANDLE__) ((__HANDLE__)->Instance->CR |= DMA_SxCR_EN)#define __HAL_DMA_GET_FS(__HANDLE__) (((__HANDLE__)->Instance->FCR & (DMA_SxFCR_FS)))#define __HAL_DMA_RESET_HANDLE_STATE(__HANDLE__) ((__HANDLE__)->State = HAL_DMA_STATE_RESET)#define DMA_FLAG_TCIF3_7 0x08000000U#define DMA_FLAG_HTIF3_7 0x04000000U#define DMA_FLAG_TEIF3_7 0x02000000U#define DMA_FLAG_DMEIF3_7 0x01000000U#define DMA_FLAG_FEIF3_7 0x00400000U#define DMA_FLAG_TCIF2_6 0x00200000U#define DMA_FLAG_HTIF2_6 0x00100000U#define DMA_FLAG_TEIF2_6 0x00080000U#define DMA_FLAG_DMEIF2_6 0x00040000U#define DMA_FLAG_FEIF2_6 0x00010000U#define DMA_FLAG_TCIF1_5 0x00000800U#define DMA_FLAG_HTIF1_5 0x00000400U#define DMA_FLAG_TEIF1_5 0x00000200U#define DMA_FLAG_DMEIF1_5 0x00000100U#define DMA_FLAG_FEIF1_5 0x00000040U#define DMA_FLAG_TCIF0_4 0x00000020U#define DMA_FLAG_HTIF0_4 0x00000010U#define DMA_FLAG_TEIF0_4 0x00000008U#define DMA_FLAG_DMEIF0_4 0x00000004U#define DMA_FLAG_FEIF0_4 0x00000001U#define DMA_IT_FE 0x00000080U#define DMA_IT_DME DMA_SxCR_DMEIE#define DMA_IT_TE DMA_SxCR_TEIE#define DMA_IT_HT DMA_SxCR_HTIE#define DMA_IT_TC DMA_SxCR_TCIE#define DMA_PBURST_INC16 DMA_SxCR_PBURST#define DMA_PBURST_INC8 DMA_SxCR_PBURST_1#define DMA_MBURST_INC8 DMA_SxCR_MBURST_1#define DMA_FIFO_THRESHOLD_3QUARTERSFULL DMA_SxFCR_FTH_1#define DMA_FIFO_THRESHOLD_HALFFULL DMA_SxFCR_FTH_0#define DMA_FIFO_THRESHOLD_1QUARTERFULL 0x00000000U#define DMA_PRIORITY_MEDIUM DMA_SxCR_PL_0#define DMA_PRIORITY_LOW 0x00000000U#define DMA_CIRCULAR DMA_SxCR_CIRC#define DMA_PDATAALIGN_BYTE 0x00000000U#define DMA_MINC_DISABLE 0x00000000U#define HAL_DMA_ERROR_NOT_SUPPORTED 0x00000100U#define HAL_DMA_ERROR_NO_XFER 0x00000080U#define HAL_DMA_ERROR_PARAM 0x00000040U#define HAL_DMA_ERROR_TIMEOUT 0x00000020U#define HAL_DMA_ERROR_DME 0x00000004U#define HAL_DMA_ERROR_FE 0x00000002U#define HAL_DMA_ERROR_TE 0x00000001U#define HAL_DMA_ERROR_NONE 0x00000000U#define IS_MPU_SUB_REGION_DISABLE(SUBREGION) ((SUBREGION) < (uint16_t)0x00FFU)#define IS_MPU_REGION_SIZE(SIZE) (((SIZE) == MPU_REGION_SIZE_32B) || ((SIZE) == MPU_REGION_SIZE_64B) || ((SIZE) == MPU_REGION_SIZE_128B) || ((SIZE) == MPU_REGION_SIZE_256B) || ((SIZE) == MPU_REGION_SIZE_512B) || ((SIZE) == MPU_REGION_SIZE_1KB) || ((SIZE) == MPU_REGION_SIZE_2KB) || ((SIZE) == MPU_REGION_SIZE_4KB) || ((SIZE) == MPU_REGION_SIZE_8KB) || ((SIZE) == MPU_REGION_SIZE_16KB) || ((SIZE) == MPU_REGION_SIZE_32KB) || ((SIZE) == MPU_REGION_SIZE_64KB) || ((SIZE) == MPU_REGION_SIZE_128KB) || ((SIZE) == MPU_REGION_SIZE_256KB) || ((SIZE) == MPU_REGION_SIZE_512KB) || ((SIZE) == MPU_REGION_SIZE_1MB) || ((SIZE) == MPU_REGION_SIZE_2MB) || ((SIZE) == MPU_REGION_SIZE_4MB) || ((SIZE) == MPU_REGION_SIZE_8MB) || ((SIZE) == MPU_REGION_SIZE_16MB) || ((SIZE) == MPU_REGION_SIZE_32MB) || ((SIZE) == MPU_REGION_SIZE_64MB) || ((SIZE) == MPU_REGION_SIZE_128MB) || ((SIZE) == MPU_REGION_SIZE_256MB) || ((SIZE) == MPU_REGION_SIZE_512MB) || ((SIZE) == MPU_REGION_SIZE_1GB) || ((SIZE) == MPU_REGION_SIZE_2GB) || ((SIZE) == MPU_REGION_SIZE_4GB))#define IS_MPU_REGION_NUMBER(NUMBER) (((NUMBER) == MPU_REGION_NUMBER0) || ((NUMBER) == MPU_REGION_NUMBER1) || ((NUMBER) == MPU_REGION_NUMBER2) || ((NUMBER) == MPU_REGION_NUMBER3) || ((NUMBER) == MPU_REGION_NUMBER4) || ((NUMBER) == MPU_REGION_NUMBER5) || ((NUMBER) == MPU_REGION_NUMBER6) || ((NUMBER) == MPU_REGION_NUMBER7))#define IS_MPU_REGION_PERMISSION_ATTRIBUTE(TYPE) (((TYPE) == MPU_REGION_NO_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RW) || ((TYPE) == MPU_REGION_PRIV_RW_URO) || ((TYPE) == MPU_REGION_FULL_ACCESS) || ((TYPE) == MPU_REGION_PRIV_RO) || ((TYPE) == MPU_REGION_PRIV_RO_URO))#define IS_MPU_TEX_LEVEL(TYPE) (((TYPE) == MPU_TEX_LEVEL0) || ((TYPE) == MPU_TEX_LEVEL1) || ((TYPE) == MPU_TEX_LEVEL2))#define IS_MPU_ACCESS_BUFFERABLE(STATE) (((STATE) == MPU_ACCESS_BUFFERABLE) || ((STATE) == MPU_ACCESS_NOT_BUFFERABLE))#define IS_MPU_ACCESS_CACHEABLE(STATE) (((STATE) == MPU_ACCESS_CACHEABLE) || ((STATE) == MPU_ACCESS_NOT_CACHEABLE))#define IS_MPU_ACCESS_SHAREABLE(STATE) (((STATE) == MPU_ACCESS_SHAREABLE) || ((STATE) == MPU_ACCESS_NOT_SHAREABLE))#define IS_MPU_INSTRUCTION_ACCESS(STATE) (((STATE) == MPU_INSTRUCTION_ACCESS_ENABLE) || ((STATE) == MPU_INSTRUCTION_ACCESS_DISABLE))#define IS_MPU_REGION_ENABLE(STATE) (((STATE) == MPU_REGION_ENABLE) || ((STATE) == MPU_REGION_DISABLE))#define IS_SYSTICK_CLK_SOURCE(SOURCE) (((SOURCE) == SYSTICK_CLKSOURCE_HCLK) || ((SOURCE) == SYSTICK_CLKSOURCE_HCLK_DIV8))#define IS_NVIC_DEVICE_IRQ(IRQ) ((IRQ) >= 0x00)#define IS_NVIC_SUB_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)#define IS_NVIC_PREEMPTION_PRIORITY(PRIORITY) ((PRIORITY) < 0x10U)#define IS_NVIC_PRIORITY_GROUP(GROUP) (((GROUP) == NVIC_PRIORITYGROUP_0) || ((GROUP) == NVIC_PRIORITYGROUP_1) || ((GROUP) == NVIC_PRIORITYGROUP_2) || ((GROUP) == NVIC_PRIORITYGROUP_3) || ((GROUP) == NVIC_PRIORITYGROUP_4))#define MPU_REGION_NUMBER7 ((uint8_t)0x07U)#define MPU_REGION_NUMBER6 ((uint8_t)0x06U)#define MPU_REGION_NUMBER5 ((uint8_t)0x05U)#define MPU_REGION_NUMBER4 ((uint8_t)0x04U)#define MPU_REGION_NUMBER3 ((uint8_t)0x03U)#define MPU_REGION_NUMBER2 ((uint8_t)0x02U)#define MPU_REGION_NUMBER1 ((uint8_t)0x01U)#define MPU_REGION_NUMBER0 ((uint8_t)0x00U)#define ETH_DMA_IT_TST 0x20000000U#define ETH_MAC_IT_PMT 0x00000008U#define ETH_MAC_IT_MMC 0x00000010U#define ETH_MAC_IT_MMCR 0x00000020U#define ETH_MAC_IT_MMCT 0x00000040U#define ETH_MAC_IT_TST 0x00000200U#define ETH_DMA_FLAG_T 0x00000001U#define ETH_DMA_FLAG_TPS 0x00000002U#define ETH_DMA_FLAG_TBU 0x00000004U#define ETH_DMA_FLAG_TJT 0x00000008U#define ETH_DMA_FLAG_RO 0x00000010U#define ETH_DMA_FLAG_TU 0x00000020U#define ETH_DMA_FLAG_R 0x00000040U#define ETH_DMA_FLAG_RBU 0x00000080U#define ETH_DMA_FLAG_RPS 0x00000100U#define ETH_DMA_FLAG_RWT 0x00000200U#define ETH_DMA_FLAG_ET 0x00000400U#define ETH_DMA_FLAG_FBE 0x00002000U#define ETH_DMA_FLAG_ER 0x00004000U#define ETH_DMA_FLAG_AIS 0x00008000U#define ETH_DMA_FLAG_NIS 0x00010000U#define ETH_DMA_FLAG_ACCESSERROR 0x02000000U#define ETH_DMA_FLAG_READWRITEERROR 0x01000000U#define ETH_DMA_FLAG_DATATRANSFERERROR 0x00800000U#define ETH_DMA_FLAG_MMC 0x08000000U#define ETH_DMA_FLAG_PMT 0x10000000U#define ETH_DMA_FLAG_TST 0x20000000U#define ETH_MAC_FLAG_PMT 0x00000008U#define ETH_MAC_FLAG_MMC 0x00000010U#define ETH_MAC_FLAG_MMCR 0x00000020U#define ETH_MAC_FLAG_MMCT 0x00000040U#define ETH_MAC_FLAG_TST 0x00000200U#define ETH_MMC_IT_RFCE 0x10000020U#define ETH_MMC_IT_RFAE 0x10000040U#define ETH_MMC_IT_RGUF 0x10020000U#define ETH_MMC_IT_TGFSC 0x00004000U#define ETH_MMC_IT_TGFMSC 0x00008000U#define ETH_MMC_IT_TGF 0x00200000U#define ETH_PMT_FLAG_MPR 0x00000020U#define ETH_PMT_FLAG_WUFR 0x00000040U#define ETH_PMT_FLAG_WUFFRPR 0x80000000U#define ETH_DMARXDESC_BUFFER2 0x00000001U#define ETH_DMARXDESC_BUFFER1 0x00000000U#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPFULL 0x00C00000U#define ETH_DMATXDESC_CHECKSUMTCPUDPICMPSEGMENT 0x00800000U#define ETH_DMATXDESC_CHECKSUMIPV4HEADER 0x00400000U#define ETH_DMATXDESC_CHECKSUMBYPASS 0x00000000U#define ETH_DMATXDESC_FIRSTSEGMENT 0x20000000U#define ETH_DMATXDESC_LASTSEGMENTS 0x40000000U#define ETH_DMAARBITRATION_RXPRIORTX 0x00000002U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_4_1 0x0000C000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_3_1 0x00008000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_2_1 0x00004000U#define ETH_DMAARBITRATION_ROUNDROBIN_RXTX_1_1 0x00000000U#define ETH_RECEIVEDTHRESHOLDCONTROL_128BYTES 0x00000018U#define ETH_RECEIVEDTHRESHOLDCONTROL_96BYTES 0x00000010U#define ETH_RECEIVEDTHRESHOLDCONTROL_32BYTES 0x00000008U#define ETH_RECEIVEDTHRESHOLDCONTROL_64BYTES 0x00000000U#define ETH_TRANSMITTHRESHOLDCONTROL_16BYTES 0x0001C000U#define ETH_TRANSMITTHRESHOLDCONTROL_24BYTES 0x00018000U#define ETH_TRANSMITTHRESHOLDCONTROL_32BYTES 0x00014000U#define ETH_TRANSMITTHRESHOLDCONTROL_40BYTES 0x00010000U#define ETH_TRANSMITTHRESHOLDCONTROL_256BYTES 0x0000C000U#define ETH_TRANSMITTHRESHOLDCONTROL_192BYTES 0x00008000U#define ETH_TRANSMITTHRESHOLDCONTROL_128BYTES 0x00004000U#define ETH_TRANSMITTHRESHOLDCONTROL_64BYTES 0x00000000U#define ETH_MAC_ADDRESSMASK_BYTE1 0x01000000U#define ETH_MAC_ADDRESSMASK_BYTE2 0x02000000U#define ETH_MAC_ADDRESSMASK_BYTE3 0x04000000U#define ETH_MAC_ADDRESSMASK_BYTE4 0x08000000U#define ETH_MAC_ADDRESSMASK_BYTE5 0x10000000U#define ETH_MAC_ADDRESSMASK_BYTE6 0x20000000U#define ETH_MAC_ADDRESSFILTER_DA 0x00000008U#define ETH_MAC_ADDRESSFILTER_SA 0x00000000U#define ETH_TRANSMITFLOWCONTROL_DISABLE 0x00000000U#define ETH_TRANSMITFLOWCONTROL_ENABLE 0x00000002U#define ETH_RECEIVEFLOWCONTROL_DISABLE 0x00000000U#define ETH_RECEIVEFLOWCONTROL_ENABLE 0x00000004U#define ETH_UNICASTPAUSEFRAMEDETECT_DISABLE 0x00000000U#define ETH_UNICASTPAUSEFRAMEDETECT_ENABLE 0x00000008U#define ETH_PAUSELOWTHRESHOLD_MINUS256 0x00000030U#define ETH_PAUSELOWTHRESHOLD_MINUS144 0x00000020U#define ETH_PAUSELOWTHRESHOLD_MINUS28 0x00000010U#define ETH_PAUSELOWTHRESHOLD_MINUS4 0x00000000U#define ETH_ZEROQUANTAPAUSE_DISABLE 0x00000080U#define ETH_ZEROQUANTAPAUSE_ENABLE 0x00000000U#define ETH_UNICASTFRAMESFILTER_PERFECT 0x00000000U#define ETH_UNICASTFRAMESFILTER_HASHTABLE 0x00000002U#define ETH_UNICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000402U#define ETH_MULTICASTFRAMESFILTER_NONE 0x00000010U#define ETH_MULTICASTFRAMESFILTER_PERFECT 0x00000000U#define ETH_MULTICASTFRAMESFILTER_HASHTABLE 0x00000004U#define ETH_MULTICASTFRAMESFILTER_PERFECTHASHTABLE 0x00000404U#define ETH_PROMISCUOUS_MODE_DISABLE 0x00000000U#define ETH_PROMISCUOUS_MODE_ENABLE 0x00000001U#define ETH_DESTINATIONADDRFILTER_INVERSE 0x00000008U#define ETH_DESTINATIONADDRFILTER_NORMAL 0x00000000U#define ETH_BROADCASTFRAMESRECEPTION_DISABLE 0x00000020U#define ETH_BROADCASTFRAMESRECEPTION_ENABLE 0x00000000U#define ETH_PASSCONTROLFRAMES_FORWARDPASSEDADDRFILTER 0x000000C0U#define ETH_PASSCONTROLFRAMES_FORWARDALL 0x00000080U#define ETH_PASSCONTROLFRAMES_BLOCKALL 0x00000040U#define ETH_SOURCEADDRFILTER_DISABLE 0x00000000U#define ETH_SOURCEADDRFILTER_INVERSE_ENABLE 0x00000300U#define ETH_SOURCEADDRFILTER_NORMAL_ENABLE 0x00000200U#define ETH_RECEIVEALL_DISABLE 0x00000000U#define ETH_RECEIVEALL_ENABLE 0x80000000U#define ETH_DEFFERRALCHECK_DISABLE 0x00000000U#define ETH_DEFFERRALCHECK_ENABLE 0x00000010U#define ETH_AUTOMATICPADCRCSTRIP_DISABLE 0x00000000U#define ETH_AUTOMATICPADCRCSTRIP_ENABLE 0x00000080U#define ETH_RETRYTRANSMISSION_DISABLE 0x00000200U#define ETH_RETRYTRANSMISSION_ENABLE 0x00000000U#define ETH_CHECKSUMOFFLAOD_DISABLE 0x00000000U#define ETH_CHECKSUMOFFLAOD_ENABLE 0x00000400U#define ETH_LOOPBACKMODE_DISABLE 0x00000000U#define ETH_LOOPBACKMODE_ENABLE 0x00001000U#define ETH_RECEIVEOWN_DISABLE 0x00002000U#define ETH_RECEIVEOWN_ENABLE 0x00000000U#define ETH_CARRIERSENCE_DISABLE 0x00010000U#define ETH_CARRIERSENCE_ENABLE 0x00000000U#define ETH_INTERFRAMEGAP_40BIT 0x000E0000U#define ETH_INTERFRAMEGAP_48BIT 0x000C0000U#define ETH_INTERFRAMEGAP_56BIT 0x000A0000U#define ETH_INTERFRAMEGAP_64BIT 0x00080000U#define ETH_INTERFRAMEGAP_72BIT 0x00060000U#define ETH_INTERFRAMEGAP_80BIT 0x00040000U#define ETH_INTERFRAMEGAP_88BIT 0x00020000U#define ETH_INTERFRAMEGAP_96BIT 0x00000000U#define ETH_JABBER_DISABLE 0x00400000U#define ETH_JABBER_ENABLE 0x00000000U#define ETH_WATCHDOG_DISABLE 0x00800000U#define ETH_WATCHDOG_ENABLE 0x00000000U#define ETH_MEDIA_INTERFACE_RMII (SYSCFG_PMC_MII_RMII_SEL)#define ETH_MEDIA_INTERFACE_MII 0x00000000U#define ETH_CHECKSUM_BY_SOFTWARE 0x00000001U#define ETH_CHECKSUM_BY_HARDWARE 0x00000000U#define ETH_RXINTERRUPT_MODE 0x00000001U#define ETH_RXPOLLING_MODE 0x00000000U#define ETH_AUTONEGOTIATION_DISABLE 0x00000000U#define ETH_AUTONEGOTIATION_ENABLE 0x00000001U#define HAL_ETH_STATE_ERROR 0x000000E0U#define HAL_ETH_STATE_STARTED 0x00000023U#define HAL_ETH_STATE_BUSY 0x00000023U#define HAL_ETH_STATE_READY 0x00000010U#define HAL_ETH_STATE_RESET 0x00000000U#define ETH_MAGIC_PACKET_RECIEVED ETH_MACPMTCSR_MPR#define ETH_WAKEUP_FRAME_RECIEVED ETH_MACPMTCSR_WFR#define ETH_MAC_PMT_IT ETH_MACSR_PMTS#define ETH_MAC_ADDRESS3 0x00000018U#define ETH_MAC_ADDRESS2 0x00000010U#define ETH_MAC_ADDRESS1 0x00000008U#define ETH_MAC_ADDRESS0 0x00000000U#define ETH_VLANTAGCOMPARISON_16BIT 0x00000000U#define ETH_VLANTAGCOMPARISON_12BIT 0x00010000U#define ETH_SOURCEADDRESS_REPLACE_ADDR1 ETH_MACCR_SARC_REPADDR1#define ETH_SOURCEADDRESS_REPLACE_ADDR0 ETH_MACCR_SARC_REPADDR0#define ETH_SOURCEADDRESS_INSERT_ADDR1 ETH_MACCR_SARC_INSADDR1#define ETH_SOURCEADDRESS_INSERT_ADDR0 ETH_MACCR_SARC_INSADDR0#define ETH_SOURCEADDRESS_DISABLE 0x00000000U#define ETH_BACKOFFLIMIT_1 0x00000060U#define ETH_BACKOFFLIMIT_4 0x00000040U#define ETH_BACKOFFLIMIT_8 0x00000020U#define ETH_BACKOFFLIMIT_10 0x00000000U#define ETH_HALFDUPLEX_MODE 0x00000000U#define ETH_FULLDUPLEX_MODE ETH_MACCR_DM#define ETH_SPEED_100M 0x00004000U#define ETH_SPEED_10M 0x00000000U#define ETH_PAUSELOWTHRESHOLD_MINUS_256 ETH_MACFCR_PLT_Minus256#define ETH_PAUSELOWTHRESHOLD_MINUS_144 ETH_MACFCR_PLT_Minus144#define ETH_PAUSELOWTHRESHOLD_MINUS_28 ETH_MACFCR_PLT_Minus28#define ETH_PAUSELOWTHRESHOLD_MINUS_4 ETH_MACFCR_PLT_Minus4#define ETH_RECEIVETHRESHOLD8_128 ETH_DMAOMR_RTC_128Bytes#define ETH_RECEIVETHRESHOLD8_96 ETH_DMAOMR_RTC_96Bytes#define ETH_RECEIVETHRESHOLD8_32 ETH_DMAOMR_RTC_32Bytes#define ETH_RECEIVETHRESHOLD8_64 ETH_DMAOMR_RTC_64Bytes#define ETH_RECEIVESTOREFORWARD ETH_DMAOMR_RSF#define ETH_TRANSMITTHRESHOLD_256 ETH_DMAOMR_TTC_256Bytes#define ETH_TRANSMITTHRESHOLD_192 ETH_DMAOMR_TTC_192Bytes#define ETH_TRANSMITTHRESHOLD_128 ETH_DMAOMR_TTC_128Bytes#define ETH_TRANSMITTHRESHOLD_64 ETH_DMAOMR_TTC_64Bytes#define ETH_TRANSMITTHRESHOLD_40 ETH_DMAOMR_TTC_40Bytes#define ETH_TRANSMITTHRESHOLD_32 ETH_DMAOMR_TTC_32Bytes#define ETH_TRANSMITTHRESHOLD_24 ETH_DMAOMR_TTC_24Bytes#define ETH_TRANSMITTHRESHOLD_16 ETH_DMAOMR_TTC_16Bytes#define ETH_TRANSMITSTOREFORWARD ETH_DMAOMR_TSF#define ETH_DMA_TX_PROCESS_STOPPED_FLAG ETH_DMASR_TPS#define ETH_DMA_RX_BUFFER_UNAVAILABLE_FLAG ETH_DMASR_RBUS#define ETH_DMA_RX_PROCESS_STOPPED_FLAG ETH_DMASR_RPSS#define ETH_DMA_RX_WATCHDOG_TIMEOUT_FLAG ETH_DMASR_RWTS#define ETH_DMA_EARLY_TX_IT_FLAG ETH_DMASR_ETS#define ETH_DMA_FATAL_BUS_ERROR_FLAG ETH_DMASR_FBES#define ETH_DMA_DATA_BUFF_ACCESS_ERROR_FLAG 0x00000000U#define ETH_DMA_DESC_ACCESS_ERROR_FLAG ETH_DMASR_EBS_DescAccess#define ETH_DMA_WRITE_TRANS_ERROR_FLAG 0x00000000U#define ETH_DMA_READ_TRANS_ERROR_FLAG ETH_DMASR_EBS_ReadTransf#define ETH_DMA_RX_DATA_TRANS_ERROR_FLAG 0x00000000U#define ETH_DMA_TX_DATA_TRANS_ERROR_FLAG ETH_DMASR_EBS_DataTransfTx#define ETH_DMA_NO_ERROR_FLAG 0x00000000U#define ETH_DMA_TX_IT ETH_DMAIER_TIE#define ETH_DMA_TX_PROCESS_STOPPED_IT ETH_DMAIER_TPSIE#define ETH_DMA_TX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_TBUIE#define ETH_DMA_RX_IT ETH_DMAIER_RIE#define ETH_DMA_RX_BUFFER_UNAVAILABLE_IT ETH_DMAIER_RBUIE#define ETH_DMA_RX_PROCESS_STOPPED_IT ETH_DMAIER_RPSIE#define ETH_DMA_RX_WATCHDOG_TIMEOUT_IT ETH_DMAIER_RWTIE#define ETH_DMA_EARLY_TX_IT ETH_DMAIER_ETIE#define ETH_DMA_EARLY_RX_IT ETH_DMAIER_ERIE#define ETH_DMA_FATAL_BUS_ERROR_IT ETH_DMAIER_FBEIE#define ETH_DMA_ABNORMAL_IT ETH_DMAIER_AISE#define ETH_DMA_NORMAL_IT ETH_DMAIER_NISE#define ETH_RXDMABURSTLENGTH_4XPBL_128BEAT 0x01400000U#define ETH_RXDMABURSTLENGTH_4XPBL_64BEAT 0x01200000U#define ETH_RXDMABURSTLENGTH_4XPBL_32BEAT 0x01100000U#define ETH_RXDMABURSTLENGTH_4XPBL_16BEAT 0x01080000U#define ETH_RXDMABURSTLENGTH_4XPBL_8BEAT 0x01040000U#define ETH_RXDMABURSTLENGTH_4XPBL_4BEAT 0x01020000U#define ETH_RXDMABURSTLENGTH_32BEAT 0x00400000U#define ETH_RXDMABURSTLENGTH_16BEAT 0x00200000U#define ETH_RXDMABURSTLENGTH_8BEAT 0x00100000U#define ETH_RXDMABURSTLENGTH_4BEAT 0x00080000U#define ETH_RXDMABURSTLENGTH_2BEAT 0x00040000U#define ETH_RXDMABURSTLENGTH_1BEAT 0x00020000U#define ETH_TXDMABURSTLENGTH_4XPBL_128BEAT 0x01002000U#define ETH_TXDMABURSTLENGTH_4XPBL_64BEAT 0x01001000U#define ETH_TXDMABURSTLENGTH_4XPBL_32BEAT 0x01000800U#define ETH_TXDMABURSTLENGTH_4XPBL_16BEAT 0x01000400U#define ETH_TXDMABURSTLENGTH_4XPBL_8BEAT 0x01000200U#define ETH_TXDMABURSTLENGTH_4XPBL_4BEAT 0x01000100U#define ETH_TXDMABURSTLENGTH_32BEAT 0x00002000U#define ETH_TXDMABURSTLENGTH_16BEAT 0x00001000U#define ETH_TXDMABURSTLENGTH_8BEAT 0x00000800U#define ETH_TXDMABURSTLENGTH_4BEAT 0x00000400U#define ETH_TXDMABURSTLENGTH_2BEAT 0x00000200U#define ETH_TXDMABURSTLENGTH_1BEAT 0x00000100U#define ETH_BURSTLENGTH_UNSPECIFIED 0x00000000U#define ETH_BURSTLENGTH_MIXED ETH_DMABMR_MB#define ETH_BURSTLENGTH_FIXED ETH_DMABMR_FB#define ETH_DMAARBITRATION_TX8_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_8_1)#define ETH_DMAARBITRATION_TX7_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_7_1)#define ETH_DMAARBITRATION_TX6_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_6_1)#define ETH_DMAARBITRATION_TX5_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_5_1)#define ETH_DMAARBITRATION_TX4_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_4_1)#define ETH_DMAARBITRATION_TX3_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_3_1)#define ETH_DMAARBITRATION_TX2_RX1 (ETH_DMAMR_TXPR | ETH_DMAMR_PR_2_1)#define ETH_DMAARBITRATION_TX1_RX1 0x00000000U#define ETH_DMAARBITRATION_TX (ETH_DMAMR_TXPR | ETH_DMAMR_DA)#define ETH_DMAARBITRATION_RX4_TX1 ETH_DMABMR_RTPR_4_1#define ETH_DMAARBITRATION_RX3_TX1 ETH_DMABMR_RTPR_3_1#define ETH_DMAARBITRATION_RX2_TX1 ETH_DMABMR_RTPR_2_1#define ETH_DMAARBITRATION_RX1_TX1 0x00000000U#define ETH_DMAARBITRATION_RX ETH_DMABMR_DA#define ETH_CRC_ERROR ETH_DMARXDESC_CE#define ETH_GIANT_PACKET ETH_DMARXDESC_IPV4HC#define ETH_WATCHDOG_TIMEOUT ETH_DMARXDESC_RWT#define ETH_RECEIVE_OVERFLOW ETH_DMARXDESC_OE#define ETH_RECEIVE_ERROR ETH_DMARXDESC_RE#define ETH_DRIBBLE_BIT_ERROR ETH_DMARXDESC_DBE#define ETH_SOURCE_ADDRESS_FAIL ETH_DMARXDESC_SAF#define ETH_DEST_ADDRESS_FAIL ETH_DMARXDESC_AFM#define ETH_VLAN_FILTER_PASS ETH_DMARXDESC_VLAN#define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT_PHDR_CALC ETH_DMATXDESC_CIC_TCPUDPICMP_FULL#define ETH_CHECKSUM_IPHDR_PAYLOAD_INSERT ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT#define ETH_CHECKSUM_IPHDR_INSERT ETH_DMATXDESC_CIC_IPV4HEADER#define ETH_CHECKSUM_DISABLE ETH_DMATXDESC_CIC_BYPASS#define ETH_CRC_INSERT ETH_DMATXDESC_DP#define ETH_CRC_PAD_INSERT 0x00000000U#define ETH_CRC_PAD_DISABLE (uint32_t)(ETH_DMATXDESC_DP | ETH_DMATXDESC_DC)#define ETH_TX_PACKETS_FEATURES_CRCPAD 0x00000020U#define ETH_TX_PACKETS_FEATURES_TSO 0x00000010U#define ETH_TX_PACKETS_FEATURES_INNERVLANTAG 0x00000008U#define ETH_TX_PACKETS_FEATURES_VLANTAG 0x00000004U#define ETH_TX_PACKETS_FEATURES_SAIC 0x00000002U#define ETH_TX_PACKETS_FEATURES_CSUM 0x00000001U#define HAL_ETH_ERROR_MAC 0x00000010U#define HAL_ETH_ERROR_DMA 0x00000008U#define HAL_ETH_ERROR_TIMEOUT 0x00000004U#define HAL_ETH_ERROR_BUSY 0x00000002U#define HAL_ETH_ERROR_PARAM 0x00000001U#define HAL_ETH_ERROR_NONE 0x00000000U#define ETH_JUMBO_FRAME_PAYLOAD 9000U#define ETH_MAX_PAYLOAD 1500U#define ETH_MIN_PAYLOAD 46U#define ETH_VLAN_TAG 4U#define ETH_CRC 4U#define ETH_HEADER 14U#define ETH_MAX_PACKET_SIZE 1528U#define ETH_DMAPTPRXDESC_RTSH 0xFFFFFFFFU#define ETH_DMAPTPRXDESC_RTSL 0xFFFFFFFFU#define ETH_DMAPTPRXDESC_IPPT_ICMP 0x00000003U#define ETH_DMAPTPRXDESC_IPPT_TCP 0x00000002U#define ETH_DMAPTPRXDESC_IPPT_UDP 0x00000001U#define ETH_DMAPTPRXDESC_IPPT 0x00000007U#define ETH_DMAPTPRXDESC_IPHE 0x00000008U#define ETH_DMAPTPRXDESC_IPPE 0x00000010U#define ETH_DMAPTPRXDESC_IPCB 0x00000020U#define ETH_DMAPTPRXDESC_IPV4PR 0x00000040U#define ETH_DMAPTPRXDESC_IPV6PR 0x00000080U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESPFOLLOWUP_SIGNAL 0x00000700U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYRESP_MANAG 0x00000600U#define ETH_DMAPTPRXDESC_PTPMT_PDELAYREQ_ANNOUNCE 0x00000500U#define ETH_DMAPTPRXDESC_PTPMT_DELAYRESP 0x00000400U#define ETH_DMAPTPRXDESC_PTPMT_DELAYREQ 0x00000300U#define ETH_DMAPTPRXDESC_PTPMT_FOLLOWUP 0x00000200U#define ETH_DMAPTPRXDESC_PTPMT_SYNC 0x00000100U#define ETH_DMAPTPRXDESC_PTPMT 0x00000F00U#define ETH_DMAPTPRXDESC_PTPFT 0x00001000U#define ETH_DMAPTPRXDESC_PTPV 0x00002000U#define ETH_DMARXDESC_B2AP 0xFFFFFFFFU#define ETH_DMARXDESC_B1AP 0xFFFFFFFFU#define ETH_DMARXDESC_RBS1 0x00001FFFU#define ETH_DMARXDESC_RCH 0x00004000U#define ETH_DMARXDESC_RER 0x00008000U#define ETH_DMARXDESC_RBS2 0x1FFF0000U#define ETH_DMARXDESC_DIC 0x80000000U#define ETH_DMARXDESC_MAMPCE 0x00000001U#define ETH_DMARXDESC_CE 0x00000002U#define ETH_DMARXDESC_DBE 0x00000004U#define ETH_DMARXDESC_RE 0x00000008U#define ETH_DMARXDESC_RWT 0x00000010U#define ETH_DMARXDESC_FT 0x00000020U#define ETH_DMARXDESC_LC 0x00000040U#define ETH_DMARXDESC_IPV4HCE 0x00000080U#define ETH_DMARXDESC_LS 0x00000100U#define ETH_DMARXDESC_FS 0x00000200U#define ETH_DMARXDESC_VLAN 0x00000400U#define ETH_DMARXDESC_OE 0x00000800U#define ETH_DMARXDESC_LE 0x00001000U#define ETH_DMARXDESC_SAF 0x00002000U#define ETH_DMARXDESC_DE 0x00004000U#define ETH_DMARXDESC_ES 0x00008000U#define ETH_DMARXDESC_FL 0x3FFF0000U#define ETH_DMARXDESC_AFM 0x40000000U#define ETH_DMARXDESC_OWN 0x80000000U#define ETH_DMAPTPTXDESC_TTSH 0xFFFFFFFFU#define ETH_DMAPTPTXDESC_TTSL 0xFFFFFFFFU#define ETH_DMATXDESC_B2AP 0xFFFFFFFFU#define ETH_DMATXDESC_B1AP 0xFFFFFFFFU#define ETH_DMATXDESC_TBS1 0x00001FFFU#define ETH_DMATXDESC_TBS2 0x1FFF0000U#define ETH_DMATXDESC_DB 0x00000001U#define ETH_DMATXDESC_UF 0x00000002U#define ETH_DMATXDESC_ED 0x00000004U#define ETH_DMATXDESC_CC 0x00000078U#define ETH_DMATXDESC_VF 0x00000080U#define ETH_DMATXDESC_EC 0x00000100U#define ETH_DMATXDESC_LCO 0x00000200U#define ETH_DMATXDESC_NC 0x00000400U#define ETH_DMATXDESC_LCA 0x00000800U#define ETH_DMATXDESC_PCE 0x00001000U#define ETH_DMATXDESC_FF 0x00002000U#define ETH_DMATXDESC_JT 0x00004000U#define ETH_DMATXDESC_ES 0x00008000U#define ETH_DMATXDESC_IHE 0x00010000U#define ETH_DMATXDESC_TTSS 0x00020000U#define ETH_DMATXDESC_TCH 0x00100000U#define ETH_DMATXDESC_TER 0x00200000U#define ETH_DMATXDESC_CIC_TCPUDPICMP_FULL 0x00C00000U#define ETH_DMATXDESC_CIC_TCPUDPICMP_SEGMENT 0x00800000U#define ETH_DMATXDESC_CIC_IPV4HEADER 0x00400000U#define ETH_DMATXDESC_CIC_BYPASS 0x00000000U#define ETH_DMATXDESC_CIC 0x00C00000U#define ETH_DMATXDESC_TTSE 0x02000000U#define ETH_DMATXDESC_DP 0x04000000U#define ETH_DMATXDESC_DC 0x08000000U#define ETH_DMATXDESC_FS 0x10000000U#define ETH_DMATXDESC_LS 0x20000000U#define ETH_DMATXDESC_IC 0x40000000U#define ETH_DMATXDESC_OWN 0x80000000U#define USE_HAL_ETH_REGISTER_CALLBACKS 0U#define IS_OB_NDBOOT(VALUE) (((VALUE) == OB_DUAL_BOOT_DISABLE) || ((VALUE) == OB_DUAL_BOOT_ENABLE))#define IS_FLASH_BANK(BANK) (((BANK) == FLASH_BANK_1) || ((BANK) == FLASH_BANK_2) || ((BANK) == FLASH_BANK_BOTH))#define IS_OB_NDBANK(VALUE) (((VALUE) == OB_NDBANK_SINGLE_BANK) || ((VALUE) == OB_NDBANK_DUAL_BANK))#define IS_OB_WRP_SECTOR(SECTOR) ((((SECTOR) & 0xF000FFFFU) == 0x00000000U) && ((SECTOR) != 0x00000000U))#define IS_FLASH_SECTOR(SECTOR) (((SECTOR) == FLASH_SECTOR_0) || ((SECTOR) == FLASH_SECTOR_1) || ((SECTOR) == FLASH_SECTOR_2) || ((SECTOR) == FLASH_SECTOR_3) || ((SECTOR) == FLASH_SECTOR_4) || ((SECTOR) == FLASH_SECTOR_5) || ((SECTOR) == FLASH_SECTOR_6) || ((SECTOR) == FLASH_SECTOR_7) || ((SECTOR) == FLASH_SECTOR_8) || ((SECTOR) == FLASH_SECTOR_9) || ((SECTOR) == FLASH_SECTOR_10) || ((SECTOR) == FLASH_SECTOR_11) || ((SECTOR) == FLASH_SECTOR_12) || ((SECTOR) == FLASH_SECTOR_13) || ((SECTOR) == FLASH_SECTOR_14) || ((SECTOR) == FLASH_SECTOR_15) || ((SECTOR) == FLASH_SECTOR_16) || ((SECTOR) == FLASH_SECTOR_17) || ((SECTOR) == FLASH_SECTOR_18) || ((SECTOR) == FLASH_SECTOR_19) || ((SECTOR) == FLASH_SECTOR_20) || ((SECTOR) == FLASH_SECTOR_21) || ((SECTOR) == FLASH_SECTOR_22) || ((SECTOR) == FLASH_SECTOR_23))#define IS_FLASH_NBSECTORS(NBSECTORS) (((NBSECTORS) != 0U) && ((NBSECTORS) <= FLASH_SECTOR_TOTAL))#define IS_FLASH_ADDRESS(ADDRESS) ((((ADDRESS) >= FLASH_BASE) && ((ADDRESS) <= FLASH_END)) || (((ADDRESS) >= FLASH_OTP_BASE) && ((ADDRESS) <= FLASH_OTP_END)))#define IS_FLASH_LATENCY(LATENCY) (((LATENCY) == FLASH_LATENCY_0) || ((LATENCY) == FLASH_LATENCY_1) || ((LATENCY) == FLASH_LATENCY_2) || ((LATENCY) == FLASH_LATENCY_3) || ((LATENCY) == FLASH_LATENCY_4) || ((LATENCY) == FLASH_LATENCY_5) || ((LATENCY) == FLASH_LATENCY_6) || ((LATENCY) == FLASH_LATENCY_7) || ((LATENCY) == FLASH_LATENCY_8) || ((LATENCY) == FLASH_LATENCY_9) || ((LATENCY) == FLASH_LATENCY_10) || ((LATENCY) == FLASH_LATENCY_11) || ((LATENCY) == FLASH_LATENCY_12) || ((LATENCY) == FLASH_LATENCY_13) || ((LATENCY) == FLASH_LATENCY_14) || ((LATENCY) == FLASH_LATENCY_15))#define IS_OB_BOR_LEVEL(LEVEL) (((LEVEL) == OB_BOR_LEVEL1) || ((LEVEL) == OB_BOR_LEVEL2) || ((LEVEL) == OB_BOR_LEVEL3) || ((LEVEL) == OB_BOR_OFF))#define IS_OB_IWDG_STDBY_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STDBY_FREEZE) || ((FREEZE) == OB_IWDG_STDBY_ACTIVE))#define IS_OB_IWDG_STOP_FREEZE(FREEZE) (((FREEZE) == OB_IWDG_STOP_FREEZE) || ((FREEZE) == OB_IWDG_STOP_ACTIVE))#define IS_OB_STDBY_SOURCE(SOURCE) (((SOURCE) == OB_STDBY_NO_RST) || ((SOURCE) == OB_STDBY_RST))#define IS_OB_STOP_SOURCE(SOURCE) (((SOURCE) == OB_STOP_NO_RST) || ((SOURCE) == OB_STOP_RST))#define IS_OB_IWDG_SOURCE(SOURCE) (((SOURCE) == OB_IWDG_SW) || ((SOURCE) == OB_IWDG_HW))#define IS_OB_WWDG_SOURCE(SOURCE) (((SOURCE) == OB_WWDG_SW) || ((SOURCE) == OB_WWDG_HW))#define IS_OB_RDP_LEVEL(LEVEL) (((LEVEL) == OB_RDP_LEVEL_0) || ((LEVEL) == OB_RDP_LEVEL_1) || ((LEVEL) == OB_RDP_LEVEL_2))#define IS_OB_BOOT_ADDRESS(ADDRESS) ((ADDRESS) <= 0x8013)#define IS_OPTIONBYTE(VALUE) (((VALUE) <= (OPTIONBYTE_WRP | OPTIONBYTE_RDP | OPTIONBYTE_USER | OPTIONBYTE_BOR | OPTIONBYTE_BOOTADDR_0 | OPTIONBYTE_BOOTADDR_1)))#define IS_WRPSTATE(VALUE) (((VALUE) == OB_WRPSTATE_DISABLE) || ((VALUE) == OB_WRPSTATE_ENABLE))#define IS_VOLTAGERANGE(RANGE) (((RANGE) == FLASH_VOLTAGE_RANGE_1) || ((RANGE) == FLASH_VOLTAGE_RANGE_2) || ((RANGE) == FLASH_VOLTAGE_RANGE_3) || ((RANGE) == FLASH_VOLTAGE_RANGE_4))#define IS_FLASH_TYPEERASE(VALUE) (((VALUE) == FLASH_TYPEERASE_SECTORS) || ((VALUE) == FLASH_TYPEERASE_MASSERASE))#define __HAL_FLASH_CALC_BOOT_BASE_ADR(__ADDRESS__) ((__ADDRESS__) >> 14)#define OB_WRP_DB_SECTOR_All ((uint32_t)0x0FFF0000U)#define OB_WRP_DB_SECTOR_23 ((uint32_t)0x08000000U)#define OB_WRP_DB_SECTOR_22 ((uint32_t)0x08000000U)#define OB_WRP_DB_SECTOR_21 ((uint32_t)0x04000000U)#define OB_WRP_DB_SECTOR_20 ((uint32_t)0x04000000U)#define OB_WRP_DB_SECTOR_19 ((uint32_t)0x02000000U)#define OB_WRP_DB_SECTOR_18 ((uint32_t)0x02000000U)#define OB_WRP_DB_SECTOR_17 ((uint32_t)0x01000000U)#define OB_WRP_DB_SECTOR_16 ((uint32_t)0x01000000U)#define OB_WRP_DB_SECTOR_15 ((uint32_t)0x00800000U)#define OB_WRP_DB_SECTOR_14 ((uint32_t)0x00800000U)#define OB_WRP_DB_SECTOR_13 ((uint32_t)0x00400000U)#define OB_WRP_DB_SECTOR_12 ((uint32_t)0x00400000U)#define OB_WRP_DB_SECTOR_11 ((uint32_t)0x00200000U)#define OB_WRP_DB_SECTOR_10 ((uint32_t)0x00200000U)#define OB_WRP_DB_SECTOR_9 ((uint32_t)0x00100000U)#define OB_WRP_DB_SECTOR_8 ((uint32_t)0x00100000U)#define OB_WRP_DB_SECTOR_7 ((uint32_t)0x00080000U)#define OB_WRP_DB_SECTOR_6 ((uint32_t)0x00080000U)#define OB_WRP_DB_SECTOR_5 ((uint32_t)0x00040000U)#define OB_WRP_DB_SECTOR_4 ((uint32_t)0x00040000U)#define OB_WRP_DB_SECTOR_3 ((uint32_t)0x00020000U)#define OB_WRP_DB_SECTOR_2 ((uint32_t)0x00020000U)#define OB_WRP_DB_SECTOR_1 ((uint32_t)0x00010000U)#define OB_WRP_DB_SECTOR_0 ((uint32_t)0x00010000U)#define OB_WRP_SECTOR_All ((uint32_t)0x0FFF0000U)#define OB_WRP_SECTOR_11 ((uint32_t)0x08000000U)#define OB_WRP_SECTOR_10 ((uint32_t)0x04000000U)#define OB_WRP_SECTOR_9 ((uint32_t)0x02000000U)#define OB_WRP_SECTOR_8 ((uint32_t)0x01000000U)#define OB_WRP_SECTOR_7 ((uint32_t)0x00800000U)#define OB_WRP_SECTOR_6 ((uint32_t)0x00400000U)#define OB_WRP_SECTOR_5 ((uint32_t)0x00200000U)#define OB_WRP_SECTOR_4 ((uint32_t)0x00100000U)#define OB_WRP_SECTOR_3 ((uint32_t)0x00080000U)#define OB_WRP_SECTOR_2 ((uint32_t)0x00040000U)#define OB_WRP_SECTOR_1 ((uint32_t)0x00020000U)#define OB_WRP_SECTOR_0 ((uint32_t)0x00010000U)#define FLASH_SECTOR_23 ((uint32_t)23U)#define FLASH_SECTOR_22 ((uint32_t)22U)#define FLASH_SECTOR_21 ((uint32_t)21U)#define FLASH_SECTOR_20 ((uint32_t)20U)#define FLASH_SECTOR_19 ((uint32_t)19U)#define FLASH_SECTOR_18 ((uint32_t)18U)#define FLASH_SECTOR_17 ((uint32_t)17U)#define FLASH_SECTOR_16 ((uint32_t)16U)#define FLASH_SECTOR_15 ((uint32_t)15U)#define FLASH_SECTOR_14 ((uint32_t)14U)#define FLASH_SECTOR_13 ((uint32_t)13U)#define FLASH_SECTOR_12 ((uint32_t)12U)#define FLASH_SECTOR_11 ((uint32_t)11U)#define FLASH_SECTOR_10 ((uint32_t)10U)#define FLASH_SECTOR_9 ((uint32_t)9U)#define FLASH_SECTOR_8 ((uint32_t)8U)#define FLASH_MER_BIT (FLASH_CR_MER1 | FLASH_CR_MER2)#define FLASH_BANK_BOTH ((uint32_t)(FLASH_BANK_1 | FLASH_BANK_2))#define FLASH_BANK_2 ((uint32_t)0x02U)#define FLASH_BANK_1 ((uint32_t)0x01U)#define FLASH_LATENCY_15 FLASH_ACR_LATENCY_15WS#define FLASH_LATENCY_14 FLASH_ACR_LATENCY_14WS#define FLASH_LATENCY_13 FLASH_ACR_LATENCY_13WS#define FLASH_LATENCY_12 FLASH_ACR_LATENCY_12WS#define FLASH_LATENCY_11 FLASH_ACR_LATENCY_11WS#define FLASH_LATENCY_10 FLASH_ACR_LATENCY_10WS#define FLASH_LATENCY_9 FLASH_ACR_LATENCY_9WS#define FLASH_LATENCY_8 FLASH_ACR_LATENCY_8WS#define FLASH_LATENCY_7 FLASH_ACR_LATENCY_7WS#define FLASH_LATENCY_6 FLASH_ACR_LATENCY_6WS#define FLASH_LATENCY_5 FLASH_ACR_LATENCY_5WS#define FLASH_LATENCY_4 FLASH_ACR_LATENCY_4WS#define FLASH_LATENCY_3 FLASH_ACR_LATENCY_3WS#define FLASH_LATENCY_2 FLASH_ACR_LATENCY_2WS#define FLASH_LATENCY_1 FLASH_ACR_LATENCY_1WS#define FLASH_LATENCY_0 FLASH_ACR_LATENCY_0WS#define OB_BOOTADDR_SRAM2 ((uint32_t)0x8013U)#define OB_BOOTADDR_SRAM1 ((uint32_t)0x8004U)#define OB_BOOTADDR_DTCM_RAM ((uint32_t)0x8000U)#define OB_BOOTADDR_AXIM_FLASH ((uint32_t)0x2000U)#define OB_BOOTADDR_ITCM_FLASH ((uint32_t)0x0080U)#define OB_BOOTADDR_SYSTEM ((uint32_t)0x0040U)#define OB_BOOTADDR_ITCM_RAM ((uint32_t)0x0000U)#define OB_NDBANK_DUAL_BANK ((uint32_t)0x00000000U)#define OB_NDBANK_SINGLE_BANK ((uint32_t)0x20000000U)#define OB_DUAL_BOOT_ENABLE ((uint32_t)0x00000000U)#define OB_DUAL_BOOT_DISABLE ((uint32_t)0x10000000U)#define OB_BOR_OFF ((uint32_t)0x0CU)#define OB_BOR_LEVEL1 ((uint32_t)0x08U)#define OB_BOR_LEVEL2 ((uint32_t)0x04U)#define OB_BOR_LEVEL3 ((uint32_t)0x00U)#define OB_IWDG_STDBY_ACTIVE ((uint32_t)0x40000000U)#define OB_IWDG_STDBY_FREEZE ((uint32_t)0x00000000U)#define OB_IWDG_STOP_ACTIVE ((uint32_t)0x80000000U)#define OB_IWDG_STOP_FREEZE ((uint32_t)0x00000000U)#define OB_STDBY_RST ((uint32_t)0x00U)#define OB_STDBY_NO_RST ((uint32_t)0x80U)#define OB_STOP_RST ((uint32_t)0x00U)#define OB_STOP_NO_RST ((uint32_t)0x40U)#define OB_IWDG_HW ((uint32_t)0x00U)#define OB_IWDG_SW ((uint32_t)0x20U)#define OB_WWDG_HW ((uint32_t)0x00U)#define OB_WWDG_SW ((uint32_t)0x10U)#define OB_RDP_LEVEL_2 ((uint8_t)0xCCU)#define OB_RDP_LEVEL_1 ((uint8_t)0x55U)#define OB_RDP_LEVEL_0 ((uint8_t)0xAAU)#define OPTIONBYTE_BOOTADDR_1 ((uint32_t)0x20U)#define OPTIONBYTE_BOOTADDR_0 ((uint32_t)0x10U)#define OPTIONBYTE_BOR ((uint32_t)0x08U)#define OPTIONBYTE_USER ((uint32_t)0x04U)call to expression#define GPIO_BSRR_BR2 GPIO_BSRR_BR2_Msk#define GPIO_BSRR_BR2_Msk (0x1UL << GPIO_BSRR_BR2_Pos)#define GPIO_BSRR_BR2_Pos (18U)#define GPIO_BSRR_BR1 GPIO_BSRR_BR1_Msk#define GPIO_BSRR_BR1_Msk (0x1UL << GPIO_BSRR_BR1_Pos)#define GPIO_BSRR_BR1_Pos (17U)#define GPIO_BSRR_BR0 GPIO_BSRR_BR0_Msk#define GPIO_BSRR_BR0_Msk (0x1UL << GPIO_BSRR_BR0_Pos)#define GPIO_BSRR_BR0_Pos (16U)#define GPIO_BSRR_BS15 GPIO_BSRR_BS15_Msk#define GPIO_BSRR_BS15_Msk (0x1UL << GPIO_BSRR_BS15_Pos)#define GPIO_BSRR_BS15_Pos (15U)#define GPIO_BSRR_BS14 GPIO_BSRR_BS14_Msk#define GPIO_BSRR_BS14_Msk (0x1UL << GPIO_BSRR_BS14_Pos)#define GPIO_BSRR_BS14_Pos (14U)#define GPIO_BSRR_BS13 GPIO_BSRR_BS13_Msk#define GPIO_BSRR_BS13_Msk (0x1UL << GPIO_BSRR_BS13_Pos)#define GPIO_BSRR_BS13_Pos (13U)#define GPIO_BSRR_BS12 GPIO_BSRR_BS12_Msk#define GPIO_BSRR_BS12_Msk (0x1UL << GPIO_BSRR_BS12_Pos)#define GPIO_BSRR_BS12_Pos (12U)#define GPIO_BSRR_BS11 GPIO_BSRR_BS11_Msk#define GPIO_BSRR_BS11_Msk (0x1UL << GPIO_BSRR_BS11_Pos)#define GPIO_BSRR_BS11_Pos (11U)#define GPIO_BSRR_BS10 GPIO_BSRR_BS10_Msk#define GPIO_BSRR_BS10_Msk (0x1UL << GPIO_BSRR_BS10_Pos)#define GPIO_BSRR_BS10_Pos (10U)#define GPIO_BSRR_BS9 GPIO_BSRR_BS9_Msk#define GPIO_BSRR_BS9_Msk (0x1UL << GPIO_BSRR_BS9_Pos)#define GPIO_BSRR_BS9_Pos (9U)#define GPIO_BSRR_BS8 GPIO_BSRR_BS8_Msk#define GPIO_BSRR_BS8_Msk (0x1UL << GPIO_BSRR_BS8_Pos)#define GPIO_BSRR_BS8_Pos (8U)#define GPIO_BSRR_BS7 GPIO_BSRR_BS7_Msk#define GPIO_BSRR_BS7_Msk (0x1UL << GPIO_BSRR_BS7_Pos)#define GPIO_BSRR_BS7_Pos (7U)#define GPIO_BSRR_BS6 GPIO_BSRR_BS6_Msk#define GPIO_BSRR_BS6_Msk (0x1UL << GPIO_BSRR_BS6_Pos)#define GPIO_BSRR_BS6_Pos (6U)#define GPIO_BSRR_BS5 GPIO_BSRR_BS5_Msk#define GPIO_BSRR_BS5_Msk (0x1UL << GPIO_BSRR_BS5_Pos)#define GPIO_BSRR_BS5_Pos (5U)#define GPIO_BSRR_BS4 GPIO_BSRR_BS4_Msk#define GPIO_BSRR_BS4_Msk (0x1UL << GPIO_BSRR_BS4_Pos)#define GPIO_BSRR_BS4_Pos (4U)#define GPIO_BSRR_BS3 GPIO_BSRR_BS3_Msk#define GPIO_BSRR_BS3_Msk (0x1UL << GPIO_BSRR_BS3_Pos)#define GPIO_BSRR_BS3_Pos (3U)#define GPIO_BSRR_BS2 GPIO_BSRR_BS2_Msk#define GPIO_BSRR_BS2_Msk (0x1UL << GPIO_BSRR_BS2_Pos)#define GPIO_BSRR_BS2_Pos (2U)#define GPIO_BSRR_BS1 GPIO_BSRR_BS1_Msk#define GPIO_BSRR_BS1_Msk (0x1UL << GPIO_BSRR_BS1_Pos)#define GPIO_BSRR_BS1_Pos (1U)#define GPIO_BSRR_BS0 GPIO_BSRR_BS0_Msk#define GPIO_BSRR_BS0_Msk (0x1UL << GPIO_BSRR_BS0_Pos)#define GPIO_BSRR_BS0_Pos (0U)#define GPIO_ODR_ODR_15 GPIO_ODR_OD15#define GPIO_ODR_ODR_14 GPIO_ODR_OD14#define GPIO_ODR_ODR_13 GPIO_ODR_OD13#define GPIO_ODR_ODR_12 GPIO_ODR_OD12#define GPIO_ODR_ODR_11 GPIO_ODR_OD11#define GPIO_ODR_ODR_10 GPIO_ODR_OD10#define GPIO_ODR_ODR_9 GPIO_ODR_OD9#define GPIO_ODR_ODR_8 GPIO_ODR_OD8#define GPIO_ODR_ODR_7 GPIO_ODR_OD7#define GPIO_ODR_ODR_6 GPIO_ODR_OD6#define GPIO_ODR_ODR_5 GPIO_ODR_OD5#define GPIO_ODR_ODR_4 GPIO_ODR_OD4#define GPIO_ODR_ODR_3 GPIO_ODR_OD3#define GPIO_ODR_ODR_2 GPIO_ODR_OD2#define GPIO_ODR_ODR_1 GPIO_ODR_OD1#define GPIO_ODR_ODR_0 GPIO_ODR_OD0#define GPIO_ODR_OD15 GPIO_ODR_OD15_Msk#define GPIO_ODR_OD15_Msk (0x1UL << GPIO_ODR_OD15_Pos)#define GPIO_ODR_OD15_Pos (15U)#define GPIO_ODR_OD14 GPIO_ODR_OD14_Msk#define GPIO_ODR_OD14_Msk (0x1UL << GPIO_ODR_OD14_Pos)#define GPIO_ODR_OD14_Pos (14U)#define GPIO_ODR_OD13 GPIO_ODR_OD13_Msk#define GPIO_ODR_OD13_Msk (0x1UL << GPIO_ODR_OD13_Pos)#define GPIO_ODR_OD13_Pos (13U)#define GPIO_ODR_OD12 GPIO_ODR_OD12_Msk#define GPIO_ODR_OD12_Msk (0x1UL << GPIO_ODR_OD12_Pos)#define GPIO_ODR_OD12_Pos (12U)#define GPIO_ODR_OD11 GPIO_ODR_OD11_Msk#define GPIO_ODR_OD11_Msk (0x1UL << GPIO_ODR_OD11_Pos)#define GPIO_ODR_OD11_Pos (11U)#define GPIO_ODR_OD10 GPIO_ODR_OD10_Msk#define GPIO_ODR_OD10_Msk (0x1UL << GPIO_ODR_OD10_Pos)#define GPIO_ODR_OD10_Pos (10U)#define GPIO_ODR_OD9 GPIO_ODR_OD9_Msk#define GPIO_ODR_OD9_Msk (0x1UL << GPIO_ODR_OD9_Pos)#define GPIO_ODR_OD9_Pos (9U)#define GPIO_ODR_OD8 GPIO_ODR_OD8_Msk#define GPIO_ODR_OD8_Msk (0x1UL << GPIO_ODR_OD8_Pos)#define GPIO_ODR_OD8_Pos (8U)#define GPIO_ODR_OD7 GPIO_ODR_OD7_Msk#define GPIO_ODR_OD7_Msk (0x1UL << GPIO_ODR_OD7_Pos)#define GPIO_ODR_OD7_Pos (7U)#define GPIO_ODR_OD6 GPIO_ODR_OD6_Msk#define GPIO_ODR_OD6_Msk (0x1UL << GPIO_ODR_OD6_Pos)#define GPIO_ODR_OD6_Pos (6U)#define GPIO_ODR_OD5 GPIO_ODR_OD5_Msk#define GPIO_ODR_OD5_Msk (0x1UL << GPIO_ODR_OD5_Pos)#define GPIO_ODR_OD5_Pos (5U)#define GPIO_ODR_OD4 GPIO_ODR_OD4_Msk#define GPIO_ODR_OD4_Msk (0x1UL << GPIO_ODR_OD4_Pos)#define GPIO_ODR_OD4_Pos (4U)#define GPIO_ODR_OD3 GPIO_ODR_OD3_Msk#define GPIO_ODR_OD3_Msk (0x1UL << GPIO_ODR_OD3_Pos)#define GPIO_ODR_OD3_Pos (3U)#define GPIO_ODR_OD2 GPIO_ODR_OD2_Msk#define GPIO_ODR_OD2_Msk (0x1UL << GPIO_ODR_OD2_Pos)#define GPIO_ODR_OD2_Pos (2U)#define GPIO_ODR_OD1 GPIO_ODR_OD1_Msk#define GPIO_ODR_OD1_Msk (0x1UL << GPIO_ODR_OD1_Pos)#define GPIO_ODR_OD1_Pos (1U)#define GPIO_ODR_OD0 GPIO_ODR_OD0_Msk#define GPIO_ODR_OD0_Msk (0x1UL << GPIO_ODR_OD0_Pos)#define GPIO_ODR_OD0_Pos (0U)#define GPIO_IDR_IDR_15 GPIO_IDR_ID15#define GPIO_IDR_IDR_14 GPIO_IDR_ID14#define GPIO_IDR_IDR_13 GPIO_IDR_ID13#define GPIO_IDR_IDR_12 GPIO_IDR_ID12#define GPIO_IDR_IDR_11 GPIO_IDR_ID11#define GPIO_IDR_IDR_10 GPIO_IDR_ID10#define GPIO_IDR_IDR_9 GPIO_IDR_ID9#define GPIO_IDR_IDR_8 GPIO_IDR_ID8#define GPIO_IDR_IDR_7 GPIO_IDR_ID7#define GPIO_IDR_IDR_6 GPIO_IDR_ID6#define GPIO_IDR_IDR_5 GPIO_IDR_ID5#define GPIO_IDR_IDR_4 GPIO_IDR_ID4#define GPIO_IDR_IDR_3 GPIO_IDR_ID3#define GPIO_IDR_IDR_2 GPIO_IDR_ID2#define GPIO_IDR_IDR_1 GPIO_IDR_ID1#define GPIO_IDR_IDR_0 GPIO_IDR_ID0#define GPIO_IDR_ID15 GPIO_IDR_ID15_Msk#define GPIO_IDR_ID15_Msk (0x1UL << GPIO_IDR_ID15_Pos)#define GPIO_IDR_ID15_Pos (15U)#define GPIO_IDR_ID14 GPIO_IDR_ID14_Msk#define GPIO_IDR_ID14_Msk (0x1UL << GPIO_IDR_ID14_Pos)#define GPIO_IDR_ID14_Pos (14U)#define GPIO_IDR_ID13 GPIO_IDR_ID13_Msk#define GPIO_IDR_ID13_Msk (0x1UL << GPIO_IDR_ID13_Pos)#define GPIO_IDR_ID13_Pos (13U)#define GPIO_IDR_ID12 GPIO_IDR_ID12_Msk#define GPIO_IDR_ID12_Msk (0x1UL << GPIO_IDR_ID12_Pos)#define GPIO_IDR_ID12_Pos (12U)#define GPIO_IDR_ID11 GPIO_IDR_ID11_Msk#define GPIO_IDR_ID11_Msk (0x1UL << GPIO_IDR_ID11_Pos)#define GPIO_IDR_ID11_Pos (11U)#define GPIO_IDR_ID10 GPIO_IDR_ID10_Msk#define GPIO_IDR_ID10_Msk (0x1UL << GPIO_IDR_ID10_Pos)#define GPIO_IDR_ID10_Pos (10U)#define GPIO_IDR_ID9 GPIO_IDR_ID9_Msk#define GPIO_IDR_ID9_Msk (0x1UL << GPIO_IDR_ID9_Pos)#define GPIO_IDR_ID9_Pos (9U)#define GPIO_IDR_ID8 GPIO_IDR_ID8_Msk#define GPIO_IDR_ID8_Msk (0x1UL << GPIO_IDR_ID8_Pos)#define GPIO_IDR_ID8_Pos (8U)#define GPIO_IDR_ID7 GPIO_IDR_ID7_Msk#define GPIO_IDR_ID7_Msk (0x1UL << GPIO_IDR_ID7_Pos)#define GPIO_IDR_ID7_Pos (7U)#define GPIO_IDR_ID6 GPIO_IDR_ID6_Msk#define GPIO_IDR_ID6_Msk (0x1UL << GPIO_IDR_ID6_Pos)#define GPIO_IDR_ID6_Pos (6U)#define GPIO_IDR_ID5 GPIO_IDR_ID5_Msk#define GPIO_IDR_ID5_Msk (0x1UL << GPIO_IDR_ID5_Pos)#define GPIO_IDR_ID5_Pos (5U)#define GPIO_IDR_ID4 GPIO_IDR_ID4_Msk#define GPIO_IDR_ID4_Msk (0x1UL << GPIO_IDR_ID4_Pos)#define GPIO_IDR_ID4_Pos (4U)#define GPIO_IDR_ID3 GPIO_IDR_ID3_Msk#define GPIO_IDR_ID3_Msk (0x1UL << GPIO_IDR_ID3_Pos)#define GPIO_IDR_ID3_Pos (3U)#define GPIO_IDR_ID2 GPIO_IDR_ID2_Msk#define GPIO_IDR_ID2_Msk (0x1UL << GPIO_IDR_ID2_Pos)#define GPIO_IDR_ID2_Pos (2U)#define GPIO_IDR_ID1 GPIO_IDR_ID1_Msk#define GPIO_IDR_ID1_Msk (0x1UL << GPIO_IDR_ID1_Pos)#define GPIO_IDR_ID1_Pos (1U)#define GPIO_IDR_ID0 GPIO_IDR_ID0_Msk#define GPIO_IDR_ID0_Msk (0x1UL << GPIO_IDR_ID0_Pos)#define GPIO_IDR_ID0_Pos (0U)#define GPIO_PUPDR_PUPDR15_1 (0x2UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_0 (0x1UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15 GPIO_PUPDR_PUPDR15_Msk#define GPIO_PUPDR_PUPDR15_Msk (0x3UL << GPIO_PUPDR_PUPDR15_Pos)#define GPIO_PUPDR_PUPDR15_Pos (30U)#define GPIO_PUPDR_PUPDR14_1 (0x2UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_0 (0x1UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14 GPIO_PUPDR_PUPDR14_Msk#define GPIO_PUPDR_PUPDR14_Msk (0x3UL << GPIO_PUPDR_PUPDR14_Pos)#define GPIO_PUPDR_PUPDR14_Pos (28U)#define GPIO_PUPDR_PUPDR13_1 (0x2UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_0 (0x1UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13 GPIO_PUPDR_PUPDR13_Msk#define GPIO_PUPDR_PUPDR13_Msk (0x3UL << GPIO_PUPDR_PUPDR13_Pos)#define GPIO_PUPDR_PUPDR13_Pos (26U)#define GPIO_PUPDR_PUPDR12_1 (0x2UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_0 (0x1UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12 GPIO_PUPDR_PUPDR12_Msk#define GPIO_PUPDR_PUPDR12_Msk (0x3UL << GPIO_PUPDR_PUPDR12_Pos)#define GPIO_PUPDR_PUPDR12_Pos (24U)#define GPIO_PUPDR_PUPDR11_1 (0x2UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_0 (0x1UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11 GPIO_PUPDR_PUPDR11_Msk#define GPIO_PUPDR_PUPDR11_Msk (0x3UL << GPIO_PUPDR_PUPDR11_Pos)#define GPIO_PUPDR_PUPDR11_Pos (22U)#define GPIO_PUPDR_PUPDR10_1 (0x2UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_0 (0x1UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10 GPIO_PUPDR_PUPDR10_Msk#define GPIO_PUPDR_PUPDR10_Msk (0x3UL << GPIO_PUPDR_PUPDR10_Pos)#define GPIO_PUPDR_PUPDR10_Pos (20U)#define GPIO_PUPDR_PUPDR9_1 (0x2UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_0 (0x1UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9 GPIO_PUPDR_PUPDR9_Msk#define GPIO_PUPDR_PUPDR9_Msk (0x3UL << GPIO_PUPDR_PUPDR9_Pos)#define GPIO_PUPDR_PUPDR9_Pos (18U)#define GPIO_PUPDR_PUPDR8_1 (0x2UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_0 (0x1UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8 GPIO_PUPDR_PUPDR8_Msk#define GPIO_PUPDR_PUPDR8_Msk (0x3UL << GPIO_PUPDR_PUPDR8_Pos)#define GPIO_PUPDR_PUPDR8_Pos (16U)#define GPIO_PUPDR_PUPDR7_1 (0x2UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_0 (0x1UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7 GPIO_PUPDR_PUPDR7_Msk#define GPIO_PUPDR_PUPDR7_Msk (0x3UL << GPIO_PUPDR_PUPDR7_Pos)#define GPIO_PUPDR_PUPDR7_Pos (14U)#define GPIO_PUPDR_PUPDR6_1 (0x2UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_0 (0x1UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6 GPIO_PUPDR_PUPDR6_Msk#define GPIO_PUPDR_PUPDR6_Msk (0x3UL << GPIO_PUPDR_PUPDR6_Pos)#define GPIO_PUPDR_PUPDR6_Pos (12U)#define GPIO_PUPDR_PUPDR5_1 (0x2UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_0 (0x1UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5 GPIO_PUPDR_PUPDR5_Msk#define GPIO_PUPDR_PUPDR5_Msk (0x3UL << GPIO_PUPDR_PUPDR5_Pos)#define GPIO_PUPDR_PUPDR5_Pos (10U)#define GPIO_PUPDR_PUPDR4_1 (0x2UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_0 (0x1UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4 GPIO_PUPDR_PUPDR4_Msk#define GPIO_PUPDR_PUPDR4_Msk (0x3UL << GPIO_PUPDR_PUPDR4_Pos)#define GPIO_PUPDR_PUPDR4_Pos (8U)#define GPIO_PUPDR_PUPDR3_1 (0x2UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_0 (0x1UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3 GPIO_PUPDR_PUPDR3_Msk#define GPIO_PUPDR_PUPDR3_Msk (0x3UL << GPIO_PUPDR_PUPDR3_Pos)#define GPIO_PUPDR_PUPDR3_Pos (6U)#define GPIO_PUPDR_PUPDR2_1 (0x2UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_0 (0x1UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2 GPIO_PUPDR_PUPDR2_Msk#define GPIO_PUPDR_PUPDR2_Msk (0x3UL << GPIO_PUPDR_PUPDR2_Pos)#define GPIO_PUPDR_PUPDR2_Pos (4U)#define GPIO_PUPDR_PUPDR1_1 (0x2UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_0 (0x1UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1 GPIO_PUPDR_PUPDR1_Msk#define GPIO_PUPDR_PUPDR1_Msk (0x3UL << GPIO_PUPDR_PUPDR1_Pos)#define GPIO_PUPDR_PUPDR1_Pos (2U)#define GPIO_PUPDR_PUPDR0_1 (0x2UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_0 (0x1UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0 GPIO_PUPDR_PUPDR0_Msk#define GPIO_PUPDR_PUPDR0_Msk (0x3UL << GPIO_PUPDR_PUPDR0_Pos)#define GPIO_PUPDR_PUPDR0_Pos (0U)#define GPIO_OSPEEDER_OSPEEDR15_1 GPIO_OSPEEDR_OSPEEDR15_1#define GPIO_OSPEEDER_OSPEEDR15_0 GPIO_OSPEEDR_OSPEEDR15_0#define GPIO_OSPEEDER_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15#define GPIO_OSPEEDER_OSPEEDR15_Msk GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDER_OSPEEDR15_Pos GPIO_OSPEEDR_OSPEEDR15_Pos#define GPIO_OSPEEDER_OSPEEDR14_1 GPIO_OSPEEDR_OSPEEDR14_1#define GPIO_OSPEEDER_OSPEEDR14_0 GPIO_OSPEEDR_OSPEEDR14_0#define GPIO_OSPEEDER_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14#define GPIO_OSPEEDER_OSPEEDR14_Msk GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDER_OSPEEDR14_Pos GPIO_OSPEEDR_OSPEEDR14_Pos#define GPIO_OSPEEDER_OSPEEDR13_1 GPIO_OSPEEDR_OSPEEDR13_1#define GPIO_OSPEEDER_OSPEEDR13_0 GPIO_OSPEEDR_OSPEEDR13_0#define GPIO_OSPEEDER_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13#define GPIO_OSPEEDER_OSPEEDR13_Msk GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDER_OSPEEDR13_Pos GPIO_OSPEEDR_OSPEEDR13_Pos#define GPIO_OSPEEDER_OSPEEDR12_1 GPIO_OSPEEDR_OSPEEDR12_1#define GPIO_OSPEEDER_OSPEEDR12_0 GPIO_OSPEEDR_OSPEEDR12_0#define GPIO_OSPEEDER_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12#define GPIO_OSPEEDER_OSPEEDR12_Msk GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDER_OSPEEDR12_Pos GPIO_OSPEEDR_OSPEEDR12_Pos#define GPIO_OSPEEDER_OSPEEDR11_1 GPIO_OSPEEDR_OSPEEDR11_1#define GPIO_OSPEEDER_OSPEEDR11_0 GPIO_OSPEEDR_OSPEEDR11_0#define GPIO_OSPEEDER_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11#define GPIO_OSPEEDER_OSPEEDR11_Msk GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDER_OSPEEDR11_Pos GPIO_OSPEEDR_OSPEEDR11_Pos#define GPIO_OSPEEDER_OSPEEDR10_1 GPIO_OSPEEDR_OSPEEDR10_1#define GPIO_OSPEEDER_OSPEEDR10_0 GPIO_OSPEEDR_OSPEEDR10_0#define GPIO_OSPEEDER_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10#define GPIO_OSPEEDER_OSPEEDR10_Msk GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDER_OSPEEDR10_Pos GPIO_OSPEEDR_OSPEEDR10_Pos#define GPIO_OSPEEDER_OSPEEDR9_1 GPIO_OSPEEDR_OSPEEDR9_1#define GPIO_OSPEEDER_OSPEEDR9_0 GPIO_OSPEEDR_OSPEEDR9_0#define GPIO_OSPEEDER_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9#define GPIO_OSPEEDER_OSPEEDR9_Msk GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDER_OSPEEDR9_Pos GPIO_OSPEEDR_OSPEEDR9_Pos#define GPIO_OSPEEDER_OSPEEDR8_1 GPIO_OSPEEDR_OSPEEDR8_1#define GPIO_OSPEEDER_OSPEEDR8_0 GPIO_OSPEEDR_OSPEEDR8_0#define GPIO_OSPEEDER_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8#define GPIO_OSPEEDER_OSPEEDR8_Msk GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDER_OSPEEDR8_Pos GPIO_OSPEEDR_OSPEEDR8_Pos#define GPIO_OSPEEDER_OSPEEDR7_1 GPIO_OSPEEDR_OSPEEDR7_1#define GPIO_OSPEEDER_OSPEEDR7_0 GPIO_OSPEEDR_OSPEEDR7_0#define GPIO_OSPEEDER_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7#define GPIO_OSPEEDER_OSPEEDR7_Msk GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDER_OSPEEDR7_Pos GPIO_OSPEEDR_OSPEEDR7_Pos#define GPIO_OSPEEDER_OSPEEDR6_1 GPIO_OSPEEDR_OSPEEDR6_1#define GPIO_OSPEEDER_OSPEEDR6_0 GPIO_OSPEEDR_OSPEEDR6_0#define GPIO_OSPEEDER_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6#define GPIO_OSPEEDER_OSPEEDR6_Msk GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDER_OSPEEDR6_Pos GPIO_OSPEEDR_OSPEEDR6_Pos#define GPIO_OSPEEDER_OSPEEDR5_1 GPIO_OSPEEDR_OSPEEDR5_1#define GPIO_OSPEEDER_OSPEEDR5_0 GPIO_OSPEEDR_OSPEEDR5_0#define GPIO_OSPEEDER_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5#define GPIO_OSPEEDER_OSPEEDR5_Msk GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDER_OSPEEDR5_Pos GPIO_OSPEEDR_OSPEEDR5_Pos#define GPIO_OSPEEDER_OSPEEDR4_1 GPIO_OSPEEDR_OSPEEDR4_1#define GPIO_OSPEEDER_OSPEEDR4_0 GPIO_OSPEEDR_OSPEEDR4_0#define GPIO_OSPEEDER_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4#define GPIO_OSPEEDER_OSPEEDR4_Msk GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDER_OSPEEDR4_Pos GPIO_OSPEEDR_OSPEEDR4_Pos#define GPIO_OSPEEDER_OSPEEDR3_1 GPIO_OSPEEDR_OSPEEDR3_1#define GPIO_OSPEEDER_OSPEEDR3_0 GPIO_OSPEEDR_OSPEEDR3_0#define GPIO_OSPEEDER_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3#define GPIO_OSPEEDER_OSPEEDR3_Msk GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDER_OSPEEDR3_Pos GPIO_OSPEEDR_OSPEEDR3_Pos#define GPIO_OSPEEDER_OSPEEDR2_1 GPIO_OSPEEDR_OSPEEDR2_1#define GPIO_OSPEEDER_OSPEEDR2_0 GPIO_OSPEEDR_OSPEEDR2_0#define GPIO_OSPEEDER_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2#define GPIO_OSPEEDER_OSPEEDR2_Msk GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDER_OSPEEDR2_Pos GPIO_OSPEEDR_OSPEEDR2_Pos#define GPIO_OSPEEDER_OSPEEDR1_1 GPIO_OSPEEDR_OSPEEDR1_1#define GPIO_OSPEEDER_OSPEEDR1_0 GPIO_OSPEEDR_OSPEEDR1_0#define GPIO_OSPEEDER_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1#define GPIO_OSPEEDER_OSPEEDR1_Msk GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDER_OSPEEDR1_Pos GPIO_OSPEEDR_OSPEEDR1_Pos#define GPIO_OSPEEDER_OSPEEDR0_1 GPIO_OSPEEDR_OSPEEDR0_1#define GPIO_OSPEEDER_OSPEEDR0_0 GPIO_OSPEEDR_OSPEEDR0_0#define GPIO_OSPEEDER_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0#define GPIO_OSPEEDER_OSPEEDR0_Msk GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDER_OSPEEDR0_Pos GPIO_OSPEEDR_OSPEEDR0_Pos#define GPIO_OSPEEDR_OSPEEDR15_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15 GPIO_OSPEEDR_OSPEEDR15_Msk#define GPIO_OSPEEDR_OSPEEDR15_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR15_Pos)#define GPIO_OSPEEDR_OSPEEDR15_Pos (30U)#define GPIO_OSPEEDR_OSPEEDR14_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14 GPIO_OSPEEDR_OSPEEDR14_Msk#define GPIO_OSPEEDR_OSPEEDR14_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR14_Pos)#define GPIO_OSPEEDR_OSPEEDR14_Pos (28U)#define GPIO_OSPEEDR_OSPEEDR13_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13 GPIO_OSPEEDR_OSPEEDR13_Msk#define GPIO_OSPEEDR_OSPEEDR13_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR13_Pos)#define GPIO_OSPEEDR_OSPEEDR13_Pos (26U)#define GPIO_OSPEEDR_OSPEEDR12_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12 GPIO_OSPEEDR_OSPEEDR12_Msk#define GPIO_OSPEEDR_OSPEEDR12_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR12_Pos)#define GPIO_OSPEEDR_OSPEEDR12_Pos (24U)#define GPIO_OSPEEDR_OSPEEDR11_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11 GPIO_OSPEEDR_OSPEEDR11_Msk#define GPIO_OSPEEDR_OSPEEDR11_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR11_Pos)#define GPIO_OSPEEDR_OSPEEDR11_Pos (22U)#define GPIO_OSPEEDR_OSPEEDR10_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10 GPIO_OSPEEDR_OSPEEDR10_Msk#define GPIO_OSPEEDR_OSPEEDR10_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR10_Pos)#define GPIO_OSPEEDR_OSPEEDR10_Pos (20U)#define GPIO_OSPEEDR_OSPEEDR9_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9 GPIO_OSPEEDR_OSPEEDR9_Msk#define GPIO_OSPEEDR_OSPEEDR9_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR9_Pos)#define GPIO_OSPEEDR_OSPEEDR9_Pos (18U)#define GPIO_OSPEEDR_OSPEEDR8_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8 GPIO_OSPEEDR_OSPEEDR8_Msk#define GPIO_OSPEEDR_OSPEEDR8_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR8_Pos)#define GPIO_OSPEEDR_OSPEEDR8_Pos (16U)#define GPIO_OSPEEDR_OSPEEDR7_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7 GPIO_OSPEEDR_OSPEEDR7_Msk#define GPIO_OSPEEDR_OSPEEDR7_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR7_Pos)#define GPIO_OSPEEDR_OSPEEDR7_Pos (14U)#define GPIO_OSPEEDR_OSPEEDR6_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6 GPIO_OSPEEDR_OSPEEDR6_Msk#define GPIO_OSPEEDR_OSPEEDR6_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR6_Pos)#define GPIO_OSPEEDR_OSPEEDR6_Pos (12U)#define GPIO_OSPEEDR_OSPEEDR5_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5 GPIO_OSPEEDR_OSPEEDR5_Msk#define GPIO_OSPEEDR_OSPEEDR5_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR5_Pos)#define GPIO_OSPEEDR_OSPEEDR5_Pos (10U)#define GPIO_OSPEEDR_OSPEEDR4_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4 GPIO_OSPEEDR_OSPEEDR4_Msk#define GPIO_OSPEEDR_OSPEEDR4_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR4_Pos)#define GPIO_OSPEEDR_OSPEEDR4_Pos (8U)#define GPIO_OSPEEDR_OSPEEDR3_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3 GPIO_OSPEEDR_OSPEEDR3_Msk#define GPIO_OSPEEDR_OSPEEDR3_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR3_Pos)#define GPIO_OSPEEDR_OSPEEDR3_Pos (6U)#define GPIO_OSPEEDR_OSPEEDR2_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2 GPIO_OSPEEDR_OSPEEDR2_Msk#define GPIO_OSPEEDR_OSPEEDR2_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR2_Pos)#define GPIO_OSPEEDR_OSPEEDR2_Pos (4U)#define GPIO_OSPEEDR_OSPEEDR1_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1 GPIO_OSPEEDR_OSPEEDR1_Msk#define GPIO_OSPEEDR_OSPEEDR1_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR1_Pos)#define GPIO_OSPEEDR_OSPEEDR1_Pos (2U)#define GPIO_OSPEEDR_OSPEEDR0_1 (0x2UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_0 (0x1UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0 GPIO_OSPEEDR_OSPEEDR0_Msk#define GPIO_OSPEEDR_OSPEEDR0_Msk (0x3UL << GPIO_OSPEEDR_OSPEEDR0_Pos)#define GPIO_OSPEEDR_OSPEEDR0_Pos (0U)#define GPIO_OTYPER_OT_15 GPIO_OTYPER_OT15#define GPIO_OTYPER_OT_14 GPIO_OTYPER_OT14#define GPIO_OTYPER_OT_13 GPIO_OTYPER_OT13#define GPIO_OTYPER_OT_12 GPIO_OTYPER_OT12#define GPIO_OTYPER_OT_11 GPIO_OTYPER_OT11#define GPIO_OTYPER_OT_10 GPIO_OTYPER_OT10#define GPIO_OTYPER_OT_9 GPIO_OTYPER_OT9#define GPIO_OTYPER_OT_8 GPIO_OTYPER_OT8#define GPIO_OTYPER_OT_7 GPIO_OTYPER_OT7#define GPIO_OTYPER_OT_6 GPIO_OTYPER_OT6#define GPIO_OTYPER_OT_5 GPIO_OTYPER_OT5#define GPIO_OTYPER_OT_4 GPIO_OTYPER_OT4#define GPIO_OTYPER_OT_3 GPIO_OTYPER_OT3#define GPIO_OTYPER_OT_2 GPIO_OTYPER_OT2#define GPIO_OTYPER_OT_1 GPIO_OTYPER_OT1#define GPIO_OTYPER_OT_0 GPIO_OTYPER_OT0#define GPIO_OTYPER_OT15 GPIO_OTYPER_OT15_Msk#define GPIO_OTYPER_OT15_Msk (0x1UL << GPIO_OTYPER_OT15_Pos)#define GPIO_OTYPER_OT15_Pos (15U)#define GPIO_OTYPER_OT14 GPIO_OTYPER_OT14_Msk#define GPIO_OTYPER_OT14_Msk (0x1UL << GPIO_OTYPER_OT14_Pos)#define GPIO_OTYPER_OT14_Pos (14U)#define GPIO_OTYPER_OT13 GPIO_OTYPER_OT13_Msk#define GPIO_OTYPER_OT13_Msk (0x1UL << GPIO_OTYPER_OT13_Pos)#define GPIO_OTYPER_OT13_Pos (13U)#define GPIO_OTYPER_OT12 GPIO_OTYPER_OT12_Msk#define GPIO_OTYPER_OT12_Msk (0x1UL << GPIO_OTYPER_OT12_Pos)#define GPIO_OTYPER_OT12_Pos (12U)#define GPIO_OTYPER_OT11 GPIO_OTYPER_OT11_Msk#define GPIO_OTYPER_OT11_Msk (0x1UL << GPIO_OTYPER_OT11_Pos)#define GPIO_OTYPER_OT11_Pos (11U)#define GPIO_OTYPER_OT10 GPIO_OTYPER_OT10_Msk#define GPIO_OTYPER_OT10_Msk (0x1UL << GPIO_OTYPER_OT10_Pos)#define GPIO_OTYPER_OT10_Pos (10U)#define GPIO_OTYPER_OT9 GPIO_OTYPER_OT9_Msk#define GPIO_OTYPER_OT9_Msk (0x1UL << GPIO_OTYPER_OT9_Pos)#define GPIO_OTYPER_OT9_Pos (9U)#define GPIO_OTYPER_OT8 GPIO_OTYPER_OT8_Msk#define GPIO_OTYPER_OT8_Msk (0x1UL << GPIO_OTYPER_OT8_Pos)#define GPIO_OTYPER_OT8_Pos (8U)#define GPIO_OTYPER_OT7 GPIO_OTYPER_OT7_Msk#define GPIO_OTYPER_OT7_Msk (0x1UL << GPIO_OTYPER_OT7_Pos)#define GPIO_OTYPER_OT7_Pos (7U)#define GPIO_OTYPER_OT6 GPIO_OTYPER_OT6_Msk#define GPIO_OTYPER_OT6_Msk (0x1UL << GPIO_OTYPER_OT6_Pos)#define GPIO_OTYPER_OT6_Pos (6U)#define GPIO_OTYPER_OT5 GPIO_OTYPER_OT5_Msk#define GPIO_OTYPER_OT5_Msk (0x1UL << GPIO_OTYPER_OT5_Pos)#define GPIO_OTYPER_OT5_Pos (5U)#define GPIO_OTYPER_OT4 GPIO_OTYPER_OT4_Msk#define GPIO_OTYPER_OT4_Msk (0x1UL << GPIO_OTYPER_OT4_Pos)#define GPIO_OTYPER_OT4_Pos (4U)#define GPIO_OTYPER_OT3 GPIO_OTYPER_OT3_Msk#define GPIO_OTYPER_OT3_Msk (0x1UL << GPIO_OTYPER_OT3_Pos)#define GPIO_OTYPER_OT3_Pos (3U)#define GPIO_OTYPER_OT2 GPIO_OTYPER_OT2_Msk#define GPIO_OTYPER_OT2_Msk (0x1UL << GPIO_OTYPER_OT2_Pos)#define GPIO_OTYPER_OT2_Pos (2U)#define GPIO_OTYPER_OT1 GPIO_OTYPER_OT1_Msk#define GPIO_OTYPER_OT1_Msk (0x1UL << GPIO_OTYPER_OT1_Pos)#define GPIO_OTYPER_OT1_Pos (1U)#define GPIO_OTYPER_OT0 GPIO_OTYPER_OT0_Msk#define GPIO_OTYPER_OT0_Msk (0x1UL << GPIO_OTYPER_OT0_Pos)#define GPIO_OTYPER_OT0_Pos (0U)#define GPIO_MODER_MODER15_1 (0x2UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_0 (0x1UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15 GPIO_MODER_MODER15_Msk#define GPIO_MODER_MODER15_Msk (0x3UL << GPIO_MODER_MODER15_Pos)#define GPIO_MODER_MODER15_Pos (30U)#define GPIO_MODER_MODER14_1 (0x2UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_0 (0x1UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14 GPIO_MODER_MODER14_Msk#define GPIO_MODER_MODER14_Msk (0x3UL << GPIO_MODER_MODER14_Pos)#define GPIO_MODER_MODER14_Pos (28U)#define GPIO_MODER_MODER13_1 (0x2UL << GPIO_MODER_MODER13_Pos)#define tracePOST_MOVED_TASK_TO_READY_STATE(pxTCB)#define traceMOVED_TASK_TO_READY_STATE(pxTCB)#define traceBLOCKING_ON_QUEUE_SEND(pxQueue)#define traceBLOCKING_ON_QUEUE_PEEK(pxQueue)#define traceBLOCKING_ON_QUEUE_RECEIVE(pxQueue)#define traceTASK_PRIORITY_DISINHERIT(pxTCBOfMutexHolder,uxOriginalPriority)#define traceTASK_PRIORITY_INHERIT(pxTCBOfMutexHolder,uxInheritedPriority)#define traceTASK_SWITCHED_OUT()#define traceLOW_POWER_IDLE_END()#define traceLOW_POWER_IDLE_BEGIN()#define traceINCREASE_TICK_COUNT(x)#define traceTASK_SWITCHED_IN()#define traceEND()#define traceSTART()#define portPRE_TASK_DELETE_HOOK(pvTaskToDelete,pxYieldPending)#define INC_FREERTOS_H#define listTEST_LIST_INTEGRITY(pxList)#define listTEST_LIST_ITEM_INTEGRITY(pxItem)#define listSET_LIST_INTEGRITY_CHECK_2_VALUE(pxList)#define listSET_LIST_INTEGRITY_CHECK_1_VALUE(pxList)#define listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem)#define listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE(pxItem)#define listSECOND_LIST_INTEGRITY_CHECK_VALUE#define listFIRST_LIST_INTEGRITY_CHECK_VALUE#define listSECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE#define listFIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE#define configLIST_VOLATILE#define LIST_H#define INC_TASK_H#define TIMERS_H#define QUEUE_H#define SEMAPHORE_H#define EVENT_GROUPS_H#define _CMSIS_OS_H#define __ETHERNETIF_H__#define __SYS_ARCH_H__#define LWIP_HDR_SYS_H#define LWIP_HDR_TIMEOUTS_H#define LWIP_HDR_PROT_IEEE_H#define LWIP_HDR_PROT_ETHERNET_H#define LWIP_HDR_NETIF_ETHERNET_H#define LWIP_HDR_PROT_IP4_H#define ip4_debug_print(p)#define ip_init()#define LWIP_HDR_IP4_H#define LWIP_HDR_PROT_ETHARP_H#define etharp_init()#define LWIP_HDR_NETIF_ETHARP_H#define mib2_udp_unbind(pcb)#define mib2_udp_bind(pcb)#define mib2_remove_route_ip4(dflt,ni)#define mib2_add_route_ip4(dflt,ni)#define mib2_remove_ip4(ni)#define mib2_add_ip4(ni)#define mib2_remove_arp_entry(ni,ip)#define mib2_add_arp_entry(ni,ip)#define mib2_netif_removed(ni)#define mib2_netif_added(ni)#define MIB2_STATS_NETIF_ADD(n,x,val)#define MIB2_STATS_NETIF_INC(n,x)#define MIB2_INIT_NETIF(netif,type,speed)#define MIB2_COPY_SYSUPTIME_TO(ptrToVal)#define LWIP_HDR_SNMP_H#define LWIP_HDR_TCPIP_H#define __CAMERA_H#define __S5K5CAG_H#define __OV5640_H#define __STM32F769I_EVAL_CAMERA_H#define LWIP_HDR_INET_H#define TIM_BREAK_INPUT_SUPPORT#define RCC_SAI2SEL_PLLSRC_SUPPORT#define RCC_SAI1SEL_PLLSRC_SUPPORT#define __STM32F7xx_HAL_CORTEX_H#define STM32F7xx_ADC_EX_H#define STM32F7xx_ADC_H#define STM32F7xx_HAL_DMA2D_H#define STM32F7xx_HAL_DCMI_H#define STM32F7xx_HAL_ETH_H#define LWIP_HDR_ERRNO_H#define lwip_socket_init()#define LWIP_HDR_SOCKETS_H#define __RTP_H#define __RTSP_H#define __STM32F7xx_IT_H#define __GNUC_VA_LIST#define __need___va_list#define __MACHINE_ENDIAN_H__#define _SYS__SIGSET_H_#define _SYS__TIMESPEC_H_#define _SYS_TIMESPEC_H_#define _SYS_TYPES_FD_SET#define _SIGSET_T_DECLARED#define _SYS_SELECT_H#define _SYS_SCHED_H_#define _SYS__PTHREADTYPES_H_#define _NEWLIB_STDIO_H#define __FILE_defined#define _VA_LIST_DEFINED#define _FSTDIO#define _STDIO_H_#define __LCD_LOG_CONF_H#define __LCD_LOG_H__#define SAI_xCR2_COMP_Pos (14U)#define SAI_xCR2_CPL SAI_xCR2_CPL_Msk#define SAI_xCR2_CPL_Msk (0x1UL << SAI_xCR2_CPL_Pos)#define SAI_xCR2_CPL_Pos (13U)#define SAI_xCR2_MUTECNT_5 (0x20UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_4 (0x10UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_3 (0x08UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_2 (0x04UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_1 (0x02UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_0 (0x01UL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT SAI_xCR2_MUTECNT_Msk#define SAI_xCR2_MUTECNT_Msk (0x3FUL << SAI_xCR2_MUTECNT_Pos)#define SAI_xCR2_MUTECNT_Pos (7U)#define SAI_xCR2_MUTEVAL SAI_xCR2_MUTEVAL_Msk#define SAI_xCR2_MUTEVAL_Msk (0x1UL << SAI_xCR2_MUTEVAL_Pos)#define SAI_xCR2_MUTEVAL_Pos (6U)#define SAI_xCR2_MUTE SAI_xCR2_MUTE_Msk#define SAI_xCR2_MUTE_Msk (0x1UL << SAI_xCR2_MUTE_Pos)#define SAI_xCR2_MUTE_Pos (5U)#define SAI_xCR2_TRIS SAI_xCR2_TRIS_Msk#define SAI_xCR2_TRIS_Msk (0x1UL << SAI_xCR2_TRIS_Pos)#define SAI_xCR2_TRIS_Pos (4U)#define SAI_xCR2_FFLUSH SAI_xCR2_FFLUSH_Msk#define SAI_xCR2_FFLUSH_Msk (0x1UL << SAI_xCR2_FFLUSH_Pos)#define SAI_xCR2_FFLUSH_Pos (3U)#define SAI_xCR2_FTH_2 (0x4UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_1 (0x2UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_0 (0x1UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH SAI_xCR2_FTH_Msk#define SAI_xCR2_FTH_Msk (0x7UL << SAI_xCR2_FTH_Pos)#define SAI_xCR2_FTH_Pos (0U)#define SAI_xCR1_MCKDIV_3 (0x8UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_2 (0x4UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_1 (0x2UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_0 (0x1UL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV SAI_xCR1_MCKDIV_Msk#define SAI_xCR1_MCKDIV_Msk (0xFUL << SAI_xCR1_MCKDIV_Pos)#define SAI_xCR1_MCKDIV_Pos (20U)#define SAI_xCR1_NODIV SAI_xCR1_NODIV_Msk#define SAI_xCR1_NODIV_Msk (0x1UL << SAI_xCR1_NODIV_Pos)#define SAI_xCR1_NODIV_Pos (19U)#define SAI_xCR1_DMAEN SAI_xCR1_DMAEN_Msk#define SAI_xCR1_DMAEN_Msk (0x1UL << SAI_xCR1_DMAEN_Pos)#define SAI_xCR1_DMAEN_Pos (17U)#define SAI_xCR1_SAIEN SAI_xCR1_SAIEN_Msk#define SAI_xCR1_SAIEN_Msk (0x1UL << SAI_xCR1_SAIEN_Pos)#define SAI_xCR1_SAIEN_Pos (16U)#define SAI_xCR1_OUTDRIV SAI_xCR1_OUTDRIV_Msk#define SAI_xCR1_OUTDRIV_Msk (0x1UL << SAI_xCR1_OUTDRIV_Pos)#define SAI_xCR1_OUTDRIV_Pos (13U)#define SAI_xCR1_MONO SAI_xCR1_MONO_Msk#define SAI_xCR1_MONO_Msk (0x1UL << SAI_xCR1_MONO_Pos)#define SAI_xCR1_MONO_Pos (12U)#define SAI_xCR1_SYNCEN_1 (0x2UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_0 (0x1UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN SAI_xCR1_SYNCEN_Msk#define SAI_xCR1_SYNCEN_Msk (0x3UL << SAI_xCR1_SYNCEN_Pos)#define SAI_xCR1_SYNCEN_Pos (10U)#define SAI_xCR1_CKSTR SAI_xCR1_CKSTR_Msk#define SAI_xCR1_CKSTR_Msk (0x1UL << SAI_xCR1_CKSTR_Pos)#define SAI_xCR1_CKSTR_Pos (9U)#define SAI_xCR1_LSBFIRST SAI_xCR1_LSBFIRST_Msk#define SAI_xCR1_LSBFIRST_Msk (0x1UL << SAI_xCR1_LSBFIRST_Pos)#define SAI_xCR1_LSBFIRST_Pos (8U)#define SAI_xCR1_DS_2 (0x4UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_1 (0x2UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_0 (0x1UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS SAI_xCR1_DS_Msk#define SAI_xCR1_DS_Msk (0x7UL << SAI_xCR1_DS_Pos)#define SAI_xCR1_DS_Pos (5U)#define SAI_xCR1_PRTCFG_1 (0x2UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_0 (0x1UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG SAI_xCR1_PRTCFG_Msk#define SAI_xCR1_PRTCFG_Msk (0x3UL << SAI_xCR1_PRTCFG_Pos)#define SAI_xCR1_PRTCFG_Pos (2U)#define SAI_xCR1_MODE_1 (0x2UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_0 (0x1UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE SAI_xCR1_MODE_Msk#define SAI_xCR1_MODE_Msk (0x3UL << SAI_xCR1_MODE_Pos)#define SAI_xCR1_MODE_Pos (0U)#define SAI_GCR_SYNCOUT_1 (0x2UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_0 (0x1UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT SAI_GCR_SYNCOUT_Msk#define SAI_GCR_SYNCOUT_Msk (0x3UL << SAI_GCR_SYNCOUT_Pos)#define SAI_GCR_SYNCOUT_Pos (4U)#define SAI_GCR_SYNCIN_1 (0x2UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_0 (0x1UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN SAI_GCR_SYNCIN_Msk#define SAI_GCR_SYNCIN_Msk (0x3UL << SAI_GCR_SYNCIN_Pos)#define SAI_GCR_SYNCIN_Pos (0U)#define RTC_BKP_NUMBER 0x00000020U#define RTC_BKP31R RTC_BKP31R_Msk#define RTC_BKP31R_Msk (0xFFFFFFFFUL << RTC_BKP31R_Pos)#define RTC_BKP31R_Pos (0U)#define RTC_BKP30R RTC_BKP30R_Msk#define RTC_BKP30R_Msk (0xFFFFFFFFUL << RTC_BKP30R_Pos)#define RTC_BKP30R_Pos (0U)#define RTC_BKP29R RTC_BKP29R_Msk#define RTC_BKP29R_Msk (0xFFFFFFFFUL << RTC_BKP29R_Pos)#define RTC_BKP29R_Pos (0U)#define RTC_BKP28R RTC_BKP28R_Msk#define RTC_BKP28R_Msk (0xFFFFFFFFUL << RTC_BKP28R_Pos)#define RTC_BKP28R_Pos (0U)#define RTC_BKP27R RTC_BKP27R_Msk#define RTC_BKP27R_Msk (0xFFFFFFFFUL << RTC_BKP27R_Pos)#define RTC_BKP27R_Pos (0U)#define RTC_BKP26R RTC_BKP26R_Msk#define RTC_BKP26R_Msk (0xFFFFFFFFUL << RTC_BKP26R_Pos)#define RTC_BKP26R_Pos (0U)#define RTC_BKP25R RTC_BKP25R_Msk#define RTC_BKP25R_Msk (0xFFFFFFFFUL << RTC_BKP25R_Pos)#define RTC_BKP25R_Pos (0U)#define RTC_BKP24R RTC_BKP24R_Msk#define RTC_BKP24R_Msk (0xFFFFFFFFUL << RTC_BKP24R_Pos)#define RTC_BKP24R_Pos (0U)#define RTC_BKP23R RTC_BKP23R_Msk#define RTC_BKP23R_Msk (0xFFFFFFFFUL << RTC_BKP23R_Pos)#define RTC_BKP23R_Pos (0U)#define RTC_BKP22R RTC_BKP22R_Msk#define RTC_BKP22R_Msk (0xFFFFFFFFUL << RTC_BKP22R_Pos)#define RTC_BKP22R_Pos (0U)#define RTC_BKP21R RTC_BKP21R_Msk#define RTC_BKP21R_Msk (0xFFFFFFFFUL << RTC_BKP21R_Pos)#define RTC_BKP21R_Pos (0U)#define RTC_BKP20R RTC_BKP20R_Msk#define RTC_BKP20R_Msk (0xFFFFFFFFUL << RTC_BKP20R_Pos)#define RTC_BKP20R_Pos (0U)#define RTC_BKP19R RTC_BKP19R_Msk#define RTC_BKP19R_Msk (0xFFFFFFFFUL << RTC_BKP19R_Pos)#define RTC_BKP19R_Pos (0U)#define RTC_BKP18R RTC_BKP18R_Msk#define RTC_BKP18R_Msk (0xFFFFFFFFUL << RTC_BKP18R_Pos)#define RTC_BKP18R_Pos (0U)#define RTC_BKP17R RTC_BKP17R_Msk#define RTC_BKP17R_Msk (0xFFFFFFFFUL << RTC_BKP17R_Pos)#define RTC_BKP17R_Pos (0U)#define RTC_BKP16R RTC_BKP16R_Msk#define RTC_BKP16R_Msk (0xFFFFFFFFUL << RTC_BKP16R_Pos)#define RTC_BKP16R_Pos (0U)#define RTC_BKP15R RTC_BKP15R_Msk#define RTC_BKP15R_Msk (0xFFFFFFFFUL << RTC_BKP15R_Pos)#define RTC_BKP15R_Pos (0U)#define RTC_BKP14R RTC_BKP14R_Msk#define RTC_BKP14R_Msk (0xFFFFFFFFUL << RTC_BKP14R_Pos)#define RTC_BKP14R_Pos (0U)#define RTC_BKP13R RTC_BKP13R_Msk#define RTC_BKP13R_Msk (0xFFFFFFFFUL << RTC_BKP13R_Pos)#define RTC_BKP13R_Pos (0U)#define RTC_BKP12R RTC_BKP12R_Msk#define RTC_BKP12R_Msk (0xFFFFFFFFUL << RTC_BKP12R_Pos)#define RTC_BKP12R_Pos (0U)#define RTC_BKP11R RTC_BKP11R_Msk#define RTC_BKP11R_Msk (0xFFFFFFFFUL << RTC_BKP11R_Pos)#define RTC_BKP11R_Pos (0U)#define RTC_BKP10R RTC_BKP10R_Msk#define RTC_BKP10R_Msk (0xFFFFFFFFUL << RTC_BKP10R_Pos)#define RTC_BKP10R_Pos (0U)#define RTC_BKP9R RTC_BKP9R_Msk#define RTC_BKP9R_Msk (0xFFFFFFFFUL << RTC_BKP9R_Pos)#define RTC_BKP9R_Pos (0U)#define RTC_BKP8R RTC_BKP8R_Msk#define RTC_BKP8R_Msk (0xFFFFFFFFUL << RTC_BKP8R_Pos)#define RTC_BKP8R_Pos (0U)#define RTC_BKP7R RTC_BKP7R_Msk#define RTC_BKP7R_Msk (0xFFFFFFFFUL << RTC_BKP7R_Pos)#define RTC_BKP7R_Pos (0U)#define RTC_BKP6R RTC_BKP6R_Msk#define RTC_BKP6R_Msk (0xFFFFFFFFUL << RTC_BKP6R_Pos)#define RTC_BKP6R_Pos (0U)#define RTC_BKP5R RTC_BKP5R_Msk#define RTC_BKP5R_Msk (0xFFFFFFFFUL << RTC_BKP5R_Pos)#define RTC_BKP5R_Pos (0U)#define RTC_BKP4R RTC_BKP4R_Msk#define RTC_BKP4R_Msk (0xFFFFFFFFUL << RTC_BKP4R_Pos)#define RTC_BKP4R_Pos (0U)#define RTC_BKP3R RTC_BKP3R_Msk#define RTC_BKP3R_Msk (0xFFFFFFFFUL << RTC_BKP3R_Pos)#define RTC_BKP3R_Pos (0U)#define RTC_BKP2R RTC_BKP2R_Msk#define RTC_BKP2R_Msk (0xFFFFFFFFUL << RTC_BKP2R_Pos)#define RTC_BKP2R_Pos (0U)#define RTC_BKP1R RTC_BKP1R_Msk#define RTC_BKP1R_Msk (0xFFFFFFFFUL << RTC_BKP1R_Pos)#define RTC_BKP1R_Pos (0U)#define RTC_BKP0R RTC_BKP0R_Msk#define RTC_BKP0R_Msk (0xFFFFFFFFUL << RTC_BKP0R_Pos)#define RTC_BKP0R_Pos (0U)#define RTC_OR_ALARMTYPE RTC_OR_ALARMOUTTYPE#define RTC_OR_ALARMOUTTYPE RTC_OR_ALARMOUTTYPE_Msk#define RTC_OR_ALARMOUTTYPE_Msk (0x1UL << RTC_OR_ALARMOUTTYPE_Pos)#define RTC_OR_ALARMOUTTYPE_Pos (3U)#define RTC_OR_TSINSEL_1 (0x2UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_0 (0x1UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL RTC_OR_TSINSEL_Msk#define RTC_OR_TSINSEL_Msk (0x3UL << RTC_OR_TSINSEL_Pos)#define RTC_OR_TSINSEL_Pos (1U)#define RTC_ALRMBSSR_SS RTC_ALRMBSSR_SS_Msk#define RTC_ALRMBSSR_SS_Msk (0x7FFFUL << RTC_ALRMBSSR_SS_Pos)#define RTC_ALRMBSSR_SS_Pos (0U)#define RTC_ALRMBSSR_MASKSS_3 (0x8UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_2 (0x4UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_1 (0x2UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_0 (0x1UL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS RTC_ALRMBSSR_MASKSS_Msk#define RTC_ALRMBSSR_MASKSS_Msk (0xFUL << RTC_ALRMBSSR_MASKSS_Pos)#define RTC_ALRMBSSR_MASKSS_Pos (24U)#define RTC_ALRMASSR_SS RTC_ALRMASSR_SS_Msk#define RTC_ALRMASSR_SS_Msk (0x7FFFUL << RTC_ALRMASSR_SS_Pos)#define RTC_ALRMASSR_SS_Pos (0U)#define RTC_ALRMASSR_MASKSS_3 (0x8UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_2 (0x4UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_1 (0x2UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_0 (0x1UL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS RTC_ALRMASSR_MASKSS_Msk#define RTC_ALRMASSR_MASKSS_Msk (0xFUL << RTC_ALRMASSR_MASKSS_Pos)#define RTC_ALRMASSR_MASKSS_Pos (24U)#define RTC_TAMPCR_TAMP1E RTC_TAMPCR_TAMP1E_Msk#define RTC_TAMPCR_TAMP1E_Msk (0x1UL << RTC_TAMPCR_TAMP1E_Pos)#define RTC_TAMPCR_TAMP1E_Pos (0U)#define RTC_TAMPCR_TAMP1TRG RTC_TAMPCR_TAMP1TRG_Msk#define RTC_TAMPCR_TAMP1TRG_Msk (0x1UL << RTC_TAMPCR_TAMP1TRG_Pos)#define RTC_TAMPCR_TAMP1TRG_Pos (1U)#define RTC_TAMPCR_TAMPIE RTC_TAMPCR_TAMPIE_Msk#define RTC_TAMPCR_TAMPIE_Msk (0x1UL << RTC_TAMPCR_TAMPIE_Pos)#define RTC_TAMPCR_TAMPIE_Pos (2U)#define RTC_TAMPCR_TAMP2E RTC_TAMPCR_TAMP2E_Msk#define RTC_TAMPCR_TAMP2E_Msk (0x1UL << RTC_TAMPCR_TAMP2E_Pos)#define RTC_TAMPCR_TAMP2E_Pos (3U)#define RTC_TAMPCR_TAMP2TRG RTC_TAMPCR_TAMP2TRG_Msk#define RTC_TAMPCR_TAMP2TRG_Msk (0x1UL << RTC_TAMPCR_TAMP2TRG_Pos)#define RTC_TAMPCR_TAMP2TRG_Pos (4U)#define RTC_TAMPCR_TAMP3E RTC_TAMPCR_TAMP3E_Msk#define RTC_TAMPCR_TAMP3E_Msk (0x1UL << RTC_TAMPCR_TAMP3E_Pos)#define RTC_TAMPCR_TAMP3E_Pos (5U)#define RTC_TAMPCR_TAMP3TRG RTC_TAMPCR_TAMP3TRG_Msk#define RTC_TAMPCR_TAMP3TRG_Msk (0x1UL << RTC_TAMPCR_TAMP3TRG_Pos)#define RTC_TAMPCR_TAMP3TRG_Pos (6U)#define RTC_TAMPCR_TAMPTS RTC_TAMPCR_TAMPTS_Msk#define RTC_TAMPCR_TAMPTS_Msk (0x1UL << RTC_TAMPCR_TAMPTS_Pos)#define RTC_TAMPCR_TAMPTS_Pos (7U)#define RTC_TAMPCR_TAMPFREQ_2 (0x4UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_1 (0x2UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_0 (0x1UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ RTC_TAMPCR_TAMPFREQ_Msk#define RTC_TAMPCR_TAMPFREQ_Msk (0x7UL << RTC_TAMPCR_TAMPFREQ_Pos)#define RTC_TAMPCR_TAMPFREQ_Pos (8U)#define RTC_TAMPCR_TAMPFLT_1 (0x2UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_0 (0x1UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT RTC_TAMPCR_TAMPFLT_Msk#define RTC_TAMPCR_TAMPFLT_Msk (0x3UL << RTC_TAMPCR_TAMPFLT_Pos)#define RTC_TAMPCR_TAMPFLT_Pos (11U)#define RTC_TAMPCR_TAMPPRCH_1 (0x2UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_0 (0x1UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH RTC_TAMPCR_TAMPPRCH_Msk#define RTC_TAMPCR_TAMPPRCH_Msk (0x3UL << RTC_TAMPCR_TAMPPRCH_Pos)#define RTC_TAMPCR_TAMPPRCH_Pos (13U)#define RTC_TAMPCR_TAMPPUDIS RTC_TAMPCR_TAMPPUDIS_Msk#define RTC_TAMPCR_TAMPPUDIS_Msk (0x1UL << RTC_TAMPCR_TAMPPUDIS_Pos)#define RTC_TAMPCR_TAMPPUDIS_Pos (15U)#define RTC_TAMPCR_TAMP1IE RTC_TAMPCR_TAMP1IE_Msk#define RTC_TAMPCR_TAMP1IE_Msk (0x1UL << RTC_TAMPCR_TAMP1IE_Pos)#define RTC_TAMPCR_TAMP1IE_Pos (16U)#define RTC_TAMPCR_TAMP1NOERASE RTC_TAMPCR_TAMP1NOERASE_Msk#define RTC_TAMPCR_TAMP1NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP1NOERASE_Pos)#define RTC_TAMPCR_TAMP1NOERASE_Pos (17U)#define RTC_TAMPCR_TAMP1MF RTC_TAMPCR_TAMP1MF_Msk#define RTC_TAMPCR_TAMP1MF_Msk (0x1UL << RTC_TAMPCR_TAMP1MF_Pos)#define RTC_TAMPCR_TAMP1MF_Pos (18U)#define RTC_TAMPCR_TAMP2IE RTC_TAMPCR_TAMP2IE_Msk#define RTC_TAMPCR_TAMP2IE_Msk (0x1UL << RTC_TAMPCR_TAMP2IE_Pos)#define RTC_TAMPCR_TAMP2IE_Pos (19U)#define RTC_TAMPCR_TAMP2NOERASE RTC_TAMPCR_TAMP2NOERASE_Msk#define RTC_TAMPCR_TAMP2NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP2NOERASE_Pos)#define RTC_TAMPCR_TAMP2NOERASE_Pos (20U)#define RTC_TAMPCR_TAMP2MF RTC_TAMPCR_TAMP2MF_Msk#define RTC_TAMPCR_TAMP2MF_Msk (0x1UL << RTC_TAMPCR_TAMP2MF_Pos)#define RTC_TAMPCR_TAMP2MF_Pos (21U)#define RTC_TAMPCR_TAMP3IE RTC_TAMPCR_TAMP3IE_Msk#define RTC_TAMPCR_TAMP3IE_Msk (0x1UL << RTC_TAMPCR_TAMP3IE_Pos)#define RTC_TAMPCR_TAMP3IE_Pos (22U)#define RTC_TAMPCR_TAMP3NOERASE RTC_TAMPCR_TAMP3NOERASE_Msk#define RTC_TAMPCR_TAMP3NOERASE_Msk (0x1UL << RTC_TAMPCR_TAMP3NOERASE_Pos)#define RTC_TAMPCR_TAMP3NOERASE_Pos (23U)#define RTC_TAMPCR_TAMP3MF RTC_TAMPCR_TAMP3MF_Msk#define RTC_TAMPCR_TAMP3MF_Msk (0x1UL << RTC_TAMPCR_TAMP3MF_Pos)#define RTC_TAMPCR_TAMP3MF_Pos (24U)#define RTC_CALR_CALM_8 (0x100UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_7 (0x080UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_6 (0x040UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_5 (0x020UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_4 (0x010UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_3 (0x008UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_2 (0x004UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_1 (0x002UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_0 (0x001UL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM RTC_CALR_CALM_Msk#define RTC_CALR_CALM_Msk (0x1FFUL << RTC_CALR_CALM_Pos)#define RTC_CALR_CALM_Pos (0U)#define RTC_CALR_CALW16 RTC_CALR_CALW16_Msk#define RTC_CALR_CALW16_Msk (0x1UL << RTC_CALR_CALW16_Pos)#define RTC_CALR_CALW16_Pos (13U)#define RTC_CALR_CALW8 RTC_CALR_CALW8_Msk#define RTC_CALR_CALW8_Msk (0x1UL << RTC_CALR_CALW8_Pos)#define RTC_CALR_CALW8_Pos (14U)#define RTC_CALR_CALP RTC_CALR_CALP_Msk#define RTC_CALR_CALP_Msk (0x1UL << RTC_CALR_CALP_Pos)#define RTC_CALR_CALP_Pos (15U)#define RTC_TSSSR_SS RTC_TSSSR_SS_Msk#define RTC_TSSSR_SS_Msk (0xFFFFUL << RTC_TSSSR_SS_Pos)#define RTC_TSSSR_SS_Pos (0U)#define RTC_TSDR_DU_3 (0x8UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_2 (0x4UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_1 (0x2UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_0 (0x1UL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU RTC_TSDR_DU_Msk#define RTC_TSDR_DU_Msk (0xFUL << RTC_TSDR_DU_Pos)#define RTC_TSDR_DU_Pos (0U)#define RTC_TSDR_DT_1 (0x2UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_0 (0x1UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT RTC_TSDR_DT_Msk#define RTC_TSDR_DT_Msk (0x3UL << RTC_TSDR_DT_Pos)#define RTC_TSDR_DT_Pos (4U)#define RTC_TSDR_MU_3 (0x8UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_2 (0x4UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_1 (0x2UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_0 (0x1UL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU RTC_TSDR_MU_Msk#define RTC_TSDR_MU_Msk (0xFUL << RTC_TSDR_MU_Pos)#define RTC_TSDR_MU_Pos (8U)#define RTC_TSDR_MT RTC_TSDR_MT_Msk#define RTC_TSDR_MT_Msk (0x1UL << RTC_TSDR_MT_Pos)#define RTC_TSDR_MT_Pos (12U)#define RTC_TSDR_WDU_2 (0x4UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_1 (0x2UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_0 (0x1UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU RTC_TSDR_WDU_Msk#define RTC_TSDR_WDU_Msk (0x7UL << RTC_TSDR_WDU_Pos)#define RTC_TSDR_WDU_Pos (13U)#define RTC_TSTR_SU_3 (0x8UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_2 (0x4UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_1 (0x2UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_0 (0x1UL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU RTC_TSTR_SU_Msk#define RTC_TSTR_SU_Msk (0xFUL << RTC_TSTR_SU_Pos)#define RTC_TSTR_SU_Pos (0U)#define RTC_TSTR_ST_2 (0x4UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_1 (0x2UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_0 (0x1UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST RTC_TSTR_ST_Msk#define RTC_TSTR_ST_Msk (0x7UL << RTC_TSTR_ST_Pos)#define RTC_TSTR_ST_Pos (4U)#define RTC_TSTR_MNU_3 (0x8UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_2 (0x4UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_1 (0x2UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_0 (0x1UL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU RTC_TSTR_MNU_Msk#define RTC_TSTR_MNU_Msk (0xFUL << RTC_TSTR_MNU_Pos)#define RTC_TSTR_MNU_Pos (8U)#define RTC_TSTR_MNT_2 (0x4UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_1 (0x2UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_0 (0x1UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT RTC_TSTR_MNT_Msk#define RTC_TSTR_MNT_Msk (0x7UL << RTC_TSTR_MNT_Pos)#define RTC_TSTR_MNT_Pos (12U)#define RTC_TSTR_HU_3 (0x8UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_2 (0x4UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_1 (0x2UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_0 (0x1UL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU RTC_TSTR_HU_Msk#define RTC_TSTR_HU_Msk (0xFUL << RTC_TSTR_HU_Pos)#define RTC_TSTR_HU_Pos (16U)#define RTC_TSTR_HT_1 (0x2UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_0 (0x1UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT RTC_TSTR_HT_Msk#define RTC_TSTR_HT_Msk (0x3UL << RTC_TSTR_HT_Pos)#define RTC_TSTR_HT_Pos (20U)#define RTC_TSTR_PM RTC_TSTR_PM_Msk#define RTC_TSTR_PM_Msk (0x1UL << RTC_TSTR_PM_Pos)#define RTC_TSTR_PM_Pos (22U)#define RTC_SHIFTR_ADD1S RTC_SHIFTR_ADD1S_Msk#define RTC_SHIFTR_ADD1S_Msk (0x1UL << RTC_SHIFTR_ADD1S_Pos)#define RTC_SHIFTR_ADD1S_Pos (31U)#define RTC_SHIFTR_SUBFS RTC_SHIFTR_SUBFS_Msk#define RTC_SHIFTR_SUBFS_Msk (0x7FFFUL << RTC_SHIFTR_SUBFS_Pos)#define RTC_SHIFTR_SUBFS_Pos (0U)#define RTC_SSR_SS RTC_SSR_SS_Msk#define RTC_SSR_SS_Msk (0xFFFFUL << RTC_SSR_SS_Pos)#define RTC_SSR_SS_Pos (0U)#define RTC_WPR_KEY RTC_WPR_KEY_Msk#define RTC_WPR_KEY_Msk (0xFFUL << RTC_WPR_KEY_Pos)#define RTC_WPR_KEY_Pos (0U)#define RTC_ALRMBR_SU_3 (0x8UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_2 (0x4UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_1 (0x2UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_0 (0x1UL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU RTC_ALRMBR_SU_Msk#define RTC_ALRMBR_SU_Msk (0xFUL << RTC_ALRMBR_SU_Pos)#define RTC_ALRMBR_SU_Pos (0U)#define RTC_ALRMBR_ST_2 (0x4UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_1 (0x2UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_0 (0x1UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST RTC_ALRMBR_ST_Msk#define RTC_ALRMBR_ST_Msk (0x7UL << RTC_ALRMBR_ST_Pos)#define RTC_ALRMBR_ST_Pos (4U)#define RTC_ALRMBR_MSK1 RTC_ALRMBR_MSK1_Msk#define RTC_ALRMBR_MSK1_Msk (0x1UL << RTC_ALRMBR_MSK1_Pos)#define RTC_ALRMBR_MSK1_Pos (7U)#define RTC_ALRMBR_MNU_3 (0x8UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_2 (0x4UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_1 (0x2UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_0 (0x1UL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU RTC_ALRMBR_MNU_Msk#define RTC_ALRMBR_MNU_Msk (0xFUL << RTC_ALRMBR_MNU_Pos)#define RTC_ALRMBR_MNU_Pos (8U)#define RTC_ALRMBR_MNT_2 (0x4UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_1 (0x2UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_0 (0x1UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT RTC_ALRMBR_MNT_Msk#define RTC_ALRMBR_MNT_Msk (0x7UL << RTC_ALRMBR_MNT_Pos)#define RTC_ALRMBR_MNT_Pos (12U)#define RTC_ALRMBR_MSK2 RTC_ALRMBR_MSK2_Msk#define RTC_ALRMBR_MSK2_Msk (0x1UL << RTC_ALRMBR_MSK2_Pos)#define RTC_ALRMBR_MSK2_Pos (15U)#define RTC_ALRMBR_HU_3 (0x8UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_2 (0x4UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_1 (0x2UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_0 (0x1UL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU RTC_ALRMBR_HU_Msk#define RTC_ALRMBR_HU_Msk (0xFUL << RTC_ALRMBR_HU_Pos)#define RTC_ALRMBR_HU_Pos (16U)#define RTC_ALRMBR_HT_1 (0x2UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_0 (0x1UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT RTC_ALRMBR_HT_Msk#define RTC_ALRMBR_HT_Msk (0x3UL << RTC_ALRMBR_HT_Pos)#define RTC_ALRMBR_HT_Pos (20U)#define RTC_ALRMBR_PM RTC_ALRMBR_PM_Msk#define RTC_ALRMBR_PM_Msk (0x1UL << RTC_ALRMBR_PM_Pos)#define RTC_ALRMBR_PM_Pos (22U)#define RTC_ALRMBR_MSK3 RTC_ALRMBR_MSK3_Msk#define RTC_ALRMBR_MSK3_Msk (0x1UL << RTC_ALRMBR_MSK3_Pos)#define RTC_ALRMBR_MSK3_Pos (23U)#define RTC_ALRMBR_DU_3 (0x8UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_2 (0x4UL << RTC_ALRMBR_DU_Pos)#define RTC_ALRMBR_DU_1 (0x2UL                 