Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Mar 18 15:59:53 2022
| Host         : ensc-pit-w25 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (16)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (16)
-------------------------
 There are 16 register/latch pins with no clock driven by root clock pin: PRESCALER/out_clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.568        0.000                      0                  225        0.157        0.000                      0                  225        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clock  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock               5.568        0.000                      0                  225        0.157        0.000                      0                  225        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock
  To Clock:  clock

Setup :            0  Failing Endpoints,  Worst Slack        5.568ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.157ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.593%)  route 3.049ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.677     9.579    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694    15.177    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[1]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X111Y36        FDRE (Setup_fdre_C_R)       -0.429    15.147    PRESCALER/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.593%)  route 3.049ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.677     9.579    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694    15.177    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[2]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X111Y36        FDRE (Setup_fdre_C_R)       -0.429    15.147    PRESCALER/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.593%)  route 3.049ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.677     9.579    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694    15.177    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[3]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X111Y36        FDRE (Setup_fdre_C_R)       -0.429    15.147    PRESCALER/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.568ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.890ns (22.593%)  route 3.049ns (77.407%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.177ns = ( 15.177 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.677     9.579    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.694    15.177    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y36        FDRE                                         r  PRESCALER/counter_reg[4]/C
                         clock pessimism              0.434    15.611    
                         clock uncertainty           -0.035    15.576    
    SLICE_X111Y36        FDRE (Setup_fdre_C_R)       -0.429    15.147    PRESCALER/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                          -9.579    
  -------------------------------------------------------------------
                         slack                                  5.568    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.890ns (22.627%)  route 3.043ns (77.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.698    15.181    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[25]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    15.151    PRESCALER/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.890ns (22.627%)  route 3.043ns (77.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.698    15.181    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[26]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    15.151    PRESCALER/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.890ns (22.627%)  route 3.043ns (77.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.698    15.181    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[27]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    15.151    PRESCALER/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.578ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.890ns (22.627%)  route 3.043ns (77.373%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.181ns = ( 15.181 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.698    15.181    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y42        FDRE                                         r  PRESCALER/counter_reg[28]/C
                         clock pessimism              0.434    15.615    
                         clock uncertainty           -0.035    15.580    
    SLICE_X111Y42        FDRE (Setup_fdre_C_R)       -0.429    15.151    PRESCALER/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         15.151    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.578    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.890ns (22.626%)  route 3.044ns (77.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  PRESCALER/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.699    15.182    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y43        FDRE                                         r  PRESCALER/counter_reg[29]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    15.152    PRESCALER/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 PRESCALER/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PRESCALER/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clock rise@10.000ns - clock rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.890ns (22.626%)  route 3.044ns (77.374%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.182ns = ( 15.182 - 10.000 ) 
    Source Clock Delay      (SCD):    5.639ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.490     1.490 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.171     3.661    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.762 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.877     5.639    PRESCALER/clk_IBUF_BUFG
    SLICE_X112Y40        FDRE                                         r  PRESCALER/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y40        FDRE (Prop_fdre_C_Q)         0.518     6.157 f  PRESCALER/counter_reg[0]/Q
                         net (fo=4, routed)           1.398     7.556    PRESCALER/counter[0]
    SLICE_X112Y40        LUT4 (Prop_lut4_I2_O)        0.124     7.680 f  PRESCALER/counter[31]_i_9/O
                         net (fo=1, routed)           0.670     8.350    PRESCALER/counter[31]_i_9_n_0
    SLICE_X112Y40        LUT5 (Prop_lut5_I4_O)        0.124     8.474 f  PRESCALER/counter[31]_i_5/O
                         net (fo=1, routed)           0.303     8.777    PRESCALER/counter[31]_i_5_n_0
    SLICE_X112Y39        LUT4 (Prop_lut4_I2_O)        0.124     8.901 r  PRESCALER/counter[31]_i_1/O
                         net (fo=32, routed)          0.672     9.573    PRESCALER/counter[31]_i_1_n_0
    SLICE_X111Y43        FDRE                                         r  PRESCALER/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)     10.000    10.000 r  
    Y9                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         1.420    11.420 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972    13.392    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.483 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         1.699    15.182    PRESCALER/clk_IBUF_BUFG
    SLICE_X111Y43        FDRE                                         r  PRESCALER/counter_reg[30]/C
                         clock pessimism              0.434    15.616    
                         clock uncertainty           -0.035    15.581    
    SLICE_X111Y43        FDRE (Setup_fdre_C_R)       -0.429    15.152    PRESCALER/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         15.152    
                         arrival time                          -9.573    
  -------------------------------------------------------------------
                         slack                                  5.579    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 SPI/temp_sclk_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/prev_sclk_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.141ns (60.705%)  route 0.091ns (39.295%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X107Y43        FDRE                                         r  SPI/temp_sclk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/temp_sclk_reg/Q
                         net (fo=8, routed)           0.091     1.818    SPI/temp_sclk
    SLICE_X107Y43        FDRE                                         r  SPI/prev_sclk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X107Y43        FDRE                                         r  SPI/prev_sclk_reg/C
                         clock pessimism             -0.518     1.586    
    SLICE_X107Y43        FDRE (Hold_fdre_C_D)         0.075     1.661    SPI/prev_sclk_reg
  -------------------------------------------------------------------
                         required time                         -1.661    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 SPI/temp_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.114%)  route 0.110ns (43.886%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/temp_data_reg[1]/Q
                         net (fo=2, routed)           0.110     1.837    SPI/temp_data[1]
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[1]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.076     1.678    SPI/data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 SPI/miso_ff1_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/miso_ff2_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.638     1.585    SPI/CLK
    SLICE_X107Y41        FDRE                                         r  SPI/miso_ff1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y41        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  SPI/miso_ff1_reg/Q
                         net (fo=1, routed)           0.112     1.838    SPI/miso_ff1
    SLICE_X107Y42        FDRE                                         r  SPI/miso_ff2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.909     2.103    SPI/CLK
    SLICE_X107Y42        FDRE                                         r  SPI/miso_ff2_reg/C
                         clock pessimism             -0.502     1.601    
    SLICE_X107Y42        FDRE (Hold_fdre_C_D)         0.070     1.671    SPI/miso_ff2_reg
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 SPI/miso_ff3_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/valid_miso_reg/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.638     1.585    SPI/CLK
    SLICE_X107Y42        FDRE                                         r  SPI/miso_ff3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y42        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  SPI/miso_ff3_reg/Q
                         net (fo=1, routed)           0.112     1.838    SPI/miso_ff3
    SLICE_X107Y43        FDRE                                         r  SPI/valid_miso_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X107Y43        FDRE                                         r  SPI/valid_miso_reg/C
                         clock pessimism             -0.502     1.602    
    SLICE_X107Y43        FDRE (Hold_fdre_C_D)         0.066     1.668    SPI/valid_miso_reg
  -------------------------------------------------------------------
                         required time                         -1.668    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 SPI/temp_data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y44        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/temp_data_reg[5]/Q
                         net (fo=2, routed)           0.112     1.839    SPI/temp_data[5]
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[5]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.053     1.655    SPI/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.655    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 SPI/temp_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.522%)  route 0.121ns (42.478%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X108Y45        FDRE                                         r  SPI/temp_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y45        FDRE (Prop_fdre_C_Q)         0.164     1.750 r  SPI/temp_data_reg[6]/Q
                         net (fo=2, routed)           0.121     1.871    SPI/temp_data[6]
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[6]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.064     1.666    SPI/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 SPI/valid_miso_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/temp_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.715%)  route 0.136ns (42.285%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X107Y43        FDRE                                         r  SPI/valid_miso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/valid_miso_reg/Q
                         net (fo=8, routed)           0.136     1.863    SPI/valid_miso
    SLICE_X107Y44        LUT6 (Prop_lut6_I0_O)        0.045     1.908 r  SPI/temp_data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.908    SPI/temp_data[5]_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[5]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.092     1.694    SPI/temp_data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.908    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SPI/temp_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.436%)  route 0.156ns (52.564%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X109Y45        FDRE                                         r  SPI/temp_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y45        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/temp_data_reg[7]/Q
                         net (fo=2, routed)           0.156     1.883    SPI/temp_data[7]
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X108Y44        FDRE                                         r  SPI/data_reg[7]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X108Y44        FDRE (Hold_fdre_C_D)         0.064     1.666    SPI/data_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 SPI/valid_miso_reg/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/temp_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.183%)  route 0.139ns (42.817%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.586ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.639     1.586    SPI/CLK
    SLICE_X107Y43        FDRE                                         r  SPI/valid_miso_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y43        FDRE (Prop_fdre_C_Q)         0.141     1.727 r  SPI/valid_miso_reg/Q
                         net (fo=8, routed)           0.139     1.866    SPI/valid_miso
    SLICE_X107Y44        LUT6 (Prop_lut6_I0_O)        0.045     1.911 r  SPI/temp_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.911    SPI/temp_data[1]_i_1_n_0
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X107Y44        FDRE                                         r  SPI/temp_data_reg[1]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X107Y44        FDRE (Hold_fdre_C_D)         0.092     1.694    SPI/temp_data_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.694    
                         arrival time                           1.911    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 SPI/sclk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SPI/sclk_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clock  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clock
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clock rise@0.000ns - clock rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.189ns (54.418%)  route 0.158ns (45.582%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.104ns
    Source Clock Delay      (SCD):    1.585ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.258     0.258 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.663     0.921    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.638     1.585    SPI/CLK
    SLICE_X109Y42        FDRE                                         r  SPI/sclk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y42        FDRE (Prop_fdre_C_Q)         0.141     1.726 r  SPI/sclk_counter_reg[0]/Q
                         net (fo=5, routed)           0.158     1.884    SPI/sclk_counter_reg_n_0_[0]
    SLICE_X109Y43        LUT3 (Prop_lut3_I1_O)        0.048     1.932 r  SPI/sclk_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.932    SPI/p_0_in__0[2]
    SLICE_X109Y43        FDRE                                         r  SPI/sclk_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clock rise edge)      0.000     0.000 r  
    Y9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    Y9                   IBUF (Prop_ibuf_I_O)         0.446     0.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.719     1.165    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.194 r  clk_IBUF_BUFG_inst/O
                         net (fo=104, routed)         0.910     2.104    SPI/CLK
    SLICE_X109Y43        FDRE                                         r  SPI/sclk_counter_reg[2]/C
                         clock pessimism             -0.502     1.602    
    SLICE_X109Y43        FDRE (Hold_fdre_C_D)         0.107     1.709    SPI/sclk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.223    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X107Y45  FSM_sequential_state_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X112Y40  PRESCALER/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y38  PRESCALER/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y38  PRESCALER/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y39  PRESCALER/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y39  PRESCALER/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y39  PRESCALER/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y39  PRESCALER/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X111Y40  PRESCALER/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y40  PRESCALER/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y38  PRESCALER/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y38  PRESCALER/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  PRESCALER/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  PRESCALER/counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y40  PRESCALER/counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  PRESCALER/counter_reg[29]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  PRESCALER/counter_reg[30]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y43  PRESCALER/counter_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X107Y45  FSM_sequential_state_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X112Y40  PRESCALER/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y38  PRESCALER/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y38  PRESCALER/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X111Y39  PRESCALER/counter_reg[15]/C



