
AetherNew.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002874  080000c0  080000c0  000100c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000094  08002934  08002934  00012934  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  080029c8  080029c8  000129c8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  080029cc  080029cc  000129cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000018  20000000  080029d0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00000088  20000018  080029e8  00020018  2**3
                  ALLOC
  7 ._user_heap_stack 00000080  200000a0  080029e8  000200a0  2**0
                  ALLOC
  8 .ARM.attributes 00000028  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
  9 .debug_info   0000187a  00000000  00000000  00020040  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_abbrev 000006af  00000000  00000000  000218ba  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_aranges 000001f8  00000000  00000000  00021f70  2**3
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 000001b0  00000000  00000000  00022168  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   00000cac  00000000  00000000  00022318  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00000b1d  00000000  00000000  00022fc4  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  00023ae1  2**0
                  CONTENTS, READONLY
 16 .debug_frame  00000804  00000000  00000000  00023b60  2**2
                  CONTENTS, READONLY, DEBUGGING
 17 .stabstr      0000003f  00000000  00000000  00024364  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	; (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	; (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	; (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	20000018 	.word	0x20000018
 80000e0:	00000000 	.word	0x00000000
 80000e4:	0800291c 	.word	0x0800291c

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	; (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	; (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	; (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			; (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	2000001c 	.word	0x2000001c
 8000104:	0800291c 	.word	0x0800291c

08000108 <__udivsi3>:
 8000108:	2200      	movs	r2, #0
 800010a:	0843      	lsrs	r3, r0, #1
 800010c:	428b      	cmp	r3, r1
 800010e:	d374      	bcc.n	80001fa <__udivsi3+0xf2>
 8000110:	0903      	lsrs	r3, r0, #4
 8000112:	428b      	cmp	r3, r1
 8000114:	d35f      	bcc.n	80001d6 <__udivsi3+0xce>
 8000116:	0a03      	lsrs	r3, r0, #8
 8000118:	428b      	cmp	r3, r1
 800011a:	d344      	bcc.n	80001a6 <__udivsi3+0x9e>
 800011c:	0b03      	lsrs	r3, r0, #12
 800011e:	428b      	cmp	r3, r1
 8000120:	d328      	bcc.n	8000174 <__udivsi3+0x6c>
 8000122:	0c03      	lsrs	r3, r0, #16
 8000124:	428b      	cmp	r3, r1
 8000126:	d30d      	bcc.n	8000144 <__udivsi3+0x3c>
 8000128:	22ff      	movs	r2, #255	; 0xff
 800012a:	0209      	lsls	r1, r1, #8
 800012c:	ba12      	rev	r2, r2
 800012e:	0c03      	lsrs	r3, r0, #16
 8000130:	428b      	cmp	r3, r1
 8000132:	d302      	bcc.n	800013a <__udivsi3+0x32>
 8000134:	1212      	asrs	r2, r2, #8
 8000136:	0209      	lsls	r1, r1, #8
 8000138:	d065      	beq.n	8000206 <__udivsi3+0xfe>
 800013a:	0b03      	lsrs	r3, r0, #12
 800013c:	428b      	cmp	r3, r1
 800013e:	d319      	bcc.n	8000174 <__udivsi3+0x6c>
 8000140:	e000      	b.n	8000144 <__udivsi3+0x3c>
 8000142:	0a09      	lsrs	r1, r1, #8
 8000144:	0bc3      	lsrs	r3, r0, #15
 8000146:	428b      	cmp	r3, r1
 8000148:	d301      	bcc.n	800014e <__udivsi3+0x46>
 800014a:	03cb      	lsls	r3, r1, #15
 800014c:	1ac0      	subs	r0, r0, r3
 800014e:	4152      	adcs	r2, r2
 8000150:	0b83      	lsrs	r3, r0, #14
 8000152:	428b      	cmp	r3, r1
 8000154:	d301      	bcc.n	800015a <__udivsi3+0x52>
 8000156:	038b      	lsls	r3, r1, #14
 8000158:	1ac0      	subs	r0, r0, r3
 800015a:	4152      	adcs	r2, r2
 800015c:	0b43      	lsrs	r3, r0, #13
 800015e:	428b      	cmp	r3, r1
 8000160:	d301      	bcc.n	8000166 <__udivsi3+0x5e>
 8000162:	034b      	lsls	r3, r1, #13
 8000164:	1ac0      	subs	r0, r0, r3
 8000166:	4152      	adcs	r2, r2
 8000168:	0b03      	lsrs	r3, r0, #12
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x6a>
 800016e:	030b      	lsls	r3, r1, #12
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0ac3      	lsrs	r3, r0, #11
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x76>
 800017a:	02cb      	lsls	r3, r1, #11
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0a83      	lsrs	r3, r0, #10
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x82>
 8000186:	028b      	lsls	r3, r1, #10
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0a43      	lsrs	r3, r0, #9
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x8e>
 8000192:	024b      	lsls	r3, r1, #9
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0a03      	lsrs	r3, r0, #8
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x9a>
 800019e:	020b      	lsls	r3, r1, #8
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	d2cd      	bcs.n	8000142 <__udivsi3+0x3a>
 80001a6:	09c3      	lsrs	r3, r0, #7
 80001a8:	428b      	cmp	r3, r1
 80001aa:	d301      	bcc.n	80001b0 <__udivsi3+0xa8>
 80001ac:	01cb      	lsls	r3, r1, #7
 80001ae:	1ac0      	subs	r0, r0, r3
 80001b0:	4152      	adcs	r2, r2
 80001b2:	0983      	lsrs	r3, r0, #6
 80001b4:	428b      	cmp	r3, r1
 80001b6:	d301      	bcc.n	80001bc <__udivsi3+0xb4>
 80001b8:	018b      	lsls	r3, r1, #6
 80001ba:	1ac0      	subs	r0, r0, r3
 80001bc:	4152      	adcs	r2, r2
 80001be:	0943      	lsrs	r3, r0, #5
 80001c0:	428b      	cmp	r3, r1
 80001c2:	d301      	bcc.n	80001c8 <__udivsi3+0xc0>
 80001c4:	014b      	lsls	r3, r1, #5
 80001c6:	1ac0      	subs	r0, r0, r3
 80001c8:	4152      	adcs	r2, r2
 80001ca:	0903      	lsrs	r3, r0, #4
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xcc>
 80001d0:	010b      	lsls	r3, r1, #4
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	08c3      	lsrs	r3, r0, #3
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xd8>
 80001dc:	00cb      	lsls	r3, r1, #3
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0883      	lsrs	r3, r0, #2
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xe4>
 80001e8:	008b      	lsls	r3, r1, #2
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0843      	lsrs	r3, r0, #1
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xf0>
 80001f4:	004b      	lsls	r3, r1, #1
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	1a41      	subs	r1, r0, r1
 80001fc:	d200      	bcs.n	8000200 <__udivsi3+0xf8>
 80001fe:	4601      	mov	r1, r0
 8000200:	4152      	adcs	r2, r2
 8000202:	4610      	mov	r0, r2
 8000204:	4770      	bx	lr
 8000206:	e7ff      	b.n	8000208 <__udivsi3+0x100>
 8000208:	b501      	push	{r0, lr}
 800020a:	2000      	movs	r0, #0
 800020c:	f000 f8f0 	bl	80003f0 <__aeabi_idiv0>
 8000210:	bd02      	pop	{r1, pc}
 8000212:	46c0      	nop			; (mov r8, r8)

08000214 <__aeabi_uidivmod>:
 8000214:	2900      	cmp	r1, #0
 8000216:	d0f7      	beq.n	8000208 <__udivsi3+0x100>
 8000218:	e776      	b.n	8000108 <__udivsi3>
 800021a:	4770      	bx	lr

0800021c <__divsi3>:
 800021c:	4603      	mov	r3, r0
 800021e:	430b      	orrs	r3, r1
 8000220:	d47f      	bmi.n	8000322 <__divsi3+0x106>
 8000222:	2200      	movs	r2, #0
 8000224:	0843      	lsrs	r3, r0, #1
 8000226:	428b      	cmp	r3, r1
 8000228:	d374      	bcc.n	8000314 <__divsi3+0xf8>
 800022a:	0903      	lsrs	r3, r0, #4
 800022c:	428b      	cmp	r3, r1
 800022e:	d35f      	bcc.n	80002f0 <__divsi3+0xd4>
 8000230:	0a03      	lsrs	r3, r0, #8
 8000232:	428b      	cmp	r3, r1
 8000234:	d344      	bcc.n	80002c0 <__divsi3+0xa4>
 8000236:	0b03      	lsrs	r3, r0, #12
 8000238:	428b      	cmp	r3, r1
 800023a:	d328      	bcc.n	800028e <__divsi3+0x72>
 800023c:	0c03      	lsrs	r3, r0, #16
 800023e:	428b      	cmp	r3, r1
 8000240:	d30d      	bcc.n	800025e <__divsi3+0x42>
 8000242:	22ff      	movs	r2, #255	; 0xff
 8000244:	0209      	lsls	r1, r1, #8
 8000246:	ba12      	rev	r2, r2
 8000248:	0c03      	lsrs	r3, r0, #16
 800024a:	428b      	cmp	r3, r1
 800024c:	d302      	bcc.n	8000254 <__divsi3+0x38>
 800024e:	1212      	asrs	r2, r2, #8
 8000250:	0209      	lsls	r1, r1, #8
 8000252:	d065      	beq.n	8000320 <__divsi3+0x104>
 8000254:	0b03      	lsrs	r3, r0, #12
 8000256:	428b      	cmp	r3, r1
 8000258:	d319      	bcc.n	800028e <__divsi3+0x72>
 800025a:	e000      	b.n	800025e <__divsi3+0x42>
 800025c:	0a09      	lsrs	r1, r1, #8
 800025e:	0bc3      	lsrs	r3, r0, #15
 8000260:	428b      	cmp	r3, r1
 8000262:	d301      	bcc.n	8000268 <__divsi3+0x4c>
 8000264:	03cb      	lsls	r3, r1, #15
 8000266:	1ac0      	subs	r0, r0, r3
 8000268:	4152      	adcs	r2, r2
 800026a:	0b83      	lsrs	r3, r0, #14
 800026c:	428b      	cmp	r3, r1
 800026e:	d301      	bcc.n	8000274 <__divsi3+0x58>
 8000270:	038b      	lsls	r3, r1, #14
 8000272:	1ac0      	subs	r0, r0, r3
 8000274:	4152      	adcs	r2, r2
 8000276:	0b43      	lsrs	r3, r0, #13
 8000278:	428b      	cmp	r3, r1
 800027a:	d301      	bcc.n	8000280 <__divsi3+0x64>
 800027c:	034b      	lsls	r3, r1, #13
 800027e:	1ac0      	subs	r0, r0, r3
 8000280:	4152      	adcs	r2, r2
 8000282:	0b03      	lsrs	r3, r0, #12
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x70>
 8000288:	030b      	lsls	r3, r1, #12
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0ac3      	lsrs	r3, r0, #11
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x7c>
 8000294:	02cb      	lsls	r3, r1, #11
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0a83      	lsrs	r3, r0, #10
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x88>
 80002a0:	028b      	lsls	r3, r1, #10
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0a43      	lsrs	r3, r0, #9
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x94>
 80002ac:	024b      	lsls	r3, r1, #9
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0a03      	lsrs	r3, r0, #8
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0xa0>
 80002b8:	020b      	lsls	r3, r1, #8
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	d2cd      	bcs.n	800025c <__divsi3+0x40>
 80002c0:	09c3      	lsrs	r3, r0, #7
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d301      	bcc.n	80002ca <__divsi3+0xae>
 80002c6:	01cb      	lsls	r3, r1, #7
 80002c8:	1ac0      	subs	r0, r0, r3
 80002ca:	4152      	adcs	r2, r2
 80002cc:	0983      	lsrs	r3, r0, #6
 80002ce:	428b      	cmp	r3, r1
 80002d0:	d301      	bcc.n	80002d6 <__divsi3+0xba>
 80002d2:	018b      	lsls	r3, r1, #6
 80002d4:	1ac0      	subs	r0, r0, r3
 80002d6:	4152      	adcs	r2, r2
 80002d8:	0943      	lsrs	r3, r0, #5
 80002da:	428b      	cmp	r3, r1
 80002dc:	d301      	bcc.n	80002e2 <__divsi3+0xc6>
 80002de:	014b      	lsls	r3, r1, #5
 80002e0:	1ac0      	subs	r0, r0, r3
 80002e2:	4152      	adcs	r2, r2
 80002e4:	0903      	lsrs	r3, r0, #4
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xd2>
 80002ea:	010b      	lsls	r3, r1, #4
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	08c3      	lsrs	r3, r0, #3
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xde>
 80002f6:	00cb      	lsls	r3, r1, #3
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0883      	lsrs	r3, r0, #2
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xea>
 8000302:	008b      	lsls	r3, r1, #2
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0843      	lsrs	r3, r0, #1
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xf6>
 800030e:	004b      	lsls	r3, r1, #1
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	1a41      	subs	r1, r0, r1
 8000316:	d200      	bcs.n	800031a <__divsi3+0xfe>
 8000318:	4601      	mov	r1, r0
 800031a:	4152      	adcs	r2, r2
 800031c:	4610      	mov	r0, r2
 800031e:	4770      	bx	lr
 8000320:	e05d      	b.n	80003de <__divsi3+0x1c2>
 8000322:	0fca      	lsrs	r2, r1, #31
 8000324:	d000      	beq.n	8000328 <__divsi3+0x10c>
 8000326:	4249      	negs	r1, r1
 8000328:	1003      	asrs	r3, r0, #32
 800032a:	d300      	bcc.n	800032e <__divsi3+0x112>
 800032c:	4240      	negs	r0, r0
 800032e:	4053      	eors	r3, r2
 8000330:	2200      	movs	r2, #0
 8000332:	469c      	mov	ip, r3
 8000334:	0903      	lsrs	r3, r0, #4
 8000336:	428b      	cmp	r3, r1
 8000338:	d32d      	bcc.n	8000396 <__divsi3+0x17a>
 800033a:	0a03      	lsrs	r3, r0, #8
 800033c:	428b      	cmp	r3, r1
 800033e:	d312      	bcc.n	8000366 <__divsi3+0x14a>
 8000340:	22fc      	movs	r2, #252	; 0xfc
 8000342:	0189      	lsls	r1, r1, #6
 8000344:	ba12      	rev	r2, r2
 8000346:	0a03      	lsrs	r3, r0, #8
 8000348:	428b      	cmp	r3, r1
 800034a:	d30c      	bcc.n	8000366 <__divsi3+0x14a>
 800034c:	0189      	lsls	r1, r1, #6
 800034e:	1192      	asrs	r2, r2, #6
 8000350:	428b      	cmp	r3, r1
 8000352:	d308      	bcc.n	8000366 <__divsi3+0x14a>
 8000354:	0189      	lsls	r1, r1, #6
 8000356:	1192      	asrs	r2, r2, #6
 8000358:	428b      	cmp	r3, r1
 800035a:	d304      	bcc.n	8000366 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	d03a      	beq.n	80003d6 <__divsi3+0x1ba>
 8000360:	1192      	asrs	r2, r2, #6
 8000362:	e000      	b.n	8000366 <__divsi3+0x14a>
 8000364:	0989      	lsrs	r1, r1, #6
 8000366:	09c3      	lsrs	r3, r0, #7
 8000368:	428b      	cmp	r3, r1
 800036a:	d301      	bcc.n	8000370 <__divsi3+0x154>
 800036c:	01cb      	lsls	r3, r1, #7
 800036e:	1ac0      	subs	r0, r0, r3
 8000370:	4152      	adcs	r2, r2
 8000372:	0983      	lsrs	r3, r0, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d301      	bcc.n	800037c <__divsi3+0x160>
 8000378:	018b      	lsls	r3, r1, #6
 800037a:	1ac0      	subs	r0, r0, r3
 800037c:	4152      	adcs	r2, r2
 800037e:	0943      	lsrs	r3, r0, #5
 8000380:	428b      	cmp	r3, r1
 8000382:	d301      	bcc.n	8000388 <__divsi3+0x16c>
 8000384:	014b      	lsls	r3, r1, #5
 8000386:	1ac0      	subs	r0, r0, r3
 8000388:	4152      	adcs	r2, r2
 800038a:	0903      	lsrs	r3, r0, #4
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x178>
 8000390:	010b      	lsls	r3, r1, #4
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	08c3      	lsrs	r3, r0, #3
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x184>
 800039c:	00cb      	lsls	r3, r1, #3
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0883      	lsrs	r3, r0, #2
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x190>
 80003a8:	008b      	lsls	r3, r1, #2
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	d2d9      	bcs.n	8000364 <__divsi3+0x148>
 80003b0:	0843      	lsrs	r3, r0, #1
 80003b2:	428b      	cmp	r3, r1
 80003b4:	d301      	bcc.n	80003ba <__divsi3+0x19e>
 80003b6:	004b      	lsls	r3, r1, #1
 80003b8:	1ac0      	subs	r0, r0, r3
 80003ba:	4152      	adcs	r2, r2
 80003bc:	1a41      	subs	r1, r0, r1
 80003be:	d200      	bcs.n	80003c2 <__divsi3+0x1a6>
 80003c0:	4601      	mov	r1, r0
 80003c2:	4663      	mov	r3, ip
 80003c4:	4152      	adcs	r2, r2
 80003c6:	105b      	asrs	r3, r3, #1
 80003c8:	4610      	mov	r0, r2
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x1b4>
 80003cc:	4240      	negs	r0, r0
 80003ce:	2b00      	cmp	r3, #0
 80003d0:	d500      	bpl.n	80003d4 <__divsi3+0x1b8>
 80003d2:	4249      	negs	r1, r1
 80003d4:	4770      	bx	lr
 80003d6:	4663      	mov	r3, ip
 80003d8:	105b      	asrs	r3, r3, #1
 80003da:	d300      	bcc.n	80003de <__divsi3+0x1c2>
 80003dc:	4240      	negs	r0, r0
 80003de:	b501      	push	{r0, lr}
 80003e0:	2000      	movs	r0, #0
 80003e2:	f000 f805 	bl	80003f0 <__aeabi_idiv0>
 80003e6:	bd02      	pop	{r1, pc}

080003e8 <__aeabi_idivmod>:
 80003e8:	2900      	cmp	r1, #0
 80003ea:	d0f8      	beq.n	80003de <__divsi3+0x1c2>
 80003ec:	e716      	b.n	800021c <__divsi3>
 80003ee:	4770      	bx	lr

080003f0 <__aeabi_idiv0>:
 80003f0:	4770      	bx	lr
 80003f2:	46c0      	nop			; (mov r8, r8)

080003f4 <__aeabi_cdrcmple>:
 80003f4:	4684      	mov	ip, r0
 80003f6:	1c10      	adds	r0, r2, #0
 80003f8:	4662      	mov	r2, ip
 80003fa:	468c      	mov	ip, r1
 80003fc:	1c19      	adds	r1, r3, #0
 80003fe:	4663      	mov	r3, ip
 8000400:	e000      	b.n	8000404 <__aeabi_cdcmpeq>
 8000402:	46c0      	nop			; (mov r8, r8)

08000404 <__aeabi_cdcmpeq>:
 8000404:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000406:	f000 fc23 	bl	8000c50 <__ledf2>
 800040a:	2800      	cmp	r0, #0
 800040c:	d401      	bmi.n	8000412 <__aeabi_cdcmpeq+0xe>
 800040e:	2100      	movs	r1, #0
 8000410:	42c8      	cmn	r0, r1
 8000412:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000414 <__aeabi_dcmpeq>:
 8000414:	b510      	push	{r4, lr}
 8000416:	f000 fb7d 	bl	8000b14 <__eqdf2>
 800041a:	4240      	negs	r0, r0
 800041c:	3001      	adds	r0, #1
 800041e:	bd10      	pop	{r4, pc}

08000420 <__aeabi_dcmplt>:
 8000420:	b510      	push	{r4, lr}
 8000422:	f000 fc15 	bl	8000c50 <__ledf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	db01      	blt.n	800042e <__aeabi_dcmplt+0xe>
 800042a:	2000      	movs	r0, #0
 800042c:	bd10      	pop	{r4, pc}
 800042e:	2001      	movs	r0, #1
 8000430:	bd10      	pop	{r4, pc}
 8000432:	46c0      	nop			; (mov r8, r8)

08000434 <__aeabi_dcmple>:
 8000434:	b510      	push	{r4, lr}
 8000436:	f000 fc0b 	bl	8000c50 <__ledf2>
 800043a:	2800      	cmp	r0, #0
 800043c:	dd01      	ble.n	8000442 <__aeabi_dcmple+0xe>
 800043e:	2000      	movs	r0, #0
 8000440:	bd10      	pop	{r4, pc}
 8000442:	2001      	movs	r0, #1
 8000444:	bd10      	pop	{r4, pc}
 8000446:	46c0      	nop			; (mov r8, r8)

08000448 <__aeabi_dcmpgt>:
 8000448:	b510      	push	{r4, lr}
 800044a:	f000 fb9d 	bl	8000b88 <__gedf2>
 800044e:	2800      	cmp	r0, #0
 8000450:	dc01      	bgt.n	8000456 <__aeabi_dcmpgt+0xe>
 8000452:	2000      	movs	r0, #0
 8000454:	bd10      	pop	{r4, pc}
 8000456:	2001      	movs	r0, #1
 8000458:	bd10      	pop	{r4, pc}
 800045a:	46c0      	nop			; (mov r8, r8)

0800045c <__aeabi_dcmpge>:
 800045c:	b510      	push	{r4, lr}
 800045e:	f000 fb93 	bl	8000b88 <__gedf2>
 8000462:	2800      	cmp	r0, #0
 8000464:	da01      	bge.n	800046a <__aeabi_dcmpge+0xe>
 8000466:	2000      	movs	r0, #0
 8000468:	bd10      	pop	{r4, pc}
 800046a:	2001      	movs	r0, #1
 800046c:	bd10      	pop	{r4, pc}
 800046e:	46c0      	nop			; (mov r8, r8)

08000470 <__aeabi_d2uiz>:
 8000470:	b570      	push	{r4, r5, r6, lr}
 8000472:	2200      	movs	r2, #0
 8000474:	4b0c      	ldr	r3, [pc, #48]	; (80004a8 <__aeabi_d2uiz+0x38>)
 8000476:	0004      	movs	r4, r0
 8000478:	000d      	movs	r5, r1
 800047a:	f7ff ffef 	bl	800045c <__aeabi_dcmpge>
 800047e:	2800      	cmp	r0, #0
 8000480:	d104      	bne.n	800048c <__aeabi_d2uiz+0x1c>
 8000482:	0020      	movs	r0, r4
 8000484:	0029      	movs	r1, r5
 8000486:	f001 f9db 	bl	8001840 <__aeabi_d2iz>
 800048a:	bd70      	pop	{r4, r5, r6, pc}
 800048c:	4b06      	ldr	r3, [pc, #24]	; (80004a8 <__aeabi_d2uiz+0x38>)
 800048e:	2200      	movs	r2, #0
 8000490:	0020      	movs	r0, r4
 8000492:	0029      	movs	r1, r5
 8000494:	f000 febe 	bl	8001214 <__aeabi_dsub>
 8000498:	f001 f9d2 	bl	8001840 <__aeabi_d2iz>
 800049c:	2380      	movs	r3, #128	; 0x80
 800049e:	061b      	lsls	r3, r3, #24
 80004a0:	469c      	mov	ip, r3
 80004a2:	4460      	add	r0, ip
 80004a4:	e7f1      	b.n	800048a <__aeabi_d2uiz+0x1a>
 80004a6:	46c0      	nop			; (mov r8, r8)
 80004a8:	41e00000 	.word	0x41e00000

080004ac <__aeabi_ddiv>:
 80004ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80004ae:	4657      	mov	r7, sl
 80004b0:	4645      	mov	r5, r8
 80004b2:	46de      	mov	lr, fp
 80004b4:	464e      	mov	r6, r9
 80004b6:	b5e0      	push	{r5, r6, r7, lr}
 80004b8:	004c      	lsls	r4, r1, #1
 80004ba:	030e      	lsls	r6, r1, #12
 80004bc:	b087      	sub	sp, #28
 80004be:	4683      	mov	fp, r0
 80004c0:	4692      	mov	sl, r2
 80004c2:	001d      	movs	r5, r3
 80004c4:	4680      	mov	r8, r0
 80004c6:	0b36      	lsrs	r6, r6, #12
 80004c8:	0d64      	lsrs	r4, r4, #21
 80004ca:	0fcf      	lsrs	r7, r1, #31
 80004cc:	2c00      	cmp	r4, #0
 80004ce:	d04f      	beq.n	8000570 <__aeabi_ddiv+0xc4>
 80004d0:	4b6f      	ldr	r3, [pc, #444]	; (8000690 <__aeabi_ddiv+0x1e4>)
 80004d2:	429c      	cmp	r4, r3
 80004d4:	d035      	beq.n	8000542 <__aeabi_ddiv+0x96>
 80004d6:	2380      	movs	r3, #128	; 0x80
 80004d8:	0f42      	lsrs	r2, r0, #29
 80004da:	041b      	lsls	r3, r3, #16
 80004dc:	00f6      	lsls	r6, r6, #3
 80004de:	4313      	orrs	r3, r2
 80004e0:	4333      	orrs	r3, r6
 80004e2:	4699      	mov	r9, r3
 80004e4:	00c3      	lsls	r3, r0, #3
 80004e6:	4698      	mov	r8, r3
 80004e8:	4b6a      	ldr	r3, [pc, #424]	; (8000694 <__aeabi_ddiv+0x1e8>)
 80004ea:	2600      	movs	r6, #0
 80004ec:	469c      	mov	ip, r3
 80004ee:	2300      	movs	r3, #0
 80004f0:	4464      	add	r4, ip
 80004f2:	9303      	str	r3, [sp, #12]
 80004f4:	032b      	lsls	r3, r5, #12
 80004f6:	0b1b      	lsrs	r3, r3, #12
 80004f8:	469b      	mov	fp, r3
 80004fa:	006b      	lsls	r3, r5, #1
 80004fc:	0fed      	lsrs	r5, r5, #31
 80004fe:	4650      	mov	r0, sl
 8000500:	0d5b      	lsrs	r3, r3, #21
 8000502:	9501      	str	r5, [sp, #4]
 8000504:	d05e      	beq.n	80005c4 <__aeabi_ddiv+0x118>
 8000506:	4a62      	ldr	r2, [pc, #392]	; (8000690 <__aeabi_ddiv+0x1e4>)
 8000508:	4293      	cmp	r3, r2
 800050a:	d053      	beq.n	80005b4 <__aeabi_ddiv+0x108>
 800050c:	465a      	mov	r2, fp
 800050e:	00d1      	lsls	r1, r2, #3
 8000510:	2280      	movs	r2, #128	; 0x80
 8000512:	0f40      	lsrs	r0, r0, #29
 8000514:	0412      	lsls	r2, r2, #16
 8000516:	4302      	orrs	r2, r0
 8000518:	430a      	orrs	r2, r1
 800051a:	4693      	mov	fp, r2
 800051c:	4652      	mov	r2, sl
 800051e:	00d1      	lsls	r1, r2, #3
 8000520:	4a5c      	ldr	r2, [pc, #368]	; (8000694 <__aeabi_ddiv+0x1e8>)
 8000522:	4694      	mov	ip, r2
 8000524:	2200      	movs	r2, #0
 8000526:	4463      	add	r3, ip
 8000528:	0038      	movs	r0, r7
 800052a:	4068      	eors	r0, r5
 800052c:	4684      	mov	ip, r0
 800052e:	9002      	str	r0, [sp, #8]
 8000530:	1ae4      	subs	r4, r4, r3
 8000532:	4316      	orrs	r6, r2
 8000534:	2e0f      	cmp	r6, #15
 8000536:	d900      	bls.n	800053a <__aeabi_ddiv+0x8e>
 8000538:	e0b4      	b.n	80006a4 <__aeabi_ddiv+0x1f8>
 800053a:	4b57      	ldr	r3, [pc, #348]	; (8000698 <__aeabi_ddiv+0x1ec>)
 800053c:	00b6      	lsls	r6, r6, #2
 800053e:	599b      	ldr	r3, [r3, r6]
 8000540:	469f      	mov	pc, r3
 8000542:	0003      	movs	r3, r0
 8000544:	4333      	orrs	r3, r6
 8000546:	4699      	mov	r9, r3
 8000548:	d16c      	bne.n	8000624 <__aeabi_ddiv+0x178>
 800054a:	2300      	movs	r3, #0
 800054c:	4698      	mov	r8, r3
 800054e:	3302      	adds	r3, #2
 8000550:	2608      	movs	r6, #8
 8000552:	9303      	str	r3, [sp, #12]
 8000554:	e7ce      	b.n	80004f4 <__aeabi_ddiv+0x48>
 8000556:	46cb      	mov	fp, r9
 8000558:	4641      	mov	r1, r8
 800055a:	9a03      	ldr	r2, [sp, #12]
 800055c:	9701      	str	r7, [sp, #4]
 800055e:	2a02      	cmp	r2, #2
 8000560:	d165      	bne.n	800062e <__aeabi_ddiv+0x182>
 8000562:	9b01      	ldr	r3, [sp, #4]
 8000564:	4c4a      	ldr	r4, [pc, #296]	; (8000690 <__aeabi_ddiv+0x1e4>)
 8000566:	469c      	mov	ip, r3
 8000568:	2300      	movs	r3, #0
 800056a:	2200      	movs	r2, #0
 800056c:	4698      	mov	r8, r3
 800056e:	e06b      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000570:	0003      	movs	r3, r0
 8000572:	4333      	orrs	r3, r6
 8000574:	4699      	mov	r9, r3
 8000576:	d04e      	beq.n	8000616 <__aeabi_ddiv+0x16a>
 8000578:	2e00      	cmp	r6, #0
 800057a:	d100      	bne.n	800057e <__aeabi_ddiv+0xd2>
 800057c:	e1bc      	b.n	80008f8 <__aeabi_ddiv+0x44c>
 800057e:	0030      	movs	r0, r6
 8000580:	f001 f9d4 	bl	800192c <__clzsi2>
 8000584:	0003      	movs	r3, r0
 8000586:	3b0b      	subs	r3, #11
 8000588:	2b1c      	cmp	r3, #28
 800058a:	dd00      	ble.n	800058e <__aeabi_ddiv+0xe2>
 800058c:	e1ac      	b.n	80008e8 <__aeabi_ddiv+0x43c>
 800058e:	221d      	movs	r2, #29
 8000590:	1ad3      	subs	r3, r2, r3
 8000592:	465a      	mov	r2, fp
 8000594:	0001      	movs	r1, r0
 8000596:	40da      	lsrs	r2, r3
 8000598:	3908      	subs	r1, #8
 800059a:	408e      	lsls	r6, r1
 800059c:	0013      	movs	r3, r2
 800059e:	4333      	orrs	r3, r6
 80005a0:	4699      	mov	r9, r3
 80005a2:	465b      	mov	r3, fp
 80005a4:	408b      	lsls	r3, r1
 80005a6:	4698      	mov	r8, r3
 80005a8:	2300      	movs	r3, #0
 80005aa:	4c3c      	ldr	r4, [pc, #240]	; (800069c <__aeabi_ddiv+0x1f0>)
 80005ac:	2600      	movs	r6, #0
 80005ae:	1a24      	subs	r4, r4, r0
 80005b0:	9303      	str	r3, [sp, #12]
 80005b2:	e79f      	b.n	80004f4 <__aeabi_ddiv+0x48>
 80005b4:	4651      	mov	r1, sl
 80005b6:	465a      	mov	r2, fp
 80005b8:	4311      	orrs	r1, r2
 80005ba:	d129      	bne.n	8000610 <__aeabi_ddiv+0x164>
 80005bc:	2200      	movs	r2, #0
 80005be:	4693      	mov	fp, r2
 80005c0:	3202      	adds	r2, #2
 80005c2:	e7b1      	b.n	8000528 <__aeabi_ddiv+0x7c>
 80005c4:	4659      	mov	r1, fp
 80005c6:	4301      	orrs	r1, r0
 80005c8:	d01e      	beq.n	8000608 <__aeabi_ddiv+0x15c>
 80005ca:	465b      	mov	r3, fp
 80005cc:	2b00      	cmp	r3, #0
 80005ce:	d100      	bne.n	80005d2 <__aeabi_ddiv+0x126>
 80005d0:	e19e      	b.n	8000910 <__aeabi_ddiv+0x464>
 80005d2:	4658      	mov	r0, fp
 80005d4:	f001 f9aa 	bl	800192c <__clzsi2>
 80005d8:	0003      	movs	r3, r0
 80005da:	3b0b      	subs	r3, #11
 80005dc:	2b1c      	cmp	r3, #28
 80005de:	dd00      	ble.n	80005e2 <__aeabi_ddiv+0x136>
 80005e0:	e18f      	b.n	8000902 <__aeabi_ddiv+0x456>
 80005e2:	0002      	movs	r2, r0
 80005e4:	4659      	mov	r1, fp
 80005e6:	3a08      	subs	r2, #8
 80005e8:	4091      	lsls	r1, r2
 80005ea:	468b      	mov	fp, r1
 80005ec:	211d      	movs	r1, #29
 80005ee:	1acb      	subs	r3, r1, r3
 80005f0:	4651      	mov	r1, sl
 80005f2:	40d9      	lsrs	r1, r3
 80005f4:	000b      	movs	r3, r1
 80005f6:	4659      	mov	r1, fp
 80005f8:	430b      	orrs	r3, r1
 80005fa:	4651      	mov	r1, sl
 80005fc:	469b      	mov	fp, r3
 80005fe:	4091      	lsls	r1, r2
 8000600:	4b26      	ldr	r3, [pc, #152]	; (800069c <__aeabi_ddiv+0x1f0>)
 8000602:	2200      	movs	r2, #0
 8000604:	1a1b      	subs	r3, r3, r0
 8000606:	e78f      	b.n	8000528 <__aeabi_ddiv+0x7c>
 8000608:	2300      	movs	r3, #0
 800060a:	2201      	movs	r2, #1
 800060c:	469b      	mov	fp, r3
 800060e:	e78b      	b.n	8000528 <__aeabi_ddiv+0x7c>
 8000610:	4651      	mov	r1, sl
 8000612:	2203      	movs	r2, #3
 8000614:	e788      	b.n	8000528 <__aeabi_ddiv+0x7c>
 8000616:	2300      	movs	r3, #0
 8000618:	4698      	mov	r8, r3
 800061a:	3301      	adds	r3, #1
 800061c:	2604      	movs	r6, #4
 800061e:	2400      	movs	r4, #0
 8000620:	9303      	str	r3, [sp, #12]
 8000622:	e767      	b.n	80004f4 <__aeabi_ddiv+0x48>
 8000624:	2303      	movs	r3, #3
 8000626:	46b1      	mov	r9, r6
 8000628:	9303      	str	r3, [sp, #12]
 800062a:	260c      	movs	r6, #12
 800062c:	e762      	b.n	80004f4 <__aeabi_ddiv+0x48>
 800062e:	2a03      	cmp	r2, #3
 8000630:	d100      	bne.n	8000634 <__aeabi_ddiv+0x188>
 8000632:	e25c      	b.n	8000aee <__aeabi_ddiv+0x642>
 8000634:	9b01      	ldr	r3, [sp, #4]
 8000636:	2a01      	cmp	r2, #1
 8000638:	d000      	beq.n	800063c <__aeabi_ddiv+0x190>
 800063a:	e1e4      	b.n	8000a06 <__aeabi_ddiv+0x55a>
 800063c:	4013      	ands	r3, r2
 800063e:	469c      	mov	ip, r3
 8000640:	2300      	movs	r3, #0
 8000642:	2400      	movs	r4, #0
 8000644:	2200      	movs	r2, #0
 8000646:	4698      	mov	r8, r3
 8000648:	2100      	movs	r1, #0
 800064a:	0312      	lsls	r2, r2, #12
 800064c:	0b13      	lsrs	r3, r2, #12
 800064e:	0d0a      	lsrs	r2, r1, #20
 8000650:	0512      	lsls	r2, r2, #20
 8000652:	431a      	orrs	r2, r3
 8000654:	0523      	lsls	r3, r4, #20
 8000656:	4c12      	ldr	r4, [pc, #72]	; (80006a0 <__aeabi_ddiv+0x1f4>)
 8000658:	4640      	mov	r0, r8
 800065a:	4022      	ands	r2, r4
 800065c:	4313      	orrs	r3, r2
 800065e:	4662      	mov	r2, ip
 8000660:	005b      	lsls	r3, r3, #1
 8000662:	07d2      	lsls	r2, r2, #31
 8000664:	085b      	lsrs	r3, r3, #1
 8000666:	4313      	orrs	r3, r2
 8000668:	0019      	movs	r1, r3
 800066a:	b007      	add	sp, #28
 800066c:	bc3c      	pop	{r2, r3, r4, r5}
 800066e:	4690      	mov	r8, r2
 8000670:	4699      	mov	r9, r3
 8000672:	46a2      	mov	sl, r4
 8000674:	46ab      	mov	fp, r5
 8000676:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000678:	2300      	movs	r3, #0
 800067a:	2280      	movs	r2, #128	; 0x80
 800067c:	469c      	mov	ip, r3
 800067e:	0312      	lsls	r2, r2, #12
 8000680:	4698      	mov	r8, r3
 8000682:	4c03      	ldr	r4, [pc, #12]	; (8000690 <__aeabi_ddiv+0x1e4>)
 8000684:	e7e0      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000686:	2300      	movs	r3, #0
 8000688:	4c01      	ldr	r4, [pc, #4]	; (8000690 <__aeabi_ddiv+0x1e4>)
 800068a:	2200      	movs	r2, #0
 800068c:	4698      	mov	r8, r3
 800068e:	e7db      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000690:	000007ff 	.word	0x000007ff
 8000694:	fffffc01 	.word	0xfffffc01
 8000698:	08002938 	.word	0x08002938
 800069c:	fffffc0d 	.word	0xfffffc0d
 80006a0:	800fffff 	.word	0x800fffff
 80006a4:	45d9      	cmp	r9, fp
 80006a6:	d900      	bls.n	80006aa <__aeabi_ddiv+0x1fe>
 80006a8:	e139      	b.n	800091e <__aeabi_ddiv+0x472>
 80006aa:	d100      	bne.n	80006ae <__aeabi_ddiv+0x202>
 80006ac:	e134      	b.n	8000918 <__aeabi_ddiv+0x46c>
 80006ae:	2300      	movs	r3, #0
 80006b0:	4646      	mov	r6, r8
 80006b2:	464d      	mov	r5, r9
 80006b4:	469a      	mov	sl, r3
 80006b6:	3c01      	subs	r4, #1
 80006b8:	465b      	mov	r3, fp
 80006ba:	0e0a      	lsrs	r2, r1, #24
 80006bc:	021b      	lsls	r3, r3, #8
 80006be:	431a      	orrs	r2, r3
 80006c0:	020b      	lsls	r3, r1, #8
 80006c2:	0c17      	lsrs	r7, r2, #16
 80006c4:	9303      	str	r3, [sp, #12]
 80006c6:	0413      	lsls	r3, r2, #16
 80006c8:	0c1b      	lsrs	r3, r3, #16
 80006ca:	0039      	movs	r1, r7
 80006cc:	0028      	movs	r0, r5
 80006ce:	4690      	mov	r8, r2
 80006d0:	9301      	str	r3, [sp, #4]
 80006d2:	f7ff fd19 	bl	8000108 <__udivsi3>
 80006d6:	0002      	movs	r2, r0
 80006d8:	9b01      	ldr	r3, [sp, #4]
 80006da:	4683      	mov	fp, r0
 80006dc:	435a      	muls	r2, r3
 80006de:	0028      	movs	r0, r5
 80006e0:	0039      	movs	r1, r7
 80006e2:	4691      	mov	r9, r2
 80006e4:	f7ff fd96 	bl	8000214 <__aeabi_uidivmod>
 80006e8:	0c35      	lsrs	r5, r6, #16
 80006ea:	0409      	lsls	r1, r1, #16
 80006ec:	430d      	orrs	r5, r1
 80006ee:	45a9      	cmp	r9, r5
 80006f0:	d90d      	bls.n	800070e <__aeabi_ddiv+0x262>
 80006f2:	465b      	mov	r3, fp
 80006f4:	4445      	add	r5, r8
 80006f6:	3b01      	subs	r3, #1
 80006f8:	45a8      	cmp	r8, r5
 80006fa:	d900      	bls.n	80006fe <__aeabi_ddiv+0x252>
 80006fc:	e13a      	b.n	8000974 <__aeabi_ddiv+0x4c8>
 80006fe:	45a9      	cmp	r9, r5
 8000700:	d800      	bhi.n	8000704 <__aeabi_ddiv+0x258>
 8000702:	e137      	b.n	8000974 <__aeabi_ddiv+0x4c8>
 8000704:	2302      	movs	r3, #2
 8000706:	425b      	negs	r3, r3
 8000708:	469c      	mov	ip, r3
 800070a:	4445      	add	r5, r8
 800070c:	44e3      	add	fp, ip
 800070e:	464b      	mov	r3, r9
 8000710:	1aeb      	subs	r3, r5, r3
 8000712:	0039      	movs	r1, r7
 8000714:	0018      	movs	r0, r3
 8000716:	9304      	str	r3, [sp, #16]
 8000718:	f7ff fcf6 	bl	8000108 <__udivsi3>
 800071c:	9b01      	ldr	r3, [sp, #4]
 800071e:	0005      	movs	r5, r0
 8000720:	4343      	muls	r3, r0
 8000722:	0039      	movs	r1, r7
 8000724:	9804      	ldr	r0, [sp, #16]
 8000726:	4699      	mov	r9, r3
 8000728:	f7ff fd74 	bl	8000214 <__aeabi_uidivmod>
 800072c:	0433      	lsls	r3, r6, #16
 800072e:	0409      	lsls	r1, r1, #16
 8000730:	0c1b      	lsrs	r3, r3, #16
 8000732:	430b      	orrs	r3, r1
 8000734:	4599      	cmp	r9, r3
 8000736:	d909      	bls.n	800074c <__aeabi_ddiv+0x2a0>
 8000738:	4443      	add	r3, r8
 800073a:	1e6a      	subs	r2, r5, #1
 800073c:	4598      	cmp	r8, r3
 800073e:	d900      	bls.n	8000742 <__aeabi_ddiv+0x296>
 8000740:	e11a      	b.n	8000978 <__aeabi_ddiv+0x4cc>
 8000742:	4599      	cmp	r9, r3
 8000744:	d800      	bhi.n	8000748 <__aeabi_ddiv+0x29c>
 8000746:	e117      	b.n	8000978 <__aeabi_ddiv+0x4cc>
 8000748:	3d02      	subs	r5, #2
 800074a:	4443      	add	r3, r8
 800074c:	464a      	mov	r2, r9
 800074e:	1a9b      	subs	r3, r3, r2
 8000750:	465a      	mov	r2, fp
 8000752:	0412      	lsls	r2, r2, #16
 8000754:	432a      	orrs	r2, r5
 8000756:	9903      	ldr	r1, [sp, #12]
 8000758:	4693      	mov	fp, r2
 800075a:	0c10      	lsrs	r0, r2, #16
 800075c:	0c0a      	lsrs	r2, r1, #16
 800075e:	4691      	mov	r9, r2
 8000760:	0409      	lsls	r1, r1, #16
 8000762:	465a      	mov	r2, fp
 8000764:	0c09      	lsrs	r1, r1, #16
 8000766:	464e      	mov	r6, r9
 8000768:	000d      	movs	r5, r1
 800076a:	0412      	lsls	r2, r2, #16
 800076c:	0c12      	lsrs	r2, r2, #16
 800076e:	4345      	muls	r5, r0
 8000770:	9105      	str	r1, [sp, #20]
 8000772:	4351      	muls	r1, r2
 8000774:	4372      	muls	r2, r6
 8000776:	4370      	muls	r0, r6
 8000778:	1952      	adds	r2, r2, r5
 800077a:	0c0e      	lsrs	r6, r1, #16
 800077c:	18b2      	adds	r2, r6, r2
 800077e:	4295      	cmp	r5, r2
 8000780:	d903      	bls.n	800078a <__aeabi_ddiv+0x2de>
 8000782:	2580      	movs	r5, #128	; 0x80
 8000784:	026d      	lsls	r5, r5, #9
 8000786:	46ac      	mov	ip, r5
 8000788:	4460      	add	r0, ip
 800078a:	0c15      	lsrs	r5, r2, #16
 800078c:	0409      	lsls	r1, r1, #16
 800078e:	0412      	lsls	r2, r2, #16
 8000790:	0c09      	lsrs	r1, r1, #16
 8000792:	1828      	adds	r0, r5, r0
 8000794:	1852      	adds	r2, r2, r1
 8000796:	4283      	cmp	r3, r0
 8000798:	d200      	bcs.n	800079c <__aeabi_ddiv+0x2f0>
 800079a:	e0ce      	b.n	800093a <__aeabi_ddiv+0x48e>
 800079c:	d100      	bne.n	80007a0 <__aeabi_ddiv+0x2f4>
 800079e:	e0c8      	b.n	8000932 <__aeabi_ddiv+0x486>
 80007a0:	1a1d      	subs	r5, r3, r0
 80007a2:	4653      	mov	r3, sl
 80007a4:	1a9e      	subs	r6, r3, r2
 80007a6:	45b2      	cmp	sl, r6
 80007a8:	4192      	sbcs	r2, r2
 80007aa:	4252      	negs	r2, r2
 80007ac:	1aab      	subs	r3, r5, r2
 80007ae:	469a      	mov	sl, r3
 80007b0:	4598      	cmp	r8, r3
 80007b2:	d100      	bne.n	80007b6 <__aeabi_ddiv+0x30a>
 80007b4:	e117      	b.n	80009e6 <__aeabi_ddiv+0x53a>
 80007b6:	0039      	movs	r1, r7
 80007b8:	0018      	movs	r0, r3
 80007ba:	f7ff fca5 	bl	8000108 <__udivsi3>
 80007be:	9b01      	ldr	r3, [sp, #4]
 80007c0:	0005      	movs	r5, r0
 80007c2:	4343      	muls	r3, r0
 80007c4:	0039      	movs	r1, r7
 80007c6:	4650      	mov	r0, sl
 80007c8:	9304      	str	r3, [sp, #16]
 80007ca:	f7ff fd23 	bl	8000214 <__aeabi_uidivmod>
 80007ce:	9804      	ldr	r0, [sp, #16]
 80007d0:	040b      	lsls	r3, r1, #16
 80007d2:	0c31      	lsrs	r1, r6, #16
 80007d4:	4319      	orrs	r1, r3
 80007d6:	4288      	cmp	r0, r1
 80007d8:	d909      	bls.n	80007ee <__aeabi_ddiv+0x342>
 80007da:	4441      	add	r1, r8
 80007dc:	1e6b      	subs	r3, r5, #1
 80007de:	4588      	cmp	r8, r1
 80007e0:	d900      	bls.n	80007e4 <__aeabi_ddiv+0x338>
 80007e2:	e107      	b.n	80009f4 <__aeabi_ddiv+0x548>
 80007e4:	4288      	cmp	r0, r1
 80007e6:	d800      	bhi.n	80007ea <__aeabi_ddiv+0x33e>
 80007e8:	e104      	b.n	80009f4 <__aeabi_ddiv+0x548>
 80007ea:	3d02      	subs	r5, #2
 80007ec:	4441      	add	r1, r8
 80007ee:	9b04      	ldr	r3, [sp, #16]
 80007f0:	1acb      	subs	r3, r1, r3
 80007f2:	0018      	movs	r0, r3
 80007f4:	0039      	movs	r1, r7
 80007f6:	9304      	str	r3, [sp, #16]
 80007f8:	f7ff fc86 	bl	8000108 <__udivsi3>
 80007fc:	9b01      	ldr	r3, [sp, #4]
 80007fe:	4682      	mov	sl, r0
 8000800:	4343      	muls	r3, r0
 8000802:	0039      	movs	r1, r7
 8000804:	9804      	ldr	r0, [sp, #16]
 8000806:	9301      	str	r3, [sp, #4]
 8000808:	f7ff fd04 	bl	8000214 <__aeabi_uidivmod>
 800080c:	9801      	ldr	r0, [sp, #4]
 800080e:	040b      	lsls	r3, r1, #16
 8000810:	0431      	lsls	r1, r6, #16
 8000812:	0c09      	lsrs	r1, r1, #16
 8000814:	4319      	orrs	r1, r3
 8000816:	4288      	cmp	r0, r1
 8000818:	d90d      	bls.n	8000836 <__aeabi_ddiv+0x38a>
 800081a:	4653      	mov	r3, sl
 800081c:	4441      	add	r1, r8
 800081e:	3b01      	subs	r3, #1
 8000820:	4588      	cmp	r8, r1
 8000822:	d900      	bls.n	8000826 <__aeabi_ddiv+0x37a>
 8000824:	e0e8      	b.n	80009f8 <__aeabi_ddiv+0x54c>
 8000826:	4288      	cmp	r0, r1
 8000828:	d800      	bhi.n	800082c <__aeabi_ddiv+0x380>
 800082a:	e0e5      	b.n	80009f8 <__aeabi_ddiv+0x54c>
 800082c:	2302      	movs	r3, #2
 800082e:	425b      	negs	r3, r3
 8000830:	469c      	mov	ip, r3
 8000832:	4441      	add	r1, r8
 8000834:	44e2      	add	sl, ip
 8000836:	9b01      	ldr	r3, [sp, #4]
 8000838:	042d      	lsls	r5, r5, #16
 800083a:	1ace      	subs	r6, r1, r3
 800083c:	4651      	mov	r1, sl
 800083e:	4329      	orrs	r1, r5
 8000840:	9d05      	ldr	r5, [sp, #20]
 8000842:	464f      	mov	r7, r9
 8000844:	002a      	movs	r2, r5
 8000846:	040b      	lsls	r3, r1, #16
 8000848:	0c08      	lsrs	r0, r1, #16
 800084a:	0c1b      	lsrs	r3, r3, #16
 800084c:	435a      	muls	r2, r3
 800084e:	4345      	muls	r5, r0
 8000850:	437b      	muls	r3, r7
 8000852:	4378      	muls	r0, r7
 8000854:	195b      	adds	r3, r3, r5
 8000856:	0c17      	lsrs	r7, r2, #16
 8000858:	18fb      	adds	r3, r7, r3
 800085a:	429d      	cmp	r5, r3
 800085c:	d903      	bls.n	8000866 <__aeabi_ddiv+0x3ba>
 800085e:	2580      	movs	r5, #128	; 0x80
 8000860:	026d      	lsls	r5, r5, #9
 8000862:	46ac      	mov	ip, r5
 8000864:	4460      	add	r0, ip
 8000866:	0c1d      	lsrs	r5, r3, #16
 8000868:	0412      	lsls	r2, r2, #16
 800086a:	041b      	lsls	r3, r3, #16
 800086c:	0c12      	lsrs	r2, r2, #16
 800086e:	1828      	adds	r0, r5, r0
 8000870:	189b      	adds	r3, r3, r2
 8000872:	4286      	cmp	r6, r0
 8000874:	d200      	bcs.n	8000878 <__aeabi_ddiv+0x3cc>
 8000876:	e093      	b.n	80009a0 <__aeabi_ddiv+0x4f4>
 8000878:	d100      	bne.n	800087c <__aeabi_ddiv+0x3d0>
 800087a:	e08e      	b.n	800099a <__aeabi_ddiv+0x4ee>
 800087c:	2301      	movs	r3, #1
 800087e:	4319      	orrs	r1, r3
 8000880:	4ba0      	ldr	r3, [pc, #640]	; (8000b04 <__aeabi_ddiv+0x658>)
 8000882:	18e3      	adds	r3, r4, r3
 8000884:	2b00      	cmp	r3, #0
 8000886:	dc00      	bgt.n	800088a <__aeabi_ddiv+0x3de>
 8000888:	e099      	b.n	80009be <__aeabi_ddiv+0x512>
 800088a:	074a      	lsls	r2, r1, #29
 800088c:	d000      	beq.n	8000890 <__aeabi_ddiv+0x3e4>
 800088e:	e09e      	b.n	80009ce <__aeabi_ddiv+0x522>
 8000890:	465a      	mov	r2, fp
 8000892:	01d2      	lsls	r2, r2, #7
 8000894:	d506      	bpl.n	80008a4 <__aeabi_ddiv+0x3f8>
 8000896:	465a      	mov	r2, fp
 8000898:	4b9b      	ldr	r3, [pc, #620]	; (8000b08 <__aeabi_ddiv+0x65c>)
 800089a:	401a      	ands	r2, r3
 800089c:	2380      	movs	r3, #128	; 0x80
 800089e:	4693      	mov	fp, r2
 80008a0:	00db      	lsls	r3, r3, #3
 80008a2:	18e3      	adds	r3, r4, r3
 80008a4:	4a99      	ldr	r2, [pc, #612]	; (8000b0c <__aeabi_ddiv+0x660>)
 80008a6:	4293      	cmp	r3, r2
 80008a8:	dd68      	ble.n	800097c <__aeabi_ddiv+0x4d0>
 80008aa:	2301      	movs	r3, #1
 80008ac:	9a02      	ldr	r2, [sp, #8]
 80008ae:	4c98      	ldr	r4, [pc, #608]	; (8000b10 <__aeabi_ddiv+0x664>)
 80008b0:	401a      	ands	r2, r3
 80008b2:	2300      	movs	r3, #0
 80008b4:	4694      	mov	ip, r2
 80008b6:	4698      	mov	r8, r3
 80008b8:	2200      	movs	r2, #0
 80008ba:	e6c5      	b.n	8000648 <__aeabi_ddiv+0x19c>
 80008bc:	2280      	movs	r2, #128	; 0x80
 80008be:	464b      	mov	r3, r9
 80008c0:	0312      	lsls	r2, r2, #12
 80008c2:	4213      	tst	r3, r2
 80008c4:	d00a      	beq.n	80008dc <__aeabi_ddiv+0x430>
 80008c6:	465b      	mov	r3, fp
 80008c8:	4213      	tst	r3, r2
 80008ca:	d106      	bne.n	80008da <__aeabi_ddiv+0x42e>
 80008cc:	431a      	orrs	r2, r3
 80008ce:	0312      	lsls	r2, r2, #12
 80008d0:	0b12      	lsrs	r2, r2, #12
 80008d2:	46ac      	mov	ip, r5
 80008d4:	4688      	mov	r8, r1
 80008d6:	4c8e      	ldr	r4, [pc, #568]	; (8000b10 <__aeabi_ddiv+0x664>)
 80008d8:	e6b6      	b.n	8000648 <__aeabi_ddiv+0x19c>
 80008da:	464b      	mov	r3, r9
 80008dc:	431a      	orrs	r2, r3
 80008de:	0312      	lsls	r2, r2, #12
 80008e0:	0b12      	lsrs	r2, r2, #12
 80008e2:	46bc      	mov	ip, r7
 80008e4:	4c8a      	ldr	r4, [pc, #552]	; (8000b10 <__aeabi_ddiv+0x664>)
 80008e6:	e6af      	b.n	8000648 <__aeabi_ddiv+0x19c>
 80008e8:	0003      	movs	r3, r0
 80008ea:	465a      	mov	r2, fp
 80008ec:	3b28      	subs	r3, #40	; 0x28
 80008ee:	409a      	lsls	r2, r3
 80008f0:	2300      	movs	r3, #0
 80008f2:	4691      	mov	r9, r2
 80008f4:	4698      	mov	r8, r3
 80008f6:	e657      	b.n	80005a8 <__aeabi_ddiv+0xfc>
 80008f8:	4658      	mov	r0, fp
 80008fa:	f001 f817 	bl	800192c <__clzsi2>
 80008fe:	3020      	adds	r0, #32
 8000900:	e640      	b.n	8000584 <__aeabi_ddiv+0xd8>
 8000902:	0003      	movs	r3, r0
 8000904:	4652      	mov	r2, sl
 8000906:	3b28      	subs	r3, #40	; 0x28
 8000908:	409a      	lsls	r2, r3
 800090a:	2100      	movs	r1, #0
 800090c:	4693      	mov	fp, r2
 800090e:	e677      	b.n	8000600 <__aeabi_ddiv+0x154>
 8000910:	f001 f80c 	bl	800192c <__clzsi2>
 8000914:	3020      	adds	r0, #32
 8000916:	e65f      	b.n	80005d8 <__aeabi_ddiv+0x12c>
 8000918:	4588      	cmp	r8, r1
 800091a:	d200      	bcs.n	800091e <__aeabi_ddiv+0x472>
 800091c:	e6c7      	b.n	80006ae <__aeabi_ddiv+0x202>
 800091e:	464b      	mov	r3, r9
 8000920:	07de      	lsls	r6, r3, #31
 8000922:	085d      	lsrs	r5, r3, #1
 8000924:	4643      	mov	r3, r8
 8000926:	085b      	lsrs	r3, r3, #1
 8000928:	431e      	orrs	r6, r3
 800092a:	4643      	mov	r3, r8
 800092c:	07db      	lsls	r3, r3, #31
 800092e:	469a      	mov	sl, r3
 8000930:	e6c2      	b.n	80006b8 <__aeabi_ddiv+0x20c>
 8000932:	2500      	movs	r5, #0
 8000934:	4592      	cmp	sl, r2
 8000936:	d300      	bcc.n	800093a <__aeabi_ddiv+0x48e>
 8000938:	e733      	b.n	80007a2 <__aeabi_ddiv+0x2f6>
 800093a:	9e03      	ldr	r6, [sp, #12]
 800093c:	4659      	mov	r1, fp
 800093e:	46b4      	mov	ip, r6
 8000940:	44e2      	add	sl, ip
 8000942:	45b2      	cmp	sl, r6
 8000944:	41ad      	sbcs	r5, r5
 8000946:	426d      	negs	r5, r5
 8000948:	4445      	add	r5, r8
 800094a:	18eb      	adds	r3, r5, r3
 800094c:	3901      	subs	r1, #1
 800094e:	4598      	cmp	r8, r3
 8000950:	d207      	bcs.n	8000962 <__aeabi_ddiv+0x4b6>
 8000952:	4298      	cmp	r0, r3
 8000954:	d900      	bls.n	8000958 <__aeabi_ddiv+0x4ac>
 8000956:	e07f      	b.n	8000a58 <__aeabi_ddiv+0x5ac>
 8000958:	d100      	bne.n	800095c <__aeabi_ddiv+0x4b0>
 800095a:	e0bc      	b.n	8000ad6 <__aeabi_ddiv+0x62a>
 800095c:	1a1d      	subs	r5, r3, r0
 800095e:	468b      	mov	fp, r1
 8000960:	e71f      	b.n	80007a2 <__aeabi_ddiv+0x2f6>
 8000962:	4598      	cmp	r8, r3
 8000964:	d1fa      	bne.n	800095c <__aeabi_ddiv+0x4b0>
 8000966:	9d03      	ldr	r5, [sp, #12]
 8000968:	4555      	cmp	r5, sl
 800096a:	d9f2      	bls.n	8000952 <__aeabi_ddiv+0x4a6>
 800096c:	4643      	mov	r3, r8
 800096e:	468b      	mov	fp, r1
 8000970:	1a1d      	subs	r5, r3, r0
 8000972:	e716      	b.n	80007a2 <__aeabi_ddiv+0x2f6>
 8000974:	469b      	mov	fp, r3
 8000976:	e6ca      	b.n	800070e <__aeabi_ddiv+0x262>
 8000978:	0015      	movs	r5, r2
 800097a:	e6e7      	b.n	800074c <__aeabi_ddiv+0x2a0>
 800097c:	465a      	mov	r2, fp
 800097e:	08c9      	lsrs	r1, r1, #3
 8000980:	0752      	lsls	r2, r2, #29
 8000982:	430a      	orrs	r2, r1
 8000984:	055b      	lsls	r3, r3, #21
 8000986:	4690      	mov	r8, r2
 8000988:	0d5c      	lsrs	r4, r3, #21
 800098a:	465a      	mov	r2, fp
 800098c:	2301      	movs	r3, #1
 800098e:	9902      	ldr	r1, [sp, #8]
 8000990:	0252      	lsls	r2, r2, #9
 8000992:	4019      	ands	r1, r3
 8000994:	0b12      	lsrs	r2, r2, #12
 8000996:	468c      	mov	ip, r1
 8000998:	e656      	b.n	8000648 <__aeabi_ddiv+0x19c>
 800099a:	2b00      	cmp	r3, #0
 800099c:	d100      	bne.n	80009a0 <__aeabi_ddiv+0x4f4>
 800099e:	e76f      	b.n	8000880 <__aeabi_ddiv+0x3d4>
 80009a0:	4446      	add	r6, r8
 80009a2:	1e4a      	subs	r2, r1, #1
 80009a4:	45b0      	cmp	r8, r6
 80009a6:	d929      	bls.n	80009fc <__aeabi_ddiv+0x550>
 80009a8:	0011      	movs	r1, r2
 80009aa:	4286      	cmp	r6, r0
 80009ac:	d000      	beq.n	80009b0 <__aeabi_ddiv+0x504>
 80009ae:	e765      	b.n	800087c <__aeabi_ddiv+0x3d0>
 80009b0:	9a03      	ldr	r2, [sp, #12]
 80009b2:	4293      	cmp	r3, r2
 80009b4:	d000      	beq.n	80009b8 <__aeabi_ddiv+0x50c>
 80009b6:	e761      	b.n	800087c <__aeabi_ddiv+0x3d0>
 80009b8:	e762      	b.n	8000880 <__aeabi_ddiv+0x3d4>
 80009ba:	2101      	movs	r1, #1
 80009bc:	4249      	negs	r1, r1
 80009be:	2001      	movs	r0, #1
 80009c0:	1ac2      	subs	r2, r0, r3
 80009c2:	2a38      	cmp	r2, #56	; 0x38
 80009c4:	dd21      	ble.n	8000a0a <__aeabi_ddiv+0x55e>
 80009c6:	9b02      	ldr	r3, [sp, #8]
 80009c8:	4003      	ands	r3, r0
 80009ca:	469c      	mov	ip, r3
 80009cc:	e638      	b.n	8000640 <__aeabi_ddiv+0x194>
 80009ce:	220f      	movs	r2, #15
 80009d0:	400a      	ands	r2, r1
 80009d2:	2a04      	cmp	r2, #4
 80009d4:	d100      	bne.n	80009d8 <__aeabi_ddiv+0x52c>
 80009d6:	e75b      	b.n	8000890 <__aeabi_ddiv+0x3e4>
 80009d8:	000a      	movs	r2, r1
 80009da:	1d11      	adds	r1, r2, #4
 80009dc:	4291      	cmp	r1, r2
 80009de:	4192      	sbcs	r2, r2
 80009e0:	4252      	negs	r2, r2
 80009e2:	4493      	add	fp, r2
 80009e4:	e754      	b.n	8000890 <__aeabi_ddiv+0x3e4>
 80009e6:	4b47      	ldr	r3, [pc, #284]	; (8000b04 <__aeabi_ddiv+0x658>)
 80009e8:	18e3      	adds	r3, r4, r3
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	dde5      	ble.n	80009ba <__aeabi_ddiv+0x50e>
 80009ee:	2201      	movs	r2, #1
 80009f0:	4252      	negs	r2, r2
 80009f2:	e7f2      	b.n	80009da <__aeabi_ddiv+0x52e>
 80009f4:	001d      	movs	r5, r3
 80009f6:	e6fa      	b.n	80007ee <__aeabi_ddiv+0x342>
 80009f8:	469a      	mov	sl, r3
 80009fa:	e71c      	b.n	8000836 <__aeabi_ddiv+0x38a>
 80009fc:	42b0      	cmp	r0, r6
 80009fe:	d839      	bhi.n	8000a74 <__aeabi_ddiv+0x5c8>
 8000a00:	d06e      	beq.n	8000ae0 <__aeabi_ddiv+0x634>
 8000a02:	0011      	movs	r1, r2
 8000a04:	e73a      	b.n	800087c <__aeabi_ddiv+0x3d0>
 8000a06:	9302      	str	r3, [sp, #8]
 8000a08:	e73a      	b.n	8000880 <__aeabi_ddiv+0x3d4>
 8000a0a:	2a1f      	cmp	r2, #31
 8000a0c:	dc3c      	bgt.n	8000a88 <__aeabi_ddiv+0x5dc>
 8000a0e:	2320      	movs	r3, #32
 8000a10:	1a9b      	subs	r3, r3, r2
 8000a12:	000c      	movs	r4, r1
 8000a14:	4658      	mov	r0, fp
 8000a16:	4099      	lsls	r1, r3
 8000a18:	4098      	lsls	r0, r3
 8000a1a:	1e4b      	subs	r3, r1, #1
 8000a1c:	4199      	sbcs	r1, r3
 8000a1e:	465b      	mov	r3, fp
 8000a20:	40d4      	lsrs	r4, r2
 8000a22:	40d3      	lsrs	r3, r2
 8000a24:	4320      	orrs	r0, r4
 8000a26:	4308      	orrs	r0, r1
 8000a28:	001a      	movs	r2, r3
 8000a2a:	0743      	lsls	r3, r0, #29
 8000a2c:	d009      	beq.n	8000a42 <__aeabi_ddiv+0x596>
 8000a2e:	230f      	movs	r3, #15
 8000a30:	4003      	ands	r3, r0
 8000a32:	2b04      	cmp	r3, #4
 8000a34:	d005      	beq.n	8000a42 <__aeabi_ddiv+0x596>
 8000a36:	0001      	movs	r1, r0
 8000a38:	1d08      	adds	r0, r1, #4
 8000a3a:	4288      	cmp	r0, r1
 8000a3c:	419b      	sbcs	r3, r3
 8000a3e:	425b      	negs	r3, r3
 8000a40:	18d2      	adds	r2, r2, r3
 8000a42:	0213      	lsls	r3, r2, #8
 8000a44:	d53a      	bpl.n	8000abc <__aeabi_ddiv+0x610>
 8000a46:	2301      	movs	r3, #1
 8000a48:	9a02      	ldr	r2, [sp, #8]
 8000a4a:	2401      	movs	r4, #1
 8000a4c:	401a      	ands	r2, r3
 8000a4e:	2300      	movs	r3, #0
 8000a50:	4694      	mov	ip, r2
 8000a52:	4698      	mov	r8, r3
 8000a54:	2200      	movs	r2, #0
 8000a56:	e5f7      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000a58:	2102      	movs	r1, #2
 8000a5a:	4249      	negs	r1, r1
 8000a5c:	468c      	mov	ip, r1
 8000a5e:	9d03      	ldr	r5, [sp, #12]
 8000a60:	44e3      	add	fp, ip
 8000a62:	46ac      	mov	ip, r5
 8000a64:	44e2      	add	sl, ip
 8000a66:	45aa      	cmp	sl, r5
 8000a68:	41ad      	sbcs	r5, r5
 8000a6a:	426d      	negs	r5, r5
 8000a6c:	4445      	add	r5, r8
 8000a6e:	18ed      	adds	r5, r5, r3
 8000a70:	1a2d      	subs	r5, r5, r0
 8000a72:	e696      	b.n	80007a2 <__aeabi_ddiv+0x2f6>
 8000a74:	1e8a      	subs	r2, r1, #2
 8000a76:	9903      	ldr	r1, [sp, #12]
 8000a78:	004d      	lsls	r5, r1, #1
 8000a7a:	428d      	cmp	r5, r1
 8000a7c:	4189      	sbcs	r1, r1
 8000a7e:	4249      	negs	r1, r1
 8000a80:	4441      	add	r1, r8
 8000a82:	1876      	adds	r6, r6, r1
 8000a84:	9503      	str	r5, [sp, #12]
 8000a86:	e78f      	b.n	80009a8 <__aeabi_ddiv+0x4fc>
 8000a88:	201f      	movs	r0, #31
 8000a8a:	4240      	negs	r0, r0
 8000a8c:	1ac3      	subs	r3, r0, r3
 8000a8e:	4658      	mov	r0, fp
 8000a90:	40d8      	lsrs	r0, r3
 8000a92:	0003      	movs	r3, r0
 8000a94:	2a20      	cmp	r2, #32
 8000a96:	d028      	beq.n	8000aea <__aeabi_ddiv+0x63e>
 8000a98:	2040      	movs	r0, #64	; 0x40
 8000a9a:	465d      	mov	r5, fp
 8000a9c:	1a82      	subs	r2, r0, r2
 8000a9e:	4095      	lsls	r5, r2
 8000aa0:	4329      	orrs	r1, r5
 8000aa2:	1e4a      	subs	r2, r1, #1
 8000aa4:	4191      	sbcs	r1, r2
 8000aa6:	4319      	orrs	r1, r3
 8000aa8:	2307      	movs	r3, #7
 8000aaa:	2200      	movs	r2, #0
 8000aac:	400b      	ands	r3, r1
 8000aae:	d009      	beq.n	8000ac4 <__aeabi_ddiv+0x618>
 8000ab0:	230f      	movs	r3, #15
 8000ab2:	2200      	movs	r2, #0
 8000ab4:	400b      	ands	r3, r1
 8000ab6:	0008      	movs	r0, r1
 8000ab8:	2b04      	cmp	r3, #4
 8000aba:	d1bd      	bne.n	8000a38 <__aeabi_ddiv+0x58c>
 8000abc:	0001      	movs	r1, r0
 8000abe:	0753      	lsls	r3, r2, #29
 8000ac0:	0252      	lsls	r2, r2, #9
 8000ac2:	0b12      	lsrs	r2, r2, #12
 8000ac4:	08c9      	lsrs	r1, r1, #3
 8000ac6:	4319      	orrs	r1, r3
 8000ac8:	2301      	movs	r3, #1
 8000aca:	4688      	mov	r8, r1
 8000acc:	9902      	ldr	r1, [sp, #8]
 8000ace:	2400      	movs	r4, #0
 8000ad0:	4019      	ands	r1, r3
 8000ad2:	468c      	mov	ip, r1
 8000ad4:	e5b8      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000ad6:	4552      	cmp	r2, sl
 8000ad8:	d8be      	bhi.n	8000a58 <__aeabi_ddiv+0x5ac>
 8000ada:	468b      	mov	fp, r1
 8000adc:	2500      	movs	r5, #0
 8000ade:	e660      	b.n	80007a2 <__aeabi_ddiv+0x2f6>
 8000ae0:	9d03      	ldr	r5, [sp, #12]
 8000ae2:	429d      	cmp	r5, r3
 8000ae4:	d3c6      	bcc.n	8000a74 <__aeabi_ddiv+0x5c8>
 8000ae6:	0011      	movs	r1, r2
 8000ae8:	e762      	b.n	80009b0 <__aeabi_ddiv+0x504>
 8000aea:	2500      	movs	r5, #0
 8000aec:	e7d8      	b.n	8000aa0 <__aeabi_ddiv+0x5f4>
 8000aee:	2280      	movs	r2, #128	; 0x80
 8000af0:	465b      	mov	r3, fp
 8000af2:	0312      	lsls	r2, r2, #12
 8000af4:	431a      	orrs	r2, r3
 8000af6:	9b01      	ldr	r3, [sp, #4]
 8000af8:	0312      	lsls	r2, r2, #12
 8000afa:	0b12      	lsrs	r2, r2, #12
 8000afc:	469c      	mov	ip, r3
 8000afe:	4688      	mov	r8, r1
 8000b00:	4c03      	ldr	r4, [pc, #12]	; (8000b10 <__aeabi_ddiv+0x664>)
 8000b02:	e5a1      	b.n	8000648 <__aeabi_ddiv+0x19c>
 8000b04:	000003ff 	.word	0x000003ff
 8000b08:	feffffff 	.word	0xfeffffff
 8000b0c:	000007fe 	.word	0x000007fe
 8000b10:	000007ff 	.word	0x000007ff

08000b14 <__eqdf2>:
 8000b14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b16:	464f      	mov	r7, r9
 8000b18:	4646      	mov	r6, r8
 8000b1a:	46d6      	mov	lr, sl
 8000b1c:	005c      	lsls	r4, r3, #1
 8000b1e:	b5c0      	push	{r6, r7, lr}
 8000b20:	031f      	lsls	r7, r3, #12
 8000b22:	0fdb      	lsrs	r3, r3, #31
 8000b24:	469a      	mov	sl, r3
 8000b26:	4b17      	ldr	r3, [pc, #92]	; (8000b84 <__eqdf2+0x70>)
 8000b28:	030e      	lsls	r6, r1, #12
 8000b2a:	004d      	lsls	r5, r1, #1
 8000b2c:	4684      	mov	ip, r0
 8000b2e:	4680      	mov	r8, r0
 8000b30:	0b36      	lsrs	r6, r6, #12
 8000b32:	0d6d      	lsrs	r5, r5, #21
 8000b34:	0fc9      	lsrs	r1, r1, #31
 8000b36:	4691      	mov	r9, r2
 8000b38:	0b3f      	lsrs	r7, r7, #12
 8000b3a:	0d64      	lsrs	r4, r4, #21
 8000b3c:	2001      	movs	r0, #1
 8000b3e:	429d      	cmp	r5, r3
 8000b40:	d008      	beq.n	8000b54 <__eqdf2+0x40>
 8000b42:	429c      	cmp	r4, r3
 8000b44:	d001      	beq.n	8000b4a <__eqdf2+0x36>
 8000b46:	42a5      	cmp	r5, r4
 8000b48:	d00b      	beq.n	8000b62 <__eqdf2+0x4e>
 8000b4a:	bc1c      	pop	{r2, r3, r4}
 8000b4c:	4690      	mov	r8, r2
 8000b4e:	4699      	mov	r9, r3
 8000b50:	46a2      	mov	sl, r4
 8000b52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000b54:	4663      	mov	r3, ip
 8000b56:	4333      	orrs	r3, r6
 8000b58:	d1f7      	bne.n	8000b4a <__eqdf2+0x36>
 8000b5a:	42ac      	cmp	r4, r5
 8000b5c:	d1f5      	bne.n	8000b4a <__eqdf2+0x36>
 8000b5e:	433a      	orrs	r2, r7
 8000b60:	d1f3      	bne.n	8000b4a <__eqdf2+0x36>
 8000b62:	2001      	movs	r0, #1
 8000b64:	42be      	cmp	r6, r7
 8000b66:	d1f0      	bne.n	8000b4a <__eqdf2+0x36>
 8000b68:	45c8      	cmp	r8, r9
 8000b6a:	d1ee      	bne.n	8000b4a <__eqdf2+0x36>
 8000b6c:	4551      	cmp	r1, sl
 8000b6e:	d007      	beq.n	8000b80 <__eqdf2+0x6c>
 8000b70:	2d00      	cmp	r5, #0
 8000b72:	d1ea      	bne.n	8000b4a <__eqdf2+0x36>
 8000b74:	4663      	mov	r3, ip
 8000b76:	431e      	orrs	r6, r3
 8000b78:	0030      	movs	r0, r6
 8000b7a:	1e46      	subs	r6, r0, #1
 8000b7c:	41b0      	sbcs	r0, r6
 8000b7e:	e7e4      	b.n	8000b4a <__eqdf2+0x36>
 8000b80:	2000      	movs	r0, #0
 8000b82:	e7e2      	b.n	8000b4a <__eqdf2+0x36>
 8000b84:	000007ff 	.word	0x000007ff

08000b88 <__gedf2>:
 8000b88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000b8a:	4645      	mov	r5, r8
 8000b8c:	46de      	mov	lr, fp
 8000b8e:	4657      	mov	r7, sl
 8000b90:	464e      	mov	r6, r9
 8000b92:	b5e0      	push	{r5, r6, r7, lr}
 8000b94:	031f      	lsls	r7, r3, #12
 8000b96:	0b3d      	lsrs	r5, r7, #12
 8000b98:	4f2c      	ldr	r7, [pc, #176]	; (8000c4c <__gedf2+0xc4>)
 8000b9a:	030e      	lsls	r6, r1, #12
 8000b9c:	004c      	lsls	r4, r1, #1
 8000b9e:	46ab      	mov	fp, r5
 8000ba0:	005d      	lsls	r5, r3, #1
 8000ba2:	4684      	mov	ip, r0
 8000ba4:	0b36      	lsrs	r6, r6, #12
 8000ba6:	0d64      	lsrs	r4, r4, #21
 8000ba8:	0fc9      	lsrs	r1, r1, #31
 8000baa:	4690      	mov	r8, r2
 8000bac:	0d6d      	lsrs	r5, r5, #21
 8000bae:	0fdb      	lsrs	r3, r3, #31
 8000bb0:	42bc      	cmp	r4, r7
 8000bb2:	d02a      	beq.n	8000c0a <__gedf2+0x82>
 8000bb4:	4f25      	ldr	r7, [pc, #148]	; (8000c4c <__gedf2+0xc4>)
 8000bb6:	42bd      	cmp	r5, r7
 8000bb8:	d02d      	beq.n	8000c16 <__gedf2+0x8e>
 8000bba:	2c00      	cmp	r4, #0
 8000bbc:	d10f      	bne.n	8000bde <__gedf2+0x56>
 8000bbe:	4330      	orrs	r0, r6
 8000bc0:	0007      	movs	r7, r0
 8000bc2:	4681      	mov	r9, r0
 8000bc4:	4278      	negs	r0, r7
 8000bc6:	4178      	adcs	r0, r7
 8000bc8:	b2c0      	uxtb	r0, r0
 8000bca:	2d00      	cmp	r5, #0
 8000bcc:	d117      	bne.n	8000bfe <__gedf2+0x76>
 8000bce:	465f      	mov	r7, fp
 8000bd0:	433a      	orrs	r2, r7
 8000bd2:	d114      	bne.n	8000bfe <__gedf2+0x76>
 8000bd4:	464b      	mov	r3, r9
 8000bd6:	2000      	movs	r0, #0
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d00a      	beq.n	8000bf2 <__gedf2+0x6a>
 8000bdc:	e006      	b.n	8000bec <__gedf2+0x64>
 8000bde:	2d00      	cmp	r5, #0
 8000be0:	d102      	bne.n	8000be8 <__gedf2+0x60>
 8000be2:	4658      	mov	r0, fp
 8000be4:	4302      	orrs	r2, r0
 8000be6:	d001      	beq.n	8000bec <__gedf2+0x64>
 8000be8:	4299      	cmp	r1, r3
 8000bea:	d018      	beq.n	8000c1e <__gedf2+0x96>
 8000bec:	4248      	negs	r0, r1
 8000bee:	2101      	movs	r1, #1
 8000bf0:	4308      	orrs	r0, r1
 8000bf2:	bc3c      	pop	{r2, r3, r4, r5}
 8000bf4:	4690      	mov	r8, r2
 8000bf6:	4699      	mov	r9, r3
 8000bf8:	46a2      	mov	sl, r4
 8000bfa:	46ab      	mov	fp, r5
 8000bfc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000bfe:	2800      	cmp	r0, #0
 8000c00:	d0f2      	beq.n	8000be8 <__gedf2+0x60>
 8000c02:	2001      	movs	r0, #1
 8000c04:	3b01      	subs	r3, #1
 8000c06:	4318      	orrs	r0, r3
 8000c08:	e7f3      	b.n	8000bf2 <__gedf2+0x6a>
 8000c0a:	0037      	movs	r7, r6
 8000c0c:	4307      	orrs	r7, r0
 8000c0e:	d0d1      	beq.n	8000bb4 <__gedf2+0x2c>
 8000c10:	2002      	movs	r0, #2
 8000c12:	4240      	negs	r0, r0
 8000c14:	e7ed      	b.n	8000bf2 <__gedf2+0x6a>
 8000c16:	465f      	mov	r7, fp
 8000c18:	4317      	orrs	r7, r2
 8000c1a:	d0ce      	beq.n	8000bba <__gedf2+0x32>
 8000c1c:	e7f8      	b.n	8000c10 <__gedf2+0x88>
 8000c1e:	42ac      	cmp	r4, r5
 8000c20:	dce4      	bgt.n	8000bec <__gedf2+0x64>
 8000c22:	da03      	bge.n	8000c2c <__gedf2+0xa4>
 8000c24:	1e48      	subs	r0, r1, #1
 8000c26:	2101      	movs	r1, #1
 8000c28:	4308      	orrs	r0, r1
 8000c2a:	e7e2      	b.n	8000bf2 <__gedf2+0x6a>
 8000c2c:	455e      	cmp	r6, fp
 8000c2e:	d8dd      	bhi.n	8000bec <__gedf2+0x64>
 8000c30:	d006      	beq.n	8000c40 <__gedf2+0xb8>
 8000c32:	2000      	movs	r0, #0
 8000c34:	455e      	cmp	r6, fp
 8000c36:	d2dc      	bcs.n	8000bf2 <__gedf2+0x6a>
 8000c38:	2301      	movs	r3, #1
 8000c3a:	1e48      	subs	r0, r1, #1
 8000c3c:	4318      	orrs	r0, r3
 8000c3e:	e7d8      	b.n	8000bf2 <__gedf2+0x6a>
 8000c40:	45c4      	cmp	ip, r8
 8000c42:	d8d3      	bhi.n	8000bec <__gedf2+0x64>
 8000c44:	2000      	movs	r0, #0
 8000c46:	45c4      	cmp	ip, r8
 8000c48:	d3f6      	bcc.n	8000c38 <__gedf2+0xb0>
 8000c4a:	e7d2      	b.n	8000bf2 <__gedf2+0x6a>
 8000c4c:	000007ff 	.word	0x000007ff

08000c50 <__ledf2>:
 8000c50:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c52:	464e      	mov	r6, r9
 8000c54:	4645      	mov	r5, r8
 8000c56:	46de      	mov	lr, fp
 8000c58:	4657      	mov	r7, sl
 8000c5a:	005c      	lsls	r4, r3, #1
 8000c5c:	b5e0      	push	{r5, r6, r7, lr}
 8000c5e:	031f      	lsls	r7, r3, #12
 8000c60:	0fdb      	lsrs	r3, r3, #31
 8000c62:	4699      	mov	r9, r3
 8000c64:	4b2a      	ldr	r3, [pc, #168]	; (8000d10 <__ledf2+0xc0>)
 8000c66:	030e      	lsls	r6, r1, #12
 8000c68:	004d      	lsls	r5, r1, #1
 8000c6a:	0fc9      	lsrs	r1, r1, #31
 8000c6c:	4684      	mov	ip, r0
 8000c6e:	0b36      	lsrs	r6, r6, #12
 8000c70:	0d6d      	lsrs	r5, r5, #21
 8000c72:	468b      	mov	fp, r1
 8000c74:	4690      	mov	r8, r2
 8000c76:	0b3f      	lsrs	r7, r7, #12
 8000c78:	0d64      	lsrs	r4, r4, #21
 8000c7a:	429d      	cmp	r5, r3
 8000c7c:	d020      	beq.n	8000cc0 <__ledf2+0x70>
 8000c7e:	4b24      	ldr	r3, [pc, #144]	; (8000d10 <__ledf2+0xc0>)
 8000c80:	429c      	cmp	r4, r3
 8000c82:	d022      	beq.n	8000cca <__ledf2+0x7a>
 8000c84:	2d00      	cmp	r5, #0
 8000c86:	d112      	bne.n	8000cae <__ledf2+0x5e>
 8000c88:	4330      	orrs	r0, r6
 8000c8a:	4243      	negs	r3, r0
 8000c8c:	4143      	adcs	r3, r0
 8000c8e:	b2db      	uxtb	r3, r3
 8000c90:	2c00      	cmp	r4, #0
 8000c92:	d01f      	beq.n	8000cd4 <__ledf2+0x84>
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d00c      	beq.n	8000cb2 <__ledf2+0x62>
 8000c98:	464b      	mov	r3, r9
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	3b01      	subs	r3, #1
 8000c9e:	4303      	orrs	r3, r0
 8000ca0:	0018      	movs	r0, r3
 8000ca2:	bc3c      	pop	{r2, r3, r4, r5}
 8000ca4:	4690      	mov	r8, r2
 8000ca6:	4699      	mov	r9, r3
 8000ca8:	46a2      	mov	sl, r4
 8000caa:	46ab      	mov	fp, r5
 8000cac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000cae:	2c00      	cmp	r4, #0
 8000cb0:	d016      	beq.n	8000ce0 <__ledf2+0x90>
 8000cb2:	45cb      	cmp	fp, r9
 8000cb4:	d017      	beq.n	8000ce6 <__ledf2+0x96>
 8000cb6:	465b      	mov	r3, fp
 8000cb8:	4259      	negs	r1, r3
 8000cba:	2301      	movs	r3, #1
 8000cbc:	430b      	orrs	r3, r1
 8000cbe:	e7ef      	b.n	8000ca0 <__ledf2+0x50>
 8000cc0:	0031      	movs	r1, r6
 8000cc2:	2302      	movs	r3, #2
 8000cc4:	4301      	orrs	r1, r0
 8000cc6:	d1eb      	bne.n	8000ca0 <__ledf2+0x50>
 8000cc8:	e7d9      	b.n	8000c7e <__ledf2+0x2e>
 8000cca:	0039      	movs	r1, r7
 8000ccc:	2302      	movs	r3, #2
 8000cce:	4311      	orrs	r1, r2
 8000cd0:	d1e6      	bne.n	8000ca0 <__ledf2+0x50>
 8000cd2:	e7d7      	b.n	8000c84 <__ledf2+0x34>
 8000cd4:	433a      	orrs	r2, r7
 8000cd6:	d1dd      	bne.n	8000c94 <__ledf2+0x44>
 8000cd8:	2300      	movs	r3, #0
 8000cda:	2800      	cmp	r0, #0
 8000cdc:	d0e0      	beq.n	8000ca0 <__ledf2+0x50>
 8000cde:	e7ea      	b.n	8000cb6 <__ledf2+0x66>
 8000ce0:	433a      	orrs	r2, r7
 8000ce2:	d1e6      	bne.n	8000cb2 <__ledf2+0x62>
 8000ce4:	e7e7      	b.n	8000cb6 <__ledf2+0x66>
 8000ce6:	42a5      	cmp	r5, r4
 8000ce8:	dce5      	bgt.n	8000cb6 <__ledf2+0x66>
 8000cea:	db05      	blt.n	8000cf8 <__ledf2+0xa8>
 8000cec:	42be      	cmp	r6, r7
 8000cee:	d8e2      	bhi.n	8000cb6 <__ledf2+0x66>
 8000cf0:	d007      	beq.n	8000d02 <__ledf2+0xb2>
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	42be      	cmp	r6, r7
 8000cf6:	d2d3      	bcs.n	8000ca0 <__ledf2+0x50>
 8000cf8:	4659      	mov	r1, fp
 8000cfa:	2301      	movs	r3, #1
 8000cfc:	3901      	subs	r1, #1
 8000cfe:	430b      	orrs	r3, r1
 8000d00:	e7ce      	b.n	8000ca0 <__ledf2+0x50>
 8000d02:	45c4      	cmp	ip, r8
 8000d04:	d8d7      	bhi.n	8000cb6 <__ledf2+0x66>
 8000d06:	2300      	movs	r3, #0
 8000d08:	45c4      	cmp	ip, r8
 8000d0a:	d3f5      	bcc.n	8000cf8 <__ledf2+0xa8>
 8000d0c:	e7c8      	b.n	8000ca0 <__ledf2+0x50>
 8000d0e:	46c0      	nop			; (mov r8, r8)
 8000d10:	000007ff 	.word	0x000007ff

08000d14 <__aeabi_dmul>:
 8000d14:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000d16:	4657      	mov	r7, sl
 8000d18:	4645      	mov	r5, r8
 8000d1a:	46de      	mov	lr, fp
 8000d1c:	464e      	mov	r6, r9
 8000d1e:	b5e0      	push	{r5, r6, r7, lr}
 8000d20:	030c      	lsls	r4, r1, #12
 8000d22:	4698      	mov	r8, r3
 8000d24:	004e      	lsls	r6, r1, #1
 8000d26:	0b23      	lsrs	r3, r4, #12
 8000d28:	b087      	sub	sp, #28
 8000d2a:	0007      	movs	r7, r0
 8000d2c:	4692      	mov	sl, r2
 8000d2e:	469b      	mov	fp, r3
 8000d30:	0d76      	lsrs	r6, r6, #21
 8000d32:	0fcd      	lsrs	r5, r1, #31
 8000d34:	2e00      	cmp	r6, #0
 8000d36:	d06b      	beq.n	8000e10 <__aeabi_dmul+0xfc>
 8000d38:	4b6d      	ldr	r3, [pc, #436]	; (8000ef0 <__aeabi_dmul+0x1dc>)
 8000d3a:	429e      	cmp	r6, r3
 8000d3c:	d035      	beq.n	8000daa <__aeabi_dmul+0x96>
 8000d3e:	2480      	movs	r4, #128	; 0x80
 8000d40:	465b      	mov	r3, fp
 8000d42:	0f42      	lsrs	r2, r0, #29
 8000d44:	0424      	lsls	r4, r4, #16
 8000d46:	00db      	lsls	r3, r3, #3
 8000d48:	4314      	orrs	r4, r2
 8000d4a:	431c      	orrs	r4, r3
 8000d4c:	00c3      	lsls	r3, r0, #3
 8000d4e:	4699      	mov	r9, r3
 8000d50:	4b68      	ldr	r3, [pc, #416]	; (8000ef4 <__aeabi_dmul+0x1e0>)
 8000d52:	46a3      	mov	fp, r4
 8000d54:	469c      	mov	ip, r3
 8000d56:	2300      	movs	r3, #0
 8000d58:	2700      	movs	r7, #0
 8000d5a:	4466      	add	r6, ip
 8000d5c:	9302      	str	r3, [sp, #8]
 8000d5e:	4643      	mov	r3, r8
 8000d60:	031c      	lsls	r4, r3, #12
 8000d62:	005a      	lsls	r2, r3, #1
 8000d64:	0fdb      	lsrs	r3, r3, #31
 8000d66:	4650      	mov	r0, sl
 8000d68:	0b24      	lsrs	r4, r4, #12
 8000d6a:	0d52      	lsrs	r2, r2, #21
 8000d6c:	4698      	mov	r8, r3
 8000d6e:	d100      	bne.n	8000d72 <__aeabi_dmul+0x5e>
 8000d70:	e076      	b.n	8000e60 <__aeabi_dmul+0x14c>
 8000d72:	4b5f      	ldr	r3, [pc, #380]	; (8000ef0 <__aeabi_dmul+0x1dc>)
 8000d74:	429a      	cmp	r2, r3
 8000d76:	d06d      	beq.n	8000e54 <__aeabi_dmul+0x140>
 8000d78:	2380      	movs	r3, #128	; 0x80
 8000d7a:	0f41      	lsrs	r1, r0, #29
 8000d7c:	041b      	lsls	r3, r3, #16
 8000d7e:	430b      	orrs	r3, r1
 8000d80:	495c      	ldr	r1, [pc, #368]	; (8000ef4 <__aeabi_dmul+0x1e0>)
 8000d82:	00e4      	lsls	r4, r4, #3
 8000d84:	468c      	mov	ip, r1
 8000d86:	431c      	orrs	r4, r3
 8000d88:	00c3      	lsls	r3, r0, #3
 8000d8a:	2000      	movs	r0, #0
 8000d8c:	4462      	add	r2, ip
 8000d8e:	4641      	mov	r1, r8
 8000d90:	18b6      	adds	r6, r6, r2
 8000d92:	4069      	eors	r1, r5
 8000d94:	1c72      	adds	r2, r6, #1
 8000d96:	9101      	str	r1, [sp, #4]
 8000d98:	4694      	mov	ip, r2
 8000d9a:	4307      	orrs	r7, r0
 8000d9c:	2f0f      	cmp	r7, #15
 8000d9e:	d900      	bls.n	8000da2 <__aeabi_dmul+0x8e>
 8000da0:	e0b0      	b.n	8000f04 <__aeabi_dmul+0x1f0>
 8000da2:	4a55      	ldr	r2, [pc, #340]	; (8000ef8 <__aeabi_dmul+0x1e4>)
 8000da4:	00bf      	lsls	r7, r7, #2
 8000da6:	59d2      	ldr	r2, [r2, r7]
 8000da8:	4697      	mov	pc, r2
 8000daa:	465b      	mov	r3, fp
 8000dac:	4303      	orrs	r3, r0
 8000dae:	4699      	mov	r9, r3
 8000db0:	d000      	beq.n	8000db4 <__aeabi_dmul+0xa0>
 8000db2:	e087      	b.n	8000ec4 <__aeabi_dmul+0x1b0>
 8000db4:	2300      	movs	r3, #0
 8000db6:	469b      	mov	fp, r3
 8000db8:	3302      	adds	r3, #2
 8000dba:	2708      	movs	r7, #8
 8000dbc:	9302      	str	r3, [sp, #8]
 8000dbe:	e7ce      	b.n	8000d5e <__aeabi_dmul+0x4a>
 8000dc0:	4642      	mov	r2, r8
 8000dc2:	9201      	str	r2, [sp, #4]
 8000dc4:	2802      	cmp	r0, #2
 8000dc6:	d067      	beq.n	8000e98 <__aeabi_dmul+0x184>
 8000dc8:	2803      	cmp	r0, #3
 8000dca:	d100      	bne.n	8000dce <__aeabi_dmul+0xba>
 8000dcc:	e20e      	b.n	80011ec <__aeabi_dmul+0x4d8>
 8000dce:	2801      	cmp	r0, #1
 8000dd0:	d000      	beq.n	8000dd4 <__aeabi_dmul+0xc0>
 8000dd2:	e162      	b.n	800109a <__aeabi_dmul+0x386>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	2400      	movs	r4, #0
 8000dd8:	2200      	movs	r2, #0
 8000dda:	4699      	mov	r9, r3
 8000ddc:	9901      	ldr	r1, [sp, #4]
 8000dde:	4001      	ands	r1, r0
 8000de0:	b2cd      	uxtb	r5, r1
 8000de2:	2100      	movs	r1, #0
 8000de4:	0312      	lsls	r2, r2, #12
 8000de6:	0d0b      	lsrs	r3, r1, #20
 8000de8:	0b12      	lsrs	r2, r2, #12
 8000dea:	051b      	lsls	r3, r3, #20
 8000dec:	4313      	orrs	r3, r2
 8000dee:	4a43      	ldr	r2, [pc, #268]	; (8000efc <__aeabi_dmul+0x1e8>)
 8000df0:	0524      	lsls	r4, r4, #20
 8000df2:	4013      	ands	r3, r2
 8000df4:	431c      	orrs	r4, r3
 8000df6:	0064      	lsls	r4, r4, #1
 8000df8:	07ed      	lsls	r5, r5, #31
 8000dfa:	0864      	lsrs	r4, r4, #1
 8000dfc:	432c      	orrs	r4, r5
 8000dfe:	4648      	mov	r0, r9
 8000e00:	0021      	movs	r1, r4
 8000e02:	b007      	add	sp, #28
 8000e04:	bc3c      	pop	{r2, r3, r4, r5}
 8000e06:	4690      	mov	r8, r2
 8000e08:	4699      	mov	r9, r3
 8000e0a:	46a2      	mov	sl, r4
 8000e0c:	46ab      	mov	fp, r5
 8000e0e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000e10:	4303      	orrs	r3, r0
 8000e12:	4699      	mov	r9, r3
 8000e14:	d04f      	beq.n	8000eb6 <__aeabi_dmul+0x1a2>
 8000e16:	465b      	mov	r3, fp
 8000e18:	2b00      	cmp	r3, #0
 8000e1a:	d100      	bne.n	8000e1e <__aeabi_dmul+0x10a>
 8000e1c:	e189      	b.n	8001132 <__aeabi_dmul+0x41e>
 8000e1e:	4658      	mov	r0, fp
 8000e20:	f000 fd84 	bl	800192c <__clzsi2>
 8000e24:	0003      	movs	r3, r0
 8000e26:	3b0b      	subs	r3, #11
 8000e28:	2b1c      	cmp	r3, #28
 8000e2a:	dd00      	ble.n	8000e2e <__aeabi_dmul+0x11a>
 8000e2c:	e17a      	b.n	8001124 <__aeabi_dmul+0x410>
 8000e2e:	221d      	movs	r2, #29
 8000e30:	1ad3      	subs	r3, r2, r3
 8000e32:	003a      	movs	r2, r7
 8000e34:	0001      	movs	r1, r0
 8000e36:	465c      	mov	r4, fp
 8000e38:	40da      	lsrs	r2, r3
 8000e3a:	3908      	subs	r1, #8
 8000e3c:	408c      	lsls	r4, r1
 8000e3e:	0013      	movs	r3, r2
 8000e40:	408f      	lsls	r7, r1
 8000e42:	4323      	orrs	r3, r4
 8000e44:	469b      	mov	fp, r3
 8000e46:	46b9      	mov	r9, r7
 8000e48:	2300      	movs	r3, #0
 8000e4a:	4e2d      	ldr	r6, [pc, #180]	; (8000f00 <__aeabi_dmul+0x1ec>)
 8000e4c:	2700      	movs	r7, #0
 8000e4e:	1a36      	subs	r6, r6, r0
 8000e50:	9302      	str	r3, [sp, #8]
 8000e52:	e784      	b.n	8000d5e <__aeabi_dmul+0x4a>
 8000e54:	4653      	mov	r3, sl
 8000e56:	4323      	orrs	r3, r4
 8000e58:	d12a      	bne.n	8000eb0 <__aeabi_dmul+0x19c>
 8000e5a:	2400      	movs	r4, #0
 8000e5c:	2002      	movs	r0, #2
 8000e5e:	e796      	b.n	8000d8e <__aeabi_dmul+0x7a>
 8000e60:	4653      	mov	r3, sl
 8000e62:	4323      	orrs	r3, r4
 8000e64:	d020      	beq.n	8000ea8 <__aeabi_dmul+0x194>
 8000e66:	2c00      	cmp	r4, #0
 8000e68:	d100      	bne.n	8000e6c <__aeabi_dmul+0x158>
 8000e6a:	e157      	b.n	800111c <__aeabi_dmul+0x408>
 8000e6c:	0020      	movs	r0, r4
 8000e6e:	f000 fd5d 	bl	800192c <__clzsi2>
 8000e72:	0003      	movs	r3, r0
 8000e74:	3b0b      	subs	r3, #11
 8000e76:	2b1c      	cmp	r3, #28
 8000e78:	dd00      	ble.n	8000e7c <__aeabi_dmul+0x168>
 8000e7a:	e149      	b.n	8001110 <__aeabi_dmul+0x3fc>
 8000e7c:	211d      	movs	r1, #29
 8000e7e:	1acb      	subs	r3, r1, r3
 8000e80:	4651      	mov	r1, sl
 8000e82:	0002      	movs	r2, r0
 8000e84:	40d9      	lsrs	r1, r3
 8000e86:	4653      	mov	r3, sl
 8000e88:	3a08      	subs	r2, #8
 8000e8a:	4094      	lsls	r4, r2
 8000e8c:	4093      	lsls	r3, r2
 8000e8e:	430c      	orrs	r4, r1
 8000e90:	4a1b      	ldr	r2, [pc, #108]	; (8000f00 <__aeabi_dmul+0x1ec>)
 8000e92:	1a12      	subs	r2, r2, r0
 8000e94:	2000      	movs	r0, #0
 8000e96:	e77a      	b.n	8000d8e <__aeabi_dmul+0x7a>
 8000e98:	2501      	movs	r5, #1
 8000e9a:	9b01      	ldr	r3, [sp, #4]
 8000e9c:	4c14      	ldr	r4, [pc, #80]	; (8000ef0 <__aeabi_dmul+0x1dc>)
 8000e9e:	401d      	ands	r5, r3
 8000ea0:	2300      	movs	r3, #0
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	4699      	mov	r9, r3
 8000ea6:	e79c      	b.n	8000de2 <__aeabi_dmul+0xce>
 8000ea8:	2400      	movs	r4, #0
 8000eaa:	2200      	movs	r2, #0
 8000eac:	2001      	movs	r0, #1
 8000eae:	e76e      	b.n	8000d8e <__aeabi_dmul+0x7a>
 8000eb0:	4653      	mov	r3, sl
 8000eb2:	2003      	movs	r0, #3
 8000eb4:	e76b      	b.n	8000d8e <__aeabi_dmul+0x7a>
 8000eb6:	2300      	movs	r3, #0
 8000eb8:	469b      	mov	fp, r3
 8000eba:	3301      	adds	r3, #1
 8000ebc:	2704      	movs	r7, #4
 8000ebe:	2600      	movs	r6, #0
 8000ec0:	9302      	str	r3, [sp, #8]
 8000ec2:	e74c      	b.n	8000d5e <__aeabi_dmul+0x4a>
 8000ec4:	2303      	movs	r3, #3
 8000ec6:	4681      	mov	r9, r0
 8000ec8:	270c      	movs	r7, #12
 8000eca:	9302      	str	r3, [sp, #8]
 8000ecc:	e747      	b.n	8000d5e <__aeabi_dmul+0x4a>
 8000ece:	2280      	movs	r2, #128	; 0x80
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	2500      	movs	r5, #0
 8000ed4:	0312      	lsls	r2, r2, #12
 8000ed6:	4699      	mov	r9, r3
 8000ed8:	4c05      	ldr	r4, [pc, #20]	; (8000ef0 <__aeabi_dmul+0x1dc>)
 8000eda:	e782      	b.n	8000de2 <__aeabi_dmul+0xce>
 8000edc:	465c      	mov	r4, fp
 8000ede:	464b      	mov	r3, r9
 8000ee0:	9802      	ldr	r0, [sp, #8]
 8000ee2:	e76f      	b.n	8000dc4 <__aeabi_dmul+0xb0>
 8000ee4:	465c      	mov	r4, fp
 8000ee6:	464b      	mov	r3, r9
 8000ee8:	9501      	str	r5, [sp, #4]
 8000eea:	9802      	ldr	r0, [sp, #8]
 8000eec:	e76a      	b.n	8000dc4 <__aeabi_dmul+0xb0>
 8000eee:	46c0      	nop			; (mov r8, r8)
 8000ef0:	000007ff 	.word	0x000007ff
 8000ef4:	fffffc01 	.word	0xfffffc01
 8000ef8:	08002978 	.word	0x08002978
 8000efc:	800fffff 	.word	0x800fffff
 8000f00:	fffffc0d 	.word	0xfffffc0d
 8000f04:	464a      	mov	r2, r9
 8000f06:	4649      	mov	r1, r9
 8000f08:	0c17      	lsrs	r7, r2, #16
 8000f0a:	0c1a      	lsrs	r2, r3, #16
 8000f0c:	041b      	lsls	r3, r3, #16
 8000f0e:	0c1b      	lsrs	r3, r3, #16
 8000f10:	0408      	lsls	r0, r1, #16
 8000f12:	0019      	movs	r1, r3
 8000f14:	0c00      	lsrs	r0, r0, #16
 8000f16:	4341      	muls	r1, r0
 8000f18:	0015      	movs	r5, r2
 8000f1a:	4688      	mov	r8, r1
 8000f1c:	0019      	movs	r1, r3
 8000f1e:	437d      	muls	r5, r7
 8000f20:	4379      	muls	r1, r7
 8000f22:	9503      	str	r5, [sp, #12]
 8000f24:	4689      	mov	r9, r1
 8000f26:	0029      	movs	r1, r5
 8000f28:	0015      	movs	r5, r2
 8000f2a:	4345      	muls	r5, r0
 8000f2c:	444d      	add	r5, r9
 8000f2e:	9502      	str	r5, [sp, #8]
 8000f30:	4645      	mov	r5, r8
 8000f32:	0c2d      	lsrs	r5, r5, #16
 8000f34:	46aa      	mov	sl, r5
 8000f36:	9d02      	ldr	r5, [sp, #8]
 8000f38:	4455      	add	r5, sl
 8000f3a:	45a9      	cmp	r9, r5
 8000f3c:	d906      	bls.n	8000f4c <__aeabi_dmul+0x238>
 8000f3e:	468a      	mov	sl, r1
 8000f40:	2180      	movs	r1, #128	; 0x80
 8000f42:	0249      	lsls	r1, r1, #9
 8000f44:	4689      	mov	r9, r1
 8000f46:	44ca      	add	sl, r9
 8000f48:	4651      	mov	r1, sl
 8000f4a:	9103      	str	r1, [sp, #12]
 8000f4c:	0c29      	lsrs	r1, r5, #16
 8000f4e:	9104      	str	r1, [sp, #16]
 8000f50:	4641      	mov	r1, r8
 8000f52:	0409      	lsls	r1, r1, #16
 8000f54:	042d      	lsls	r5, r5, #16
 8000f56:	0c09      	lsrs	r1, r1, #16
 8000f58:	4688      	mov	r8, r1
 8000f5a:	0029      	movs	r1, r5
 8000f5c:	0c25      	lsrs	r5, r4, #16
 8000f5e:	0424      	lsls	r4, r4, #16
 8000f60:	4441      	add	r1, r8
 8000f62:	0c24      	lsrs	r4, r4, #16
 8000f64:	9105      	str	r1, [sp, #20]
 8000f66:	0021      	movs	r1, r4
 8000f68:	4341      	muls	r1, r0
 8000f6a:	4688      	mov	r8, r1
 8000f6c:	0021      	movs	r1, r4
 8000f6e:	4379      	muls	r1, r7
 8000f70:	468a      	mov	sl, r1
 8000f72:	4368      	muls	r0, r5
 8000f74:	4641      	mov	r1, r8
 8000f76:	4450      	add	r0, sl
 8000f78:	4681      	mov	r9, r0
 8000f7a:	0c08      	lsrs	r0, r1, #16
 8000f7c:	4448      	add	r0, r9
 8000f7e:	436f      	muls	r7, r5
 8000f80:	4582      	cmp	sl, r0
 8000f82:	d903      	bls.n	8000f8c <__aeabi_dmul+0x278>
 8000f84:	2180      	movs	r1, #128	; 0x80
 8000f86:	0249      	lsls	r1, r1, #9
 8000f88:	4689      	mov	r9, r1
 8000f8a:	444f      	add	r7, r9
 8000f8c:	0c01      	lsrs	r1, r0, #16
 8000f8e:	4689      	mov	r9, r1
 8000f90:	0039      	movs	r1, r7
 8000f92:	4449      	add	r1, r9
 8000f94:	9102      	str	r1, [sp, #8]
 8000f96:	4641      	mov	r1, r8
 8000f98:	040f      	lsls	r7, r1, #16
 8000f9a:	9904      	ldr	r1, [sp, #16]
 8000f9c:	0c3f      	lsrs	r7, r7, #16
 8000f9e:	4688      	mov	r8, r1
 8000fa0:	0400      	lsls	r0, r0, #16
 8000fa2:	19c0      	adds	r0, r0, r7
 8000fa4:	4480      	add	r8, r0
 8000fa6:	4641      	mov	r1, r8
 8000fa8:	9104      	str	r1, [sp, #16]
 8000faa:	4659      	mov	r1, fp
 8000fac:	0c0f      	lsrs	r7, r1, #16
 8000fae:	0409      	lsls	r1, r1, #16
 8000fb0:	0c09      	lsrs	r1, r1, #16
 8000fb2:	4688      	mov	r8, r1
 8000fb4:	4359      	muls	r1, r3
 8000fb6:	468a      	mov	sl, r1
 8000fb8:	0039      	movs	r1, r7
 8000fba:	4351      	muls	r1, r2
 8000fbc:	4689      	mov	r9, r1
 8000fbe:	4641      	mov	r1, r8
 8000fc0:	434a      	muls	r2, r1
 8000fc2:	4651      	mov	r1, sl
 8000fc4:	0c09      	lsrs	r1, r1, #16
 8000fc6:	468b      	mov	fp, r1
 8000fc8:	437b      	muls	r3, r7
 8000fca:	18d2      	adds	r2, r2, r3
 8000fcc:	445a      	add	r2, fp
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d903      	bls.n	8000fda <__aeabi_dmul+0x2c6>
 8000fd2:	2380      	movs	r3, #128	; 0x80
 8000fd4:	025b      	lsls	r3, r3, #9
 8000fd6:	469b      	mov	fp, r3
 8000fd8:	44d9      	add	r9, fp
 8000fda:	4651      	mov	r1, sl
 8000fdc:	0409      	lsls	r1, r1, #16
 8000fde:	0c09      	lsrs	r1, r1, #16
 8000fe0:	468a      	mov	sl, r1
 8000fe2:	4641      	mov	r1, r8
 8000fe4:	4361      	muls	r1, r4
 8000fe6:	437c      	muls	r4, r7
 8000fe8:	0c13      	lsrs	r3, r2, #16
 8000fea:	0412      	lsls	r2, r2, #16
 8000fec:	444b      	add	r3, r9
 8000fee:	4452      	add	r2, sl
 8000ff0:	46a1      	mov	r9, r4
 8000ff2:	468a      	mov	sl, r1
 8000ff4:	003c      	movs	r4, r7
 8000ff6:	4641      	mov	r1, r8
 8000ff8:	436c      	muls	r4, r5
 8000ffa:	434d      	muls	r5, r1
 8000ffc:	4651      	mov	r1, sl
 8000ffe:	444d      	add	r5, r9
 8001000:	0c0f      	lsrs	r7, r1, #16
 8001002:	197d      	adds	r5, r7, r5
 8001004:	45a9      	cmp	r9, r5
 8001006:	d903      	bls.n	8001010 <__aeabi_dmul+0x2fc>
 8001008:	2180      	movs	r1, #128	; 0x80
 800100a:	0249      	lsls	r1, r1, #9
 800100c:	4688      	mov	r8, r1
 800100e:	4444      	add	r4, r8
 8001010:	9f04      	ldr	r7, [sp, #16]
 8001012:	9903      	ldr	r1, [sp, #12]
 8001014:	46b8      	mov	r8, r7
 8001016:	4441      	add	r1, r8
 8001018:	468b      	mov	fp, r1
 800101a:	4583      	cmp	fp, r0
 800101c:	4180      	sbcs	r0, r0
 800101e:	4241      	negs	r1, r0
 8001020:	4688      	mov	r8, r1
 8001022:	4651      	mov	r1, sl
 8001024:	0408      	lsls	r0, r1, #16
 8001026:	042f      	lsls	r7, r5, #16
 8001028:	0c00      	lsrs	r0, r0, #16
 800102a:	183f      	adds	r7, r7, r0
 800102c:	4658      	mov	r0, fp
 800102e:	9902      	ldr	r1, [sp, #8]
 8001030:	1810      	adds	r0, r2, r0
 8001032:	4689      	mov	r9, r1
 8001034:	4290      	cmp	r0, r2
 8001036:	4192      	sbcs	r2, r2
 8001038:	444f      	add	r7, r9
 800103a:	46ba      	mov	sl, r7
 800103c:	4252      	negs	r2, r2
 800103e:	4699      	mov	r9, r3
 8001040:	4693      	mov	fp, r2
 8001042:	44c2      	add	sl, r8
 8001044:	44d1      	add	r9, sl
 8001046:	44cb      	add	fp, r9
 8001048:	428f      	cmp	r7, r1
 800104a:	41bf      	sbcs	r7, r7
 800104c:	45c2      	cmp	sl, r8
 800104e:	4189      	sbcs	r1, r1
 8001050:	4599      	cmp	r9, r3
 8001052:	419b      	sbcs	r3, r3
 8001054:	4593      	cmp	fp, r2
 8001056:	4192      	sbcs	r2, r2
 8001058:	427f      	negs	r7, r7
 800105a:	4249      	negs	r1, r1
 800105c:	0c2d      	lsrs	r5, r5, #16
 800105e:	4252      	negs	r2, r2
 8001060:	430f      	orrs	r7, r1
 8001062:	425b      	negs	r3, r3
 8001064:	4313      	orrs	r3, r2
 8001066:	197f      	adds	r7, r7, r5
 8001068:	18ff      	adds	r7, r7, r3
 800106a:	465b      	mov	r3, fp
 800106c:	193c      	adds	r4, r7, r4
 800106e:	0ddb      	lsrs	r3, r3, #23
 8001070:	9a05      	ldr	r2, [sp, #20]
 8001072:	0264      	lsls	r4, r4, #9
 8001074:	431c      	orrs	r4, r3
 8001076:	0243      	lsls	r3, r0, #9
 8001078:	4313      	orrs	r3, r2
 800107a:	1e5d      	subs	r5, r3, #1
 800107c:	41ab      	sbcs	r3, r5
 800107e:	465a      	mov	r2, fp
 8001080:	0dc0      	lsrs	r0, r0, #23
 8001082:	4303      	orrs	r3, r0
 8001084:	0252      	lsls	r2, r2, #9
 8001086:	4313      	orrs	r3, r2
 8001088:	01e2      	lsls	r2, r4, #7
 800108a:	d556      	bpl.n	800113a <__aeabi_dmul+0x426>
 800108c:	2001      	movs	r0, #1
 800108e:	085a      	lsrs	r2, r3, #1
 8001090:	4003      	ands	r3, r0
 8001092:	4313      	orrs	r3, r2
 8001094:	07e2      	lsls	r2, r4, #31
 8001096:	4313      	orrs	r3, r2
 8001098:	0864      	lsrs	r4, r4, #1
 800109a:	485a      	ldr	r0, [pc, #360]	; (8001204 <__aeabi_dmul+0x4f0>)
 800109c:	4460      	add	r0, ip
 800109e:	2800      	cmp	r0, #0
 80010a0:	dd4d      	ble.n	800113e <__aeabi_dmul+0x42a>
 80010a2:	075a      	lsls	r2, r3, #29
 80010a4:	d009      	beq.n	80010ba <__aeabi_dmul+0x3a6>
 80010a6:	220f      	movs	r2, #15
 80010a8:	401a      	ands	r2, r3
 80010aa:	2a04      	cmp	r2, #4
 80010ac:	d005      	beq.n	80010ba <__aeabi_dmul+0x3a6>
 80010ae:	1d1a      	adds	r2, r3, #4
 80010b0:	429a      	cmp	r2, r3
 80010b2:	419b      	sbcs	r3, r3
 80010b4:	425b      	negs	r3, r3
 80010b6:	18e4      	adds	r4, r4, r3
 80010b8:	0013      	movs	r3, r2
 80010ba:	01e2      	lsls	r2, r4, #7
 80010bc:	d504      	bpl.n	80010c8 <__aeabi_dmul+0x3b4>
 80010be:	2080      	movs	r0, #128	; 0x80
 80010c0:	4a51      	ldr	r2, [pc, #324]	; (8001208 <__aeabi_dmul+0x4f4>)
 80010c2:	00c0      	lsls	r0, r0, #3
 80010c4:	4014      	ands	r4, r2
 80010c6:	4460      	add	r0, ip
 80010c8:	4a50      	ldr	r2, [pc, #320]	; (800120c <__aeabi_dmul+0x4f8>)
 80010ca:	4290      	cmp	r0, r2
 80010cc:	dd00      	ble.n	80010d0 <__aeabi_dmul+0x3bc>
 80010ce:	e6e3      	b.n	8000e98 <__aeabi_dmul+0x184>
 80010d0:	2501      	movs	r5, #1
 80010d2:	08db      	lsrs	r3, r3, #3
 80010d4:	0762      	lsls	r2, r4, #29
 80010d6:	431a      	orrs	r2, r3
 80010d8:	0264      	lsls	r4, r4, #9
 80010da:	9b01      	ldr	r3, [sp, #4]
 80010dc:	4691      	mov	r9, r2
 80010de:	0b22      	lsrs	r2, r4, #12
 80010e0:	0544      	lsls	r4, r0, #21
 80010e2:	0d64      	lsrs	r4, r4, #21
 80010e4:	401d      	ands	r5, r3
 80010e6:	e67c      	b.n	8000de2 <__aeabi_dmul+0xce>
 80010e8:	2280      	movs	r2, #128	; 0x80
 80010ea:	4659      	mov	r1, fp
 80010ec:	0312      	lsls	r2, r2, #12
 80010ee:	4211      	tst	r1, r2
 80010f0:	d008      	beq.n	8001104 <__aeabi_dmul+0x3f0>
 80010f2:	4214      	tst	r4, r2
 80010f4:	d106      	bne.n	8001104 <__aeabi_dmul+0x3f0>
 80010f6:	4322      	orrs	r2, r4
 80010f8:	0312      	lsls	r2, r2, #12
 80010fa:	0b12      	lsrs	r2, r2, #12
 80010fc:	4645      	mov	r5, r8
 80010fe:	4699      	mov	r9, r3
 8001100:	4c43      	ldr	r4, [pc, #268]	; (8001210 <__aeabi_dmul+0x4fc>)
 8001102:	e66e      	b.n	8000de2 <__aeabi_dmul+0xce>
 8001104:	465b      	mov	r3, fp
 8001106:	431a      	orrs	r2, r3
 8001108:	0312      	lsls	r2, r2, #12
 800110a:	0b12      	lsrs	r2, r2, #12
 800110c:	4c40      	ldr	r4, [pc, #256]	; (8001210 <__aeabi_dmul+0x4fc>)
 800110e:	e668      	b.n	8000de2 <__aeabi_dmul+0xce>
 8001110:	0003      	movs	r3, r0
 8001112:	4654      	mov	r4, sl
 8001114:	3b28      	subs	r3, #40	; 0x28
 8001116:	409c      	lsls	r4, r3
 8001118:	2300      	movs	r3, #0
 800111a:	e6b9      	b.n	8000e90 <__aeabi_dmul+0x17c>
 800111c:	f000 fc06 	bl	800192c <__clzsi2>
 8001120:	3020      	adds	r0, #32
 8001122:	e6a6      	b.n	8000e72 <__aeabi_dmul+0x15e>
 8001124:	0003      	movs	r3, r0
 8001126:	3b28      	subs	r3, #40	; 0x28
 8001128:	409f      	lsls	r7, r3
 800112a:	2300      	movs	r3, #0
 800112c:	46bb      	mov	fp, r7
 800112e:	4699      	mov	r9, r3
 8001130:	e68a      	b.n	8000e48 <__aeabi_dmul+0x134>
 8001132:	f000 fbfb 	bl	800192c <__clzsi2>
 8001136:	3020      	adds	r0, #32
 8001138:	e674      	b.n	8000e24 <__aeabi_dmul+0x110>
 800113a:	46b4      	mov	ip, r6
 800113c:	e7ad      	b.n	800109a <__aeabi_dmul+0x386>
 800113e:	2501      	movs	r5, #1
 8001140:	1a2a      	subs	r2, r5, r0
 8001142:	2a38      	cmp	r2, #56	; 0x38
 8001144:	dd06      	ble.n	8001154 <__aeabi_dmul+0x440>
 8001146:	9b01      	ldr	r3, [sp, #4]
 8001148:	2400      	movs	r4, #0
 800114a:	401d      	ands	r5, r3
 800114c:	2300      	movs	r3, #0
 800114e:	2200      	movs	r2, #0
 8001150:	4699      	mov	r9, r3
 8001152:	e646      	b.n	8000de2 <__aeabi_dmul+0xce>
 8001154:	2a1f      	cmp	r2, #31
 8001156:	dc21      	bgt.n	800119c <__aeabi_dmul+0x488>
 8001158:	2520      	movs	r5, #32
 800115a:	0020      	movs	r0, r4
 800115c:	1aad      	subs	r5, r5, r2
 800115e:	001e      	movs	r6, r3
 8001160:	40ab      	lsls	r3, r5
 8001162:	40a8      	lsls	r0, r5
 8001164:	40d6      	lsrs	r6, r2
 8001166:	1e5d      	subs	r5, r3, #1
 8001168:	41ab      	sbcs	r3, r5
 800116a:	4330      	orrs	r0, r6
 800116c:	4318      	orrs	r0, r3
 800116e:	40d4      	lsrs	r4, r2
 8001170:	0743      	lsls	r3, r0, #29
 8001172:	d009      	beq.n	8001188 <__aeabi_dmul+0x474>
 8001174:	230f      	movs	r3, #15
 8001176:	4003      	ands	r3, r0
 8001178:	2b04      	cmp	r3, #4
 800117a:	d005      	beq.n	8001188 <__aeabi_dmul+0x474>
 800117c:	0003      	movs	r3, r0
 800117e:	1d18      	adds	r0, r3, #4
 8001180:	4298      	cmp	r0, r3
 8001182:	419b      	sbcs	r3, r3
 8001184:	425b      	negs	r3, r3
 8001186:	18e4      	adds	r4, r4, r3
 8001188:	0223      	lsls	r3, r4, #8
 800118a:	d521      	bpl.n	80011d0 <__aeabi_dmul+0x4bc>
 800118c:	2501      	movs	r5, #1
 800118e:	9b01      	ldr	r3, [sp, #4]
 8001190:	2401      	movs	r4, #1
 8001192:	401d      	ands	r5, r3
 8001194:	2300      	movs	r3, #0
 8001196:	2200      	movs	r2, #0
 8001198:	4699      	mov	r9, r3
 800119a:	e622      	b.n	8000de2 <__aeabi_dmul+0xce>
 800119c:	251f      	movs	r5, #31
 800119e:	0021      	movs	r1, r4
 80011a0:	426d      	negs	r5, r5
 80011a2:	1a28      	subs	r0, r5, r0
 80011a4:	40c1      	lsrs	r1, r0
 80011a6:	0008      	movs	r0, r1
 80011a8:	2a20      	cmp	r2, #32
 80011aa:	d01d      	beq.n	80011e8 <__aeabi_dmul+0x4d4>
 80011ac:	355f      	adds	r5, #95	; 0x5f
 80011ae:	1aaa      	subs	r2, r5, r2
 80011b0:	4094      	lsls	r4, r2
 80011b2:	4323      	orrs	r3, r4
 80011b4:	1e5c      	subs	r4, r3, #1
 80011b6:	41a3      	sbcs	r3, r4
 80011b8:	2507      	movs	r5, #7
 80011ba:	4303      	orrs	r3, r0
 80011bc:	401d      	ands	r5, r3
 80011be:	2200      	movs	r2, #0
 80011c0:	2d00      	cmp	r5, #0
 80011c2:	d009      	beq.n	80011d8 <__aeabi_dmul+0x4c4>
 80011c4:	220f      	movs	r2, #15
 80011c6:	2400      	movs	r4, #0
 80011c8:	401a      	ands	r2, r3
 80011ca:	0018      	movs	r0, r3
 80011cc:	2a04      	cmp	r2, #4
 80011ce:	d1d6      	bne.n	800117e <__aeabi_dmul+0x46a>
 80011d0:	0003      	movs	r3, r0
 80011d2:	0765      	lsls	r5, r4, #29
 80011d4:	0264      	lsls	r4, r4, #9
 80011d6:	0b22      	lsrs	r2, r4, #12
 80011d8:	08db      	lsrs	r3, r3, #3
 80011da:	432b      	orrs	r3, r5
 80011dc:	2501      	movs	r5, #1
 80011de:	4699      	mov	r9, r3
 80011e0:	9b01      	ldr	r3, [sp, #4]
 80011e2:	2400      	movs	r4, #0
 80011e4:	401d      	ands	r5, r3
 80011e6:	e5fc      	b.n	8000de2 <__aeabi_dmul+0xce>
 80011e8:	2400      	movs	r4, #0
 80011ea:	e7e2      	b.n	80011b2 <__aeabi_dmul+0x49e>
 80011ec:	2280      	movs	r2, #128	; 0x80
 80011ee:	2501      	movs	r5, #1
 80011f0:	0312      	lsls	r2, r2, #12
 80011f2:	4322      	orrs	r2, r4
 80011f4:	9901      	ldr	r1, [sp, #4]
 80011f6:	0312      	lsls	r2, r2, #12
 80011f8:	0b12      	lsrs	r2, r2, #12
 80011fa:	400d      	ands	r5, r1
 80011fc:	4699      	mov	r9, r3
 80011fe:	4c04      	ldr	r4, [pc, #16]	; (8001210 <__aeabi_dmul+0x4fc>)
 8001200:	e5ef      	b.n	8000de2 <__aeabi_dmul+0xce>
 8001202:	46c0      	nop			; (mov r8, r8)
 8001204:	000003ff 	.word	0x000003ff
 8001208:	feffffff 	.word	0xfeffffff
 800120c:	000007fe 	.word	0x000007fe
 8001210:	000007ff 	.word	0x000007ff

08001214 <__aeabi_dsub>:
 8001214:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001216:	4646      	mov	r6, r8
 8001218:	46d6      	mov	lr, sl
 800121a:	464f      	mov	r7, r9
 800121c:	030c      	lsls	r4, r1, #12
 800121e:	b5c0      	push	{r6, r7, lr}
 8001220:	0fcd      	lsrs	r5, r1, #31
 8001222:	004e      	lsls	r6, r1, #1
 8001224:	0a61      	lsrs	r1, r4, #9
 8001226:	0f44      	lsrs	r4, r0, #29
 8001228:	430c      	orrs	r4, r1
 800122a:	00c1      	lsls	r1, r0, #3
 800122c:	0058      	lsls	r0, r3, #1
 800122e:	0d40      	lsrs	r0, r0, #21
 8001230:	4684      	mov	ip, r0
 8001232:	468a      	mov	sl, r1
 8001234:	000f      	movs	r7, r1
 8001236:	0319      	lsls	r1, r3, #12
 8001238:	0f50      	lsrs	r0, r2, #29
 800123a:	0a49      	lsrs	r1, r1, #9
 800123c:	4301      	orrs	r1, r0
 800123e:	48c6      	ldr	r0, [pc, #792]	; (8001558 <__aeabi_dsub+0x344>)
 8001240:	0d76      	lsrs	r6, r6, #21
 8001242:	46a8      	mov	r8, r5
 8001244:	0fdb      	lsrs	r3, r3, #31
 8001246:	00d2      	lsls	r2, r2, #3
 8001248:	4584      	cmp	ip, r0
 800124a:	d100      	bne.n	800124e <__aeabi_dsub+0x3a>
 800124c:	e0d8      	b.n	8001400 <__aeabi_dsub+0x1ec>
 800124e:	2001      	movs	r0, #1
 8001250:	4043      	eors	r3, r0
 8001252:	42ab      	cmp	r3, r5
 8001254:	d100      	bne.n	8001258 <__aeabi_dsub+0x44>
 8001256:	e0a6      	b.n	80013a6 <__aeabi_dsub+0x192>
 8001258:	4660      	mov	r0, ip
 800125a:	1a35      	subs	r5, r6, r0
 800125c:	2d00      	cmp	r5, #0
 800125e:	dc00      	bgt.n	8001262 <__aeabi_dsub+0x4e>
 8001260:	e105      	b.n	800146e <__aeabi_dsub+0x25a>
 8001262:	2800      	cmp	r0, #0
 8001264:	d110      	bne.n	8001288 <__aeabi_dsub+0x74>
 8001266:	000b      	movs	r3, r1
 8001268:	4313      	orrs	r3, r2
 800126a:	d100      	bne.n	800126e <__aeabi_dsub+0x5a>
 800126c:	e0d7      	b.n	800141e <__aeabi_dsub+0x20a>
 800126e:	1e6b      	subs	r3, r5, #1
 8001270:	2b00      	cmp	r3, #0
 8001272:	d000      	beq.n	8001276 <__aeabi_dsub+0x62>
 8001274:	e14b      	b.n	800150e <__aeabi_dsub+0x2fa>
 8001276:	4653      	mov	r3, sl
 8001278:	1a9f      	subs	r7, r3, r2
 800127a:	45ba      	cmp	sl, r7
 800127c:	4180      	sbcs	r0, r0
 800127e:	1a64      	subs	r4, r4, r1
 8001280:	4240      	negs	r0, r0
 8001282:	1a24      	subs	r4, r4, r0
 8001284:	2601      	movs	r6, #1
 8001286:	e01e      	b.n	80012c6 <__aeabi_dsub+0xb2>
 8001288:	4bb3      	ldr	r3, [pc, #716]	; (8001558 <__aeabi_dsub+0x344>)
 800128a:	429e      	cmp	r6, r3
 800128c:	d048      	beq.n	8001320 <__aeabi_dsub+0x10c>
 800128e:	2380      	movs	r3, #128	; 0x80
 8001290:	041b      	lsls	r3, r3, #16
 8001292:	4319      	orrs	r1, r3
 8001294:	2d38      	cmp	r5, #56	; 0x38
 8001296:	dd00      	ble.n	800129a <__aeabi_dsub+0x86>
 8001298:	e119      	b.n	80014ce <__aeabi_dsub+0x2ba>
 800129a:	2d1f      	cmp	r5, #31
 800129c:	dd00      	ble.n	80012a0 <__aeabi_dsub+0x8c>
 800129e:	e14c      	b.n	800153a <__aeabi_dsub+0x326>
 80012a0:	2320      	movs	r3, #32
 80012a2:	000f      	movs	r7, r1
 80012a4:	1b5b      	subs	r3, r3, r5
 80012a6:	0010      	movs	r0, r2
 80012a8:	409a      	lsls	r2, r3
 80012aa:	409f      	lsls	r7, r3
 80012ac:	40e8      	lsrs	r0, r5
 80012ae:	1e53      	subs	r3, r2, #1
 80012b0:	419a      	sbcs	r2, r3
 80012b2:	40e9      	lsrs	r1, r5
 80012b4:	4307      	orrs	r7, r0
 80012b6:	4317      	orrs	r7, r2
 80012b8:	4653      	mov	r3, sl
 80012ba:	1bdf      	subs	r7, r3, r7
 80012bc:	1a61      	subs	r1, r4, r1
 80012be:	45ba      	cmp	sl, r7
 80012c0:	41a4      	sbcs	r4, r4
 80012c2:	4264      	negs	r4, r4
 80012c4:	1b0c      	subs	r4, r1, r4
 80012c6:	0223      	lsls	r3, r4, #8
 80012c8:	d400      	bmi.n	80012cc <__aeabi_dsub+0xb8>
 80012ca:	e0c5      	b.n	8001458 <__aeabi_dsub+0x244>
 80012cc:	0264      	lsls	r4, r4, #9
 80012ce:	0a65      	lsrs	r5, r4, #9
 80012d0:	2d00      	cmp	r5, #0
 80012d2:	d100      	bne.n	80012d6 <__aeabi_dsub+0xc2>
 80012d4:	e0f6      	b.n	80014c4 <__aeabi_dsub+0x2b0>
 80012d6:	0028      	movs	r0, r5
 80012d8:	f000 fb28 	bl	800192c <__clzsi2>
 80012dc:	0003      	movs	r3, r0
 80012de:	3b08      	subs	r3, #8
 80012e0:	2b1f      	cmp	r3, #31
 80012e2:	dd00      	ble.n	80012e6 <__aeabi_dsub+0xd2>
 80012e4:	e0e9      	b.n	80014ba <__aeabi_dsub+0x2a6>
 80012e6:	2220      	movs	r2, #32
 80012e8:	003c      	movs	r4, r7
 80012ea:	1ad2      	subs	r2, r2, r3
 80012ec:	409d      	lsls	r5, r3
 80012ee:	40d4      	lsrs	r4, r2
 80012f0:	409f      	lsls	r7, r3
 80012f2:	4325      	orrs	r5, r4
 80012f4:	429e      	cmp	r6, r3
 80012f6:	dd00      	ble.n	80012fa <__aeabi_dsub+0xe6>
 80012f8:	e0db      	b.n	80014b2 <__aeabi_dsub+0x29e>
 80012fa:	1b9e      	subs	r6, r3, r6
 80012fc:	1c73      	adds	r3, r6, #1
 80012fe:	2b1f      	cmp	r3, #31
 8001300:	dd00      	ble.n	8001304 <__aeabi_dsub+0xf0>
 8001302:	e10a      	b.n	800151a <__aeabi_dsub+0x306>
 8001304:	2220      	movs	r2, #32
 8001306:	0038      	movs	r0, r7
 8001308:	1ad2      	subs	r2, r2, r3
 800130a:	0029      	movs	r1, r5
 800130c:	4097      	lsls	r7, r2
 800130e:	002c      	movs	r4, r5
 8001310:	4091      	lsls	r1, r2
 8001312:	40d8      	lsrs	r0, r3
 8001314:	1e7a      	subs	r2, r7, #1
 8001316:	4197      	sbcs	r7, r2
 8001318:	40dc      	lsrs	r4, r3
 800131a:	2600      	movs	r6, #0
 800131c:	4301      	orrs	r1, r0
 800131e:	430f      	orrs	r7, r1
 8001320:	077b      	lsls	r3, r7, #29
 8001322:	d009      	beq.n	8001338 <__aeabi_dsub+0x124>
 8001324:	230f      	movs	r3, #15
 8001326:	403b      	ands	r3, r7
 8001328:	2b04      	cmp	r3, #4
 800132a:	d005      	beq.n	8001338 <__aeabi_dsub+0x124>
 800132c:	1d3b      	adds	r3, r7, #4
 800132e:	42bb      	cmp	r3, r7
 8001330:	41bf      	sbcs	r7, r7
 8001332:	427f      	negs	r7, r7
 8001334:	19e4      	adds	r4, r4, r7
 8001336:	001f      	movs	r7, r3
 8001338:	0223      	lsls	r3, r4, #8
 800133a:	d525      	bpl.n	8001388 <__aeabi_dsub+0x174>
 800133c:	4b86      	ldr	r3, [pc, #536]	; (8001558 <__aeabi_dsub+0x344>)
 800133e:	3601      	adds	r6, #1
 8001340:	429e      	cmp	r6, r3
 8001342:	d100      	bne.n	8001346 <__aeabi_dsub+0x132>
 8001344:	e0af      	b.n	80014a6 <__aeabi_dsub+0x292>
 8001346:	4b85      	ldr	r3, [pc, #532]	; (800155c <__aeabi_dsub+0x348>)
 8001348:	2501      	movs	r5, #1
 800134a:	401c      	ands	r4, r3
 800134c:	4643      	mov	r3, r8
 800134e:	0762      	lsls	r2, r4, #29
 8001350:	08ff      	lsrs	r7, r7, #3
 8001352:	0264      	lsls	r4, r4, #9
 8001354:	0576      	lsls	r6, r6, #21
 8001356:	4317      	orrs	r7, r2
 8001358:	0b24      	lsrs	r4, r4, #12
 800135a:	0d76      	lsrs	r6, r6, #21
 800135c:	401d      	ands	r5, r3
 800135e:	2100      	movs	r1, #0
 8001360:	0324      	lsls	r4, r4, #12
 8001362:	0b23      	lsrs	r3, r4, #12
 8001364:	0d0c      	lsrs	r4, r1, #20
 8001366:	4a7e      	ldr	r2, [pc, #504]	; (8001560 <__aeabi_dsub+0x34c>)
 8001368:	0524      	lsls	r4, r4, #20
 800136a:	431c      	orrs	r4, r3
 800136c:	4014      	ands	r4, r2
 800136e:	0533      	lsls	r3, r6, #20
 8001370:	4323      	orrs	r3, r4
 8001372:	005b      	lsls	r3, r3, #1
 8001374:	07ed      	lsls	r5, r5, #31
 8001376:	085b      	lsrs	r3, r3, #1
 8001378:	432b      	orrs	r3, r5
 800137a:	0038      	movs	r0, r7
 800137c:	0019      	movs	r1, r3
 800137e:	bc1c      	pop	{r2, r3, r4}
 8001380:	4690      	mov	r8, r2
 8001382:	4699      	mov	r9, r3
 8001384:	46a2      	mov	sl, r4
 8001386:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001388:	2501      	movs	r5, #1
 800138a:	4643      	mov	r3, r8
 800138c:	0762      	lsls	r2, r4, #29
 800138e:	08ff      	lsrs	r7, r7, #3
 8001390:	4317      	orrs	r7, r2
 8001392:	08e4      	lsrs	r4, r4, #3
 8001394:	401d      	ands	r5, r3
 8001396:	4b70      	ldr	r3, [pc, #448]	; (8001558 <__aeabi_dsub+0x344>)
 8001398:	429e      	cmp	r6, r3
 800139a:	d036      	beq.n	800140a <__aeabi_dsub+0x1f6>
 800139c:	0324      	lsls	r4, r4, #12
 800139e:	0576      	lsls	r6, r6, #21
 80013a0:	0b24      	lsrs	r4, r4, #12
 80013a2:	0d76      	lsrs	r6, r6, #21
 80013a4:	e7db      	b.n	800135e <__aeabi_dsub+0x14a>
 80013a6:	4663      	mov	r3, ip
 80013a8:	1af3      	subs	r3, r6, r3
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	dc00      	bgt.n	80013b0 <__aeabi_dsub+0x19c>
 80013ae:	e094      	b.n	80014da <__aeabi_dsub+0x2c6>
 80013b0:	4660      	mov	r0, ip
 80013b2:	2800      	cmp	r0, #0
 80013b4:	d035      	beq.n	8001422 <__aeabi_dsub+0x20e>
 80013b6:	4868      	ldr	r0, [pc, #416]	; (8001558 <__aeabi_dsub+0x344>)
 80013b8:	4286      	cmp	r6, r0
 80013ba:	d0b1      	beq.n	8001320 <__aeabi_dsub+0x10c>
 80013bc:	2780      	movs	r7, #128	; 0x80
 80013be:	043f      	lsls	r7, r7, #16
 80013c0:	4339      	orrs	r1, r7
 80013c2:	2b38      	cmp	r3, #56	; 0x38
 80013c4:	dc00      	bgt.n	80013c8 <__aeabi_dsub+0x1b4>
 80013c6:	e0fd      	b.n	80015c4 <__aeabi_dsub+0x3b0>
 80013c8:	430a      	orrs	r2, r1
 80013ca:	0017      	movs	r7, r2
 80013cc:	2100      	movs	r1, #0
 80013ce:	1e7a      	subs	r2, r7, #1
 80013d0:	4197      	sbcs	r7, r2
 80013d2:	4457      	add	r7, sl
 80013d4:	4557      	cmp	r7, sl
 80013d6:	4180      	sbcs	r0, r0
 80013d8:	1909      	adds	r1, r1, r4
 80013da:	4244      	negs	r4, r0
 80013dc:	190c      	adds	r4, r1, r4
 80013de:	0223      	lsls	r3, r4, #8
 80013e0:	d53a      	bpl.n	8001458 <__aeabi_dsub+0x244>
 80013e2:	4b5d      	ldr	r3, [pc, #372]	; (8001558 <__aeabi_dsub+0x344>)
 80013e4:	3601      	adds	r6, #1
 80013e6:	429e      	cmp	r6, r3
 80013e8:	d100      	bne.n	80013ec <__aeabi_dsub+0x1d8>
 80013ea:	e14b      	b.n	8001684 <__aeabi_dsub+0x470>
 80013ec:	2201      	movs	r2, #1
 80013ee:	4b5b      	ldr	r3, [pc, #364]	; (800155c <__aeabi_dsub+0x348>)
 80013f0:	401c      	ands	r4, r3
 80013f2:	087b      	lsrs	r3, r7, #1
 80013f4:	4017      	ands	r7, r2
 80013f6:	431f      	orrs	r7, r3
 80013f8:	07e2      	lsls	r2, r4, #31
 80013fa:	4317      	orrs	r7, r2
 80013fc:	0864      	lsrs	r4, r4, #1
 80013fe:	e78f      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001400:	0008      	movs	r0, r1
 8001402:	4310      	orrs	r0, r2
 8001404:	d000      	beq.n	8001408 <__aeabi_dsub+0x1f4>
 8001406:	e724      	b.n	8001252 <__aeabi_dsub+0x3e>
 8001408:	e721      	b.n	800124e <__aeabi_dsub+0x3a>
 800140a:	0023      	movs	r3, r4
 800140c:	433b      	orrs	r3, r7
 800140e:	d100      	bne.n	8001412 <__aeabi_dsub+0x1fe>
 8001410:	e1b9      	b.n	8001786 <__aeabi_dsub+0x572>
 8001412:	2280      	movs	r2, #128	; 0x80
 8001414:	0312      	lsls	r2, r2, #12
 8001416:	4314      	orrs	r4, r2
 8001418:	0324      	lsls	r4, r4, #12
 800141a:	0b24      	lsrs	r4, r4, #12
 800141c:	e79f      	b.n	800135e <__aeabi_dsub+0x14a>
 800141e:	002e      	movs	r6, r5
 8001420:	e77e      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001422:	0008      	movs	r0, r1
 8001424:	4310      	orrs	r0, r2
 8001426:	d100      	bne.n	800142a <__aeabi_dsub+0x216>
 8001428:	e0ca      	b.n	80015c0 <__aeabi_dsub+0x3ac>
 800142a:	1e58      	subs	r0, r3, #1
 800142c:	4684      	mov	ip, r0
 800142e:	2800      	cmp	r0, #0
 8001430:	d000      	beq.n	8001434 <__aeabi_dsub+0x220>
 8001432:	e0e7      	b.n	8001604 <__aeabi_dsub+0x3f0>
 8001434:	4452      	add	r2, sl
 8001436:	4552      	cmp	r2, sl
 8001438:	4180      	sbcs	r0, r0
 800143a:	1864      	adds	r4, r4, r1
 800143c:	4240      	negs	r0, r0
 800143e:	1824      	adds	r4, r4, r0
 8001440:	0017      	movs	r7, r2
 8001442:	2601      	movs	r6, #1
 8001444:	0223      	lsls	r3, r4, #8
 8001446:	d507      	bpl.n	8001458 <__aeabi_dsub+0x244>
 8001448:	2602      	movs	r6, #2
 800144a:	e7cf      	b.n	80013ec <__aeabi_dsub+0x1d8>
 800144c:	4664      	mov	r4, ip
 800144e:	432c      	orrs	r4, r5
 8001450:	d100      	bne.n	8001454 <__aeabi_dsub+0x240>
 8001452:	e1b3      	b.n	80017bc <__aeabi_dsub+0x5a8>
 8001454:	002c      	movs	r4, r5
 8001456:	4667      	mov	r7, ip
 8001458:	077b      	lsls	r3, r7, #29
 800145a:	d000      	beq.n	800145e <__aeabi_dsub+0x24a>
 800145c:	e762      	b.n	8001324 <__aeabi_dsub+0x110>
 800145e:	0763      	lsls	r3, r4, #29
 8001460:	08ff      	lsrs	r7, r7, #3
 8001462:	431f      	orrs	r7, r3
 8001464:	2501      	movs	r5, #1
 8001466:	4643      	mov	r3, r8
 8001468:	08e4      	lsrs	r4, r4, #3
 800146a:	401d      	ands	r5, r3
 800146c:	e793      	b.n	8001396 <__aeabi_dsub+0x182>
 800146e:	2d00      	cmp	r5, #0
 8001470:	d178      	bne.n	8001564 <__aeabi_dsub+0x350>
 8001472:	1c75      	adds	r5, r6, #1
 8001474:	056d      	lsls	r5, r5, #21
 8001476:	0d6d      	lsrs	r5, r5, #21
 8001478:	2d01      	cmp	r5, #1
 800147a:	dc00      	bgt.n	800147e <__aeabi_dsub+0x26a>
 800147c:	e0f2      	b.n	8001664 <__aeabi_dsub+0x450>
 800147e:	4650      	mov	r0, sl
 8001480:	1a80      	subs	r0, r0, r2
 8001482:	4582      	cmp	sl, r0
 8001484:	41bf      	sbcs	r7, r7
 8001486:	1a65      	subs	r5, r4, r1
 8001488:	427f      	negs	r7, r7
 800148a:	1bed      	subs	r5, r5, r7
 800148c:	4684      	mov	ip, r0
 800148e:	0228      	lsls	r0, r5, #8
 8001490:	d400      	bmi.n	8001494 <__aeabi_dsub+0x280>
 8001492:	e08c      	b.n	80015ae <__aeabi_dsub+0x39a>
 8001494:	4650      	mov	r0, sl
 8001496:	1a17      	subs	r7, r2, r0
 8001498:	42ba      	cmp	r2, r7
 800149a:	4192      	sbcs	r2, r2
 800149c:	1b0c      	subs	r4, r1, r4
 800149e:	4255      	negs	r5, r2
 80014a0:	1b65      	subs	r5, r4, r5
 80014a2:	4698      	mov	r8, r3
 80014a4:	e714      	b.n	80012d0 <__aeabi_dsub+0xbc>
 80014a6:	2501      	movs	r5, #1
 80014a8:	4643      	mov	r3, r8
 80014aa:	2400      	movs	r4, #0
 80014ac:	401d      	ands	r5, r3
 80014ae:	2700      	movs	r7, #0
 80014b0:	e755      	b.n	800135e <__aeabi_dsub+0x14a>
 80014b2:	4c2a      	ldr	r4, [pc, #168]	; (800155c <__aeabi_dsub+0x348>)
 80014b4:	1af6      	subs	r6, r6, r3
 80014b6:	402c      	ands	r4, r5
 80014b8:	e732      	b.n	8001320 <__aeabi_dsub+0x10c>
 80014ba:	003d      	movs	r5, r7
 80014bc:	3828      	subs	r0, #40	; 0x28
 80014be:	4085      	lsls	r5, r0
 80014c0:	2700      	movs	r7, #0
 80014c2:	e717      	b.n	80012f4 <__aeabi_dsub+0xe0>
 80014c4:	0038      	movs	r0, r7
 80014c6:	f000 fa31 	bl	800192c <__clzsi2>
 80014ca:	3020      	adds	r0, #32
 80014cc:	e706      	b.n	80012dc <__aeabi_dsub+0xc8>
 80014ce:	430a      	orrs	r2, r1
 80014d0:	0017      	movs	r7, r2
 80014d2:	2100      	movs	r1, #0
 80014d4:	1e7a      	subs	r2, r7, #1
 80014d6:	4197      	sbcs	r7, r2
 80014d8:	e6ee      	b.n	80012b8 <__aeabi_dsub+0xa4>
 80014da:	2b00      	cmp	r3, #0
 80014dc:	d000      	beq.n	80014e0 <__aeabi_dsub+0x2cc>
 80014de:	e0e5      	b.n	80016ac <__aeabi_dsub+0x498>
 80014e0:	1c73      	adds	r3, r6, #1
 80014e2:	469c      	mov	ip, r3
 80014e4:	055b      	lsls	r3, r3, #21
 80014e6:	0d5b      	lsrs	r3, r3, #21
 80014e8:	2b01      	cmp	r3, #1
 80014ea:	dc00      	bgt.n	80014ee <__aeabi_dsub+0x2da>
 80014ec:	e09f      	b.n	800162e <__aeabi_dsub+0x41a>
 80014ee:	4b1a      	ldr	r3, [pc, #104]	; (8001558 <__aeabi_dsub+0x344>)
 80014f0:	459c      	cmp	ip, r3
 80014f2:	d100      	bne.n	80014f6 <__aeabi_dsub+0x2e2>
 80014f4:	e0c5      	b.n	8001682 <__aeabi_dsub+0x46e>
 80014f6:	4452      	add	r2, sl
 80014f8:	4552      	cmp	r2, sl
 80014fa:	4180      	sbcs	r0, r0
 80014fc:	1864      	adds	r4, r4, r1
 80014fe:	4240      	negs	r0, r0
 8001500:	1824      	adds	r4, r4, r0
 8001502:	07e7      	lsls	r7, r4, #31
 8001504:	0852      	lsrs	r2, r2, #1
 8001506:	4317      	orrs	r7, r2
 8001508:	0864      	lsrs	r4, r4, #1
 800150a:	4666      	mov	r6, ip
 800150c:	e708      	b.n	8001320 <__aeabi_dsub+0x10c>
 800150e:	4812      	ldr	r0, [pc, #72]	; (8001558 <__aeabi_dsub+0x344>)
 8001510:	4285      	cmp	r5, r0
 8001512:	d100      	bne.n	8001516 <__aeabi_dsub+0x302>
 8001514:	e085      	b.n	8001622 <__aeabi_dsub+0x40e>
 8001516:	001d      	movs	r5, r3
 8001518:	e6bc      	b.n	8001294 <__aeabi_dsub+0x80>
 800151a:	0029      	movs	r1, r5
 800151c:	3e1f      	subs	r6, #31
 800151e:	40f1      	lsrs	r1, r6
 8001520:	2b20      	cmp	r3, #32
 8001522:	d100      	bne.n	8001526 <__aeabi_dsub+0x312>
 8001524:	e07f      	b.n	8001626 <__aeabi_dsub+0x412>
 8001526:	2240      	movs	r2, #64	; 0x40
 8001528:	1ad3      	subs	r3, r2, r3
 800152a:	409d      	lsls	r5, r3
 800152c:	432f      	orrs	r7, r5
 800152e:	1e7d      	subs	r5, r7, #1
 8001530:	41af      	sbcs	r7, r5
 8001532:	2400      	movs	r4, #0
 8001534:	430f      	orrs	r7, r1
 8001536:	2600      	movs	r6, #0
 8001538:	e78e      	b.n	8001458 <__aeabi_dsub+0x244>
 800153a:	002b      	movs	r3, r5
 800153c:	000f      	movs	r7, r1
 800153e:	3b20      	subs	r3, #32
 8001540:	40df      	lsrs	r7, r3
 8001542:	2d20      	cmp	r5, #32
 8001544:	d071      	beq.n	800162a <__aeabi_dsub+0x416>
 8001546:	2340      	movs	r3, #64	; 0x40
 8001548:	1b5d      	subs	r5, r3, r5
 800154a:	40a9      	lsls	r1, r5
 800154c:	430a      	orrs	r2, r1
 800154e:	1e51      	subs	r1, r2, #1
 8001550:	418a      	sbcs	r2, r1
 8001552:	2100      	movs	r1, #0
 8001554:	4317      	orrs	r7, r2
 8001556:	e6af      	b.n	80012b8 <__aeabi_dsub+0xa4>
 8001558:	000007ff 	.word	0x000007ff
 800155c:	ff7fffff 	.word	0xff7fffff
 8001560:	800fffff 	.word	0x800fffff
 8001564:	2e00      	cmp	r6, #0
 8001566:	d03e      	beq.n	80015e6 <__aeabi_dsub+0x3d2>
 8001568:	4eb3      	ldr	r6, [pc, #716]	; (8001838 <__aeabi_dsub+0x624>)
 800156a:	45b4      	cmp	ip, r6
 800156c:	d045      	beq.n	80015fa <__aeabi_dsub+0x3e6>
 800156e:	2680      	movs	r6, #128	; 0x80
 8001570:	0436      	lsls	r6, r6, #16
 8001572:	426d      	negs	r5, r5
 8001574:	4334      	orrs	r4, r6
 8001576:	2d38      	cmp	r5, #56	; 0x38
 8001578:	dd00      	ble.n	800157c <__aeabi_dsub+0x368>
 800157a:	e0a8      	b.n	80016ce <__aeabi_dsub+0x4ba>
 800157c:	2d1f      	cmp	r5, #31
 800157e:	dd00      	ble.n	8001582 <__aeabi_dsub+0x36e>
 8001580:	e11f      	b.n	80017c2 <__aeabi_dsub+0x5ae>
 8001582:	2620      	movs	r6, #32
 8001584:	0027      	movs	r7, r4
 8001586:	4650      	mov	r0, sl
 8001588:	1b76      	subs	r6, r6, r5
 800158a:	40b7      	lsls	r7, r6
 800158c:	40e8      	lsrs	r0, r5
 800158e:	4307      	orrs	r7, r0
 8001590:	4650      	mov	r0, sl
 8001592:	40b0      	lsls	r0, r6
 8001594:	1e46      	subs	r6, r0, #1
 8001596:	41b0      	sbcs	r0, r6
 8001598:	40ec      	lsrs	r4, r5
 800159a:	4338      	orrs	r0, r7
 800159c:	1a17      	subs	r7, r2, r0
 800159e:	42ba      	cmp	r2, r7
 80015a0:	4192      	sbcs	r2, r2
 80015a2:	1b0c      	subs	r4, r1, r4
 80015a4:	4252      	negs	r2, r2
 80015a6:	1aa4      	subs	r4, r4, r2
 80015a8:	4666      	mov	r6, ip
 80015aa:	4698      	mov	r8, r3
 80015ac:	e68b      	b.n	80012c6 <__aeabi_dsub+0xb2>
 80015ae:	4664      	mov	r4, ip
 80015b0:	4667      	mov	r7, ip
 80015b2:	432c      	orrs	r4, r5
 80015b4:	d000      	beq.n	80015b8 <__aeabi_dsub+0x3a4>
 80015b6:	e68b      	b.n	80012d0 <__aeabi_dsub+0xbc>
 80015b8:	2500      	movs	r5, #0
 80015ba:	2600      	movs	r6, #0
 80015bc:	2700      	movs	r7, #0
 80015be:	e6ea      	b.n	8001396 <__aeabi_dsub+0x182>
 80015c0:	001e      	movs	r6, r3
 80015c2:	e6ad      	b.n	8001320 <__aeabi_dsub+0x10c>
 80015c4:	2b1f      	cmp	r3, #31
 80015c6:	dc60      	bgt.n	800168a <__aeabi_dsub+0x476>
 80015c8:	2720      	movs	r7, #32
 80015ca:	1af8      	subs	r0, r7, r3
 80015cc:	000f      	movs	r7, r1
 80015ce:	4684      	mov	ip, r0
 80015d0:	4087      	lsls	r7, r0
 80015d2:	0010      	movs	r0, r2
 80015d4:	40d8      	lsrs	r0, r3
 80015d6:	4307      	orrs	r7, r0
 80015d8:	4660      	mov	r0, ip
 80015da:	4082      	lsls	r2, r0
 80015dc:	1e50      	subs	r0, r2, #1
 80015de:	4182      	sbcs	r2, r0
 80015e0:	40d9      	lsrs	r1, r3
 80015e2:	4317      	orrs	r7, r2
 80015e4:	e6f5      	b.n	80013d2 <__aeabi_dsub+0x1be>
 80015e6:	0026      	movs	r6, r4
 80015e8:	4650      	mov	r0, sl
 80015ea:	4306      	orrs	r6, r0
 80015ec:	d005      	beq.n	80015fa <__aeabi_dsub+0x3e6>
 80015ee:	43ed      	mvns	r5, r5
 80015f0:	2d00      	cmp	r5, #0
 80015f2:	d0d3      	beq.n	800159c <__aeabi_dsub+0x388>
 80015f4:	4e90      	ldr	r6, [pc, #576]	; (8001838 <__aeabi_dsub+0x624>)
 80015f6:	45b4      	cmp	ip, r6
 80015f8:	d1bd      	bne.n	8001576 <__aeabi_dsub+0x362>
 80015fa:	000c      	movs	r4, r1
 80015fc:	0017      	movs	r7, r2
 80015fe:	4666      	mov	r6, ip
 8001600:	4698      	mov	r8, r3
 8001602:	e68d      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001604:	488c      	ldr	r0, [pc, #560]	; (8001838 <__aeabi_dsub+0x624>)
 8001606:	4283      	cmp	r3, r0
 8001608:	d00b      	beq.n	8001622 <__aeabi_dsub+0x40e>
 800160a:	4663      	mov	r3, ip
 800160c:	e6d9      	b.n	80013c2 <__aeabi_dsub+0x1ae>
 800160e:	2d00      	cmp	r5, #0
 8001610:	d000      	beq.n	8001614 <__aeabi_dsub+0x400>
 8001612:	e096      	b.n	8001742 <__aeabi_dsub+0x52e>
 8001614:	0008      	movs	r0, r1
 8001616:	4310      	orrs	r0, r2
 8001618:	d100      	bne.n	800161c <__aeabi_dsub+0x408>
 800161a:	e0e2      	b.n	80017e2 <__aeabi_dsub+0x5ce>
 800161c:	000c      	movs	r4, r1
 800161e:	0017      	movs	r7, r2
 8001620:	4698      	mov	r8, r3
 8001622:	4e85      	ldr	r6, [pc, #532]	; (8001838 <__aeabi_dsub+0x624>)
 8001624:	e67c      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001626:	2500      	movs	r5, #0
 8001628:	e780      	b.n	800152c <__aeabi_dsub+0x318>
 800162a:	2100      	movs	r1, #0
 800162c:	e78e      	b.n	800154c <__aeabi_dsub+0x338>
 800162e:	0023      	movs	r3, r4
 8001630:	4650      	mov	r0, sl
 8001632:	4303      	orrs	r3, r0
 8001634:	2e00      	cmp	r6, #0
 8001636:	d000      	beq.n	800163a <__aeabi_dsub+0x426>
 8001638:	e0a8      	b.n	800178c <__aeabi_dsub+0x578>
 800163a:	2b00      	cmp	r3, #0
 800163c:	d100      	bne.n	8001640 <__aeabi_dsub+0x42c>
 800163e:	e0de      	b.n	80017fe <__aeabi_dsub+0x5ea>
 8001640:	000b      	movs	r3, r1
 8001642:	4313      	orrs	r3, r2
 8001644:	d100      	bne.n	8001648 <__aeabi_dsub+0x434>
 8001646:	e66b      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001648:	4452      	add	r2, sl
 800164a:	4552      	cmp	r2, sl
 800164c:	4180      	sbcs	r0, r0
 800164e:	1864      	adds	r4, r4, r1
 8001650:	4240      	negs	r0, r0
 8001652:	1824      	adds	r4, r4, r0
 8001654:	0017      	movs	r7, r2
 8001656:	0223      	lsls	r3, r4, #8
 8001658:	d400      	bmi.n	800165c <__aeabi_dsub+0x448>
 800165a:	e6fd      	b.n	8001458 <__aeabi_dsub+0x244>
 800165c:	4b77      	ldr	r3, [pc, #476]	; (800183c <__aeabi_dsub+0x628>)
 800165e:	4666      	mov	r6, ip
 8001660:	401c      	ands	r4, r3
 8001662:	e65d      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001664:	0025      	movs	r5, r4
 8001666:	4650      	mov	r0, sl
 8001668:	4305      	orrs	r5, r0
 800166a:	2e00      	cmp	r6, #0
 800166c:	d1cf      	bne.n	800160e <__aeabi_dsub+0x3fa>
 800166e:	2d00      	cmp	r5, #0
 8001670:	d14f      	bne.n	8001712 <__aeabi_dsub+0x4fe>
 8001672:	000c      	movs	r4, r1
 8001674:	4314      	orrs	r4, r2
 8001676:	d100      	bne.n	800167a <__aeabi_dsub+0x466>
 8001678:	e0a0      	b.n	80017bc <__aeabi_dsub+0x5a8>
 800167a:	000c      	movs	r4, r1
 800167c:	0017      	movs	r7, r2
 800167e:	4698      	mov	r8, r3
 8001680:	e64e      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001682:	4666      	mov	r6, ip
 8001684:	2400      	movs	r4, #0
 8001686:	2700      	movs	r7, #0
 8001688:	e685      	b.n	8001396 <__aeabi_dsub+0x182>
 800168a:	001f      	movs	r7, r3
 800168c:	0008      	movs	r0, r1
 800168e:	3f20      	subs	r7, #32
 8001690:	40f8      	lsrs	r0, r7
 8001692:	0007      	movs	r7, r0
 8001694:	2b20      	cmp	r3, #32
 8001696:	d100      	bne.n	800169a <__aeabi_dsub+0x486>
 8001698:	e08e      	b.n	80017b8 <__aeabi_dsub+0x5a4>
 800169a:	2040      	movs	r0, #64	; 0x40
 800169c:	1ac3      	subs	r3, r0, r3
 800169e:	4099      	lsls	r1, r3
 80016a0:	430a      	orrs	r2, r1
 80016a2:	1e51      	subs	r1, r2, #1
 80016a4:	418a      	sbcs	r2, r1
 80016a6:	2100      	movs	r1, #0
 80016a8:	4317      	orrs	r7, r2
 80016aa:	e692      	b.n	80013d2 <__aeabi_dsub+0x1be>
 80016ac:	2e00      	cmp	r6, #0
 80016ae:	d114      	bne.n	80016da <__aeabi_dsub+0x4c6>
 80016b0:	0026      	movs	r6, r4
 80016b2:	4650      	mov	r0, sl
 80016b4:	4306      	orrs	r6, r0
 80016b6:	d062      	beq.n	800177e <__aeabi_dsub+0x56a>
 80016b8:	43db      	mvns	r3, r3
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d15c      	bne.n	8001778 <__aeabi_dsub+0x564>
 80016be:	1887      	adds	r7, r0, r2
 80016c0:	4297      	cmp	r7, r2
 80016c2:	4192      	sbcs	r2, r2
 80016c4:	1864      	adds	r4, r4, r1
 80016c6:	4252      	negs	r2, r2
 80016c8:	18a4      	adds	r4, r4, r2
 80016ca:	4666      	mov	r6, ip
 80016cc:	e687      	b.n	80013de <__aeabi_dsub+0x1ca>
 80016ce:	4650      	mov	r0, sl
 80016d0:	4320      	orrs	r0, r4
 80016d2:	1e44      	subs	r4, r0, #1
 80016d4:	41a0      	sbcs	r0, r4
 80016d6:	2400      	movs	r4, #0
 80016d8:	e760      	b.n	800159c <__aeabi_dsub+0x388>
 80016da:	4e57      	ldr	r6, [pc, #348]	; (8001838 <__aeabi_dsub+0x624>)
 80016dc:	45b4      	cmp	ip, r6
 80016de:	d04e      	beq.n	800177e <__aeabi_dsub+0x56a>
 80016e0:	2680      	movs	r6, #128	; 0x80
 80016e2:	0436      	lsls	r6, r6, #16
 80016e4:	425b      	negs	r3, r3
 80016e6:	4334      	orrs	r4, r6
 80016e8:	2b38      	cmp	r3, #56	; 0x38
 80016ea:	dd00      	ble.n	80016ee <__aeabi_dsub+0x4da>
 80016ec:	e07f      	b.n	80017ee <__aeabi_dsub+0x5da>
 80016ee:	2b1f      	cmp	r3, #31
 80016f0:	dd00      	ble.n	80016f4 <__aeabi_dsub+0x4e0>
 80016f2:	e08b      	b.n	800180c <__aeabi_dsub+0x5f8>
 80016f4:	2620      	movs	r6, #32
 80016f6:	0027      	movs	r7, r4
 80016f8:	4650      	mov	r0, sl
 80016fa:	1af6      	subs	r6, r6, r3
 80016fc:	40b7      	lsls	r7, r6
 80016fe:	40d8      	lsrs	r0, r3
 8001700:	4307      	orrs	r7, r0
 8001702:	4650      	mov	r0, sl
 8001704:	40b0      	lsls	r0, r6
 8001706:	1e46      	subs	r6, r0, #1
 8001708:	41b0      	sbcs	r0, r6
 800170a:	4307      	orrs	r7, r0
 800170c:	40dc      	lsrs	r4, r3
 800170e:	18bf      	adds	r7, r7, r2
 8001710:	e7d6      	b.n	80016c0 <__aeabi_dsub+0x4ac>
 8001712:	000d      	movs	r5, r1
 8001714:	4315      	orrs	r5, r2
 8001716:	d100      	bne.n	800171a <__aeabi_dsub+0x506>
 8001718:	e602      	b.n	8001320 <__aeabi_dsub+0x10c>
 800171a:	4650      	mov	r0, sl
 800171c:	1a80      	subs	r0, r0, r2
 800171e:	4582      	cmp	sl, r0
 8001720:	41bf      	sbcs	r7, r7
 8001722:	1a65      	subs	r5, r4, r1
 8001724:	427f      	negs	r7, r7
 8001726:	1bed      	subs	r5, r5, r7
 8001728:	4684      	mov	ip, r0
 800172a:	0228      	lsls	r0, r5, #8
 800172c:	d400      	bmi.n	8001730 <__aeabi_dsub+0x51c>
 800172e:	e68d      	b.n	800144c <__aeabi_dsub+0x238>
 8001730:	4650      	mov	r0, sl
 8001732:	1a17      	subs	r7, r2, r0
 8001734:	42ba      	cmp	r2, r7
 8001736:	4192      	sbcs	r2, r2
 8001738:	1b0c      	subs	r4, r1, r4
 800173a:	4252      	negs	r2, r2
 800173c:	1aa4      	subs	r4, r4, r2
 800173e:	4698      	mov	r8, r3
 8001740:	e5ee      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001742:	000d      	movs	r5, r1
 8001744:	4315      	orrs	r5, r2
 8001746:	d100      	bne.n	800174a <__aeabi_dsub+0x536>
 8001748:	e76b      	b.n	8001622 <__aeabi_dsub+0x40e>
 800174a:	4650      	mov	r0, sl
 800174c:	0767      	lsls	r7, r4, #29
 800174e:	08c0      	lsrs	r0, r0, #3
 8001750:	4307      	orrs	r7, r0
 8001752:	2080      	movs	r0, #128	; 0x80
 8001754:	08e4      	lsrs	r4, r4, #3
 8001756:	0300      	lsls	r0, r0, #12
 8001758:	4204      	tst	r4, r0
 800175a:	d007      	beq.n	800176c <__aeabi_dsub+0x558>
 800175c:	08cd      	lsrs	r5, r1, #3
 800175e:	4205      	tst	r5, r0
 8001760:	d104      	bne.n	800176c <__aeabi_dsub+0x558>
 8001762:	002c      	movs	r4, r5
 8001764:	4698      	mov	r8, r3
 8001766:	08d7      	lsrs	r7, r2, #3
 8001768:	0749      	lsls	r1, r1, #29
 800176a:	430f      	orrs	r7, r1
 800176c:	0f7b      	lsrs	r3, r7, #29
 800176e:	00e4      	lsls	r4, r4, #3
 8001770:	431c      	orrs	r4, r3
 8001772:	00ff      	lsls	r7, r7, #3
 8001774:	4e30      	ldr	r6, [pc, #192]	; (8001838 <__aeabi_dsub+0x624>)
 8001776:	e5d3      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001778:	4e2f      	ldr	r6, [pc, #188]	; (8001838 <__aeabi_dsub+0x624>)
 800177a:	45b4      	cmp	ip, r6
 800177c:	d1b4      	bne.n	80016e8 <__aeabi_dsub+0x4d4>
 800177e:	000c      	movs	r4, r1
 8001780:	0017      	movs	r7, r2
 8001782:	4666      	mov	r6, ip
 8001784:	e5cc      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001786:	2700      	movs	r7, #0
 8001788:	2400      	movs	r4, #0
 800178a:	e5e8      	b.n	800135e <__aeabi_dsub+0x14a>
 800178c:	2b00      	cmp	r3, #0
 800178e:	d039      	beq.n	8001804 <__aeabi_dsub+0x5f0>
 8001790:	000b      	movs	r3, r1
 8001792:	4313      	orrs	r3, r2
 8001794:	d100      	bne.n	8001798 <__aeabi_dsub+0x584>
 8001796:	e744      	b.n	8001622 <__aeabi_dsub+0x40e>
 8001798:	08c0      	lsrs	r0, r0, #3
 800179a:	0767      	lsls	r7, r4, #29
 800179c:	4307      	orrs	r7, r0
 800179e:	2080      	movs	r0, #128	; 0x80
 80017a0:	08e4      	lsrs	r4, r4, #3
 80017a2:	0300      	lsls	r0, r0, #12
 80017a4:	4204      	tst	r4, r0
 80017a6:	d0e1      	beq.n	800176c <__aeabi_dsub+0x558>
 80017a8:	08cb      	lsrs	r3, r1, #3
 80017aa:	4203      	tst	r3, r0
 80017ac:	d1de      	bne.n	800176c <__aeabi_dsub+0x558>
 80017ae:	08d7      	lsrs	r7, r2, #3
 80017b0:	0749      	lsls	r1, r1, #29
 80017b2:	430f      	orrs	r7, r1
 80017b4:	001c      	movs	r4, r3
 80017b6:	e7d9      	b.n	800176c <__aeabi_dsub+0x558>
 80017b8:	2100      	movs	r1, #0
 80017ba:	e771      	b.n	80016a0 <__aeabi_dsub+0x48c>
 80017bc:	2500      	movs	r5, #0
 80017be:	2700      	movs	r7, #0
 80017c0:	e5e9      	b.n	8001396 <__aeabi_dsub+0x182>
 80017c2:	002e      	movs	r6, r5
 80017c4:	0027      	movs	r7, r4
 80017c6:	3e20      	subs	r6, #32
 80017c8:	40f7      	lsrs	r7, r6
 80017ca:	2d20      	cmp	r5, #32
 80017cc:	d02f      	beq.n	800182e <__aeabi_dsub+0x61a>
 80017ce:	2640      	movs	r6, #64	; 0x40
 80017d0:	1b75      	subs	r5, r6, r5
 80017d2:	40ac      	lsls	r4, r5
 80017d4:	4650      	mov	r0, sl
 80017d6:	4320      	orrs	r0, r4
 80017d8:	1e44      	subs	r4, r0, #1
 80017da:	41a0      	sbcs	r0, r4
 80017dc:	2400      	movs	r4, #0
 80017de:	4338      	orrs	r0, r7
 80017e0:	e6dc      	b.n	800159c <__aeabi_dsub+0x388>
 80017e2:	2480      	movs	r4, #128	; 0x80
 80017e4:	2500      	movs	r5, #0
 80017e6:	0324      	lsls	r4, r4, #12
 80017e8:	4e13      	ldr	r6, [pc, #76]	; (8001838 <__aeabi_dsub+0x624>)
 80017ea:	2700      	movs	r7, #0
 80017ec:	e5d3      	b.n	8001396 <__aeabi_dsub+0x182>
 80017ee:	4650      	mov	r0, sl
 80017f0:	4320      	orrs	r0, r4
 80017f2:	0007      	movs	r7, r0
 80017f4:	1e78      	subs	r0, r7, #1
 80017f6:	4187      	sbcs	r7, r0
 80017f8:	2400      	movs	r4, #0
 80017fa:	18bf      	adds	r7, r7, r2
 80017fc:	e760      	b.n	80016c0 <__aeabi_dsub+0x4ac>
 80017fe:	000c      	movs	r4, r1
 8001800:	0017      	movs	r7, r2
 8001802:	e58d      	b.n	8001320 <__aeabi_dsub+0x10c>
 8001804:	000c      	movs	r4, r1
 8001806:	0017      	movs	r7, r2
 8001808:	4e0b      	ldr	r6, [pc, #44]	; (8001838 <__aeabi_dsub+0x624>)
 800180a:	e589      	b.n	8001320 <__aeabi_dsub+0x10c>
 800180c:	001e      	movs	r6, r3
 800180e:	0027      	movs	r7, r4
 8001810:	3e20      	subs	r6, #32
 8001812:	40f7      	lsrs	r7, r6
 8001814:	2b20      	cmp	r3, #32
 8001816:	d00c      	beq.n	8001832 <__aeabi_dsub+0x61e>
 8001818:	2640      	movs	r6, #64	; 0x40
 800181a:	1af3      	subs	r3, r6, r3
 800181c:	409c      	lsls	r4, r3
 800181e:	4650      	mov	r0, sl
 8001820:	4320      	orrs	r0, r4
 8001822:	1e44      	subs	r4, r0, #1
 8001824:	41a0      	sbcs	r0, r4
 8001826:	4307      	orrs	r7, r0
 8001828:	2400      	movs	r4, #0
 800182a:	18bf      	adds	r7, r7, r2
 800182c:	e748      	b.n	80016c0 <__aeabi_dsub+0x4ac>
 800182e:	2400      	movs	r4, #0
 8001830:	e7d0      	b.n	80017d4 <__aeabi_dsub+0x5c0>
 8001832:	2400      	movs	r4, #0
 8001834:	e7f3      	b.n	800181e <__aeabi_dsub+0x60a>
 8001836:	46c0      	nop			; (mov r8, r8)
 8001838:	000007ff 	.word	0x000007ff
 800183c:	ff7fffff 	.word	0xff7fffff

08001840 <__aeabi_d2iz>:
 8001840:	b530      	push	{r4, r5, lr}
 8001842:	4d13      	ldr	r5, [pc, #76]	; (8001890 <__aeabi_d2iz+0x50>)
 8001844:	030a      	lsls	r2, r1, #12
 8001846:	004b      	lsls	r3, r1, #1
 8001848:	0b12      	lsrs	r2, r2, #12
 800184a:	0d5b      	lsrs	r3, r3, #21
 800184c:	0fc9      	lsrs	r1, r1, #31
 800184e:	2400      	movs	r4, #0
 8001850:	42ab      	cmp	r3, r5
 8001852:	dd10      	ble.n	8001876 <__aeabi_d2iz+0x36>
 8001854:	4c0f      	ldr	r4, [pc, #60]	; (8001894 <__aeabi_d2iz+0x54>)
 8001856:	42a3      	cmp	r3, r4
 8001858:	dc0f      	bgt.n	800187a <__aeabi_d2iz+0x3a>
 800185a:	2480      	movs	r4, #128	; 0x80
 800185c:	4d0e      	ldr	r5, [pc, #56]	; (8001898 <__aeabi_d2iz+0x58>)
 800185e:	0364      	lsls	r4, r4, #13
 8001860:	4322      	orrs	r2, r4
 8001862:	1aed      	subs	r5, r5, r3
 8001864:	2d1f      	cmp	r5, #31
 8001866:	dd0b      	ble.n	8001880 <__aeabi_d2iz+0x40>
 8001868:	480c      	ldr	r0, [pc, #48]	; (800189c <__aeabi_d2iz+0x5c>)
 800186a:	1ac3      	subs	r3, r0, r3
 800186c:	40da      	lsrs	r2, r3
 800186e:	4254      	negs	r4, r2
 8001870:	2900      	cmp	r1, #0
 8001872:	d100      	bne.n	8001876 <__aeabi_d2iz+0x36>
 8001874:	0014      	movs	r4, r2
 8001876:	0020      	movs	r0, r4
 8001878:	bd30      	pop	{r4, r5, pc}
 800187a:	4b09      	ldr	r3, [pc, #36]	; (80018a0 <__aeabi_d2iz+0x60>)
 800187c:	18cc      	adds	r4, r1, r3
 800187e:	e7fa      	b.n	8001876 <__aeabi_d2iz+0x36>
 8001880:	4c08      	ldr	r4, [pc, #32]	; (80018a4 <__aeabi_d2iz+0x64>)
 8001882:	40e8      	lsrs	r0, r5
 8001884:	46a4      	mov	ip, r4
 8001886:	4463      	add	r3, ip
 8001888:	409a      	lsls	r2, r3
 800188a:	4302      	orrs	r2, r0
 800188c:	e7ef      	b.n	800186e <__aeabi_d2iz+0x2e>
 800188e:	46c0      	nop			; (mov r8, r8)
 8001890:	000003fe 	.word	0x000003fe
 8001894:	0000041d 	.word	0x0000041d
 8001898:	00000433 	.word	0x00000433
 800189c:	00000413 	.word	0x00000413
 80018a0:	7fffffff 	.word	0x7fffffff
 80018a4:	fffffbed 	.word	0xfffffbed

080018a8 <__aeabi_i2d>:
 80018a8:	b570      	push	{r4, r5, r6, lr}
 80018aa:	2800      	cmp	r0, #0
 80018ac:	d030      	beq.n	8001910 <__aeabi_i2d+0x68>
 80018ae:	17c3      	asrs	r3, r0, #31
 80018b0:	18c4      	adds	r4, r0, r3
 80018b2:	405c      	eors	r4, r3
 80018b4:	0fc5      	lsrs	r5, r0, #31
 80018b6:	0020      	movs	r0, r4
 80018b8:	f000 f838 	bl	800192c <__clzsi2>
 80018bc:	4b17      	ldr	r3, [pc, #92]	; (800191c <__aeabi_i2d+0x74>)
 80018be:	4a18      	ldr	r2, [pc, #96]	; (8001920 <__aeabi_i2d+0x78>)
 80018c0:	1a1b      	subs	r3, r3, r0
 80018c2:	1ad2      	subs	r2, r2, r3
 80018c4:	2a1f      	cmp	r2, #31
 80018c6:	dd18      	ble.n	80018fa <__aeabi_i2d+0x52>
 80018c8:	4a16      	ldr	r2, [pc, #88]	; (8001924 <__aeabi_i2d+0x7c>)
 80018ca:	1ad2      	subs	r2, r2, r3
 80018cc:	4094      	lsls	r4, r2
 80018ce:	2200      	movs	r2, #0
 80018d0:	0324      	lsls	r4, r4, #12
 80018d2:	055b      	lsls	r3, r3, #21
 80018d4:	0b24      	lsrs	r4, r4, #12
 80018d6:	0d5b      	lsrs	r3, r3, #21
 80018d8:	2100      	movs	r1, #0
 80018da:	0010      	movs	r0, r2
 80018dc:	0324      	lsls	r4, r4, #12
 80018de:	0d0a      	lsrs	r2, r1, #20
 80018e0:	0b24      	lsrs	r4, r4, #12
 80018e2:	0512      	lsls	r2, r2, #20
 80018e4:	4322      	orrs	r2, r4
 80018e6:	4c10      	ldr	r4, [pc, #64]	; (8001928 <__aeabi_i2d+0x80>)
 80018e8:	051b      	lsls	r3, r3, #20
 80018ea:	4022      	ands	r2, r4
 80018ec:	4313      	orrs	r3, r2
 80018ee:	005b      	lsls	r3, r3, #1
 80018f0:	07ed      	lsls	r5, r5, #31
 80018f2:	085b      	lsrs	r3, r3, #1
 80018f4:	432b      	orrs	r3, r5
 80018f6:	0019      	movs	r1, r3
 80018f8:	bd70      	pop	{r4, r5, r6, pc}
 80018fa:	0021      	movs	r1, r4
 80018fc:	4091      	lsls	r1, r2
 80018fe:	000a      	movs	r2, r1
 8001900:	210b      	movs	r1, #11
 8001902:	1a08      	subs	r0, r1, r0
 8001904:	40c4      	lsrs	r4, r0
 8001906:	055b      	lsls	r3, r3, #21
 8001908:	0324      	lsls	r4, r4, #12
 800190a:	0b24      	lsrs	r4, r4, #12
 800190c:	0d5b      	lsrs	r3, r3, #21
 800190e:	e7e3      	b.n	80018d8 <__aeabi_i2d+0x30>
 8001910:	2500      	movs	r5, #0
 8001912:	2300      	movs	r3, #0
 8001914:	2400      	movs	r4, #0
 8001916:	2200      	movs	r2, #0
 8001918:	e7de      	b.n	80018d8 <__aeabi_i2d+0x30>
 800191a:	46c0      	nop			; (mov r8, r8)
 800191c:	0000041e 	.word	0x0000041e
 8001920:	00000433 	.word	0x00000433
 8001924:	00000413 	.word	0x00000413
 8001928:	800fffff 	.word	0x800fffff

0800192c <__clzsi2>:
 800192c:	211c      	movs	r1, #28
 800192e:	2301      	movs	r3, #1
 8001930:	041b      	lsls	r3, r3, #16
 8001932:	4298      	cmp	r0, r3
 8001934:	d301      	bcc.n	800193a <__clzsi2+0xe>
 8001936:	0c00      	lsrs	r0, r0, #16
 8001938:	3910      	subs	r1, #16
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	4298      	cmp	r0, r3
 800193e:	d301      	bcc.n	8001944 <__clzsi2+0x18>
 8001940:	0a00      	lsrs	r0, r0, #8
 8001942:	3908      	subs	r1, #8
 8001944:	091b      	lsrs	r3, r3, #4
 8001946:	4298      	cmp	r0, r3
 8001948:	d301      	bcc.n	800194e <__clzsi2+0x22>
 800194a:	0900      	lsrs	r0, r0, #4
 800194c:	3904      	subs	r1, #4
 800194e:	a202      	add	r2, pc, #8	; (adr r2, 8001958 <__clzsi2+0x2c>)
 8001950:	5c10      	ldrb	r0, [r2, r0]
 8001952:	1840      	adds	r0, r0, r1
 8001954:	4770      	bx	lr
 8001956:	46c0      	nop			; (mov r8, r8)
 8001958:	02020304 	.word	0x02020304
 800195c:	01010101 	.word	0x01010101
	...

08001968 <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	0002      	movs	r2, r0
 8001970:	1dfb      	adds	r3, r7, #7
 8001972:	701a      	strb	r2, [r3, #0]
  NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8001974:	4b06      	ldr	r3, [pc, #24]	; (8001990 <NVIC_EnableIRQ+0x28>)
 8001976:	1dfa      	adds	r2, r7, #7
 8001978:	7812      	ldrb	r2, [r2, #0]
 800197a:	0011      	movs	r1, r2
 800197c:	221f      	movs	r2, #31
 800197e:	400a      	ands	r2, r1
 8001980:	2101      	movs	r1, #1
 8001982:	4091      	lsls	r1, r2
 8001984:	000a      	movs	r2, r1
 8001986:	601a      	str	r2, [r3, #0]
}
 8001988:	46c0      	nop			; (mov r8, r8)
 800198a:	46bd      	mov	sp, r7
 800198c:	b002      	add	sp, #8
 800198e:	bd80      	pop	{r7, pc}
 8001990:	e000e100 	.word	0xe000e100

08001994 <init_Ports>:
#define PB14_mask 0x4000
#define PB15_mask 0x8000


// Initializing the pins
void init_Ports(void){
 8001994:	b580      	push	{r7, lr}
 8001996:	af00      	add	r7, sp, #0
	//GPIOA
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN;	  // Enabling Port A clock
 8001998:	4b66      	ldr	r3, [pc, #408]	; (8001b34 <init_Ports+0x1a0>)
 800199a:	4a66      	ldr	r2, [pc, #408]	; (8001b34 <init_Ports+0x1a0>)
 800199c:	6952      	ldr	r2, [r2, #20]
 800199e:	2180      	movs	r1, #128	; 0x80
 80019a0:	0289      	lsls	r1, r1, #10
 80019a2:	430a      	orrs	r2, r1
 80019a4:	615a      	str	r2, [r3, #20]
	GPIOA->MODER &=~ GPIO_MODER_MODER0;	  // Map PA0 to input Start button.
 80019a6:	2390      	movs	r3, #144	; 0x90
 80019a8:	05db      	lsls	r3, r3, #23
 80019aa:	2290      	movs	r2, #144	; 0x90
 80019ac:	05d2      	lsls	r2, r2, #23
 80019ae:	6812      	ldr	r2, [r2, #0]
 80019b0:	2103      	movs	r1, #3
 80019b2:	438a      	bics	r2, r1
 80019b4:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR0_0;  // PA0 pull up resistor
 80019b6:	2390      	movs	r3, #144	; 0x90
 80019b8:	05db      	lsls	r3, r3, #23
 80019ba:	2290      	movs	r2, #144	; 0x90
 80019bc:	05d2      	lsls	r2, r2, #23
 80019be:	68d2      	ldr	r2, [r2, #12]
 80019c0:	2101      	movs	r1, #1
 80019c2:	430a      	orrs	r2, r1
 80019c4:	60da      	str	r2, [r3, #12]
	GPIOA->MODER &=~ GPIO_MODER_MODER1;	  // Map PA1 to input EXTI1.
 80019c6:	2390      	movs	r3, #144	; 0x90
 80019c8:	05db      	lsls	r3, r3, #23
 80019ca:	2290      	movs	r2, #144	; 0x90
 80019cc:	05d2      	lsls	r2, r2, #23
 80019ce:	6812      	ldr	r2, [r2, #0]
 80019d0:	210c      	movs	r1, #12
 80019d2:	438a      	bics	r2, r1
 80019d4:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR1_0;  // PA1 pull up resistor
 80019d6:	2390      	movs	r3, #144	; 0x90
 80019d8:	05db      	lsls	r3, r3, #23
 80019da:	2290      	movs	r2, #144	; 0x90
 80019dc:	05d2      	lsls	r2, r2, #23
 80019de:	68d2      	ldr	r2, [r2, #12]
 80019e0:	2104      	movs	r1, #4
 80019e2:	430a      	orrs	r2, r1
 80019e4:	60da      	str	r2, [r3, #12]
	GPIOA->MODER |= GPIO_MODER_MODER2_1;  // set PA2 to AF ADC Load cell 1
 80019e6:	2390      	movs	r3, #144	; 0x90
 80019e8:	05db      	lsls	r3, r3, #23
 80019ea:	2290      	movs	r2, #144	; 0x90
 80019ec:	05d2      	lsls	r2, r2, #23
 80019ee:	6812      	ldr	r2, [r2, #0]
 80019f0:	2120      	movs	r1, #32
 80019f2:	430a      	orrs	r2, r1
 80019f4:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER3_1;  // set PA3 to AF ADC Load cell 2
 80019f6:	2390      	movs	r3, #144	; 0x90
 80019f8:	05db      	lsls	r3, r3, #23
 80019fa:	2290      	movs	r2, #144	; 0x90
 80019fc:	05d2      	lsls	r2, r2, #23
 80019fe:	6812      	ldr	r2, [r2, #0]
 8001a00:	2180      	movs	r1, #128	; 0x80
 8001a02:	430a      	orrs	r2, r1
 8001a04:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER4_1;  // set PA4 to AF ADC Flow 1
 8001a06:	2390      	movs	r3, #144	; 0x90
 8001a08:	05db      	lsls	r3, r3, #23
 8001a0a:	2290      	movs	r2, #144	; 0x90
 8001a0c:	05d2      	lsls	r2, r2, #23
 8001a0e:	6812      	ldr	r2, [r2, #0]
 8001a10:	2180      	movs	r1, #128	; 0x80
 8001a12:	0089      	lsls	r1, r1, #2
 8001a14:	430a      	orrs	r2, r1
 8001a16:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER5_1;  // set PA5 to AF ADC Bellow pressure
 8001a18:	2390      	movs	r3, #144	; 0x90
 8001a1a:	05db      	lsls	r3, r3, #23
 8001a1c:	2290      	movs	r2, #144	; 0x90
 8001a1e:	05d2      	lsls	r2, r2, #23
 8001a20:	6812      	ldr	r2, [r2, #0]
 8001a22:	2180      	movs	r1, #128	; 0x80
 8001a24:	0109      	lsls	r1, r1, #4
 8001a26:	430a      	orrs	r2, r1
 8001a28:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER6_1;  // set PA6 to AF ADC Peep pressure
 8001a2a:	2390      	movs	r3, #144	; 0x90
 8001a2c:	05db      	lsls	r3, r3, #23
 8001a2e:	2290      	movs	r2, #144	; 0x90
 8001a30:	05d2      	lsls	r2, r2, #23
 8001a32:	6812      	ldr	r2, [r2, #0]
 8001a34:	2180      	movs	r1, #128	; 0x80
 8001a36:	0189      	lsls	r1, r1, #6
 8001a38:	430a      	orrs	r2, r1
 8001a3a:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER7_1;  // set PA7 to AF ADC BPM control
 8001a3c:	2390      	movs	r3, #144	; 0x90
 8001a3e:	05db      	lsls	r3, r3, #23
 8001a40:	2290      	movs	r2, #144	; 0x90
 8001a42:	05d2      	lsls	r2, r2, #23
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	2180      	movs	r1, #128	; 0x80
 8001a48:	0209      	lsls	r1, r1, #8
 8001a4a:	430a      	orrs	r2, r1
 8001a4c:	601a      	str	r2, [r3, #0]
	GPIOA->MODER &=~ GPIO_MODER_MODER11;  // Map PA10 to input Limit switch.
 8001a4e:	2390      	movs	r3, #144	; 0x90
 8001a50:	05db      	lsls	r3, r3, #23
 8001a52:	2290      	movs	r2, #144	; 0x90
 8001a54:	05d2      	lsls	r2, r2, #23
 8001a56:	6812      	ldr	r2, [r2, #0]
 8001a58:	4937      	ldr	r1, [pc, #220]	; (8001b38 <init_Ports+0x1a4>)
 8001a5a:	400a      	ands	r2, r1
 8001a5c:	601a      	str	r2, [r3, #0]
	GPIOA->PUPDR |= GPIO_PUPDR_PUPDR11_0; // PA10 pull up resistor
 8001a5e:	2390      	movs	r3, #144	; 0x90
 8001a60:	05db      	lsls	r3, r3, #23
 8001a62:	2290      	movs	r2, #144	; 0x90
 8001a64:	05d2      	lsls	r2, r2, #23
 8001a66:	68d2      	ldr	r2, [r2, #12]
 8001a68:	2180      	movs	r1, #128	; 0x80
 8001a6a:	03c9      	lsls	r1, r1, #15
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	60da      	str	r2, [r3, #12]
	GPIOA->MODER |= GPIO_MODER_MODER15_0; // set PA15 to output Insp pressure not achieved
 8001a70:	2390      	movs	r3, #144	; 0x90
 8001a72:	05db      	lsls	r3, r3, #23
 8001a74:	2290      	movs	r2, #144	; 0x90
 8001a76:	05d2      	lsls	r2, r2, #23
 8001a78:	6812      	ldr	r2, [r2, #0]
 8001a7a:	2180      	movs	r1, #128	; 0x80
 8001a7c:	05c9      	lsls	r1, r1, #23
 8001a7e:	430a      	orrs	r2, r1
 8001a80:	601a      	str	r2, [r3, #0]

	//GPIOB
	RCC-> AHBENR |= RCC_AHBENR_GPIOBEN;   // Enabling Port B clock
 8001a82:	4b2c      	ldr	r3, [pc, #176]	; (8001b34 <init_Ports+0x1a0>)
 8001a84:	4a2b      	ldr	r2, [pc, #172]	; (8001b34 <init_Ports+0x1a0>)
 8001a86:	6952      	ldr	r2, [r2, #20]
 8001a88:	2180      	movs	r1, #128	; 0x80
 8001a8a:	02c9      	lsls	r1, r1, #11
 8001a8c:	430a      	orrs	r2, r1
 8001a8e:	615a      	str	r2, [r3, #20]
	GPIOB->MODER |= GPIO_MODER_MODER0_1;  // set PB0 to AF ADC Volume control
 8001a90:	4b2a      	ldr	r3, [pc, #168]	; (8001b3c <init_Ports+0x1a8>)
 8001a92:	4a2a      	ldr	r2, [pc, #168]	; (8001b3c <init_Ports+0x1a8>)
 8001a94:	6812      	ldr	r2, [r2, #0]
 8001a96:	2102      	movs	r1, #2
 8001a98:	430a      	orrs	r2, r1
 8001a9a:	601a      	str	r2, [r3, #0]
	GPIOB->MODER &=~ GPIO_MODER_MODER1;   // set PB1 to input Alarm off button
 8001a9c:	4b27      	ldr	r3, [pc, #156]	; (8001b3c <init_Ports+0x1a8>)
 8001a9e:	4a27      	ldr	r2, [pc, #156]	; (8001b3c <init_Ports+0x1a8>)
 8001aa0:	6812      	ldr	r2, [r2, #0]
 8001aa2:	210c      	movs	r1, #12
 8001aa4:	438a      	bics	r2, r1
 8001aa6:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR1_0;  // PB1 pull up resistor
 8001aa8:	4b24      	ldr	r3, [pc, #144]	; (8001b3c <init_Ports+0x1a8>)
 8001aaa:	4a24      	ldr	r2, [pc, #144]	; (8001b3c <init_Ports+0x1a8>)
 8001aac:	68d2      	ldr	r2, [r2, #12]
 8001aae:	2104      	movs	r1, #4
 8001ab0:	430a      	orrs	r2, r1
 8001ab2:	60da      	str	r2, [r3, #12]
	GPIOB->MODER |= GPIO_MODER_MODER2_0;  // set PB2 to output Direction Toggle
 8001ab4:	4b21      	ldr	r3, [pc, #132]	; (8001b3c <init_Ports+0x1a8>)
 8001ab6:	4a21      	ldr	r2, [pc, #132]	; (8001b3c <init_Ports+0x1a8>)
 8001ab8:	6812      	ldr	r2, [r2, #0]
 8001aba:	2110      	movs	r1, #16
 8001abc:	430a      	orrs	r2, r1
 8001abe:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER3_0;  // set PB3 to output Peep pressure not achieved
 8001ac0:	4b1e      	ldr	r3, [pc, #120]	; (8001b3c <init_Ports+0x1a8>)
 8001ac2:	4a1e      	ldr	r2, [pc, #120]	; (8001b3c <init_Ports+0x1a8>)
 8001ac4:	6812      	ldr	r2, [r2, #0]
 8001ac6:	2140      	movs	r1, #64	; 0x40
 8001ac8:	430a      	orrs	r2, r1
 8001aca:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER4_0;  // set PB4 to output Gas supply faulty
 8001acc:	4b1b      	ldr	r3, [pc, #108]	; (8001b3c <init_Ports+0x1a8>)
 8001ace:	4a1b      	ldr	r2, [pc, #108]	; (8001b3c <init_Ports+0x1a8>)
 8001ad0:	6812      	ldr	r2, [r2, #0]
 8001ad2:	2180      	movs	r1, #128	; 0x80
 8001ad4:	0049      	lsls	r1, r1, #1
 8001ad6:	430a      	orrs	r2, r1
 8001ad8:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER5_0;  // set PB5 to output Electricity supply failure
 8001ada:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <init_Ports+0x1a8>)
 8001adc:	4a17      	ldr	r2, [pc, #92]	; (8001b3c <init_Ports+0x1a8>)
 8001ade:	6812      	ldr	r2, [r2, #0]
 8001ae0:	2180      	movs	r1, #128	; 0x80
 8001ae2:	00c9      	lsls	r1, r1, #3
 8001ae4:	430a      	orrs	r2, r1
 8001ae6:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER6_0;  // set PB6 to output Unsafe shut off
 8001ae8:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <init_Ports+0x1a8>)
 8001aea:	4a14      	ldr	r2, [pc, #80]	; (8001b3c <init_Ports+0x1a8>)
 8001aec:	6812      	ldr	r2, [r2, #0]
 8001aee:	2180      	movs	r1, #128	; 0x80
 8001af0:	0149      	lsls	r1, r1, #5
 8001af2:	430a      	orrs	r2, r1
 8001af4:	601a      	str	r2, [r3, #0]
	GPIOB->PUPDR |= GPIO_PUPDR_PUPDR7_0;  // set PB7 pull up resistor
 8001af6:	4b11      	ldr	r3, [pc, #68]	; (8001b3c <init_Ports+0x1a8>)
 8001af8:	4a10      	ldr	r2, [pc, #64]	; (8001b3c <init_Ports+0x1a8>)
 8001afa:	68d2      	ldr	r2, [r2, #12]
 8001afc:	2180      	movs	r1, #128	; 0x80
 8001afe:	01c9      	lsls	r1, r1, #7
 8001b00:	430a      	orrs	r2, r1
 8001b02:	60da      	str	r2, [r3, #12]
	GPIOB->MODER |= GPIO_MODER_MODER12_0; // set PB12 to output
 8001b04:	4b0d      	ldr	r3, [pc, #52]	; (8001b3c <init_Ports+0x1a8>)
 8001b06:	4a0d      	ldr	r2, [pc, #52]	; (8001b3c <init_Ports+0x1a8>)
 8001b08:	6812      	ldr	r2, [r2, #0]
 8001b0a:	2180      	movs	r1, #128	; 0x80
 8001b0c:	0449      	lsls	r1, r1, #17
 8001b0e:	430a      	orrs	r2, r1
 8001b10:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER13_0; // set PB13 to output Tidal Volume not achieved
 8001b12:	4b0a      	ldr	r3, [pc, #40]	; (8001b3c <init_Ports+0x1a8>)
 8001b14:	4a09      	ldr	r2, [pc, #36]	; (8001b3c <init_Ports+0x1a8>)
 8001b16:	6812      	ldr	r2, [r2, #0]
 8001b18:	2180      	movs	r1, #128	; 0x80
 8001b1a:	04c9      	lsls	r1, r1, #19
 8001b1c:	430a      	orrs	r2, r1
 8001b1e:	601a      	str	r2, [r3, #0]
	GPIOB->MODER |= GPIO_MODER_MODER14_0; // set PB14 to output Insp pressure not achieved
 8001b20:	4b06      	ldr	r3, [pc, #24]	; (8001b3c <init_Ports+0x1a8>)
 8001b22:	4a06      	ldr	r2, [pc, #24]	; (8001b3c <init_Ports+0x1a8>)
 8001b24:	6812      	ldr	r2, [r2, #0]
 8001b26:	2180      	movs	r1, #128	; 0x80
 8001b28:	0549      	lsls	r1, r1, #21
 8001b2a:	430a      	orrs	r2, r1
 8001b2c:	601a      	str	r2, [r3, #0]
}
 8001b2e:	46c0      	nop			; (mov r8, r8)
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40021000 	.word	0x40021000
 8001b38:	ff3fffff 	.word	0xff3fffff
 8001b3c:	48000400 	.word	0x48000400

08001b40 <init_PWM>:

// Initializing the PWM output
void init_PWM(int frequency){
 8001b40:	b580      	push	{r7, lr}
 8001b42:	b082      	sub	sp, #8
 8001b44:	af00      	add	r7, sp, #0
 8001b46:	6078      	str	r0, [r7, #4]
	#define GPIO_AFRH_AFR11_AF2 ((uint32_t)0x00002000)		/*Macros to be defined*/
	RCC->AHBENR |= RCC_AHBENR_GPIOBEN; 						// Enable clock for GPIOB
 8001b48:	4b20      	ldr	r3, [pc, #128]	; (8001bcc <init_PWM+0x8c>)
 8001b4a:	4a20      	ldr	r2, [pc, #128]	; (8001bcc <init_PWM+0x8c>)
 8001b4c:	6952      	ldr	r2, [r2, #20]
 8001b4e:	2180      	movs	r1, #128	; 0x80
 8001b50:	02c9      	lsls	r1, r1, #11
 8001b52:	430a      	orrs	r2, r1
 8001b54:	615a      	str	r2, [r3, #20]
	RCC->APB1ENR |= RCC_APB1ENR_TIM2EN;	 					// Enable TIM2
 8001b56:	4b1d      	ldr	r3, [pc, #116]	; (8001bcc <init_PWM+0x8c>)
 8001b58:	4a1c      	ldr	r2, [pc, #112]	; (8001bcc <init_PWM+0x8c>)
 8001b5a:	69d2      	ldr	r2, [r2, #28]
 8001b5c:	2101      	movs	r1, #1
 8001b5e:	430a      	orrs	r2, r1
 8001b60:	61da      	str	r2, [r3, #28]
	GPIOB->MODER |= GPIO_MODER_MODER11_1;					// set PB10 to AF
 8001b62:	4b1b      	ldr	r3, [pc, #108]	; (8001bd0 <init_PWM+0x90>)
 8001b64:	4a1a      	ldr	r2, [pc, #104]	; (8001bd0 <init_PWM+0x90>)
 8001b66:	6812      	ldr	r2, [r2, #0]
 8001b68:	2180      	movs	r1, #128	; 0x80
 8001b6a:	0409      	lsls	r1, r1, #16
 8001b6c:	430a      	orrs	r2, r1
 8001b6e:	601a      	str	r2, [r3, #0]
	GPIOB->AFR[1] |= (GPIO_AFRH_AFR11_AF2&(0b10<<12)); 		// Enable AF2 for PB10 in GPIOB AFR10
 8001b70:	4b17      	ldr	r3, [pc, #92]	; (8001bd0 <init_PWM+0x90>)
 8001b72:	4a17      	ldr	r2, [pc, #92]	; (8001bd0 <init_PWM+0x90>)
 8001b74:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8001b76:	2180      	movs	r1, #128	; 0x80
 8001b78:	0189      	lsls	r1, r1, #6
 8001b7a:	430a      	orrs	r2, r1
 8001b7c:	625a      	str	r2, [r3, #36]	; 0x24
	TIM2->CCMR2 |= (TIM_CCMR2_OC4M_2 | TIM_CCMR2_OC4M_1); // PWM Mode 1 	// PWM Mode 1
 8001b7e:	2380      	movs	r3, #128	; 0x80
 8001b80:	05db      	lsls	r3, r3, #23
 8001b82:	2280      	movs	r2, #128	; 0x80
 8001b84:	05d2      	lsls	r2, r2, #23
 8001b86:	69d2      	ldr	r2, [r2, #28]
 8001b88:	21c0      	movs	r1, #192	; 0xc0
 8001b8a:	01c9      	lsls	r1, r1, #7
 8001b8c:	430a      	orrs	r2, r1
 8001b8e:	61da      	str	r2, [r3, #28]
	TIM2->ARR = frequency; 									// Setting signal frequency
 8001b90:	2380      	movs	r3, #128	; 0x80
 8001b92:	05db      	lsls	r3, r3, #23
 8001b94:	687a      	ldr	r2, [r7, #4]
 8001b96:	62da      	str	r2, [r3, #44]	; 0x2c
	TIM2->PSC = 0;											// Setting signal prescalar
 8001b98:	2380      	movs	r3, #128	; 0x80
 8001b9a:	05db      	lsls	r3, r3, #23
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	629a      	str	r2, [r3, #40]	; 0x28
	TIM2->CCR4 = frequency/2; 								// PWM Duty cycle based on fractions of ARR
 8001ba0:	2380      	movs	r3, #128	; 0x80
 8001ba2:	05da      	lsls	r2, r3, #23
 8001ba4:	687b      	ldr	r3, [r7, #4]
 8001ba6:	2b00      	cmp	r3, #0
 8001ba8:	da00      	bge.n	8001bac <init_PWM+0x6c>
 8001baa:	3301      	adds	r3, #1
 8001bac:	105b      	asrs	r3, r3, #1
 8001bae:	6413      	str	r3, [r2, #64]	; 0x40
	TIM2->CCER |= TIM_CCER_CC4E; 							// Compare 3 output enable
 8001bb0:	2380      	movs	r3, #128	; 0x80
 8001bb2:	05db      	lsls	r3, r3, #23
 8001bb4:	2280      	movs	r2, #128	; 0x80
 8001bb6:	05d2      	lsls	r2, r2, #23
 8001bb8:	6a12      	ldr	r2, [r2, #32]
 8001bba:	2180      	movs	r1, #128	; 0x80
 8001bbc:	0149      	lsls	r1, r1, #5
 8001bbe:	430a      	orrs	r2, r1
 8001bc0:	621a      	str	r2, [r3, #32]
	//TIM2->CR1 |= TIM_CR1_CEN;    //Counter enable
}
 8001bc2:	46c0      	nop			; (mov r8, r8)
 8001bc4:	46bd      	mov	sp, r7
 8001bc6:	b002      	add	sp, #8
 8001bc8:	bd80      	pop	{r7, pc}
 8001bca:	46c0      	nop			; (mov r8, r8)
 8001bcc:	40021000 	.word	0x40021000
 8001bd0:	48000400 	.word	0x48000400

08001bd4 <init_ADC>:



// Initializing the ADC
void init_ADC(void)
	{
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	af00      	add	r7, sp, #0
	ADC1 -> CR |= ADC_CR_ADCAL;          // ADC calibration
 8001bd8:	4b12      	ldr	r3, [pc, #72]	; (8001c24 <init_ADC+0x50>)
 8001bda:	4a12      	ldr	r2, [pc, #72]	; (8001c24 <init_ADC+0x50>)
 8001bdc:	6892      	ldr	r2, [r2, #8]
 8001bde:	2180      	movs	r1, #128	; 0x80
 8001be0:	0609      	lsls	r1, r1, #24
 8001be2:	430a      	orrs	r2, r1
 8001be4:	609a      	str	r2, [r3, #8]
	RCC -> APB2ENR |= RCC_APB2ENR_ADCEN; // Enabling the ADC clock in the RCC APB  periperal clock enableregister
 8001be6:	4b10      	ldr	r3, [pc, #64]	; (8001c28 <init_ADC+0x54>)
 8001be8:	4a0f      	ldr	r2, [pc, #60]	; (8001c28 <init_ADC+0x54>)
 8001bea:	6992      	ldr	r2, [r2, #24]
 8001bec:	2180      	movs	r1, #128	; 0x80
 8001bee:	0089      	lsls	r1, r1, #2
 8001bf0:	430a      	orrs	r2, r1
 8001bf2:	619a      	str	r2, [r3, #24]
	ADC1 -> CFGR1 |= 0x10;               // Setting the ADC resolution in the ADC configuration register 1
 8001bf4:	4b0b      	ldr	r3, [pc, #44]	; (8001c24 <init_ADC+0x50>)
 8001bf6:	4a0b      	ldr	r2, [pc, #44]	; (8001c24 <init_ADC+0x50>)
 8001bf8:	68d2      	ldr	r2, [r2, #12]
 8001bfa:	2110      	movs	r1, #16
 8001bfc:	430a      	orrs	r2, r1
 8001bfe:	60da      	str	r2, [r3, #12]
	ADC1->CHSELR = 0b100000;	         // Selecting the chanel for pot-0.
 8001c00:	4b08      	ldr	r3, [pc, #32]	; (8001c24 <init_ADC+0x50>)
 8001c02:	2220      	movs	r2, #32
 8001c04:	629a      	str	r2, [r3, #40]	; 0x28
	ADC1 -> CR |= ADC_CR_ADEN;           // Enabling the ADC
 8001c06:	4b07      	ldr	r3, [pc, #28]	; (8001c24 <init_ADC+0x50>)
 8001c08:	4a06      	ldr	r2, [pc, #24]	; (8001c24 <init_ADC+0x50>)
 8001c0a:	6892      	ldr	r2, [r2, #8]
 8001c0c:	2101      	movs	r1, #1
 8001c0e:	430a      	orrs	r2, r1
 8001c10:	609a      	str	r2, [r3, #8]
	while((ADC1 -> ISR & 0x01) ==0 );    // Waiting for the ADRDY pin to let us know the ADC is ready.
 8001c12:	46c0      	nop			; (mov r8, r8)
 8001c14:	4b03      	ldr	r3, [pc, #12]	; (8001c24 <init_ADC+0x50>)
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	2201      	movs	r2, #1
 8001c1a:	4013      	ands	r3, r2
 8001c1c:	d0fa      	beq.n	8001c14 <init_ADC+0x40>
	}
 8001c1e:	46c0      	nop			; (mov r8, r8)
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}
 8001c24:	40012400 	.word	0x40012400
 8001c28:	40021000 	.word	0x40021000

08001c2c <ADC_input>:

// Initializing the ADC to a specific pin
int ADC_input(int input, int resolution){
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b082      	sub	sp, #8
 8001c30:	af00      	add	r7, sp, #0
 8001c32:	6078      	str	r0, [r7, #4]
 8001c34:	6039      	str	r1, [r7, #0]
    ADC1->CFGR1 |= (resolution << 3);	/* configure resolution,12,10,8,6 bits */
 8001c36:	4b0f      	ldr	r3, [pc, #60]	; (8001c74 <ADC_input+0x48>)
 8001c38:	4a0e      	ldr	r2, [pc, #56]	; (8001c74 <ADC_input+0x48>)
 8001c3a:	68d2      	ldr	r2, [r2, #12]
 8001c3c:	6839      	ldr	r1, [r7, #0]
 8001c3e:	00c9      	lsls	r1, r1, #3
 8001c40:	430a      	orrs	r2, r1
 8001c42:	60da      	str	r2, [r3, #12]
    ADC1->CHSELR = (1 <<  input);		// channel select where input ranges from ADC-in 0-13
 8001c44:	4b0b      	ldr	r3, [pc, #44]	; (8001c74 <ADC_input+0x48>)
 8001c46:	2101      	movs	r1, #1
 8001c48:	687a      	ldr	r2, [r7, #4]
 8001c4a:	4091      	lsls	r1, r2
 8001c4c:	000a      	movs	r2, r1
 8001c4e:	629a      	str	r2, [r3, #40]	; 0x28
    ADC1->CR |= (0b1 << 2); 		    // start conversion
 8001c50:	4b08      	ldr	r3, [pc, #32]	; (8001c74 <ADC_input+0x48>)
 8001c52:	4a08      	ldr	r2, [pc, #32]	; (8001c74 <ADC_input+0x48>)
 8001c54:	6892      	ldr	r2, [r2, #8]
 8001c56:	2104      	movs	r1, #4
 8001c58:	430a      	orrs	r2, r1
 8001c5a:	609a      	str	r2, [r3, #8]
    while ((ADC1->ISR & 0b100) == 0);	// wait for conversion to end
 8001c5c:	46c0      	nop			; (mov r8, r8)
 8001c5e:	4b05      	ldr	r3, [pc, #20]	; (8001c74 <ADC_input+0x48>)
 8001c60:	681b      	ldr	r3, [r3, #0]
 8001c62:	2204      	movs	r2, #4
 8001c64:	4013      	ands	r3, r2
 8001c66:	d0fa      	beq.n	8001c5e <ADC_input+0x32>
    return ADC1->DR;					// return value
 8001c68:	4b02      	ldr	r3, [pc, #8]	; (8001c74 <ADC_input+0x48>)
 8001c6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 8001c6c:	0018      	movs	r0, r3
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	b002      	add	sp, #8
 8001c72:	bd80      	pop	{r7, pc}
 8001c74:	40012400 	.word	0x40012400

08001c78 <libs_check_button_GPIOA>:
	time = time * 727;
	while (time > 0) {time--;}
}

// Check for button press GPIOA
int libs_check_button_GPIOA(int button) {
 8001c78:	b580      	push	{r7, lr}
 8001c7a:	b082      	sub	sp, #8
 8001c7c:	af00      	add	r7, sp, #0
 8001c7e:	6078      	str	r0, [r7, #4]
	if ((GPIOA->IDR & (0b1 << button)) == 0) {
 8001c80:	2390      	movs	r3, #144	; 0x90
 8001c82:	05db      	lsls	r3, r3, #23
 8001c84:	691b      	ldr	r3, [r3, #16]
 8001c86:	2101      	movs	r1, #1
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	4091      	lsls	r1, r2
 8001c8c:	000a      	movs	r2, r1
 8001c8e:	4013      	ands	r3, r2
 8001c90:	d103      	bne.n	8001c9a <libs_check_button_GPIOA+0x22>
		libs_debounce();
 8001c92:	f000 f807 	bl	8001ca4 <libs_debounce>
		return 1;
 8001c96:	2301      	movs	r3, #1
 8001c98:	e000      	b.n	8001c9c <libs_check_button_GPIOA+0x24>
	} else { return 0; }
 8001c9a:	2300      	movs	r3, #0
}
 8001c9c:	0018      	movs	r0, r3
 8001c9e:	46bd      	mov	sp, r7
 8001ca0:	b002      	add	sp, #8
 8001ca2:	bd80      	pop	{r7, pc}

08001ca4 <libs_debounce>:
		return 1;
	} else { return 0; }
}

// Check for button debouncee
void libs_debounce(void) {
 8001ca4:	b580      	push	{r7, lr}
 8001ca6:	b082      	sub	sp, #8
 8001ca8:	af00      	add	r7, sp, #0
	int x = 36350;		// 50 milliseconds
 8001caa:	4b06      	ldr	r3, [pc, #24]	; (8001cc4 <libs_debounce+0x20>)
 8001cac:	607b      	str	r3, [r7, #4]
	while (x > 0) {x--;}
 8001cae:	e002      	b.n	8001cb6 <libs_debounce+0x12>
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	3b01      	subs	r3, #1
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	dcf9      	bgt.n	8001cb0 <libs_debounce+0xc>
}
 8001cbc:	46c0      	nop			; (mov r8, r8)
 8001cbe:	46bd      	mov	sp, r7
 8001cc0:	b002      	add	sp, #8
 8001cc2:	bd80      	pop	{r7, pc}
 8001cc4:	00008dfe 	.word	0x00008dfe

08001cc8 <libs_init_TIM6>:

// Enabling Timer 6 interrupt
void libs_init_TIM6(uint32_t arr, uint32_t psc){
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b082      	sub	sp, #8
 8001ccc:	af00      	add	r7, sp, #0
 8001cce:	6078      	str	r0, [r7, #4]
 8001cd0:	6039      	str	r1, [r7, #0]
    RCC -> APB1ENR |= (1 << 4);		// Enable Tim6 in the peripheral clock enable register
 8001cd2:	4b15      	ldr	r3, [pc, #84]	; (8001d28 <libs_init_TIM6+0x60>)
 8001cd4:	4a14      	ldr	r2, [pc, #80]	; (8001d28 <libs_init_TIM6+0x60>)
 8001cd6:	69d2      	ldr	r2, [r2, #28]
 8001cd8:	2110      	movs	r1, #16
 8001cda:	430a      	orrs	r2, r1
 8001cdc:	61da      	str	r2, [r3, #28]
    TIM6 -> PSC = psc;
 8001cde:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <libs_init_TIM6+0x64>)
 8001ce0:	683a      	ldr	r2, [r7, #0]
 8001ce2:	629a      	str	r2, [r3, #40]	; 0x28
    TIM6 -> ARR = arr;
 8001ce4:	4b11      	ldr	r3, [pc, #68]	; (8001d2c <libs_init_TIM6+0x64>)
 8001ce6:	687a      	ldr	r2, [r7, #4]
 8001ce8:	62da      	str	r2, [r3, #44]	; 0x2c
    TIM6 -> DIER |= TIM_DIER_UIE;	// Enable Tim6 interrupt
 8001cea:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <libs_init_TIM6+0x64>)
 8001cec:	4a0f      	ldr	r2, [pc, #60]	; (8001d2c <libs_init_TIM6+0x64>)
 8001cee:	68d2      	ldr	r2, [r2, #12]
 8001cf0:	2101      	movs	r1, #1
 8001cf2:	430a      	orrs	r2, r1
 8001cf4:	60da      	str	r2, [r3, #12]
    TIM6->SR &= ~TIM_SR_UIF;		// Clear the update flag
 8001cf6:	4b0d      	ldr	r3, [pc, #52]	; (8001d2c <libs_init_TIM6+0x64>)
 8001cf8:	4a0c      	ldr	r2, [pc, #48]	; (8001d2c <libs_init_TIM6+0x64>)
 8001cfa:	6912      	ldr	r2, [r2, #16]
 8001cfc:	2101      	movs	r1, #1
 8001cfe:	438a      	bics	r2, r1
 8001d00:	611a      	str	r2, [r3, #16]
    TIM6 -> CR1 |= TIM_CR1_CEN;		// Enable Tim6 Counter
 8001d02:	4b0a      	ldr	r3, [pc, #40]	; (8001d2c <libs_init_TIM6+0x64>)
 8001d04:	4a09      	ldr	r2, [pc, #36]	; (8001d2c <libs_init_TIM6+0x64>)
 8001d06:	6812      	ldr	r2, [r2, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	430a      	orrs	r2, r1
 8001d0c:	601a      	str	r2, [r3, #0]
    TIM6 -> CR1 |= TIM_CR1_ARPE;	// Enable Tim6 Auto reload / preload
 8001d0e:	4b07      	ldr	r3, [pc, #28]	; (8001d2c <libs_init_TIM6+0x64>)
 8001d10:	4a06      	ldr	r2, [pc, #24]	; (8001d2c <libs_init_TIM6+0x64>)
 8001d12:	6812      	ldr	r2, [r2, #0]
 8001d14:	2180      	movs	r1, #128	; 0x80
 8001d16:	430a      	orrs	r2, r1
 8001d18:	601a      	str	r2, [r3, #0]
    NVIC_EnableIRQ(TIM6_DAC_IRQn); 	// Enable Tim6 interrupt in the (NVIC) Nested Vectored Interrupt Controller
 8001d1a:	2011      	movs	r0, #17
 8001d1c:	f7ff fe24 	bl	8001968 <NVIC_EnableIRQ>
}
 8001d20:	46c0      	nop			; (mov r8, r8)
 8001d22:	46bd      	mov	sp, r7
 8001d24:	b002      	add	sp, #8
 8001d26:	bd80      	pop	{r7, pc}
 8001d28:	40021000 	.word	0x40021000
 8001d2c:	40001000 	.word	0x40001000

08001d30 <libs_ack_irq>:

// Acknowledging timer interrupt
void libs_ack_irq(void){
 8001d30:	b580      	push	{r7, lr}
 8001d32:	af00      	add	r7, sp, #0
        TIM6->SR &= ~(1 << 0);	// Set interrupt acknowledge flag to zero (not 1)
 8001d34:	4b04      	ldr	r3, [pc, #16]	; (8001d48 <libs_ack_irq+0x18>)
 8001d36:	4a04      	ldr	r2, [pc, #16]	; (8001d48 <libs_ack_irq+0x18>)
 8001d38:	6912      	ldr	r2, [r2, #16]
 8001d3a:	2101      	movs	r1, #1
 8001d3c:	438a      	bics	r2, r1
 8001d3e:	611a      	str	r2, [r3, #16]
}
 8001d40:	46c0      	nop			; (mov r8, r8)
 8001d42:	46bd      	mov	sp, r7
 8001d44:	bd80      	pop	{r7, pc}
 8001d46:	46c0      	nop			; (mov r8, r8)
 8001d48:	40001000 	.word	0x40001000

08001d4c <init_EXTI>:

// Initializing the External Interrupt
void init_EXTI(void)
	{
 8001d4c:	b580      	push	{r7, lr}
 8001d4e:	af00      	add	r7, sp, #0
	RCC->APB2ENR |= RCC_APB2ENR_SYSCFGCOMPEN;		// Enables the clock for the sys config controller.
 8001d50:	4b0d      	ldr	r3, [pc, #52]	; (8001d88 <init_EXTI+0x3c>)
 8001d52:	4a0d      	ldr	r2, [pc, #52]	; (8001d88 <init_EXTI+0x3c>)
 8001d54:	6992      	ldr	r2, [r2, #24]
 8001d56:	2101      	movs	r1, #1
 8001d58:	430a      	orrs	r2, r1
 8001d5a:	619a      	str	r2, [r3, #24]
	SYSCFG->EXTICR[1] |=SYSCFG_EXTICR1_EXTI1_PA;    // Map PA1 to EXTI1.
 8001d5c:	4b0b      	ldr	r3, [pc, #44]	; (8001d8c <init_EXTI+0x40>)
 8001d5e:	4a0b      	ldr	r2, [pc, #44]	; (8001d8c <init_EXTI+0x40>)
 8001d60:	68d2      	ldr	r2, [r2, #12]
 8001d62:	60da      	str	r2, [r3, #12]
	EXTI->IMR |=EXTI_IMR_MR1; 						// Unmasks EXTI1 in interrupt mask register
 8001d64:	4b0a      	ldr	r3, [pc, #40]	; (8001d90 <init_EXTI+0x44>)
 8001d66:	4a0a      	ldr	r2, [pc, #40]	; (8001d90 <init_EXTI+0x44>)
 8001d68:	6812      	ldr	r2, [r2, #0]
 8001d6a:	2102      	movs	r1, #2
 8001d6c:	430a      	orrs	r2, r1
 8001d6e:	601a      	str	r2, [r3, #0]
	EXTI->FTSR |= EXTI_FTSR_TR1; 					// Falling trigger enable for input line 1 (SW1)
 8001d70:	4b07      	ldr	r3, [pc, #28]	; (8001d90 <init_EXTI+0x44>)
 8001d72:	4a07      	ldr	r2, [pc, #28]	; (8001d90 <init_EXTI+0x44>)
 8001d74:	68d2      	ldr	r2, [r2, #12]
 8001d76:	2102      	movs	r1, #2
 8001d78:	430a      	orrs	r2, r1
 8001d7a:	60da      	str	r2, [r3, #12]
	NVIC_EnableIRQ(EXTI0_1_IRQn);					// Enable the interrupt in the NVIC
 8001d7c:	2005      	movs	r0, #5
 8001d7e:	f7ff fdf3 	bl	8001968 <NVIC_EnableIRQ>
	}
 8001d82:	46c0      	nop			; (mov r8, r8)
 8001d84:	46bd      	mov	sp, r7
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40021000 	.word	0x40021000
 8001d8c:	40010000 	.word	0x40010000
 8001d90:	40010400 	.word	0x40010400

08001d94 <libs_init_USART1>:


void libs_init_USART1(void){
 8001d94:	b5b0      	push	{r4, r5, r7, lr}
 8001d96:	af00      	add	r7, sp, #0
	// Must enable usart1_DE and the associated pins AF
	// Program the M bits in USARTx_CR1 to define the word length.
	//Program the number of stop bits in USARTx_CR2.
	RCC->APB2ENR |= RCC_APB2ENR_USART1EN; 				// enable clock for UART1
 8001d98:	4b2b      	ldr	r3, [pc, #172]	; (8001e48 <libs_init_USART1+0xb4>)
 8001d9a:	4a2b      	ldr	r2, [pc, #172]	; (8001e48 <libs_init_USART1+0xb4>)
 8001d9c:	6992      	ldr	r2, [r2, #24]
 8001d9e:	2180      	movs	r1, #128	; 0x80
 8001da0:	01c9      	lsls	r1, r1, #7
 8001da2:	430a      	orrs	r2, r1
 8001da4:	619a      	str	r2, [r3, #24]
	RCC->AHBENR |= RCC_AHBENR_GPIOAEN; 					// enable clock to port a
 8001da6:	4b28      	ldr	r3, [pc, #160]	; (8001e48 <libs_init_USART1+0xb4>)
 8001da8:	4a27      	ldr	r2, [pc, #156]	; (8001e48 <libs_init_USART1+0xb4>)
 8001daa:	6952      	ldr	r2, [r2, #20]
 8001dac:	2180      	movs	r1, #128	; 0x80
 8001dae:	0289      	lsls	r1, r1, #10
 8001db0:	430a      	orrs	r2, r1
 8001db2:	615a      	str	r2, [r3, #20]
	GPIOA->MODER |= GPIO_MODER_MODER9_1; 				// Set PA9 to AF mode
 8001db4:	2390      	movs	r3, #144	; 0x90
 8001db6:	05db      	lsls	r3, r3, #23
 8001db8:	2290      	movs	r2, #144	; 0x90
 8001dba:	05d2      	lsls	r2, r2, #23
 8001dbc:	6812      	ldr	r2, [r2, #0]
 8001dbe:	2180      	movs	r1, #128	; 0x80
 8001dc0:	0309      	lsls	r1, r1, #12
 8001dc2:	430a      	orrs	r2, r1
 8001dc4:	601a      	str	r2, [r3, #0]
	GPIOA->MODER |= GPIO_MODER_MODER10_1;				// Set PA10 to AF mode
 8001dc6:	2390      	movs	r3, #144	; 0x90
 8001dc8:	05db      	lsls	r3, r3, #23
 8001dca:	2290      	movs	r2, #144	; 0x90
 8001dcc:	05d2      	lsls	r2, r2, #23
 8001dce:	6812      	ldr	r2, [r2, #0]
 8001dd0:	2180      	movs	r1, #128	; 0x80
 8001dd2:	0389      	lsls	r1, r1, #14
 8001dd4:	430a      	orrs	r2, r1
 8001dd6:	601a      	str	r2, [r3, #0]
	GPIOA->AFR[1] = 0b00000000000000000000000100010000; // Map AF1 for PA9 and PA10
 8001dd8:	2390      	movs	r3, #144	; 0x90
 8001dda:	05db      	lsls	r3, r3, #23
 8001ddc:	2288      	movs	r2, #136	; 0x88
 8001dde:	0052      	lsls	r2, r2, #1
 8001de0:	625a      	str	r2, [r3, #36]	; 0x24
	USART1->CR1 &=~ USART_CR1_M; 						// clear M0(bit 12) of USARTx_CR1
 8001de2:	4b1a      	ldr	r3, [pc, #104]	; (8001e4c <libs_init_USART1+0xb8>)
 8001de4:	4a19      	ldr	r2, [pc, #100]	; (8001e4c <libs_init_USART1+0xb8>)
 8001de6:	6812      	ldr	r2, [r2, #0]
 8001de8:	4919      	ldr	r1, [pc, #100]	; (8001e50 <libs_init_USART1+0xbc>)
 8001dea:	400a      	ands	r2, r1
 8001dec:	601a      	str	r2, [r3, #0]
	SystemCoreClockUpdate(); 							// define clock speed
 8001dee:	f000 fd05 	bl	80027fc <SystemCoreClockUpdate>
	USART1->BRR = SystemCoreClock/115200;		     		// set baud rate to 115.2kbps for oversampling by 16
 8001df2:	4c16      	ldr	r4, [pc, #88]	; (8001e4c <libs_init_USART1+0xb8>)
 8001df4:	4b17      	ldr	r3, [pc, #92]	; (8001e54 <libs_init_USART1+0xc0>)
 8001df6:	681a      	ldr	r2, [r3, #0]
 8001df8:	23e1      	movs	r3, #225	; 0xe1
 8001dfa:	0259      	lsls	r1, r3, #9
 8001dfc:	0010      	movs	r0, r2
 8001dfe:	f7fe f983 	bl	8000108 <__udivsi3>
 8001e02:	0003      	movs	r3, r0
 8001e04:	60e3      	str	r3, [r4, #12]
	USART1->CR1 &=~ USART_CR1_PCE;						// no parity
 8001e06:	4b11      	ldr	r3, [pc, #68]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e08:	4a10      	ldr	r2, [pc, #64]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e0a:	6812      	ldr	r2, [r2, #0]
 8001e0c:	4912      	ldr	r1, [pc, #72]	; (8001e58 <libs_init_USART1+0xc4>)
 8001e0e:	400a      	ands	r2, r1
 8001e10:	601a      	str	r2, [r3, #0]
	USART1->CR2 &=~ USART_CR2_STOP;						// 1 stop bit
 8001e12:	4b0e      	ldr	r3, [pc, #56]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e14:	4a0d      	ldr	r2, [pc, #52]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e16:	6852      	ldr	r2, [r2, #4]
 8001e18:	4910      	ldr	r1, [pc, #64]	; (8001e5c <libs_init_USART1+0xc8>)
 8001e1a:	400a      	ands	r2, r1
 8001e1c:	605a      	str	r2, [r3, #4]
	USART1->CR1 |= USART_CR1_UE;						// Enable USART1
 8001e1e:	4b0b      	ldr	r3, [pc, #44]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e20:	4a0a      	ldr	r2, [pc, #40]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e22:	6812      	ldr	r2, [r2, #0]
 8001e24:	2101      	movs	r1, #1
 8001e26:	430a      	orrs	r2, r1
 8001e28:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= USART_CR1_TE;						// Enable USART1_TE Set idle frame as first transmission.
 8001e2a:	4b08      	ldr	r3, [pc, #32]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e2c:	4a07      	ldr	r2, [pc, #28]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e2e:	6812      	ldr	r2, [r2, #0]
 8001e30:	2108      	movs	r1, #8
 8001e32:	430a      	orrs	r2, r1
 8001e34:	601a      	str	r2, [r3, #0]
	USART1->CR1 |= USART_CR1_RE;						// Enable USART1_RX
 8001e36:	4b05      	ldr	r3, [pc, #20]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e38:	4a04      	ldr	r2, [pc, #16]	; (8001e4c <libs_init_USART1+0xb8>)
 8001e3a:	6812      	ldr	r2, [r2, #0]
 8001e3c:	2104      	movs	r1, #4
 8001e3e:	430a      	orrs	r2, r1
 8001e40:	601a      	str	r2, [r3, #0]
}
 8001e42:	46c0      	nop			; (mov r8, r8)
 8001e44:	46bd      	mov	sp, r7
 8001e46:	bdb0      	pop	{r4, r5, r7, pc}
 8001e48:	40021000 	.word	0x40021000
 8001e4c:	40013800 	.word	0x40013800
 8001e50:	ffffefff 	.word	0xffffefff
 8001e54:	20000014 	.word	0x20000014
 8001e58:	fffffbff 	.word	0xfffffbff
 8001e5c:	ffffcfff 	.word	0xffffcfff

08001e60 <USART1_transmit>:

void USART1_transmit(unsigned char DataToTx){
 8001e60:	b580      	push	{r7, lr}
 8001e62:	b082      	sub	sp, #8
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	0002      	movs	r2, r0
 8001e68:	1dfb      	adds	r3, r7, #7
 8001e6a:	701a      	strb	r2, [r3, #0]
	// wait until TXE = 1 before writing int tdr

	USART1 -> TDR = DataToTx; 					// write character c to the USART1_TDR
 8001e6c:	4a07      	ldr	r2, [pc, #28]	; (8001e8c <USART1_transmit+0x2c>)
 8001e6e:	1dfb      	adds	r3, r7, #7
 8001e70:	781b      	ldrb	r3, [r3, #0]
 8001e72:	b29b      	uxth	r3, r3
 8001e74:	8513      	strh	r3, [r2, #40]	; 0x28
	while((USART1 -> ISR & USART_ISR_TC) == 0); // wait: transmission complete
 8001e76:	46c0      	nop			; (mov r8, r8)
 8001e78:	4b04      	ldr	r3, [pc, #16]	; (8001e8c <USART1_transmit+0x2c>)
 8001e7a:	69db      	ldr	r3, [r3, #28]
 8001e7c:	2240      	movs	r2, #64	; 0x40
 8001e7e:	4013      	ands	r3, r2
 8001e80:	d0fa      	beq.n	8001e78 <USART1_transmit+0x18>
}
 8001e82:	46c0      	nop			; (mov r8, r8)
 8001e84:	46bd      	mov	sp, r7
 8001e86:	b002      	add	sp, #8
 8001e88:	bd80      	pop	{r7, pc}
 8001e8a:	46c0      	nop			; (mov r8, r8)
 8001e8c:	40013800 	.word	0x40013800

08001e90 <initialiseValues>:
#define PB12_mask 0x1000
#define PB13_mask 0x2000
#define PB14_mask 0x4000
#define PB15_mask 0x8000

void initialiseValues(void){
 8001e90:	b5b0      	push	{r4, r5, r7, lr}
 8001e92:	af00      	add	r7, sp, #0
	uartCounter = 0;
 8001e94:	4b1d      	ldr	r3, [pc, #116]	; (8001f0c <initialiseValues+0x7c>)
 8001e96:	2200      	movs	r2, #0
 8001e98:	601a      	str	r2, [r3, #0]
	state = 0;
 8001e9a:	4b1d      	ldr	r3, [pc, #116]	; (8001f10 <initialiseValues+0x80>)
 8001e9c:	2200      	movs	r2, #0
 8001e9e:	601a      	str	r2, [r3, #0]
	pauseDelay = 0;
 8001ea0:	4b1c      	ldr	r3, [pc, #112]	; (8001f14 <initialiseValues+0x84>)
 8001ea2:	2200      	movs	r2, #0
 8001ea4:	601a      	str	r2, [r3, #0]
	pauseDelayCounter = 0;
 8001ea6:	4b1c      	ldr	r3, [pc, #112]	; (8001f18 <initialiseValues+0x88>)
 8001ea8:	2200      	movs	r2, #0
 8001eaa:	601a      	str	r2, [r3, #0]
	tidalCounter = 0;
 8001eac:	4b1b      	ldr	r3, [pc, #108]	; (8001f1c <initialiseValues+0x8c>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	601a      	str	r2, [r3, #0]
	tidalInputSteps = 0;
 8001eb2:	4b1b      	ldr	r3, [pc, #108]	; (8001f20 <initialiseValues+0x90>)
 8001eb4:	2200      	movs	r2, #0
 8001eb6:	601a      	str	r2, [r3, #0]
	directionIndicator = 0;
 8001eb8:	4b1a      	ldr	r3, [pc, #104]	; (8001f24 <initialiseValues+0x94>)
 8001eba:	2200      	movs	r2, #0
 8001ebc:	601a      	str	r2, [r3, #0]
	GPIOB -> ODR = 0x8;
 8001ebe:	4b1a      	ldr	r3, [pc, #104]	; (8001f28 <initialiseValues+0x98>)
 8001ec0:	2208      	movs	r2, #8
 8001ec2:	615a      	str	r2, [r3, #20]
	UART_counter = 0;
 8001ec4:	4b19      	ldr	r3, [pc, #100]	; (8001f2c <initialiseValues+0x9c>)
 8001ec6:	2200      	movs	r2, #0
 8001ec8:	601a      	str	r2, [r3, #0]
	TIM2->ARR = ARR_Val;
 8001eca:	2380      	movs	r3, #128	; 0x80
 8001ecc:	05dd      	lsls	r5, r3, #23
 8001ece:	4b18      	ldr	r3, [pc, #96]	; (8001f30 <initialiseValues+0xa0>)
 8001ed0:	685c      	ldr	r4, [r3, #4]
 8001ed2:	681b      	ldr	r3, [r3, #0]
 8001ed4:	0018      	movs	r0, r3
 8001ed6:	0021      	movs	r1, r4
 8001ed8:	f7fe faca 	bl	8000470 <__aeabi_d2uiz>
 8001edc:	0003      	movs	r3, r0
 8001ede:	62eb      	str	r3, [r5, #44]	; 0x2c
	TIM2->CCR4 = ARR_Val/2;
 8001ee0:	2380      	movs	r3, #128	; 0x80
 8001ee2:	05dc      	lsls	r4, r3, #23
 8001ee4:	4b12      	ldr	r3, [pc, #72]	; (8001f30 <initialiseValues+0xa0>)
 8001ee6:	6818      	ldr	r0, [r3, #0]
 8001ee8:	6859      	ldr	r1, [r3, #4]
 8001eea:	2200      	movs	r2, #0
 8001eec:	2380      	movs	r3, #128	; 0x80
 8001eee:	05db      	lsls	r3, r3, #23
 8001ef0:	f7fe fadc 	bl	80004ac <__aeabi_ddiv>
 8001ef4:	0002      	movs	r2, r0
 8001ef6:	000b      	movs	r3, r1
 8001ef8:	0010      	movs	r0, r2
 8001efa:	0019      	movs	r1, r3
 8001efc:	f7fe fab8 	bl	8000470 <__aeabi_d2uiz>
 8001f00:	0003      	movs	r3, r0
 8001f02:	6423      	str	r3, [r4, #64]	; 0x40
}
 8001f04:	46c0      	nop			; (mov r8, r8)
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bdb0      	pop	{r4, r5, r7, pc}
 8001f0a:	46c0      	nop			; (mov r8, r8)
 8001f0c:	20000040 	.word	0x20000040
 8001f10:	20000050 	.word	0x20000050
 8001f14:	2000009c 	.word	0x2000009c
 8001f18:	20000090 	.word	0x20000090
 8001f1c:	20000060 	.word	0x20000060
 8001f20:	20000054 	.word	0x20000054
 8001f24:	20000094 	.word	0x20000094
 8001f28:	48000400 	.word	0x48000400
 8001f2c:	20000064 	.word	0x20000064
 8001f30:	20000088 	.word	0x20000088

08001f34 <pwmInitialization>:

void pwmInitialization(void){
 8001f34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001f36:	af00      	add	r7, sp, #0
	volume_control =(int)ADC_input(8,8);	 // Volume pot
 8001f38:	2108      	movs	r1, #8
 8001f3a:	2008      	movs	r0, #8
 8001f3c:	f7ff fe76 	bl	8001c2c <ADC_input>
 8001f40:	0003      	movs	r3, r0
 8001f42:	0018      	movs	r0, r3
 8001f44:	f7ff fcb0 	bl	80018a8 <__aeabi_i2d>
 8001f48:	0003      	movs	r3, r0
 8001f4a:	000c      	movs	r4, r1
 8001f4c:	4a4b      	ldr	r2, [pc, #300]	; (800207c <pwmInitialization+0x148>)
 8001f4e:	6013      	str	r3, [r2, #0]
 8001f50:	6054      	str	r4, [r2, #4]
	BPM_control =(int)ADC_input(7,8);  		 // Frequency pot
 8001f52:	2108      	movs	r1, #8
 8001f54:	2007      	movs	r0, #7
 8001f56:	f7ff fe69 	bl	8001c2c <ADC_input>
 8001f5a:	0003      	movs	r3, r0
 8001f5c:	0018      	movs	r0, r3
 8001f5e:	f7ff fca3 	bl	80018a8 <__aeabi_i2d>
 8001f62:	0003      	movs	r3, r0
 8001f64:	000c      	movs	r4, r1
 8001f66:	4a46      	ldr	r2, [pc, #280]	; (8002080 <pwmInitialization+0x14c>)
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	6054      	str	r4, [r2, #4]
	ARR_top = (60*256*256);
 8001f6c:	4a45      	ldr	r2, [pc, #276]	; (8002084 <pwmInitialization+0x150>)
 8001f6e:	2300      	movs	r3, #0
 8001f70:	4c45      	ldr	r4, [pc, #276]	; (8002088 <pwmInitialization+0x154>)
 8001f72:	6013      	str	r3, [r2, #0]
 8001f74:	6054      	str	r4, [r2, #4]
	ARR_bottom = (volume_control*tidalTotalSteps)*(BPM_control*BPMmax);
 8001f76:	4b45      	ldr	r3, [pc, #276]	; (800208c <pwmInitialization+0x158>)
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	0018      	movs	r0, r3
 8001f7c:	f7ff fc94 	bl	80018a8 <__aeabi_i2d>
 8001f80:	4b3e      	ldr	r3, [pc, #248]	; (800207c <pwmInitialization+0x148>)
 8001f82:	685c      	ldr	r4, [r3, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	001a      	movs	r2, r3
 8001f88:	0023      	movs	r3, r4
 8001f8a:	f7fe fec3 	bl	8000d14 <__aeabi_dmul>
 8001f8e:	0003      	movs	r3, r0
 8001f90:	000c      	movs	r4, r1
 8001f92:	0025      	movs	r5, r4
 8001f94:	001c      	movs	r4, r3
 8001f96:	4b3e      	ldr	r3, [pc, #248]	; (8002090 <pwmInitialization+0x15c>)
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	0018      	movs	r0, r3
 8001f9c:	f7ff fc84 	bl	80018a8 <__aeabi_i2d>
 8001fa0:	0002      	movs	r2, r0
 8001fa2:	000b      	movs	r3, r1
 8001fa4:	0020      	movs	r0, r4
 8001fa6:	0029      	movs	r1, r5
 8001fa8:	f7fe feb4 	bl	8000d14 <__aeabi_dmul>
 8001fac:	0003      	movs	r3, r0
 8001fae:	000c      	movs	r4, r1
 8001fb0:	001d      	movs	r5, r3
 8001fb2:	0026      	movs	r6, r4
 8001fb4:	4b37      	ldr	r3, [pc, #220]	; (8002094 <pwmInitialization+0x160>)
 8001fb6:	681b      	ldr	r3, [r3, #0]
 8001fb8:	0018      	movs	r0, r3
 8001fba:	f7ff fc75 	bl	80018a8 <__aeabi_i2d>
 8001fbe:	4b30      	ldr	r3, [pc, #192]	; (8002080 <pwmInitialization+0x14c>)
 8001fc0:	685c      	ldr	r4, [r3, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	001a      	movs	r2, r3
 8001fc6:	0023      	movs	r3, r4
 8001fc8:	f7fe fea4 	bl	8000d14 <__aeabi_dmul>
 8001fcc:	0003      	movs	r3, r0
 8001fce:	000c      	movs	r4, r1
 8001fd0:	001a      	movs	r2, r3
 8001fd2:	0023      	movs	r3, r4
 8001fd4:	0028      	movs	r0, r5
 8001fd6:	0031      	movs	r1, r6
 8001fd8:	f7fe fe9c 	bl	8000d14 <__aeabi_dmul>
 8001fdc:	0003      	movs	r3, r0
 8001fde:	000c      	movs	r4, r1
 8001fe0:	4a2d      	ldr	r2, [pc, #180]	; (8002098 <pwmInitialization+0x164>)
 8001fe2:	6013      	str	r3, [r2, #0]
 8001fe4:	6054      	str	r4, [r2, #4]
	ARR_Val = (SystemCoreClock*ARR_top/ARR_bottom) - 1;
 8001fe6:	4b27      	ldr	r3, [pc, #156]	; (8002084 <pwmInitialization+0x150>)
 8001fe8:	6818      	ldr	r0, [r3, #0]
 8001fea:	6859      	ldr	r1, [r3, #4]
 8001fec:	2200      	movs	r2, #0
 8001fee:	4b2b      	ldr	r3, [pc, #172]	; (800209c <pwmInitialization+0x168>)
 8001ff0:	f7fe fe90 	bl	8000d14 <__aeabi_dmul>
 8001ff4:	0003      	movs	r3, r0
 8001ff6:	000c      	movs	r4, r1
 8001ff8:	0018      	movs	r0, r3
 8001ffa:	0021      	movs	r1, r4
 8001ffc:	4b26      	ldr	r3, [pc, #152]	; (8002098 <pwmInitialization+0x164>)
 8001ffe:	685c      	ldr	r4, [r3, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	001a      	movs	r2, r3
 8002004:	0023      	movs	r3, r4
 8002006:	f7fe fa51 	bl	80004ac <__aeabi_ddiv>
 800200a:	0003      	movs	r3, r0
 800200c:	000c      	movs	r4, r1
 800200e:	0018      	movs	r0, r3
 8002010:	0021      	movs	r1, r4
 8002012:	2200      	movs	r2, #0
 8002014:	4b22      	ldr	r3, [pc, #136]	; (80020a0 <pwmInitialization+0x16c>)
 8002016:	f7ff f8fd 	bl	8001214 <__aeabi_dsub>
 800201a:	0003      	movs	r3, r0
 800201c:	000c      	movs	r4, r1
 800201e:	4a21      	ldr	r2, [pc, #132]	; (80020a4 <pwmInitialization+0x170>)
 8002020:	6013      	str	r3, [r2, #0]
 8002022:	6054      	str	r4, [r2, #4]
	init_PWM(ARR_Val);
 8002024:	4b1f      	ldr	r3, [pc, #124]	; (80020a4 <pwmInitialization+0x170>)
 8002026:	685c      	ldr	r4, [r3, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	0018      	movs	r0, r3
 800202c:	0021      	movs	r1, r4
 800202e:	f7ff fc07 	bl	8001840 <__aeabi_d2iz>
 8002032:	0003      	movs	r3, r0
 8002034:	0018      	movs	r0, r3
 8002036:	f7ff fd83 	bl	8001b40 <init_PWM>
	TIM2->ARR = ARR_Val;
 800203a:	2380      	movs	r3, #128	; 0x80
 800203c:	05dd      	lsls	r5, r3, #23
 800203e:	4b19      	ldr	r3, [pc, #100]	; (80020a4 <pwmInitialization+0x170>)
 8002040:	685c      	ldr	r4, [r3, #4]
 8002042:	681b      	ldr	r3, [r3, #0]
 8002044:	0018      	movs	r0, r3
 8002046:	0021      	movs	r1, r4
 8002048:	f7fe fa12 	bl	8000470 <__aeabi_d2uiz>
 800204c:	0003      	movs	r3, r0
 800204e:	62eb      	str	r3, [r5, #44]	; 0x2c
	TIM2->CCR4 = ARR_Val/2;
 8002050:	2380      	movs	r3, #128	; 0x80
 8002052:	05dc      	lsls	r4, r3, #23
 8002054:	4b13      	ldr	r3, [pc, #76]	; (80020a4 <pwmInitialization+0x170>)
 8002056:	6818      	ldr	r0, [r3, #0]
 8002058:	6859      	ldr	r1, [r3, #4]
 800205a:	2200      	movs	r2, #0
 800205c:	2380      	movs	r3, #128	; 0x80
 800205e:	05db      	lsls	r3, r3, #23
 8002060:	f7fe fa24 	bl	80004ac <__aeabi_ddiv>
 8002064:	0002      	movs	r2, r0
 8002066:	000b      	movs	r3, r1
 8002068:	0010      	movs	r0, r2
 800206a:	0019      	movs	r1, r3
 800206c:	f7fe fa00 	bl	8000470 <__aeabi_d2uiz>
 8002070:	0003      	movs	r3, r0
 8002072:	6423      	str	r3, [r4, #64]	; 0x40
}
 8002074:	46c0      	nop			; (mov r8, r8)
 8002076:	46bd      	mov	sp, r7
 8002078:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800207a:	46c0      	nop			; (mov r8, r8)
 800207c:	20000068 	.word	0x20000068
 8002080:	20000048 	.word	0x20000048
 8002084:	20000038 	.word	0x20000038
 8002088:	414e0000 	.word	0x414e0000
 800208c:	20000004 	.word	0x20000004
 8002090:	20000008 	.word	0x20000008
 8002094:	20000000 	.word	0x20000000
 8002098:	20000078 	.word	0x20000078
 800209c:	416e8480 	.word	0x416e8480
 80020a0:	3ff00000 	.word	0x3ff00000
 80020a4:	20000088 	.word	0x20000088

080020a8 <PWMupdate>:

void PWMupdate(void){					     // Updating frequency keeping BPM constant for change in volume
 80020a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80020aa:	af00      	add	r7, sp, #0
	volume_control =(int)ADC_input(8,8);	 // Volume pot
 80020ac:	2108      	movs	r1, #8
 80020ae:	2008      	movs	r0, #8
 80020b0:	f7ff fdbc 	bl	8001c2c <ADC_input>
 80020b4:	0003      	movs	r3, r0
 80020b6:	0018      	movs	r0, r3
 80020b8:	f7ff fbf6 	bl	80018a8 <__aeabi_i2d>
 80020bc:	0003      	movs	r3, r0
 80020be:	000c      	movs	r4, r1
 80020c0:	4a3e      	ldr	r2, [pc, #248]	; (80021bc <PWMupdate+0x114>)
 80020c2:	6013      	str	r3, [r2, #0]
 80020c4:	6054      	str	r4, [r2, #4]
	BPM_control =(int)ADC_input(7,8);  		 // Frequency pot
 80020c6:	2108      	movs	r1, #8
 80020c8:	2007      	movs	r0, #7
 80020ca:	f7ff fdaf 	bl	8001c2c <ADC_input>
 80020ce:	0003      	movs	r3, r0
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7ff fbe9 	bl	80018a8 <__aeabi_i2d>
 80020d6:	0003      	movs	r3, r0
 80020d8:	000c      	movs	r4, r1
 80020da:	4a39      	ldr	r2, [pc, #228]	; (80021c0 <PWMupdate+0x118>)
 80020dc:	6013      	str	r3, [r2, #0]
 80020de:	6054      	str	r4, [r2, #4]
	ARR_top = (60*256*256);					 /* Divide the read values by 256*/
 80020e0:	4a38      	ldr	r2, [pc, #224]	; (80021c4 <PWMupdate+0x11c>)
 80020e2:	2300      	movs	r3, #0
 80020e4:	4c38      	ldr	r4, [pc, #224]	; (80021c8 <PWMupdate+0x120>)
 80020e6:	6013      	str	r3, [r2, #0]
 80020e8:	6054      	str	r4, [r2, #4]
	ARR_bottom = (volume_control*tidalTotalSteps)*(BPM_control*BPMmax);
 80020ea:	4b38      	ldr	r3, [pc, #224]	; (80021cc <PWMupdate+0x124>)
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	0018      	movs	r0, r3
 80020f0:	f7ff fbda 	bl	80018a8 <__aeabi_i2d>
 80020f4:	4b31      	ldr	r3, [pc, #196]	; (80021bc <PWMupdate+0x114>)
 80020f6:	685c      	ldr	r4, [r3, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	001a      	movs	r2, r3
 80020fc:	0023      	movs	r3, r4
 80020fe:	f7fe fe09 	bl	8000d14 <__aeabi_dmul>
 8002102:	0003      	movs	r3, r0
 8002104:	000c      	movs	r4, r1
 8002106:	0025      	movs	r5, r4
 8002108:	001c      	movs	r4, r3
 800210a:	4b31      	ldr	r3, [pc, #196]	; (80021d0 <PWMupdate+0x128>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	0018      	movs	r0, r3
 8002110:	f7ff fbca 	bl	80018a8 <__aeabi_i2d>
 8002114:	0002      	movs	r2, r0
 8002116:	000b      	movs	r3, r1
 8002118:	0020      	movs	r0, r4
 800211a:	0029      	movs	r1, r5
 800211c:	f7fe fdfa 	bl	8000d14 <__aeabi_dmul>
 8002120:	0003      	movs	r3, r0
 8002122:	000c      	movs	r4, r1
 8002124:	001d      	movs	r5, r3
 8002126:	0026      	movs	r6, r4
 8002128:	4b2a      	ldr	r3, [pc, #168]	; (80021d4 <PWMupdate+0x12c>)
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	0018      	movs	r0, r3
 800212e:	f7ff fbbb 	bl	80018a8 <__aeabi_i2d>
 8002132:	4b23      	ldr	r3, [pc, #140]	; (80021c0 <PWMupdate+0x118>)
 8002134:	685c      	ldr	r4, [r3, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	001a      	movs	r2, r3
 800213a:	0023      	movs	r3, r4
 800213c:	f7fe fdea 	bl	8000d14 <__aeabi_dmul>
 8002140:	0003      	movs	r3, r0
 8002142:	000c      	movs	r4, r1
 8002144:	001a      	movs	r2, r3
 8002146:	0023      	movs	r3, r4
 8002148:	0028      	movs	r0, r5
 800214a:	0031      	movs	r1, r6
 800214c:	f7fe fde2 	bl	8000d14 <__aeabi_dmul>
 8002150:	0003      	movs	r3, r0
 8002152:	000c      	movs	r4, r1
 8002154:	4a20      	ldr	r2, [pc, #128]	; (80021d8 <PWMupdate+0x130>)
 8002156:	6013      	str	r3, [r2, #0]
 8002158:	6054      	str	r4, [r2, #4]
	ARR_Val = SystemCoreClock*ARR_top/ARR_bottom - 1;
 800215a:	4b1a      	ldr	r3, [pc, #104]	; (80021c4 <PWMupdate+0x11c>)
 800215c:	6818      	ldr	r0, [r3, #0]
 800215e:	6859      	ldr	r1, [r3, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	4b1e      	ldr	r3, [pc, #120]	; (80021dc <PWMupdate+0x134>)
 8002164:	f7fe fdd6 	bl	8000d14 <__aeabi_dmul>
 8002168:	0003      	movs	r3, r0
 800216a:	000c      	movs	r4, r1
 800216c:	0018      	movs	r0, r3
 800216e:	0021      	movs	r1, r4
 8002170:	4b19      	ldr	r3, [pc, #100]	; (80021d8 <PWMupdate+0x130>)
 8002172:	685c      	ldr	r4, [r3, #4]
 8002174:	681b      	ldr	r3, [r3, #0]
 8002176:	001a      	movs	r2, r3
 8002178:	0023      	movs	r3, r4
 800217a:	f7fe f997 	bl	80004ac <__aeabi_ddiv>
 800217e:	0003      	movs	r3, r0
 8002180:	000c      	movs	r4, r1
 8002182:	0018      	movs	r0, r3
 8002184:	0021      	movs	r1, r4
 8002186:	2200      	movs	r2, #0
 8002188:	4b15      	ldr	r3, [pc, #84]	; (80021e0 <PWMupdate+0x138>)
 800218a:	f7ff f843 	bl	8001214 <__aeabi_dsub>
 800218e:	0003      	movs	r3, r0
 8002190:	000c      	movs	r4, r1
 8002192:	4a14      	ldr	r2, [pc, #80]	; (80021e4 <PWMupdate+0x13c>)
 8002194:	6013      	str	r3, [r2, #0]
 8002196:	6054      	str	r4, [r2, #4]
	// Zero value limiter
	if(ARR_Val <= 0){
 8002198:	4b12      	ldr	r3, [pc, #72]	; (80021e4 <PWMupdate+0x13c>)
 800219a:	6818      	ldr	r0, [r3, #0]
 800219c:	6859      	ldr	r1, [r3, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	2300      	movs	r3, #0
 80021a2:	f7fe f947 	bl	8000434 <__aeabi_dcmple>
 80021a6:	1e03      	subs	r3, r0, #0
 80021a8:	d100      	bne.n	80021ac <PWMupdate+0x104>
		ARR_Val = 100;
	}
}
 80021aa:	e004      	b.n	80021b6 <PWMupdate+0x10e>
		ARR_Val = 100;
 80021ac:	4a0d      	ldr	r2, [pc, #52]	; (80021e4 <PWMupdate+0x13c>)
 80021ae:	2300      	movs	r3, #0
 80021b0:	4c0d      	ldr	r4, [pc, #52]	; (80021e8 <PWMupdate+0x140>)
 80021b2:	6013      	str	r3, [r2, #0]
 80021b4:	6054      	str	r4, [r2, #4]
}
 80021b6:	46c0      	nop			; (mov r8, r8)
 80021b8:	46bd      	mov	sp, r7
 80021ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80021bc:	20000068 	.word	0x20000068
 80021c0:	20000048 	.word	0x20000048
 80021c4:	20000038 	.word	0x20000038
 80021c8:	414e0000 	.word	0x414e0000
 80021cc:	20000004 	.word	0x20000004
 80021d0:	20000008 	.word	0x20000008
 80021d4:	20000000 	.word	0x20000000
 80021d8:	20000078 	.word	0x20000078
 80021dc:	416e8480 	.word	0x416e8480
 80021e0:	3ff00000 	.word	0x3ff00000
 80021e4:	20000088 	.word	0x20000088
 80021e8:	40590000 	.word	0x40590000

080021ec <sensorReadAndSend>:

void sensorReadAndSend(void){
 80021ec:	b590      	push	{r4, r7, lr}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
//	load_cell_1 = 	  (int)ADC_input(2,8); // PA2
	load_cell_2 =     (int)ADC_input(3,8); // PA3
 80021f2:	2108      	movs	r1, #8
 80021f4:	2003      	movs	r0, #3
 80021f6:	f7ff fd19 	bl	8001c2c <ADC_input>
 80021fa:	0002      	movs	r2, r0
 80021fc:	4b1b      	ldr	r3, [pc, #108]	; (800226c <sensorReadAndSend+0x80>)
 80021fe:	601a      	str	r2, [r3, #0]
//
//	flow_sensor = 	  (int)ADC_input(4,8); // PA4
	bellow_pressure = (int)ADC_input(5,8); // PA5
 8002200:	2108      	movs	r1, #8
 8002202:	2005      	movs	r0, #5
 8002204:	f7ff fd12 	bl	8001c2c <ADC_input>
 8002208:	0002      	movs	r2, r0
 800220a:	4b19      	ldr	r3, [pc, #100]	; (8002270 <sensorReadAndSend+0x84>)
 800220c:	601a      	str	r2, [r3, #0]
//   peep_pressure =   (int)ADC_input(6,8); // PA6
//	BPM_control =     (int)ADC_input(7,8); // PA7
//	volume_control =  (int)ADC_input(8,8); // PB0
	char *text = "\n";
 800220e:	4b19      	ldr	r3, [pc, #100]	; (8002274 <sensorReadAndSend+0x88>)
 8002210:	607b      	str	r3, [r7, #4]
	USART1_transmit(BPM_control);
 8002212:	4b19      	ldr	r3, [pc, #100]	; (8002278 <sensorReadAndSend+0x8c>)
 8002214:	685c      	ldr	r4, [r3, #4]
 8002216:	681b      	ldr	r3, [r3, #0]
 8002218:	0018      	movs	r0, r3
 800221a:	0021      	movs	r1, r4
 800221c:	f7fe f928 	bl	8000470 <__aeabi_d2uiz>
 8002220:	0003      	movs	r3, r0
 8002222:	b2db      	uxtb	r3, r3
 8002224:	0018      	movs	r0, r3
 8002226:	f7ff fe1b 	bl	8001e60 <USART1_transmit>
	USART1_transmit(volume_control);
 800222a:	4b14      	ldr	r3, [pc, #80]	; (800227c <sensorReadAndSend+0x90>)
 800222c:	685c      	ldr	r4, [r3, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	0018      	movs	r0, r3
 8002232:	0021      	movs	r1, r4
 8002234:	f7fe f91c 	bl	8000470 <__aeabi_d2uiz>
 8002238:	0003      	movs	r3, r0
 800223a:	b2db      	uxtb	r3, r3
 800223c:	0018      	movs	r0, r3
 800223e:	f7ff fe0f 	bl	8001e60 <USART1_transmit>
	USART1_transmit(bellow_pressure);
 8002242:	4b0b      	ldr	r3, [pc, #44]	; (8002270 <sensorReadAndSend+0x84>)
 8002244:	681b      	ldr	r3, [r3, #0]
 8002246:	b2db      	uxtb	r3, r3
 8002248:	0018      	movs	r0, r3
 800224a:	f7ff fe09 	bl	8001e60 <USART1_transmit>
	USART1_transmit(load_cell_2);
 800224e:	4b07      	ldr	r3, [pc, #28]	; (800226c <sensorReadAndSend+0x80>)
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	b2db      	uxtb	r3, r3
 8002254:	0018      	movs	r0, r3
 8002256:	f7ff fe03 	bl	8001e60 <USART1_transmit>
	USART1_transmit(*text);
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	781b      	ldrb	r3, [r3, #0]
 800225e:	0018      	movs	r0, r3
 8002260:	f7ff fdfe 	bl	8001e60 <USART1_transmit>
//	USART1_transmit(peep_pressure);
//	USART1_transmit(bellow_pressure);
//	USART1_transmit(flow_sensor);
//	USART1_transmit(load_cell_1);
//	USART1_transmit(load_cell_2);
}
 8002264:	46c0      	nop			; (mov r8, r8)
 8002266:	46bd      	mov	sp, r7
 8002268:	b003      	add	sp, #12
 800226a:	bd90      	pop	{r4, r7, pc}
 800226c:	20000080 	.word	0x20000080
 8002270:	20000070 	.word	0x20000070
 8002274:	08002934 	.word	0x08002934
 8002278:	20000048 	.word	0x20000048
 800227c:	20000068 	.word	0x20000068

08002280 <UARTdelay>:



void UARTdelay(int UARTdelayms){
 8002280:	b580      	push	{r7, lr}
 8002282:	b082      	sub	sp, #8
 8002284:	af00      	add	r7, sp, #0
 8002286:	6078      	str	r0, [r7, #4]
	pauseDelay = UARTdelayms ;
 8002288:	4b13      	ldr	r3, [pc, #76]	; (80022d8 <UARTdelay+0x58>)
 800228a:	687a      	ldr	r2, [r7, #4]
 800228c:	601a      	str	r2, [r3, #0]
	while (pauseDelay > 0) {
 800228e:	e01b      	b.n	80022c8 <UARTdelay+0x48>
		if (pauseDelayCounter > pauseDelay/727){
 8002290:	4b11      	ldr	r3, [pc, #68]	; (80022d8 <UARTdelay+0x58>)
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4911      	ldr	r1, [pc, #68]	; (80022dc <UARTdelay+0x5c>)
 8002296:	0018      	movs	r0, r3
 8002298:	f7fd ffc0 	bl	800021c <__divsi3>
 800229c:	0003      	movs	r3, r0
 800229e:	001a      	movs	r2, r3
 80022a0:	4b0f      	ldr	r3, [pc, #60]	; (80022e0 <UARTdelay+0x60>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	429a      	cmp	r2, r3
 80022a6:	da05      	bge.n	80022b4 <UARTdelay+0x34>
			sensorReadAndSend(); 	// Reading and sending sensor information intermittently
 80022a8:	f7ff ffa0 	bl	80021ec <sensorReadAndSend>
			pauseDelayCounter = 0;
 80022ac:	4b0c      	ldr	r3, [pc, #48]	; (80022e0 <UARTdelay+0x60>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]
 80022b2:	e004      	b.n	80022be <UARTdelay+0x3e>
		}else{
			pauseDelayCounter++;
 80022b4:	4b0a      	ldr	r3, [pc, #40]	; (80022e0 <UARTdelay+0x60>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	1c5a      	adds	r2, r3, #1
 80022ba:	4b09      	ldr	r3, [pc, #36]	; (80022e0 <UARTdelay+0x60>)
 80022bc:	601a      	str	r2, [r3, #0]
		}
		pauseDelay--;
 80022be:	4b06      	ldr	r3, [pc, #24]	; (80022d8 <UARTdelay+0x58>)
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	1e5a      	subs	r2, r3, #1
 80022c4:	4b04      	ldr	r3, [pc, #16]	; (80022d8 <UARTdelay+0x58>)
 80022c6:	601a      	str	r2, [r3, #0]
	while (pauseDelay > 0) {
 80022c8:	4b03      	ldr	r3, [pc, #12]	; (80022d8 <UARTdelay+0x58>)
 80022ca:	681b      	ldr	r3, [r3, #0]
 80022cc:	2b00      	cmp	r3, #0
 80022ce:	dcdf      	bgt.n	8002290 <UARTdelay+0x10>
	}
}
 80022d0:	46c0      	nop			; (mov r8, r8)
 80022d2:	46bd      	mov	sp, r7
 80022d4:	b002      	add	sp, #8
 80022d6:	bd80      	pop	{r7, pc}
 80022d8:	2000009c 	.word	0x2000009c
 80022dc:	000002d7 	.word	0x000002d7
 80022e0:	20000090 	.word	0x20000090

080022e4 <TIM6_DAC_IRQHandler>:

void TIM6_DAC_IRQHandler(void) {
 80022e4:	b580      	push	{r7, lr}
 80022e6:	af00      	add	r7, sp, #0
	sensorReadAndSend(); 			// Reading and sending sensor information intermittently
 80022e8:	f7ff ff80 	bl	80021ec <sensorReadAndSend>
	if(peep_pressure > 150)	{	    // Pip pressure not reached
 80022ec:	4b0d      	ldr	r3, [pc, #52]	; (8002324 <TIM6_DAC_IRQHandler+0x40>)
 80022ee:	681b      	ldr	r3, [r3, #0]
 80022f0:	2b96      	cmp	r3, #150	; 0x96
 80022f2:	dd09      	ble.n	8002308 <TIM6_DAC_IRQHandler+0x24>
		GPIOA -> ODR |= PA9_mask;
 80022f4:	2390      	movs	r3, #144	; 0x90
 80022f6:	05db      	lsls	r3, r3, #23
 80022f8:	2290      	movs	r2, #144	; 0x90
 80022fa:	05d2      	lsls	r2, r2, #23
 80022fc:	6952      	ldr	r2, [r2, #20]
 80022fe:	2180      	movs	r1, #128	; 0x80
 8002300:	0089      	lsls	r1, r1, #2
 8002302:	430a      	orrs	r2, r1
 8002304:	615a      	str	r2, [r3, #20]
 8002306:	e008      	b.n	800231a <TIM6_DAC_IRQHandler+0x36>
	}else{
		GPIOA -> ODR ^= PA9_mask;
 8002308:	2390      	movs	r3, #144	; 0x90
 800230a:	05db      	lsls	r3, r3, #23
 800230c:	2290      	movs	r2, #144	; 0x90
 800230e:	05d2      	lsls	r2, r2, #23
 8002310:	6952      	ldr	r2, [r2, #20]
 8002312:	2180      	movs	r1, #128	; 0x80
 8002314:	0089      	lsls	r1, r1, #2
 8002316:	404a      	eors	r2, r1
 8002318:	615a      	str	r2, [r3, #20]
	}
	libs_ack_irq(); // Set interrupt flag low
 800231a:	f7ff fd09 	bl	8001d30 <libs_ack_irq>
}
 800231e:	46c0      	nop			; (mov r8, r8)
 8002320:	46bd      	mov	sp, r7
 8002322:	bd80      	pop	{r7, pc}
 8002324:	2000005c 	.word	0x2000005c

08002328 <tidalStepUpdate>:

void tidalStepUpdate(void){
 8002328:	b5b0      	push	{r4, r5, r7, lr}
 800232a:	af00      	add	r7, sp, #0
	tidalStepMultiplier = (tidalTotalSteps - tidalInitialSteps/2 )/256;
 800232c:	4b15      	ldr	r3, [pc, #84]	; (8002384 <tidalStepUpdate+0x5c>)
 800232e:	681a      	ldr	r2, [r3, #0]
 8002330:	4b15      	ldr	r3, [pc, #84]	; (8002388 <tidalStepUpdate+0x60>)
 8002332:	681b      	ldr	r3, [r3, #0]
 8002334:	435a      	muls	r2, r3
 8002336:	4b13      	ldr	r3, [pc, #76]	; (8002384 <tidalStepUpdate+0x5c>)
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2b00      	cmp	r3, #0
 800233c:	da00      	bge.n	8002340 <tidalStepUpdate+0x18>
 800233e:	3301      	adds	r3, #1
 8002340:	105b      	asrs	r3, r3, #1
 8002342:	425b      	negs	r3, r3
 8002344:	18d3      	adds	r3, r2, r3
 8002346:	2b00      	cmp	r3, #0
 8002348:	da00      	bge.n	800234c <tidalStepUpdate+0x24>
 800234a:	33ff      	adds	r3, #255	; 0xff
 800234c:	121b      	asrs	r3, r3, #8
 800234e:	001a      	movs	r2, r3
 8002350:	4b0e      	ldr	r3, [pc, #56]	; (800238c <tidalStepUpdate+0x64>)
 8002352:	601a      	str	r2, [r3, #0]
	tidalInputSteps = volume_control*tidalStepMultiplier;
 8002354:	4b0d      	ldr	r3, [pc, #52]	; (800238c <tidalStepUpdate+0x64>)
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	0018      	movs	r0, r3
 800235a:	f7ff faa5 	bl	80018a8 <__aeabi_i2d>
 800235e:	4b0c      	ldr	r3, [pc, #48]	; (8002390 <tidalStepUpdate+0x68>)
 8002360:	685c      	ldr	r4, [r3, #4]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	001a      	movs	r2, r3
 8002366:	0023      	movs	r3, r4
 8002368:	f7fe fcd4 	bl	8000d14 <__aeabi_dmul>
 800236c:	0003      	movs	r3, r0
 800236e:	000c      	movs	r4, r1
 8002370:	0018      	movs	r0, r3
 8002372:	0021      	movs	r1, r4
 8002374:	f7ff fa64 	bl	8001840 <__aeabi_d2iz>
 8002378:	0002      	movs	r2, r0
 800237a:	4b06      	ldr	r3, [pc, #24]	; (8002394 <tidalStepUpdate+0x6c>)
 800237c:	601a      	str	r2, [r3, #0]
}
 800237e:	46c0      	nop			; (mov r8, r8)
 8002380:	46bd      	mov	sp, r7
 8002382:	bdb0      	pop	{r4, r5, r7, pc}
 8002384:	20000004 	.word	0x20000004
 8002388:	20000008 	.word	0x20000008
 800238c:	20000058 	.word	0x20000058
 8002390:	20000068 	.word	0x20000068
 8002394:	20000054 	.word	0x20000054

08002398 <senesorCheck>:

void senesorCheck(void){
 8002398:	b580      	push	{r7, lr}
 800239a:	af00      	add	r7, sp, #0
	//	flow_sensor = 	  (int)ADC_input(4,8); // PA4
		bellow_pressure = (int)ADC_input(5,8); // PA5
 800239c:	2108      	movs	r1, #8
 800239e:	2005      	movs	r0, #5
 80023a0:	f7ff fc44 	bl	8001c2c <ADC_input>
 80023a4:	0002      	movs	r2, r0
 80023a6:	4b0b      	ldr	r3, [pc, #44]	; (80023d4 <senesorCheck+0x3c>)
 80023a8:	601a      	str	r2, [r3, #0]
	//  peep_pressure =   (int)ADC_input(6,8); // PA6

	    if(bellow_pressure>200){\
 80023aa:	4b0a      	ldr	r3, [pc, #40]	; (80023d4 <senesorCheck+0x3c>)
 80023ac:	681b      	ldr	r3, [r3, #0]
 80023ae:	2bc8      	cmp	r3, #200	; 0xc8
 80023b0:	dd06      	ble.n	80023c0 <senesorCheck+0x28>
	    	GPIOB -> ODR &= ~0x8;
 80023b2:	4b09      	ldr	r3, [pc, #36]	; (80023d8 <senesorCheck+0x40>)
 80023b4:	4a08      	ldr	r2, [pc, #32]	; (80023d8 <senesorCheck+0x40>)
 80023b6:	6952      	ldr	r2, [r2, #20]
 80023b8:	2108      	movs	r1, #8
 80023ba:	438a      	bics	r2, r1
 80023bc:	615a      	str	r2, [r3, #20]
	    }else{
	    	GPIOB -> ODR |= 0x8;
	    }
}
 80023be:	e005      	b.n	80023cc <senesorCheck+0x34>
	    	GPIOB -> ODR |= 0x8;
 80023c0:	4b05      	ldr	r3, [pc, #20]	; (80023d8 <senesorCheck+0x40>)
 80023c2:	4a05      	ldr	r2, [pc, #20]	; (80023d8 <senesorCheck+0x40>)
 80023c4:	6952      	ldr	r2, [r2, #20]
 80023c6:	2108      	movs	r1, #8
 80023c8:	430a      	orrs	r2, r1
 80023ca:	615a      	str	r2, [r3, #20]
}
 80023cc:	46c0      	nop			; (mov r8, r8)
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}
 80023d2:	46c0      	nop			; (mov r8, r8)
 80023d4:	20000070 	.word	0x20000070
 80023d8:	48000400 	.word	0x48000400

080023dc <EXTI_state_1>:

void EXTI_state_1(void){
 80023dc:	b580      	push	{r7, lr}
 80023de:	af00      	add	r7, sp, #0
	GPIOB -> ODR  |= 0x4;							//Toggle direction pin PB2
 80023e0:	4b12      	ldr	r3, [pc, #72]	; (800242c <EXTI_state_1+0x50>)
 80023e2:	4a12      	ldr	r2, [pc, #72]	; (800242c <EXTI_state_1+0x50>)
 80023e4:	6952      	ldr	r2, [r2, #20]
 80023e6:	2104      	movs	r1, #4
 80023e8:	430a      	orrs	r2, r1
 80023ea:	615a      	str	r2, [r3, #20]
	directionIndicator = 0;
 80023ec:	4b10      	ldr	r3, [pc, #64]	; (8002430 <EXTI_state_1+0x54>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	601a      	str	r2, [r3, #0]
	tidalInputSteps = tidalInitialSteps; 		// Set this value to set amount to move away from limit switch
 80023f2:	4b10      	ldr	r3, [pc, #64]	; (8002434 <EXTI_state_1+0x58>)
 80023f4:	681a      	ldr	r2, [r3, #0]
 80023f6:	4b10      	ldr	r3, [pc, #64]	; (8002438 <EXTI_state_1+0x5c>)
 80023f8:	601a      	str	r2, [r3, #0]
	if (tidalCounter >=tidalInputSteps){
 80023fa:	4b10      	ldr	r3, [pc, #64]	; (800243c <EXTI_state_1+0x60>)
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	4b0e      	ldr	r3, [pc, #56]	; (8002438 <EXTI_state_1+0x5c>)
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	429a      	cmp	r2, r3
 8002404:	db0a      	blt.n	800241c <EXTI_state_1+0x40>
	   tidalCounter = 0;
 8002406:	4b0d      	ldr	r3, [pc, #52]	; (800243c <EXTI_state_1+0x60>)
 8002408:	2200      	movs	r2, #0
 800240a:	601a      	str	r2, [r3, #0]
	   state = 0;
 800240c:	4b0c      	ldr	r3, [pc, #48]	; (8002440 <EXTI_state_1+0x64>)
 800240e:	2200      	movs	r2, #0
 8002410:	601a      	str	r2, [r3, #0]
	   RCC->APB1ENR = ~RCC_APB1ENR_TIM2EN;		// TIM2 disable after moving set steps
 8002412:	4b0c      	ldr	r3, [pc, #48]	; (8002444 <EXTI_state_1+0x68>)
 8002414:	2202      	movs	r2, #2
 8002416:	4252      	negs	r2, r2
 8002418:	61da      	str	r2, [r3, #28]
	}else{
	   tidalCounter ++;
	}
}
 800241a:	e004      	b.n	8002426 <EXTI_state_1+0x4a>
	   tidalCounter ++;
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <EXTI_state_1+0x60>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	1c5a      	adds	r2, r3, #1
 8002422:	4b06      	ldr	r3, [pc, #24]	; (800243c <EXTI_state_1+0x60>)
 8002424:	601a      	str	r2, [r3, #0]
}
 8002426:	46c0      	nop			; (mov r8, r8)
 8002428:	46bd      	mov	sp, r7
 800242a:	bd80      	pop	{r7, pc}
 800242c:	48000400 	.word	0x48000400
 8002430:	20000094 	.word	0x20000094
 8002434:	20000004 	.word	0x20000004
 8002438:	20000054 	.word	0x20000054
 800243c:	20000060 	.word	0x20000060
 8002440:	20000050 	.word	0x20000050
 8002444:	40021000 	.word	0x40021000

08002448 <EXTI_state_2>:
int newCounter=0;
void EXTI_state_2(void){
 8002448:	b5b0      	push	{r4, r5, r7, lr}
 800244a:	af00      	add	r7, sp, #0
    TIM2->CR1 = ~TIM_CR1_CEN; 			//Disable PWM
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	05db      	lsls	r3, r3, #23
 8002450:	2202      	movs	r2, #2
 8002452:	4252      	negs	r2, r2
 8002454:	601a      	str	r2, [r3, #0]
	if(uartCounter>(uartFrequency*727)){
 8002456:	4b48      	ldr	r3, [pc, #288]	; (8002578 <EXTI_state_2+0x130>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	4a48      	ldr	r2, [pc, #288]	; (800257c <EXTI_state_2+0x134>)
 800245c:	435a      	muls	r2, r3
 800245e:	4b48      	ldr	r3, [pc, #288]	; (8002580 <EXTI_state_2+0x138>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	429a      	cmp	r2, r3
 8002464:	da05      	bge.n	8002472 <EXTI_state_2+0x2a>
		sensorReadAndSend();
 8002466:	f7ff fec1 	bl	80021ec <sensorReadAndSend>
		uartCounter = 0;
 800246a:	4b45      	ldr	r3, [pc, #276]	; (8002580 <EXTI_state_2+0x138>)
 800246c:	2200      	movs	r2, #0
 800246e:	601a      	str	r2, [r3, #0]
 8002470:	e004      	b.n	800247c <EXTI_state_2+0x34>
	}else{
		uartCounter++;
 8002472:	4b43      	ldr	r3, [pc, #268]	; (8002580 <EXTI_state_2+0x138>)
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	1c5a      	adds	r2, r3, #1
 8002478:	4b41      	ldr	r3, [pc, #260]	; (8002580 <EXTI_state_2+0x138>)
 800247a:	601a      	str	r2, [r3, #0]
	}
    senesorCheck();
 800247c:	f7ff ff8c 	bl	8002398 <senesorCheck>
    if (tidalCounter>=tidalInputSteps){ // Set counter overflow value to that relatable to pwm signal
 8002480:	4b40      	ldr	r3, [pc, #256]	; (8002584 <EXTI_state_2+0x13c>)
 8002482:	681a      	ldr	r2, [r3, #0]
 8002484:	4b40      	ldr	r3, [pc, #256]	; (8002588 <EXTI_state_2+0x140>)
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	429a      	cmp	r2, r3
 800248a:	db68      	blt.n	800255e <EXTI_state_2+0x116>
    	PWMupdate();
 800248c:	f7ff fe0c 	bl	80020a8 <PWMupdate>
		// Up
		if (directionIndicator == 1){
 8002490:	4b3e      	ldr	r3, [pc, #248]	; (800258c <EXTI_state_2+0x144>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	2b01      	cmp	r3, #1
 8002496:	d12d      	bne.n	80024f4 <EXTI_state_2+0xac>
			GPIOB -> ODR |= 0x4;			//Toggle direction pin PB2
 8002498:	4b3d      	ldr	r3, [pc, #244]	; (8002590 <EXTI_state_2+0x148>)
 800249a:	4a3d      	ldr	r2, [pc, #244]	; (8002590 <EXTI_state_2+0x148>)
 800249c:	6952      	ldr	r2, [r2, #20]
 800249e:	2104      	movs	r1, #4
 80024a0:	430a      	orrs	r2, r1
 80024a2:	615a      	str	r2, [r3, #20]
			directionIndicator = 0;
 80024a4:	4b39      	ldr	r3, [pc, #228]	; (800258c <EXTI_state_2+0x144>)
 80024a6:	2200      	movs	r2, #0
 80024a8:	601a      	str	r2, [r3, #0]
			tidalStepUpdate();			// Update change in volume
 80024aa:	f7ff ff3d 	bl	8002328 <tidalStepUpdate>
			TIM2->ARR = ARR_Val;		//Setting breathing ratio
 80024ae:	2380      	movs	r3, #128	; 0x80
 80024b0:	05dd      	lsls	r5, r3, #23
 80024b2:	4b38      	ldr	r3, [pc, #224]	; (8002594 <EXTI_state_2+0x14c>)
 80024b4:	685c      	ldr	r4, [r3, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0018      	movs	r0, r3
 80024ba:	0021      	movs	r1, r4
 80024bc:	f7fd ffd8 	bl	8000470 <__aeabi_d2uiz>
 80024c0:	0003      	movs	r3, r0
 80024c2:	62eb      	str	r3, [r5, #44]	; 0x2c
			TIM2->CCR4 = ARR_Val/2;
 80024c4:	2380      	movs	r3, #128	; 0x80
 80024c6:	05dc      	lsls	r4, r3, #23
 80024c8:	4b32      	ldr	r3, [pc, #200]	; (8002594 <EXTI_state_2+0x14c>)
 80024ca:	6818      	ldr	r0, [r3, #0]
 80024cc:	6859      	ldr	r1, [r3, #4]
 80024ce:	2200      	movs	r2, #0
 80024d0:	2380      	movs	r3, #128	; 0x80
 80024d2:	05db      	lsls	r3, r3, #23
 80024d4:	f7fd ffea 	bl	80004ac <__aeabi_ddiv>
 80024d8:	0002      	movs	r2, r0
 80024da:	000b      	movs	r3, r1
 80024dc:	0010      	movs	r0, r2
 80024de:	0019      	movs	r1, r3
 80024e0:	f7fd ffc6 	bl	8000470 <__aeabi_d2uiz>
 80024e4:	0003      	movs	r3, r0
 80024e6:	6423      	str	r3, [r4, #64]	; 0x40
			UARTdelay(pauseDelayms);
 80024e8:	4b2b      	ldr	r3, [pc, #172]	; (8002598 <EXTI_state_2+0x150>)
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	0018      	movs	r0, r3
 80024ee:	f7ff fec7 	bl	8002280 <UARTdelay>
 80024f2:	e030      	b.n	8002556 <EXTI_state_2+0x10e>
		}
		// Down
		else{
			GPIOB -> ODR &= ~0x4;		//Toggle direction pin PB2
 80024f4:	4b26      	ldr	r3, [pc, #152]	; (8002590 <EXTI_state_2+0x148>)
 80024f6:	4a26      	ldr	r2, [pc, #152]	; (8002590 <EXTI_state_2+0x148>)
 80024f8:	6952      	ldr	r2, [r2, #20]
 80024fa:	2104      	movs	r1, #4
 80024fc:	438a      	bics	r2, r1
 80024fe:	615a      	str	r2, [r3, #20]
			directionIndicator=1; 		//Toggle direction indicator
 8002500:	4b22      	ldr	r3, [pc, #136]	; (800258c <EXTI_state_2+0x144>)
 8002502:	2201      	movs	r2, #1
 8002504:	601a      	str	r2, [r3, #0]
			TIM2->ARR = ARR_Val/2;		//Setting breathing ratio
 8002506:	2380      	movs	r3, #128	; 0x80
 8002508:	05dc      	lsls	r4, r3, #23
 800250a:	4b22      	ldr	r3, [pc, #136]	; (8002594 <EXTI_state_2+0x14c>)
 800250c:	6818      	ldr	r0, [r3, #0]
 800250e:	6859      	ldr	r1, [r3, #4]
 8002510:	2200      	movs	r2, #0
 8002512:	2380      	movs	r3, #128	; 0x80
 8002514:	05db      	lsls	r3, r3, #23
 8002516:	f7fd ffc9 	bl	80004ac <__aeabi_ddiv>
 800251a:	0002      	movs	r2, r0
 800251c:	000b      	movs	r3, r1
 800251e:	0010      	movs	r0, r2
 8002520:	0019      	movs	r1, r3
 8002522:	f7fd ffa5 	bl	8000470 <__aeabi_d2uiz>
 8002526:	0003      	movs	r3, r0
 8002528:	62e3      	str	r3, [r4, #44]	; 0x2c
			TIM2->CCR4 = ARR_Val/4;
 800252a:	2380      	movs	r3, #128	; 0x80
 800252c:	05dc      	lsls	r4, r3, #23
 800252e:	4b19      	ldr	r3, [pc, #100]	; (8002594 <EXTI_state_2+0x14c>)
 8002530:	6818      	ldr	r0, [r3, #0]
 8002532:	6859      	ldr	r1, [r3, #4]
 8002534:	2200      	movs	r2, #0
 8002536:	4b19      	ldr	r3, [pc, #100]	; (800259c <EXTI_state_2+0x154>)
 8002538:	f7fd ffb8 	bl	80004ac <__aeabi_ddiv>
 800253c:	0002      	movs	r2, r0
 800253e:	000b      	movs	r3, r1
 8002540:	0010      	movs	r0, r2
 8002542:	0019      	movs	r1, r3
 8002544:	f7fd ff94 	bl	8000470 <__aeabi_d2uiz>
 8002548:	0003      	movs	r3, r0
 800254a:	6423      	str	r3, [r4, #64]	; 0x40
			UARTdelay(plateuDelayms);
 800254c:	4b14      	ldr	r3, [pc, #80]	; (80025a0 <EXTI_state_2+0x158>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	0018      	movs	r0, r3
 8002552:	f7ff fe95 	bl	8002280 <UARTdelay>
		}
		tidalCounter = 0;
 8002556:	4b0b      	ldr	r3, [pc, #44]	; (8002584 <EXTI_state_2+0x13c>)
 8002558:	2200      	movs	r2, #0
 800255a:	601a      	str	r2, [r3, #0]
 800255c:	e004      	b.n	8002568 <EXTI_state_2+0x120>
	}else{
		tidalCounter ++;
 800255e:	4b09      	ldr	r3, [pc, #36]	; (8002584 <EXTI_state_2+0x13c>)
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	1c5a      	adds	r2, r3, #1
 8002564:	4b07      	ldr	r3, [pc, #28]	; (8002584 <EXTI_state_2+0x13c>)
 8002566:	601a      	str	r2, [r3, #0]
	}
	TIM2->CR1 = TIM_CR1_CEN; // Start PWM counter
 8002568:	2380      	movs	r3, #128	; 0x80
 800256a:	05db      	lsls	r3, r3, #23
 800256c:	2201      	movs	r2, #1
 800256e:	601a      	str	r2, [r3, #0]
}
 8002570:	46c0      	nop			; (mov r8, r8)
 8002572:	46bd      	mov	sp, r7
 8002574:	bdb0      	pop	{r4, r5, r7, pc}
 8002576:	46c0      	nop			; (mov r8, r8)
 8002578:	20000034 	.word	0x20000034
 800257c:	000002d7 	.word	0x000002d7
 8002580:	20000040 	.word	0x20000040
 8002584:	20000060 	.word	0x20000060
 8002588:	20000054 	.word	0x20000054
 800258c:	20000094 	.word	0x20000094
 8002590:	48000400 	.word	0x48000400
 8002594:	20000088 	.word	0x20000088
 8002598:	2000000c 	.word	0x2000000c
 800259c:	40100000 	.word	0x40100000
 80025a0:	20000010 	.word	0x20000010

080025a4 <EXTI0_1_IRQHandler>:


void EXTI0_1_IRQHandler(void){
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0
	if(EXTI_GetITStatus(EXTI_Line1) != RESET){
 80025a8:	2002      	movs	r0, #2
 80025aa:	f000 f8ab 	bl	8002704 <EXTI_GetITStatus>
 80025ae:	1e03      	subs	r3, r0, #0
 80025b0:	d00b      	beq.n	80025ca <EXTI0_1_IRQHandler+0x26>
		// Initial, blank interrupt state
		if(state == 0){

		}
		// Set distance from limit switch
		if(state == 1){
 80025b2:	4b09      	ldr	r3, [pc, #36]	; (80025d8 <EXTI0_1_IRQHandler+0x34>)
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	2b01      	cmp	r3, #1
 80025b8:	d101      	bne.n	80025be <EXTI0_1_IRQHandler+0x1a>
			EXTI_state_1();
 80025ba:	f7ff ff0f 	bl	80023dc <EXTI_state_1>
		}
		if(state == 2){
 80025be:	4b06      	ldr	r3, [pc, #24]	; (80025d8 <EXTI0_1_IRQHandler+0x34>)
 80025c0:	681b      	ldr	r3, [r3, #0]
 80025c2:	2b02      	cmp	r3, #2
 80025c4:	d101      	bne.n	80025ca <EXTI0_1_IRQHandler+0x26>
			EXTI_state_2();
 80025c6:	f7ff ff3f 	bl	8002448 <EXTI_state_2>
		}
	}
	EXTI_ClearITPendingBit(EXTI_Line1); //CLear interrupt pending bit
 80025ca:	2002      	movs	r0, #2
 80025cc:	f000 f8c4 	bl	8002758 <EXTI_ClearITPendingBit>
}
 80025d0:	46c0      	nop			; (mov r8, r8)
 80025d2:	46bd      	mov	sp, r7
 80025d4:	bd80      	pop	{r7, pc}
 80025d6:	46c0      	nop			; (mov r8, r8)
 80025d8:	20000050 	.word	0x20000050

080025dc <state_0>:

void state_0(void){
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
	// Initialization functions
	SystemCoreClockUpdate();
 80025e0:	f000 f90c 	bl	80027fc <SystemCoreClockUpdate>
	init_ADC();					 // Initialize Analog to digital converters
 80025e4:	f7ff faf6 	bl	8001bd4 <init_ADC>
	init_Ports();				 // Initialize ports
 80025e8:	f7ff f9d4 	bl	8001994 <init_Ports>
	init_EXTI();				 // Initializing External Interrupts from pins
 80025ec:	f7ff fbae 	bl	8001d4c <init_EXTI>
	libs_init_TIM6(50,8000);     // Initialize internal interrupt with 1ms delay
 80025f0:	23fa      	movs	r3, #250	; 0xfa
 80025f2:	015b      	lsls	r3, r3, #5
 80025f4:	0019      	movs	r1, r3
 80025f6:	2032      	movs	r0, #50	; 0x32
 80025f8:	f7ff fb66 	bl	8001cc8 <libs_init_TIM6>
	pwmInitialization();   		 // Initialize Pulse Width Modulation
 80025fc:	f7ff fc9a 	bl	8001f34 <pwmInitialization>
	libs_init_USART1();			 // Initialize UART communications
 8002600:	f7ff fbc8 	bl	8001d94 <libs_init_USART1>
	// ADC_AWD_8bit(5,2 ,3);		 // Initialize ADC watch dog
	// GPIOA -> ODR |= PA8_mask;
}
 8002604:	46c0      	nop			; (mov r8, r8)
 8002606:	46bd      	mov	sp, r7
 8002608:	bd80      	pop	{r7, pc}
	...

0800260c <state_1>:

void state_1(void){
 800260c:	b580      	push	{r7, lr}
 800260e:	af00      	add	r7, sp, #0
	// Wait for start button push
	initialiseValues();
 8002610:	f7ff fc3e 	bl	8001e90 <initialiseValues>
	while(1){
		if(libs_check_button_GPIOA(0)){		// PA0 switch
 8002614:	2000      	movs	r0, #0
 8002616:	f7ff fb2f 	bl	8001c78 <libs_check_button_GPIOA>
 800261a:	1e03      	subs	r3, r0, #0
 800261c:	d0fa      	beq.n	8002614 <state_1+0x8>
			TIM2->CR1 |= TIM_CR1_CEN;    	// PWM Counter enable
 800261e:	2380      	movs	r3, #128	; 0x80
 8002620:	05db      	lsls	r3, r3, #23
 8002622:	2280      	movs	r2, #128	; 0x80
 8002624:	05d2      	lsls	r2, r2, #23
 8002626:	6812      	ldr	r2, [r2, #0]
 8002628:	2101      	movs	r1, #1
 800262a:	430a      	orrs	r2, r1
 800262c:	601a      	str	r2, [r3, #0]
			break;
		}
	}
	//wait for limit switch trigger
	while(1){
		if(libs_check_button_GPIOA(11)){	    // PA11 connected to limit switch
 800262e:	200b      	movs	r0, #11
 8002630:	f7ff fb22 	bl	8001c78 <libs_check_button_GPIOA>
 8002634:	1e03      	subs	r3, r0, #0
 8002636:	d0fa      	beq.n	800262e <state_1+0x22>
			RCC->APB1ENR = RCC_APB1ENR_TIM2EN;	// TIM2 Enable
 8002638:	4b04      	ldr	r3, [pc, #16]	; (800264c <state_1+0x40>)
 800263a:	2201      	movs	r2, #1
 800263c:	61da      	str	r2, [r3, #28]
			state = 1;							// Change state in EXTI handler
 800263e:	4b04      	ldr	r3, [pc, #16]	; (8002650 <state_1+0x44>)
 8002640:	2201      	movs	r2, #1
 8002642:	601a      	str	r2, [r3, #0]
			break;
 8002644:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8002646:	46c0      	nop			; (mov r8, r8)
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	40021000 	.word	0x40021000
 8002650:	20000050 	.word	0x20000050

08002654 <state_2>:

void state_2(void){
 8002654:	b580      	push	{r7, lr}
 8002656:	af00      	add	r7, sp, #0
	while(1){
		// Wait for start button push
		if(libs_check_button_GPIOA(0)){	      						// PA0 switch
 8002658:	2000      	movs	r0, #0
 800265a:	f7ff fb0d 	bl	8001c78 <libs_check_button_GPIOA>
 800265e:	1e03      	subs	r3, r0, #0
 8002660:	d0fa      	beq.n	8002658 <state_2+0x4>
			tidalStepUpdate();
 8002662:	f7ff fe61 	bl	8002328 <tidalStepUpdate>
			state = 2;												// Change state in EXTI handler
 8002666:	4b05      	ldr	r3, [pc, #20]	; (800267c <state_2+0x28>)
 8002668:	2202      	movs	r2, #2
 800266a:	601a      	str	r2, [r3, #0]
			RCC->APB1ENR = RCC_APB1ENR_TIM2EN;						// Enable PWM
 800266c:	4b04      	ldr	r3, [pc, #16]	; (8002680 <state_2+0x2c>)
 800266e:	2201      	movs	r2, #1
 8002670:	61da      	str	r2, [r3, #28]
			break;
 8002672:	46c0      	nop			; (mov r8, r8)
		}
	}
}
 8002674:	46c0      	nop			; (mov r8, r8)
 8002676:	46bd      	mov	sp, r7
 8002678:	bd80      	pop	{r7, pc}
 800267a:	46c0      	nop			; (mov r8, r8)
 800267c:	20000050 	.word	0x20000050
 8002680:	40021000 	.word	0x40021000

08002684 <main>:

int main(void){
 8002684:	b580      	push	{r7, lr}
 8002686:	af00      	add	r7, sp, #0
    state_0();
 8002688:	f7ff ffa8 	bl	80025dc <state_0>
	while (1){

		// Start button release
		while(1){
			sensorReadAndSend();
 800268c:	f7ff fdae 	bl	80021ec <sensorReadAndSend>
			if(!libs_check_button_GPIOA(0)){
 8002690:	2000      	movs	r0, #0
 8002692:	f7ff faf1 	bl	8001c78 <libs_check_button_GPIOA>
 8002696:	1e03      	subs	r3, r0, #0
 8002698:	d1f8      	bne.n	800268c <main+0x8>
				break;
			}
		}
		// Start button press
		while(1){
			if(libs_check_button_GPIOA(0)){	      	// PA0 switch
 800269a:	2000      	movs	r0, #0
 800269c:	f7ff faec 	bl	8001c78 <libs_check_button_GPIOA>
 80026a0:	1e03      	subs	r3, r0, #0
 80026a2:	d0fa      	beq.n	800269a <main+0x16>
				state_1();
 80026a4:	f7ff ffb2 	bl	800260c <state_1>
				state_2();
 80026a8:	f7ff ffd4 	bl	8002654 <state_2>
				break;
 80026ac:	46c0      	nop			; (mov r8, r8)
	while (1){
 80026ae:	e7ed      	b.n	800268c <main+0x8>

080026b0 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80026b0:	480d      	ldr	r0, [pc, #52]	; (80026e8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80026b2:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 80026b4:	2100      	movs	r1, #0
  b LoopCopyDataInit
 80026b6:	e003      	b.n	80026c0 <LoopCopyDataInit>

080026b8 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 80026b8:	4b0c      	ldr	r3, [pc, #48]	; (80026ec <LoopForever+0x6>)
  ldr r3, [r3, r1]
 80026ba:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 80026bc:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 80026be:	3104      	adds	r1, #4

080026c0 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 80026c0:	480b      	ldr	r0, [pc, #44]	; (80026f0 <LoopForever+0xa>)
  ldr r3, =_edata
 80026c2:	4b0c      	ldr	r3, [pc, #48]	; (80026f4 <LoopForever+0xe>)
  adds r2, r0, r1
 80026c4:	1842      	adds	r2, r0, r1
  cmp r2, r3
 80026c6:	429a      	cmp	r2, r3
  bcc CopyDataInit
 80026c8:	d3f6      	bcc.n	80026b8 <CopyDataInit>
  ldr r2, =_sbss
 80026ca:	4a0b      	ldr	r2, [pc, #44]	; (80026f8 <LoopForever+0x12>)
  b LoopFillZerobss
 80026cc:	e002      	b.n	80026d4 <LoopFillZerobss>

080026ce <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 80026ce:	2300      	movs	r3, #0
  str  r3, [r2]
 80026d0:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026d2:	3204      	adds	r2, #4

080026d4 <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 80026d4:	4b09      	ldr	r3, [pc, #36]	; (80026fc <LoopForever+0x16>)
  cmp r2, r3
 80026d6:	429a      	cmp	r2, r3
  bcc FillZerobss
 80026d8:	d3f9      	bcc.n	80026ce <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit
 80026da:	f000 f84b 	bl	8002774 <SystemInit>
/* Call static constructors */
  bl __libc_init_array
 80026de:	f000 f8f9 	bl	80028d4 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80026e2:	f7ff ffcf 	bl	8002684 <main>

080026e6 <LoopForever>:

LoopForever:
    b LoopForever
 80026e6:	e7fe      	b.n	80026e6 <LoopForever>
  ldr   r0, =_estack
 80026e8:	20002000 	.word	0x20002000
  ldr r3, =_sidata
 80026ec:	080029d0 	.word	0x080029d0
  ldr r0, =_sdata
 80026f0:	20000000 	.word	0x20000000
  ldr r3, =_edata
 80026f4:	20000018 	.word	0x20000018
  ldr r2, =_sbss
 80026f8:	20000018 	.word	0x20000018
  ldr r3, = _ebss
 80026fc:	200000a0 	.word	0x200000a0

08002700 <ADC1_COMP_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002700:	e7fe      	b.n	8002700 <ADC1_COMP_IRQHandler>
	...

08002704 <EXTI_GetITStatus>:
  * @param  EXTI_Line: specifies the EXTI line to check.
  *          This parameter can be EXTI_Linex where x can be (0..27).
  * @retval The new state of EXTI_Line (SET or RESET).
  */
ITStatus EXTI_GetITStatus(uint32_t EXTI_Line)
{
 8002704:	b580      	push	{r7, lr}
 8002706:	b084      	sub	sp, #16
 8002708:	af00      	add	r7, sp, #0
 800270a:	6078      	str	r0, [r7, #4]
  ITStatus bitstatus = RESET;
 800270c:	230f      	movs	r3, #15
 800270e:	18fb      	adds	r3, r7, r3
 8002710:	2200      	movs	r2, #0
 8002712:	701a      	strb	r2, [r3, #0]
  uint32_t enablestatus = 0;
 8002714:	2300      	movs	r3, #0
 8002716:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  //assert_param(IS_GET_EXTI_LINE(EXTI_Line));

  enablestatus =  EXTI->IMR & EXTI_Line;
 8002718:	4b0e      	ldr	r3, [pc, #56]	; (8002754 <EXTI_GetITStatus+0x50>)
 800271a:	681b      	ldr	r3, [r3, #0]
 800271c:	687a      	ldr	r2, [r7, #4]
 800271e:	4013      	ands	r3, r2
 8002720:	60bb      	str	r3, [r7, #8]
  if (((EXTI->PR & EXTI_Line) != (uint32_t)RESET) && (enablestatus != (uint32_t)RESET))
 8002722:	4b0c      	ldr	r3, [pc, #48]	; (8002754 <EXTI_GetITStatus+0x50>)
 8002724:	695b      	ldr	r3, [r3, #20]
 8002726:	687a      	ldr	r2, [r7, #4]
 8002728:	4013      	ands	r3, r2
 800272a:	d007      	beq.n	800273c <EXTI_GetITStatus+0x38>
 800272c:	68bb      	ldr	r3, [r7, #8]
 800272e:	2b00      	cmp	r3, #0
 8002730:	d004      	beq.n	800273c <EXTI_GetITStatus+0x38>
  {
    bitstatus = SET;
 8002732:	230f      	movs	r3, #15
 8002734:	18fb      	adds	r3, r7, r3
 8002736:	2201      	movs	r2, #1
 8002738:	701a      	strb	r2, [r3, #0]
 800273a:	e003      	b.n	8002744 <EXTI_GetITStatus+0x40>
  }
  else
  {
    bitstatus = RESET;
 800273c:	230f      	movs	r3, #15
 800273e:	18fb      	adds	r3, r7, r3
 8002740:	2200      	movs	r2, #0
 8002742:	701a      	strb	r2, [r3, #0]
  }
  return bitstatus;
 8002744:	230f      	movs	r3, #15
 8002746:	18fb      	adds	r3, r7, r3
 8002748:	781b      	ldrb	r3, [r3, #0]

}
 800274a:	0018      	movs	r0, r3
 800274c:	46bd      	mov	sp, r7
 800274e:	b004      	add	sp, #16
 8002750:	bd80      	pop	{r7, pc}
 8002752:	46c0      	nop			; (mov r8, r8)
 8002754:	40010400 	.word	0x40010400

08002758 <EXTI_ClearITPendingBit>:
  * @param  EXTI_Line: specifies the EXTI lines to clear.
  *          This parameter can be any combination of EXTI_Linex where x can be (0..27).
  * @retval None
  */
void EXTI_ClearITPendingBit(uint32_t EXTI_Line)
{
 8002758:	b580      	push	{r7, lr}
 800275a:	b082      	sub	sp, #8
 800275c:	af00      	add	r7, sp, #0
 800275e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  //assert_param(IS_EXTI_LINE(EXTI_Line));

  EXTI->PR = EXTI_Line;
 8002760:	4b03      	ldr	r3, [pc, #12]	; (8002770 <EXTI_ClearITPendingBit+0x18>)
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	615a      	str	r2, [r3, #20]
}
 8002766:	46c0      	nop			; (mov r8, r8)
 8002768:	46bd      	mov	sp, r7
 800276a:	b002      	add	sp, #8
 800276c:	bd80      	pop	{r7, pc}
 800276e:	46c0      	nop			; (mov r8, r8)
 8002770:	40010400 	.word	0x40010400

08002774 <SystemInit>:
  *         Initialize the default HSI clock source, vector table location and the PLL configuration is reset.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002774:	b580      	push	{r7, lr}
 8002776:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001U;
 8002778:	4b1a      	ldr	r3, [pc, #104]	; (80027e4 <SystemInit+0x70>)
 800277a:	4a1a      	ldr	r2, [pc, #104]	; (80027e4 <SystemInit+0x70>)
 800277c:	6812      	ldr	r2, [r2, #0]
 800277e:	2101      	movs	r1, #1
 8002780:	430a      	orrs	r2, r1
 8002782:	601a      	str	r2, [r3, #0]

#if defined (STM32F051x8) || defined (STM32F058x8)
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE and MCOSEL[2:0] bits */
  RCC->CFGR &= (uint32_t)0xF8FFB80CU;
 8002784:	4b17      	ldr	r3, [pc, #92]	; (80027e4 <SystemInit+0x70>)
 8002786:	4a17      	ldr	r2, [pc, #92]	; (80027e4 <SystemInit+0x70>)
 8002788:	6852      	ldr	r2, [r2, #4]
 800278a:	4917      	ldr	r1, [pc, #92]	; (80027e8 <SystemInit+0x74>)
 800278c:	400a      	ands	r2, r1
 800278e:	605a      	str	r2, [r3, #4]
  /* Reset SW[1:0], HPRE[3:0], PPRE[2:0], ADCPRE, MCOSEL[2:0], MCOPRE[2:0] and PLLNODIV bits */
  RCC->CFGR &= (uint32_t)0x08FFB80CU;
#endif /* STM32F051x8 or STM32F058x8 */
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFFU;
 8002790:	4b14      	ldr	r3, [pc, #80]	; (80027e4 <SystemInit+0x70>)
 8002792:	4a14      	ldr	r2, [pc, #80]	; (80027e4 <SystemInit+0x70>)
 8002794:	6812      	ldr	r2, [r2, #0]
 8002796:	4915      	ldr	r1, [pc, #84]	; (80027ec <SystemInit+0x78>)
 8002798:	400a      	ands	r2, r1
 800279a:	601a      	str	r2, [r3, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFFU;
 800279c:	4b11      	ldr	r3, [pc, #68]	; (80027e4 <SystemInit+0x70>)
 800279e:	4a11      	ldr	r2, [pc, #68]	; (80027e4 <SystemInit+0x70>)
 80027a0:	6812      	ldr	r2, [r2, #0]
 80027a2:	4913      	ldr	r1, [pc, #76]	; (80027f0 <SystemInit+0x7c>)
 80027a4:	400a      	ands	r2, r1
 80027a6:	601a      	str	r2, [r3, #0]

  /* Reset PLLSRC, PLLXTPRE and PLLMUL[3:0] bits */
  RCC->CFGR &= (uint32_t)0xFFC0FFFFU;
 80027a8:	4b0e      	ldr	r3, [pc, #56]	; (80027e4 <SystemInit+0x70>)
 80027aa:	4a0e      	ldr	r2, [pc, #56]	; (80027e4 <SystemInit+0x70>)
 80027ac:	6852      	ldr	r2, [r2, #4]
 80027ae:	4911      	ldr	r1, [pc, #68]	; (80027f4 <SystemInit+0x80>)
 80027b0:	400a      	ands	r2, r1
 80027b2:	605a      	str	r2, [r3, #4]

  /* Reset PREDIV[3:0] bits */
  RCC->CFGR2 &= (uint32_t)0xFFFFFFF0U;
 80027b4:	4b0b      	ldr	r3, [pc, #44]	; (80027e4 <SystemInit+0x70>)
 80027b6:	4a0b      	ldr	r2, [pc, #44]	; (80027e4 <SystemInit+0x70>)
 80027b8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80027ba:	210f      	movs	r1, #15
 80027bc:	438a      	bics	r2, r1
 80027be:	62da      	str	r2, [r3, #44]	; 0x2c
#elif defined (STM32F030x6) || defined (STM32F030x8) || defined (STM32F031x6) || defined (STM32F038xx) || defined (STM32F030xC)
  /* Reset USART1SW[1:0], I2C1SW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEECU;
#elif defined (STM32F051x8) || defined (STM32F058xx)
  /* Reset USART1SW[1:0], I2C1SW, CECSW and ADCSW bits */
  RCC->CFGR3 &= (uint32_t)0xFFFFFEACU;
 80027c0:	4b08      	ldr	r3, [pc, #32]	; (80027e4 <SystemInit+0x70>)
 80027c2:	4a08      	ldr	r2, [pc, #32]	; (80027e4 <SystemInit+0x70>)
 80027c4:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80027c6:	490c      	ldr	r1, [pc, #48]	; (80027f8 <SystemInit+0x84>)
 80027c8:	400a      	ands	r2, r1
 80027ca:	631a      	str	r2, [r3, #48]	; 0x30
#else
 #warning "No target selected"
#endif

  /* Reset HSI14 bit */
  RCC->CR2 &= (uint32_t)0xFFFFFFFEU;
 80027cc:	4b05      	ldr	r3, [pc, #20]	; (80027e4 <SystemInit+0x70>)
 80027ce:	4a05      	ldr	r2, [pc, #20]	; (80027e4 <SystemInit+0x70>)
 80027d0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80027d2:	2101      	movs	r1, #1
 80027d4:	438a      	bics	r2, r1
 80027d6:	635a      	str	r2, [r3, #52]	; 0x34

  /* Disable all interrupts */
  RCC->CIR = 0x00000000U;
 80027d8:	4b02      	ldr	r3, [pc, #8]	; (80027e4 <SystemInit+0x70>)
 80027da:	2200      	movs	r2, #0
 80027dc:	609a      	str	r2, [r3, #8]

}
 80027de:	46c0      	nop			; (mov r8, r8)
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}
 80027e4:	40021000 	.word	0x40021000
 80027e8:	f8ffb80c 	.word	0xf8ffb80c
 80027ec:	fef6ffff 	.word	0xfef6ffff
 80027f0:	fffbffff 	.word	0xfffbffff
 80027f4:	ffc0ffff 	.word	0xffc0ffff
 80027f8:	fffffeac 	.word	0xfffffeac

080027fc <SystemCoreClockUpdate>:
  *
  * @param  None
  * @retval None
  */
void SystemCoreClockUpdate (void)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
  uint32_t tmp = 0, pllmull = 0, pllsource = 0, predivfactor = 0;
 8002802:	2300      	movs	r3, #0
 8002804:	60fb      	str	r3, [r7, #12]
 8002806:	2300      	movs	r3, #0
 8002808:	60bb      	str	r3, [r7, #8]
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
 800280e:	2300      	movs	r3, #0
 8002810:	603b      	str	r3, [r7, #0]

  /* Get SYSCLK source -------------------------------------------------------*/
  tmp = RCC->CFGR & RCC_CFGR_SWS;
 8002812:	4b2b      	ldr	r3, [pc, #172]	; (80028c0 <SystemCoreClockUpdate+0xc4>)
 8002814:	685b      	ldr	r3, [r3, #4]
 8002816:	220c      	movs	r2, #12
 8002818:	4013      	ands	r3, r2
 800281a:	60fb      	str	r3, [r7, #12]

  switch (tmp)
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	2b04      	cmp	r3, #4
 8002820:	d007      	beq.n	8002832 <SystemCoreClockUpdate+0x36>
 8002822:	2b08      	cmp	r3, #8
 8002824:	d009      	beq.n	800283a <SystemCoreClockUpdate+0x3e>
 8002826:	2b00      	cmp	r3, #0
 8002828:	d133      	bne.n	8002892 <SystemCoreClockUpdate+0x96>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 800282a:	4b26      	ldr	r3, [pc, #152]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 800282c:	4a26      	ldr	r2, [pc, #152]	; (80028c8 <SystemCoreClockUpdate+0xcc>)
 800282e:	601a      	str	r2, [r3, #0]
      break;
 8002830:	e033      	b.n	800289a <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock */
      SystemCoreClock = HSE_VALUE;
 8002832:	4b24      	ldr	r3, [pc, #144]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 8002834:	4a24      	ldr	r2, [pc, #144]	; (80028c8 <SystemCoreClockUpdate+0xcc>)
 8002836:	601a      	str	r2, [r3, #0]
      break;
 8002838:	e02f      	b.n	800289a <SystemCoreClockUpdate+0x9e>
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock */
      /* Get PLL clock source and multiplication factor ----------------------*/
      pllmull = RCC->CFGR & RCC_CFGR_PLLMUL;
 800283a:	4b21      	ldr	r3, [pc, #132]	; (80028c0 <SystemCoreClockUpdate+0xc4>)
 800283c:	685a      	ldr	r2, [r3, #4]
 800283e:	23f0      	movs	r3, #240	; 0xf0
 8002840:	039b      	lsls	r3, r3, #14
 8002842:	4013      	ands	r3, r2
 8002844:	60bb      	str	r3, [r7, #8]
      pllsource = RCC->CFGR & RCC_CFGR_PLLSRC;
 8002846:	4b1e      	ldr	r3, [pc, #120]	; (80028c0 <SystemCoreClockUpdate+0xc4>)
 8002848:	685a      	ldr	r2, [r3, #4]
 800284a:	2380      	movs	r3, #128	; 0x80
 800284c:	025b      	lsls	r3, r3, #9
 800284e:	4013      	ands	r3, r2
 8002850:	607b      	str	r3, [r7, #4]
      pllmull = ( pllmull >> 18) + 2;
 8002852:	68bb      	ldr	r3, [r7, #8]
 8002854:	0c9b      	lsrs	r3, r3, #18
 8002856:	3302      	adds	r3, #2
 8002858:	60bb      	str	r3, [r7, #8]
      predivfactor = (RCC->CFGR2 & RCC_CFGR2_PREDIV) + 1;
 800285a:	4b19      	ldr	r3, [pc, #100]	; (80028c0 <SystemCoreClockUpdate+0xc4>)
 800285c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800285e:	220f      	movs	r2, #15
 8002860:	4013      	ands	r3, r2
 8002862:	3301      	adds	r3, #1
 8002864:	603b      	str	r3, [r7, #0]

      if (pllsource == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8002866:	687a      	ldr	r2, [r7, #4]
 8002868:	2380      	movs	r3, #128	; 0x80
 800286a:	025b      	lsls	r3, r3, #9
 800286c:	429a      	cmp	r2, r3
 800286e:	d10a      	bne.n	8002886 <SystemCoreClockUpdate+0x8a>
      {
        /* HSE used as PLL clock source : SystemCoreClock = HSE/PREDIV * PLLMUL */
        SystemCoreClock = (HSE_VALUE/predivfactor) * pllmull;
 8002870:	6839      	ldr	r1, [r7, #0]
 8002872:	4815      	ldr	r0, [pc, #84]	; (80028c8 <SystemCoreClockUpdate+0xcc>)
 8002874:	f7fd fc48 	bl	8000108 <__udivsi3>
 8002878:	0003      	movs	r3, r0
 800287a:	001a      	movs	r2, r3
 800287c:	68bb      	ldr	r3, [r7, #8]
 800287e:	435a      	muls	r2, r3
 8002880:	4b10      	ldr	r3, [pc, #64]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 8002882:	601a      	str	r2, [r3, #0]
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
#endif /* STM32F042x6 || STM32F048xx || STM32F070x6 || 
          STM32F071xB || STM32F072xB || STM32F078xx || STM32F070xB ||
          STM32F091xC || STM32F098xx || STM32F030xC */
      }
      break;
 8002884:	e009      	b.n	800289a <SystemCoreClockUpdate+0x9e>
        SystemCoreClock = (HSI_VALUE >> 1) * pllmull;
 8002886:	68bb      	ldr	r3, [r7, #8]
 8002888:	4a10      	ldr	r2, [pc, #64]	; (80028cc <SystemCoreClockUpdate+0xd0>)
 800288a:	435a      	muls	r2, r3
 800288c:	4b0d      	ldr	r3, [pc, #52]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 800288e:	601a      	str	r2, [r3, #0]
      break;
 8002890:	e003      	b.n	800289a <SystemCoreClockUpdate+0x9e>
    default: /* HSI used as system clock */
      SystemCoreClock = HSI_VALUE;
 8002892:	4b0c      	ldr	r3, [pc, #48]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 8002894:	4a0c      	ldr	r2, [pc, #48]	; (80028c8 <SystemCoreClockUpdate+0xcc>)
 8002896:	601a      	str	r2, [r3, #0]
      break;
 8002898:	46c0      	nop			; (mov r8, r8)
  }
  /* Compute HCLK clock frequency ----------------*/
  /* Get HCLK prescaler */
  tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 800289a:	4b09      	ldr	r3, [pc, #36]	; (80028c0 <SystemCoreClockUpdate+0xc4>)
 800289c:	685b      	ldr	r3, [r3, #4]
 800289e:	091b      	lsrs	r3, r3, #4
 80028a0:	220f      	movs	r2, #15
 80028a2:	4013      	ands	r3, r2
 80028a4:	4a0a      	ldr	r2, [pc, #40]	; (80028d0 <SystemCoreClockUpdate+0xd4>)
 80028a6:	5cd3      	ldrb	r3, [r2, r3]
 80028a8:	60fb      	str	r3, [r7, #12]
  /* HCLK clock frequency */
  SystemCoreClock >>= tmp;
 80028aa:	4b06      	ldr	r3, [pc, #24]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 80028ac:	681a      	ldr	r2, [r3, #0]
 80028ae:	68fb      	ldr	r3, [r7, #12]
 80028b0:	40da      	lsrs	r2, r3
 80028b2:	4b04      	ldr	r3, [pc, #16]	; (80028c4 <SystemCoreClockUpdate+0xc8>)
 80028b4:	601a      	str	r2, [r3, #0]
}
 80028b6:	46c0      	nop			; (mov r8, r8)
 80028b8:	46bd      	mov	sp, r7
 80028ba:	b004      	add	sp, #16
 80028bc:	bd80      	pop	{r7, pc}
 80028be:	46c0      	nop			; (mov r8, r8)
 80028c0:	40021000 	.word	0x40021000
 80028c4:	20000014 	.word	0x20000014
 80028c8:	007a1200 	.word	0x007a1200
 80028cc:	003d0900 	.word	0x003d0900
 80028d0:	080029b8 	.word	0x080029b8

080028d4 <__libc_init_array>:
 80028d4:	b570      	push	{r4, r5, r6, lr}
 80028d6:	2600      	movs	r6, #0
 80028d8:	4d0c      	ldr	r5, [pc, #48]	; (800290c <__libc_init_array+0x38>)
 80028da:	4c0d      	ldr	r4, [pc, #52]	; (8002910 <__libc_init_array+0x3c>)
 80028dc:	1b64      	subs	r4, r4, r5
 80028de:	10a4      	asrs	r4, r4, #2
 80028e0:	42a6      	cmp	r6, r4
 80028e2:	d109      	bne.n	80028f8 <__libc_init_array+0x24>
 80028e4:	2600      	movs	r6, #0
 80028e6:	f000 f819 	bl	800291c <_init>
 80028ea:	4d0a      	ldr	r5, [pc, #40]	; (8002914 <__libc_init_array+0x40>)
 80028ec:	4c0a      	ldr	r4, [pc, #40]	; (8002918 <__libc_init_array+0x44>)
 80028ee:	1b64      	subs	r4, r4, r5
 80028f0:	10a4      	asrs	r4, r4, #2
 80028f2:	42a6      	cmp	r6, r4
 80028f4:	d105      	bne.n	8002902 <__libc_init_array+0x2e>
 80028f6:	bd70      	pop	{r4, r5, r6, pc}
 80028f8:	00b3      	lsls	r3, r6, #2
 80028fa:	58eb      	ldr	r3, [r5, r3]
 80028fc:	4798      	blx	r3
 80028fe:	3601      	adds	r6, #1
 8002900:	e7ee      	b.n	80028e0 <__libc_init_array+0xc>
 8002902:	00b3      	lsls	r3, r6, #2
 8002904:	58eb      	ldr	r3, [r5, r3]
 8002906:	4798      	blx	r3
 8002908:	3601      	adds	r6, #1
 800290a:	e7f2      	b.n	80028f2 <__libc_init_array+0x1e>
 800290c:	080029c8 	.word	0x080029c8
 8002910:	080029c8 	.word	0x080029c8
 8002914:	080029c8 	.word	0x080029c8
 8002918:	080029cc 	.word	0x080029cc

0800291c <_init>:
 800291c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800291e:	46c0      	nop			; (mov r8, r8)
 8002920:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002922:	bc08      	pop	{r3}
 8002924:	469e      	mov	lr, r3
 8002926:	4770      	bx	lr

08002928 <_fini>:
 8002928:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800292a:	46c0      	nop			; (mov r8, r8)
 800292c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800292e:	bc08      	pop	{r3}
 8002930:	469e      	mov	lr, r3
 8002932:	4770      	bx	lr
