/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.
*/
(header "symbol" (version "1.2"))
(symbol
	(rect 64 64 344 240)
	(text "Estagio_ID" (rect 5 0 60 11)(font "Arial" ))
	(text "inst" (rect 8 160 26 171)(font "Arial" ))
	(port
		(pt 0 128)
		(input)
		(text "clock" (rect 0 0 27 11)(font "Arial" ))
		(text "clock" (rect 21 123 48 134)(font "Arial" ))
		(line (pt 0 128)(pt 16 128))
	)
	(port
		(pt 0 144)
		(input)
		(text "reset" (rect 0 0 25 11)(font "Arial" ))
		(text "reset" (rect 21 139 46 150)(font "Arial" ))
		(line (pt 0 144)(pt 16 144))
	)
	(port
		(pt 0 64)
		(input)
		(text "Reg2Loc" (rect 0 0 46 11)(font "Arial" ))
		(text "Reg2Loc" (rect 21 59 67 70)(font "Arial" ))
		(line (pt 0 64)(pt 16 64))
	)
	(port
		(pt 0 80)
		(input)
		(text "I_regWrite" (rect 0 0 51 11)(font "Arial" ))
		(text "I_regWrite" (rect 21 75 72 86)(font "Arial" ))
		(line (pt 0 80)(pt 16 80))
	)
	(port
		(pt 0 48)
		(input)
		(text "I_PC[63..0]" (rect 0 0 55 11)(font "Arial" ))
		(text "I_PC[63..0]" (rect 21 43 76 54)(font "Arial" ))
		(line (pt 0 48)(pt 16 48)(line_width 3))
	)
	(port
		(pt 0 32)
		(input)
		(text "instruction[31..0]" (rect 0 0 81 11)(font "Arial" ))
		(text "instruction[31..0]" (rect 21 27 102 38)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 0 96)
		(input)
		(text "Mux3Out[63..0]" (rect 0 0 75 11)(font "Arial" ))
		(text "Mux3Out[63..0]" (rect 21 91 96 102)(font "Arial" ))
		(line (pt 0 96)(pt 16 96)(line_width 3))
	)
	(port
		(pt 0 112)
		(input)
		(text "I_instruction4to0[4..0]" (rect 0 0 106 11)(font "Arial" ))
		(text "I_instruction4to0[4..0]" (rect 21 107 127 118)(font "Arial" ))
		(line (pt 0 112)(pt 16 112)(line_width 3))
	)
	(port
		(pt 280 32)
		(output)
		(text "instruction31to21[10..0]" (rect 0 0 114 11)(font "Arial" ))
		(text "instruction31to21[10..0]" (rect 163 27 277 38)(font "Arial" ))
		(line (pt 280 32)(pt 264 32)(line_width 3))
	)
	(port
		(pt 280 48)
		(output)
		(text "O_PC[63..0]" (rect 0 0 61 11)(font "Arial" ))
		(text "O_PC[63..0]" (rect 208 43 269 54)(font "Arial" ))
		(line (pt 280 48)(pt 264 48)(line_width 3))
	)
	(port
		(pt 280 64)
		(output)
		(text "Reg_Alu[63..0]" (rect 0 0 73 11)(font "Arial" ))
		(text "Reg_Alu[63..0]" (rect 198 59 271 70)(font "Arial" ))
		(line (pt 280 64)(pt 264 64)(line_width 3))
	)
	(port
		(pt 280 80)
		(output)
		(text "Reg_Mux2[63..0]" (rect 0 0 83 11)(font "Arial" ))
		(text "Reg_Mux2[63..0]" (rect 189 75 272 86)(font "Arial" ))
		(line (pt 280 80)(pt 264 80)(line_width 3))
	)
	(port
		(pt 280 96)
		(output)
		(text "SEOut[63..0]" (rect 0 0 63 11)(font "Arial" ))
		(text "SEOut[63..0]" (rect 206 91 269 102)(font "Arial" ))
		(line (pt 280 96)(pt 264 96)(line_width 3))
	)
	(port
		(pt 280 112)
		(output)
		(text "O_instruction4to0[4..0]" (rect 0 0 110 11)(font "Arial" ))
		(text "O_instruction4to0[4..0]" (rect 166 107 276 118)(font "Arial" ))
		(line (pt 280 112)(pt 264 112)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 264 160))
	)
)
