--
--	Conversion of Design.v to vh2:
--
--	Cypress Semiconductor - WARP Version 6.3 IR 41
--	Tue Oct 03 17:05:17 2023
--

USE cypress.cypress.all;
USE cypress.rtlpkg.all;
ENTITY top_RTL IS
ATTRIBUTE part_name of top_RTL:TYPE IS "cpsoc3";
END top_RTL;
--------------------------------------------------------
ARCHITECTURE R_T_L OF top_RTL IS
SIGNAL tmpOE__Hall_Sensor_net_0 : bit;
SIGNAL zero : bit;
SIGNAL Net_78 : bit;
SIGNAL tmpIO_0__Hall_Sensor_net_0 : bit;
TERMINAL tmpSIOVREF__Hall_Sensor_net_0 : bit;
SIGNAL one : bit;
SIGNAL tmpINTERRUPT_0__Hall_Sensor_net_0 : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpOE__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpFB_6__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_6\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_5\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_4\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_3\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_2\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_1\ : bit;
SIGNAL \LCD:tmpIO_6__LCDPort_net_0\ : bit;
TERMINAL \LCD:tmpSIOVREF__LCDPort_net_0\ : bit;
SIGNAL \LCD:tmpINTERRUPT_0__LCDPort_net_0\ : bit;
SIGNAL \Timer:Net_260\ : bit;
SIGNAL Net_76 : bit;
SIGNAL \Timer:Net_55\ : bit;
SIGNAL Net_67 : bit;
SIGNAL \Timer:Net_53\ : bit;
SIGNAL Net_111 : bit;
SIGNAL \Timer:TimerUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Timer:TimerUDB:Clk_Ctl_i\ : bit;
SIGNAL \Timer:TimerUDB:control_7\ : bit;
SIGNAL \Timer:TimerUDB:control_6\ : bit;
SIGNAL \Timer:TimerUDB:control_5\ : bit;
SIGNAL \Timer:TimerUDB:control_4\ : bit;
SIGNAL \Timer:TimerUDB:control_3\ : bit;
SIGNAL \Timer:TimerUDB:control_2\ : bit;
SIGNAL \Timer:TimerUDB:control_1\ : bit;
SIGNAL \Timer:TimerUDB:control_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_enable\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ten\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_cmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_tmode_0\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_1\ : bit;
SIGNAL \Timer:TimerUDB:ctrl_ic_0\ : bit;
SIGNAL \Timer:TimerUDB:fifo_load_polarized\ : bit;
SIGNAL \Timer:TimerUDB:capture_last\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load\ : bit;
ATTRIBUTE soft of \Timer:TimerUDB:capt_fifo_load\:SIGNAL IS '1';
SIGNAL \Timer:TimerUDB:timer_enable\ : bit;
SIGNAL \Timer:TimerUDB:run_mode\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable\ : bit;
SIGNAL \Timer:TimerUDB:status_tc\ : bit;
SIGNAL \Timer:TimerUDB:trigger_enable\ : bit;
SIGNAL \Timer:TimerUDB:per_zero\ : bit;
SIGNAL \Timer:TimerUDB:tc_i\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\ : bit;
SIGNAL Net_64 : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_1\ : bit;
SIGNAL Net_80 : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:cmp_vv_vv_MODGEN_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_1\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:add_vv_vv_MODGEN_2_0\ : bit;
SIGNAL \Timer:TimerUDB:capt_int_temp\ : bit;
SIGNAL \Timer:TimerUDB:capt_fifo_load_int\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN1_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newa_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN1_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN2_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:newb_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN2_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:dataa_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:datab_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eq_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lt_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gt_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xeq\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xneq\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlt\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xlte\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgt\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:g1:a0:xgte\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:lt\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_1:lt\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:gt\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_1:gt\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:gte\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_1:gte\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:lte\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_1:lte\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_1:neq\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sIntCapCount:MODULE_1:neq\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN3_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:a_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODIN3_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:s_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Timer:TimerUDB:sIntCapCount:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \Timer:TimerUDB:runmode_enable\ : bit;
SIGNAL \Timer:TimerUDB:trig_reg\ : bit;
SIGNAL \Timer:TimerUDB:status_6\ : bit;
SIGNAL \Timer:TimerUDB:status_5\ : bit;
SIGNAL \Timer:TimerUDB:status_4\ : bit;
SIGNAL \Timer:TimerUDB:status_0\ : bit;
SIGNAL \Timer:TimerUDB:status_1\ : bit;
SIGNAL \Timer:TimerUDB:status_2\ : bit;
SIGNAL \Timer:TimerUDB:fifo_full\ : bit;
SIGNAL \Timer:TimerUDB:status_3\ : bit;
SIGNAL \Timer:TimerUDB:fifo_nempty\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_2\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_1\ : bit;
SIGNAL \Timer:TimerUDB:cs_addr_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc11\ : bit;
SIGNAL \Timer:TimerUDB:nc14\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap0_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc10\ : bit;
SIGNAL \Timer:TimerUDB:nc13\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap1_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:nc9\ : bit;
SIGNAL \Timer:TimerUDB:nc12\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_2\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:carry2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_right2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:sh_left2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:msb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_1\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cap2_0\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cfb2\ : bit;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff0_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ce1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cl1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:z1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:z1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ff1_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:ov_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:co_msb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:cmsb_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:so_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:so_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f0_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_bus_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\ : bit;
ATTRIBUTE port_state_att of \Timer:TimerUDB:sT32:timerdp:f1_blk_stat_reg_3\:SIGNAL IS 2;
SIGNAL \Timer:Net_102\ : bit;
SIGNAL \Timer:Net_266\ : bit;
SIGNAL tmpOE__Motor_PWM_net_0 : bit;
SIGNAL Net_105 : bit;
SIGNAL tmpFB_0__Motor_PWM_net_0 : bit;
SIGNAL tmpIO_0__Motor_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Motor_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Motor_PWM_net_0 : bit;
SIGNAL \PWM:PWMUDB:km_run\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_10 : bit;
SIGNAL \PWM:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \PWM:PWMUDB:control_7\ : bit;
SIGNAL \PWM:PWMUDB:control_6\ : bit;
SIGNAL \PWM:PWMUDB:control_5\ : bit;
SIGNAL \PWM:PWMUDB:control_4\ : bit;
SIGNAL \PWM:PWMUDB:control_3\ : bit;
SIGNAL \PWM:PWMUDB:control_2\ : bit;
SIGNAL \PWM:PWMUDB:control_1\ : bit;
SIGNAL \PWM:PWMUDB:control_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_enable\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \PWM:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\ : bit;
SIGNAL \PWM:PWMUDB:capt_rising\ : bit;
SIGNAL \PWM:PWMUDB:capt_falling\ : bit;
SIGNAL \PWM:PWMUDB:hwCapture\ : bit;
SIGNAL \PWM:PWMUDB:hwEnable\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\ : bit;
SIGNAL \PWM:PWMUDB:trig_rise\ : bit;
SIGNAL \PWM:PWMUDB:trig_fall\ : bit;
SIGNAL \PWM:PWMUDB:trig_out\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_enable\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \PWM:PWMUDB:tc_i\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill\ : bit;
SIGNAL \PWM:PWMUDB:min_kill\ : bit;
SIGNAL \PWM:PWMUDB:final_kill\ : bit;
SIGNAL \PWM:PWMUDB:km_tc\ : bit;
SIGNAL \PWM:PWMUDB:db_tc\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_1\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_0\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \PWM:PWMUDB:dith_sel\ : bit;
SIGNAL \PWM:PWMUDB:reset\ : bit;
SIGNAL \PWM:PWMUDB:status_6\ : bit;
SIGNAL \PWM:PWMUDB:status_5\ : bit;
SIGNAL \PWM:PWMUDB:status_4\ : bit;
SIGNAL \PWM:PWMUDB:status_3\ : bit;
SIGNAL \PWM:PWMUDB:status_2\ : bit;
SIGNAL \PWM:PWMUDB:status_1\ : bit;
SIGNAL \PWM:PWMUDB:status_0\ : bit;
SIGNAL \PWM:Net_55\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status\ : bit;
SIGNAL \PWM:PWMUDB:cmp2\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \PWM:PWMUDB:fifo_full\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_2\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_1\ : bit;
SIGNAL \PWM:PWMUDB:cs_addr_0\ : bit;
SIGNAL \PWM:PWMUDB:final_capture\ : bit;
SIGNAL \PWM:PWMUDB:nc2\ : bit;
SIGNAL \PWM:PWMUDB:nc3\ : bit;
SIGNAL \PWM:PWMUDB:nc1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc4\ : bit;
SIGNAL \PWM:PWMUDB:nc5\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:nc6\ : bit;
SIGNAL \PWM:PWMUDB:nc7\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:cmp2_eq\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_less\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:fifo_nempty\ : bit;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \PWM:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \PWM:PWMUDB:compare1\ : bit;
SIGNAL \PWM:PWMUDB:compare2\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\ : bit;
SIGNAL \PWM:Net_101\ : bit;
SIGNAL \PWM:Net_96\ : bit;
SIGNAL Net_106 : bit;
SIGNAL Net_107 : bit;
SIGNAL \PWM:PWMUDB:pwm_temp\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:b_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_1\ : bit;
SIGNAL \PWM:PWMUDB:MODIN4_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:a_0\ : bit;
SIGNAL \PWM:PWMUDB:MODIN4_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:b_0\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_31\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_30\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_29\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_28\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_27\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_26\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_25\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_24\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_23\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_22\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_21\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_20\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_19\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_18\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_17\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_16\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_15\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_14\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_13\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_12\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_11\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_10\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_9\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_8\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_7\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_6\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_5\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_4\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_3\ : bit;
SIGNAL \PWM:PWMUDB:add_vi_vv_MODGEN_3_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:s_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_101 : bit;
SIGNAL Net_109 : bit;
SIGNAL \PWM:Net_113\ : bit;
SIGNAL \PWM:Net_107\ : bit;
SIGNAL \PWM:Net_114\ : bit;
SIGNAL \Servo:PWMUDB:km_run\ : bit;
SIGNAL \Servo:PWMUDB:min_kill_reg\ : bit;
SIGNAL Net_129 : bit;
SIGNAL \Servo:PWMUDB:ClockOutFromEnBlock\ : bit;
SIGNAL \Servo:PWMUDB:control_7\ : bit;
SIGNAL \Servo:PWMUDB:control_6\ : bit;
SIGNAL \Servo:PWMUDB:control_5\ : bit;
SIGNAL \Servo:PWMUDB:control_4\ : bit;
SIGNAL \Servo:PWMUDB:control_3\ : bit;
SIGNAL \Servo:PWMUDB:control_2\ : bit;
SIGNAL \Servo:PWMUDB:control_1\ : bit;
SIGNAL \Servo:PWMUDB:control_0\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_enable\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode2_2\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode2_1\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode2_0\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode1_2\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode1_1\ : bit;
SIGNAL \Servo:PWMUDB:ctrl_cmpmode1_0\ : bit;
SIGNAL \Servo:PWMUDB:prevCapture\ : bit;
SIGNAL \Servo:PWMUDB:capt_rising\ : bit;
SIGNAL \Servo:PWMUDB:capt_falling\ : bit;
SIGNAL \Servo:PWMUDB:hwCapture\ : bit;
SIGNAL \Servo:PWMUDB:hwEnable\ : bit;
SIGNAL \Servo:PWMUDB:trig_last\ : bit;
SIGNAL \Servo:PWMUDB:trig_rise\ : bit;
SIGNAL \Servo:PWMUDB:trig_fall\ : bit;
SIGNAL \Servo:PWMUDB:trig_out\ : bit;
SIGNAL \Servo:PWMUDB:runmode_enable\ : bit;
SIGNAL \Servo:PWMUDB:runmode_enable\\R\ : bit;
SIGNAL \Servo:PWMUDB:runmode_enable\\S\ : bit;
SIGNAL \Servo:PWMUDB:final_enable\ : bit;
SIGNAL \Servo:PWMUDB:sc_kill_tmp\ : bit;
SIGNAL \Servo:PWMUDB:tc_i\ : bit;
SIGNAL \Servo:PWMUDB:ltch_kill_reg\ : bit;
SIGNAL \Servo:PWMUDB:ltch_kill_reg\\R\ : bit;
SIGNAL \Servo:PWMUDB:ltch_kill_reg\\S\ : bit;
SIGNAL \Servo:PWMUDB:min_kill_reg\\R\ : bit;
SIGNAL \Servo:PWMUDB:min_kill_reg\\S\ : bit;
SIGNAL \Servo:PWMUDB:sc_kill\ : bit;
SIGNAL \Servo:PWMUDB:min_kill\ : bit;
SIGNAL \Servo:PWMUDB:final_kill\ : bit;
SIGNAL \Servo:PWMUDB:km_tc\ : bit;
SIGNAL \Servo:PWMUDB:db_tc\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_1\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_1\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_0\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_0\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_1\\R\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_1\\S\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_0\\R\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_0\\S\ : bit;
SIGNAL \Servo:PWMUDB:dith_sel\ : bit;
SIGNAL \Servo:PWMUDB:reset\ : bit;
SIGNAL \Servo:PWMUDB:status_6\ : bit;
SIGNAL \Servo:PWMUDB:status_5\ : bit;
SIGNAL \Servo:PWMUDB:status_4\ : bit;
SIGNAL \Servo:PWMUDB:status_3\ : bit;
SIGNAL \Servo:PWMUDB:status_2\ : bit;
SIGNAL \Servo:PWMUDB:status_1\ : bit;
SIGNAL \Servo:PWMUDB:status_0\ : bit;
SIGNAL \Servo:Net_55\ : bit;
SIGNAL \Servo:PWMUDB:prevCompare1\ : bit;
SIGNAL \Servo:PWMUDB:cmp1\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_status\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_status\ : bit;
SIGNAL \Servo:PWMUDB:cmp2\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_status_reg\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_status_reg\ : bit;
SIGNAL \Servo:PWMUDB:final_kill_reg\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_status_reg\\R\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_status_reg\\S\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_status_reg\\R\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_status_reg\\S\ : bit;
SIGNAL \Servo:PWMUDB:final_kill_reg\\R\ : bit;
SIGNAL \Servo:PWMUDB:final_kill_reg\\S\ : bit;
SIGNAL \Servo:PWMUDB:fifo_full\ : bit;
SIGNAL \Servo:PWMUDB:cs_addr_2\ : bit;
SIGNAL \Servo:PWMUDB:cs_addr_1\ : bit;
SIGNAL \Servo:PWMUDB:cs_addr_0\ : bit;
SIGNAL \Servo:PWMUDB:final_capture\ : bit;
SIGNAL \Servo:PWMUDB:nc2\ : bit;
SIGNAL \Servo:PWMUDB:nc3\ : bit;
SIGNAL \Servo:PWMUDB:nc1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff0_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff0_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:nc4\ : bit;
SIGNAL \Servo:PWMUDB:nc5\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z1_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z1_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff1_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff1_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ov_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ov_msb_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:co_msb_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:co_msb_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmsb_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cmsb_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:so_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:so_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:nc6\ : bit;
SIGNAL \Servo:PWMUDB:nc7\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ce0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ce0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cl0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cl0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff0_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff0_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ce1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ce1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cl1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cl1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff1_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff1_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:co_msb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:co_msb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmsb_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cmsb_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:so_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:so_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_0\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:carry\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:sh_right\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:sh_left\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:msb\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cap_1\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cap_0\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cfb\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_eq\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_less\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff0_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff0_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:cmp2_eq\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_less\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z1_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z1_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff1_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff1_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ov_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ov_msb_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:co_msb_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:co_msb_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmsb_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cmsb_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:so_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:so_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:fifo_nempty\ : bit;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ce0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ce0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cl0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cl0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff0_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff0_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ce1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ce1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cl1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cl1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:z1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:z1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ff1_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ff1_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:ov_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:co_msb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:co_msb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:cmsb_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:cmsb_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:so_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:so_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f0_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f1_bus_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\ : bit;
ATTRIBUTE port_state_att of \Servo:PWMUDB:sP16:pwmdp:f1_blk_stat_reg_1\:SIGNAL IS 2;
SIGNAL \Servo:PWMUDB:compare1\ : bit;
SIGNAL \Servo:PWMUDB:compare2\ : bit;
SIGNAL \Servo:PWMUDB:pwm_i_reg\ : bit;
SIGNAL \Servo:PWMUDB:pwm_i\ : bit;
SIGNAL \Servo:PWMUDB:pwm1_i_reg\ : bit;
SIGNAL \Servo:PWMUDB:pwm1_i\ : bit;
SIGNAL \Servo:PWMUDB:pwm2_i_reg\ : bit;
SIGNAL \Servo:PWMUDB:pwm2_i\ : bit;
SIGNAL \Servo:PWMUDB:tc_i_reg\ : bit;
SIGNAL \Servo:Net_101\ : bit;
SIGNAL \Servo:Net_96\ : bit;
SIGNAL Net_137 : bit;
SIGNAL Net_138 : bit;
SIGNAL \Servo:PWMUDB:pwm_temp\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_31\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_30\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_29\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_28\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_27\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_26\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_25\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_23\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_22\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_21\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_20\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_19\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_18\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_17\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_15\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_14\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_13\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_12\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_11\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_10\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_9\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_7\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_6\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_5\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_4\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_3\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_1\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:b_0\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_31\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_30\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_29\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_28\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_27\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_26\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_25\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_23\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_22\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_21\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_20\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_19\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_18\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_17\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_15\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_14\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_13\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_12\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_11\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_10\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_9\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_7\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_6\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_5\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_4\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_3\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_1\ : bit;
SIGNAL \Servo:PWMUDB:MODIN5_1\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:a_0\ : bit;
SIGNAL \Servo:PWMUDB:MODIN5_0\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_31\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_30\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_29\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_28\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_27\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_26\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_25\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_23\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_22\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_21\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_20\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_19\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_18\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_17\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_15\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_14\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_13\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_12\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_11\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_10\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_9\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_7\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_6\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_5\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_4\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_3\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_1\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:b_0\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_31\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_31\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_30\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_30\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_29\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_29\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_28\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_28\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_27\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_27\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_26\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_26\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_25\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_25\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_24\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_23\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_23\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_22\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_22\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_21\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_21\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_20\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_20\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_19\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_19\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_18\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_18\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_17\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_17\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_16\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_15\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_15\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_14\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_14\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_13\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_13\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_12\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_12\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_11\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_11\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_10\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_10\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_9\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_9\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_8\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_7\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_7\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_6\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_6\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_5\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_5\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_4\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_4\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_3\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_3\ : bit;
SIGNAL \Servo:PWMUDB:add_vi_vv_MODGEN_4_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_1\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:s_0\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_31\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_30\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_29\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_28\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_27\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_26\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_25\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_24\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_23\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_22\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_21\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_20\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_19\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_18\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_17\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_16\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_15\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_14\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_13\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_12\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_11\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_10\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_9\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_8\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_7\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_6\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_5\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_4\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_3\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_2\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL Net_146 : bit;
SIGNAL Net_132 : bit;
SIGNAL Net_140 : bit;
SIGNAL \Servo:Net_113\ : bit;
SIGNAL \Servo:Net_107\ : bit;
SIGNAL \Servo:Net_114\ : bit;
SIGNAL tmpOE__Servo_PWM_net_0 : bit;
SIGNAL tmpFB_0__Servo_PWM_net_0 : bit;
SIGNAL tmpIO_0__Servo_PWM_net_0 : bit;
TERMINAL tmpSIOVREF__Servo_PWM_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Servo_PWM_net_0 : bit;
SIGNAL \XBee:Net_9\ : bit;
SIGNAL Net_160 : bit;
SIGNAL \XBee:Net_61\ : bit;
SIGNAL \XBee:BUART:clock_op\ : bit;
SIGNAL \XBee:BUART:reset_reg\ : bit;
SIGNAL \XBee:BUART:tx_hd_send_break\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend\ : bit;
SIGNAL \XBee:BUART:FinalParityType_1\ : bit;
SIGNAL \XBee:BUART:FinalParityType_0\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_2\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_1\ : bit;
SIGNAL \XBee:BUART:FinalAddrMode_0\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark\ : bit;
SIGNAL \XBee:BUART:reset_sr\ : bit;
SIGNAL \XBee:BUART:HalfDuplexSend_last\ : bit;
SIGNAL Net_155 : bit;
SIGNAL \XBee:BUART:txn\ : bit;
SIGNAL Net_159 : bit;
SIGNAL \XBee:BUART:tx_interrupt_out\ : bit;
SIGNAL \XBee:BUART:rx_interrupt_out\ : bit;
SIGNAL \XBee:BUART:tx_state_1\ : bit;
SIGNAL \XBee:BUART:tx_state_0\ : bit;
SIGNAL \XBee:BUART:tx_bitclk_enable_pre\ : bit;
SIGNAL \XBee:BUART:sTX:TxShifter:ce0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:tx_shift_out\ : bit;
SIGNAL \XBee:BUART:tx_fifo_notfull\ : bit;
SIGNAL \XBee:BUART:tx_fifo_empty\ : bit;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_bus_stat\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_bus_stat\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_blk_stat\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_blk_stat\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sTX:TxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sTX:TxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:counter_load_not\ : bit;
SIGNAL \XBee:BUART:tx_state_2\ : bit;
SIGNAL \XBee:BUART:tx_bitclk_dp\ : bit;
SIGNAL \XBee:BUART:tx_counter_dp\ : bit;
SIGNAL \XBee:BUART:sc_out_7\ : bit;
SIGNAL \XBee:BUART:sc_out_6\ : bit;
SIGNAL \XBee:BUART:sc_out_5\ : bit;
SIGNAL \XBee:BUART:sc_out_4\ : bit;
SIGNAL \XBee:BUART:sc_out_3\ : bit;
SIGNAL \XBee:BUART:sc_out_2\ : bit;
SIGNAL \XBee:BUART:sc_out_1\ : bit;
SIGNAL \XBee:BUART:sc_out_0\ : bit;
SIGNAL \XBee:BUART:tx_counter_tc\ : bit;
SIGNAL \XBee:BUART:tx_status_6\ : bit;
SIGNAL \XBee:BUART:tx_status_5\ : bit;
SIGNAL \XBee:BUART:tx_status_4\ : bit;
SIGNAL \XBee:BUART:tx_status_0\ : bit;
SIGNAL \XBee:BUART:tx_status_1\ : bit;
SIGNAL \XBee:BUART:tx_status_2\ : bit;
SIGNAL \XBee:BUART:tx_status_3\ : bit;
SIGNAL Net_158 : bit;
SIGNAL \XBee:BUART:tx_bitclk\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark_last\ : bit;
SIGNAL \XBee:BUART:tx_mark\ : bit;
SIGNAL \XBee:BUART:tx_parity_bit\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch1\ : bit;
SIGNAL \XBee:BUART:rx_addressmatch2\ : bit;
SIGNAL \XBee:BUART:rx_state_1\ : bit;
SIGNAL \XBee:BUART:rx_state_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_enable\ : bit;
SIGNAL \XBee:BUART:rx_postpoll\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb\:SIGNAL IS 2;
SIGNAL \XBee:BUART:hd_shift_out\ : bit;
SIGNAL \XBee:BUART:rx_fifonotempty\ : bit;
SIGNAL \XBee:BUART:rx_fifofull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_notfull\ : bit;
SIGNAL \XBee:BUART:hd_tx_fifo_empty\ : bit;
SIGNAL \XBee:BUART:sRX:RxShifter:ce0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff0_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff0_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ce1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ce1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cl1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cl1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:z1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:z1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ff1_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ff1_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:ov_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:ov_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:co_msb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:co_msb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:cmsb_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:cmsb_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:so_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:so_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f0_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_bus_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:RxShifter:f1_blk_stat_reg\:SIGNAL IS 2;
SIGNAL \XBee:BUART:rx_counter_load\ : bit;
SIGNAL \XBee:BUART:rx_state_3\ : bit;
SIGNAL \XBee:BUART:rx_state_2\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre\ : bit;
SIGNAL \XBee:BUART:rx_count_2\ : bit;
SIGNAL \XBee:BUART:rx_count_1\ : bit;
SIGNAL \XBee:BUART:rx_count_0\ : bit;
SIGNAL \XBee:BUART:rx_bitclk_pre16x\ : bit;
SIGNAL \XBee:BUART:rx_count_6\ : bit;
SIGNAL \XBee:BUART:rx_count_5\ : bit;
SIGNAL \XBee:BUART:rx_count_4\ : bit;
SIGNAL \XBee:BUART:rx_count_3\ : bit;
SIGNAL \XBee:BUART:rx_count7_tc\ : bit;
SIGNAL \XBee:BUART:rx_count7_bit8_wire\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit1\ : bit;
SIGNAL \XBee:BUART:rx_poll_bit2\ : bit;
SIGNAL \XBee:BUART:pollingrange\ : bit;
SIGNAL \XBee:BUART:pollcount_1\ : bit;
SIGNAL Net_151 : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_1\ : bit;
SIGNAL \XBee:BUART:pollcount_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:add_vv_vv_MODGEN_5_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_6\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_7\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN6_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:a_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN6_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:s_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN7_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN7_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_6:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN8_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODIN8_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:s23Poll:MODULE_7:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:rx_status_0\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\ : bit;
SIGNAL \XBee:BUART:rx_status_1\ : bit;
SIGNAL \XBee:BUART:rx_status_2\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\ : bit;
SIGNAL \XBee:BUART:rx_status_3\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\ : bit;
SIGNAL \XBee:BUART:rx_status_4\ : bit;
SIGNAL \XBee:BUART:rx_status_5\ : bit;
SIGNAL \XBee:BUART:rx_status_6\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\ : bit;
SIGNAL Net_150 : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\ : bit;
SIGNAL \XBee:BUART:rx_break_status\ : bit;
SIGNAL \XBee:BUART:sRX:cmp_vv_vv_MODGEN_8\ : bit;
SIGNAL \XBee:BUART:rx_address_detected\ : bit;
SIGNAL \XBee:BUART:rx_last\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\ : bit;
SIGNAL \XBee:BUART:sRX:cmp_vv_vv_MODGEN_9\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN9_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN9_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN9_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODIN9_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_6\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_5\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_4\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_3\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_2\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:lta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_8:g2:a0:gta_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:newa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:newb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:dataa_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:datab_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:a_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:b_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:xnor_array_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:eq_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:eqi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:aeqb_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_1\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:lt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:gt_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:lti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:gti_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:albi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:gx:u0:agbi_0\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xeq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xneq\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xlt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xlte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xgt\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:g1:a0:xgte\ : bit;
SIGNAL \XBee:BUART:sRX:MODULE_9:lt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_9:lt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_9:eq\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_9:eq\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_9:gt\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_9:gt\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_9:gte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_9:gte\:SIGNAL IS 2;
SIGNAL \XBee:BUART:sRX:MODULE_9:lte\ : bit;
ATTRIBUTE port_state_att of \XBee:BUART:sRX:MODULE_9:lte\:SIGNAL IS 2;
SIGNAL tmpOE__Rx_1_net_0 : bit;
SIGNAL tmpIO_0__Rx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Rx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Rx_1_net_0 : bit;
SIGNAL tmpOE__Tx_1_net_0 : bit;
SIGNAL tmpFB_0__Tx_1_net_0 : bit;
SIGNAL tmpIO_0__Tx_1_net_0 : bit;
TERMINAL tmpSIOVREF__Tx_1_net_0 : bit;
SIGNAL tmpINTERRUPT_0__Tx_1_net_0 : bit;
SIGNAL \Timer:TimerUDB:capture_last\\D\ : bit;
SIGNAL \Timer:TimerUDB:tc_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:hwEnable_reg\\D\ : bit;
SIGNAL \Timer:TimerUDB:capture_out_reg_i\\D\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_1\\D\ : bit;
SIGNAL \Timer:TimerUDB:int_capt_count_0\\D\ : bit;
SIGNAL \Timer:TimerUDB:capt_int_temp\\D\ : bit;
SIGNAL \PWM:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \PWM:PWMUDB:trig_last\\D\ : bit;
SIGNAL \PWM:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \PWM:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \PWM:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \PWM:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \PWM:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \PWM:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:min_kill_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:prevCapture\\D\ : bit;
SIGNAL \Servo:PWMUDB:trig_last\\D\ : bit;
SIGNAL \Servo:PWMUDB:runmode_enable\\D\ : bit;
SIGNAL \Servo:PWMUDB:sc_kill_tmp\\D\ : bit;
SIGNAL \Servo:PWMUDB:ltch_kill_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_1\\D\ : bit;
SIGNAL \Servo:PWMUDB:dith_count_0\\D\ : bit;
SIGNAL \Servo:PWMUDB:prevCompare1\\D\ : bit;
SIGNAL \Servo:PWMUDB:cmp1_status_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:cmp2_status_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:final_kill_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:pwm_i_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:pwm1_i_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:pwm2_i_reg\\D\ : bit;
SIGNAL \Servo:PWMUDB:tc_i_reg\\D\ : bit;
SIGNAL \XBee:BUART:reset_reg\\D\ : bit;
SIGNAL \XBee:BUART:txn\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_1\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_0\\D\ : bit;
SIGNAL \XBee:BUART:tx_state_2\\D\ : bit;
SIGNAL Net_158D : bit;
SIGNAL \XBee:BUART:tx_bitclk\\D\ : bit;
SIGNAL \XBee:BUART:tx_ctrl_mark_last\\D\ : bit;
SIGNAL \XBee:BUART:tx_mark\\D\ : bit;
SIGNAL \XBee:BUART:tx_parity_bit\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_1\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_load_fifo\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_3\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_2\\D\ : bit;
SIGNAL \XBee:BUART:rx_bitclk\\D\ : bit;
SIGNAL \XBee:BUART:rx_state_stop1_reg\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_1\\D\ : bit;
SIGNAL \XBee:BUART:pollcount_0\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_stop_bit_error\\D\ : bit;
SIGNAL \XBee:BUART:rx_addr_match_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_markspace_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_error_pre\\D\ : bit;
SIGNAL \XBee:BUART:rx_break_status\\D\ : bit;
SIGNAL \XBee:BUART:rx_address_detected\\D\ : bit;
SIGNAL \XBee:BUART:rx_last\\D\ : bit;
SIGNAL \XBee:BUART:rx_parity_bit\\D\ : bit;
BEGIN

zero <=  ('0') ;

tmpOE__Hall_Sensor_net_0 <=  ('1') ;

\Timer:TimerUDB:capt_fifo_load\ <= ((not Net_78 and \Timer:TimerUDB:control_7\ and \Timer:TimerUDB:capture_last\));

\Timer:TimerUDB:status_tc\ <= ((\Timer:TimerUDB:control_7\ and \Timer:TimerUDB:per_zero\));

\Timer:TimerUDB:int_capt_count_1\\D\ <= ((not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\));

\Timer:TimerUDB:int_capt_count_0\\D\ <= ((not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\));

\Timer:TimerUDB:capt_int_temp\\D\ <= ((not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_1\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:capt_fifo_load\)
	OR (not \Timer:TimerUDB:control_0\ and not \Timer:TimerUDB:int_capt_count_0\ and \Timer:TimerUDB:control_1\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\)
	OR (not \Timer:TimerUDB:control_1\ and not \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_0\)
	OR (\Timer:TimerUDB:control_1\ and \Timer:TimerUDB:control_0\ and \Timer:TimerUDB:capt_fifo_load\ and \Timer:TimerUDB:int_capt_count_1\ and \Timer:TimerUDB:int_capt_count_0\));

\PWM:PWMUDB:sc_kill_tmp\\D\ <= (not \PWM:PWMUDB:tc_i\);

\PWM:PWMUDB:dith_count_1\\D\ <= ((not \PWM:PWMUDB:dith_count_1\ and \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\)
	OR (not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:dith_count_1\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_1\));

\PWM:PWMUDB:dith_count_0\\D\ <= ((not \PWM:PWMUDB:dith_count_0\ and \PWM:PWMUDB:tc_i\)
	OR (not \PWM:PWMUDB:tc_i\ and \PWM:PWMUDB:dith_count_0\));

\PWM:PWMUDB:cmp1_status\ <= ((not \PWM:PWMUDB:prevCompare1\ and \PWM:PWMUDB:cmp1_less\));

\PWM:PWMUDB:status_2\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:tc_i\));

\PWM:PWMUDB:pwm_i\ <= ((\PWM:PWMUDB:runmode_enable\ and \PWM:PWMUDB:cmp1_less\));

\Servo:PWMUDB:sc_kill_tmp\\D\ <= (not \Servo:PWMUDB:tc_i\);

\Servo:PWMUDB:dith_count_1\\D\ <= ((not \Servo:PWMUDB:dith_count_1\ and \Servo:PWMUDB:tc_i\ and \Servo:PWMUDB:dith_count_0\)
	OR (not \Servo:PWMUDB:dith_count_0\ and \Servo:PWMUDB:dith_count_1\)
	OR (not \Servo:PWMUDB:tc_i\ and \Servo:PWMUDB:dith_count_1\));

\Servo:PWMUDB:dith_count_0\\D\ <= ((not \Servo:PWMUDB:dith_count_0\ and \Servo:PWMUDB:tc_i\)
	OR (not \Servo:PWMUDB:tc_i\ and \Servo:PWMUDB:dith_count_0\));

\Servo:PWMUDB:cmp1_status\ <= ((not \Servo:PWMUDB:prevCompare1\ and \Servo:PWMUDB:cmp1_less\));

\Servo:PWMUDB:status_2\ <= ((\Servo:PWMUDB:runmode_enable\ and \Servo:PWMUDB:tc_i\));

\Servo:PWMUDB:pwm_i\ <= ((\Servo:PWMUDB:runmode_enable\ and \Servo:PWMUDB:cmp1_less\));

Net_155 <= (not \XBee:BUART:txn\);

\XBee:BUART:counter_load_not\ <= ((not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\)
	OR \XBee:BUART:tx_state_0\
	OR \XBee:BUART:tx_state_1\);

\XBee:BUART:tx_status_0\ <= ((not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_status_2\ <= (not \XBee:BUART:tx_fifo_notfull\);

Net_158D <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_state_1\));

\XBee:BUART:tx_bitclk\\D\ <= ((not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_bitclk_enable_pre\)
	OR (\XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk_enable_pre\)
	OR (\XBee:BUART:tx_state_1\ and \XBee:BUART:tx_bitclk_enable_pre\));

\XBee:BUART:tx_mark\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:tx_mark\));

\XBee:BUART:tx_state_2\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_state_1\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_state_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_fifo_empty\ and not \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk_enable_pre\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_fifo_empty\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:txn\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_0\ and not \XBee:BUART:tx_shift_out\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_counter_dp\ and \XBee:BUART:tx_state_1\ and \XBee:BUART:tx_bitclk\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_2\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_shift_out\ and not \XBee:BUART:tx_state_2\ and \XBee:BUART:tx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:tx_bitclk\ and \XBee:BUART:txn\ and \XBee:BUART:tx_state_1\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:txn\ and \XBee:BUART:tx_state_2\));

\XBee:BUART:tx_parity_bit\\D\ <= ((not \XBee:BUART:tx_state_0\ and \XBee:BUART:txn\ and \XBee:BUART:tx_parity_bit\)
	OR (not \XBee:BUART:tx_state_1\ and not \XBee:BUART:tx_state_0\ and \XBee:BUART:tx_parity_bit\)
	OR \XBee:BUART:tx_parity_bit\);

\XBee:BUART:rx_counter_load\ <= ((not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_bitclk_pre\ <= ((not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:rx_count_0\));

\XBee:BUART:rx_state_stop1_reg\\D\ <= (not \XBee:BUART:rx_state_2\
	OR not \XBee:BUART:rx_state_3\
	OR \XBee:BUART:rx_state_0\
	OR \XBee:BUART:rx_state_1\);

\XBee:BUART:pollcount_1\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_1\ and Net_151 and \XBee:BUART:pollcount_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:pollcount_1\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_151 and \XBee:BUART:pollcount_1\));

\XBee:BUART:pollcount_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not \XBee:BUART:pollcount_0\ and Net_151)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_count_2\ and not \XBee:BUART:rx_count_1\ and not Net_151 and \XBee:BUART:pollcount_0\));

\XBee:BUART:rx_postpoll\ <= ((Net_151 and \XBee:BUART:pollcount_0\)
	OR \XBee:BUART:pollcount_1\);

\XBee:BUART:rx_status_4\ <= ((\XBee:BUART:rx_load_fifo\ and \XBee:BUART:rx_fifofull\));

\XBee:BUART:rx_status_5\ <= ((\XBee:BUART:rx_fifonotempty\ and \XBee:BUART:rx_state_stop1_reg\));

\XBee:BUART:rx_stop_bit_error\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:pollcount_1\ and not Net_151 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_load_fifo\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\));

\XBee:BUART:rx_state_3\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_2\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\));

\XBee:BUART:rx_state_2\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_state_2\ and not Net_151 and \XBee:BUART:rx_last\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_0\ and not \XBee:BUART:rx_state_2\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_4\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:rx_count_6\ and not \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_state_1\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\));

\XBee:BUART:rx_state_0\\D\ <= ((not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:pollcount_1\ and not \XBee:BUART:pollcount_0\ and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and not \XBee:BUART:rx_state_1\ and not \XBee:BUART:rx_state_3\ and not \XBee:BUART:pollcount_1\ and not Net_151 and \XBee:BUART:rx_bitclk_enable\ and \XBee:BUART:rx_state_2\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_count_5\ and \XBee:BUART:rx_count_4\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_count_6\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_3\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_1\ and \XBee:BUART:rx_state_0\)
	OR (not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_state_0\ and \XBee:BUART:rx_state_2\));

\XBee:BUART:rx_last\\D\ <= ((not \XBee:BUART:reset_reg\ and Net_151));

\XBee:BUART:rx_address_detected\\D\ <= ((not \XBee:BUART:reset_reg\ and \XBee:BUART:rx_address_detected\));

Hall_Sensor:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"8d318d8b-cf7b-4b6b-b02c-ab1c5c49d0ba",
		drive_mode=>"010",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"0",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0),
		y=>(zero),
		fb=>Net_78,
		analog=>(open),
		io=>(tmpIO_0__Hall_Sensor_net_0),
		siovref=>(tmpSIOVREF__Hall_Sensor_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Hall_Sensor_net_0);
\LCD:LCDPort\:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e14eb23f-a59b-49fa-9212-7d32484bf574/ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110110110110110110110",
		ibuf_enabled=>"1111111",
		init_dr_st=>"0000000",
		input_sync=>"1111111",
		input_clk_en=>'0',
		input_sync_mode=>"0000000",
		intr_mode=>"00000000000000",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>",,,,,,",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0000000",
		output_sync=>"0000000",
		output_clk_en=>'0',
		output_mode=>"0000000",
		output_reset=>'0',
		output_clock_mode=>"0000000",
		oe_sync=>"0000000",
		oe_conn=>"0000000",
		oe_reset=>'0',
		pin_aliases=>",,,,,,",
		pin_mode=>"OOOOOOO",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1111111",
		sio_ibuf=>"00000000",
		sio_info=>"00000000000000",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0000000",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10101010101010",
		width=>7,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0000000",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0000000",
		ovt_slew_control=>"00000000000000",
		ovt_hyst_trim=>"0000000",
		input_buffer_sel=>"00000000000000")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0, tmpOE__Hall_Sensor_net_0, tmpOE__Hall_Sensor_net_0, tmpOE__Hall_Sensor_net_0,
			tmpOE__Hall_Sensor_net_0, tmpOE__Hall_Sensor_net_0, tmpOE__Hall_Sensor_net_0),
		y=>(zero, zero, zero, zero,
			zero, zero, zero),
		fb=>(\LCD:tmpFB_6__LCDPort_net_6\, \LCD:tmpFB_6__LCDPort_net_5\, \LCD:tmpFB_6__LCDPort_net_4\, \LCD:tmpFB_6__LCDPort_net_3\,
			\LCD:tmpFB_6__LCDPort_net_2\, \LCD:tmpFB_6__LCDPort_net_1\, \LCD:tmpFB_6__LCDPort_net_0\),
		analog=>(open, open, open, open,
			open, open, open),
		io=>(\LCD:tmpIO_6__LCDPort_net_6\, \LCD:tmpIO_6__LCDPort_net_5\, \LCD:tmpIO_6__LCDPort_net_4\, \LCD:tmpIO_6__LCDPort_net_3\,
			\LCD:tmpIO_6__LCDPort_net_2\, \LCD:tmpIO_6__LCDPort_net_1\, \LCD:tmpIO_6__LCDPort_net_0\),
		siovref=>(\LCD:tmpSIOVREF__LCDPort_net_0\),
		annotation=>(open, open, open, open,
			open, open, open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>\LCD:tmpINTERRUPT_0__LCDPort_net_0\);
\Timer:TimerUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_111,
		enable=>tmpOE__Hall_Sensor_net_0,
		clock_out=>\Timer:TimerUDB:ClockOutFromEnBlock\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_111,
		enable=>tmpOE__Hall_Sensor_net_0,
		clock_out=>\Timer:TimerUDB:Clk_Ctl_i\);
\Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:Clk_Ctl_i\,
		control=>(\Timer:TimerUDB:control_7\, \Timer:TimerUDB:control_6\, \Timer:TimerUDB:control_5\, \Timer:TimerUDB:control_4\,
			\Timer:TimerUDB:control_3\, \Timer:TimerUDB:control_2\, \Timer:TimerUDB:control_1\, \Timer:TimerUDB:control_0\));
\Timer:TimerUDB:rstSts:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000011",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		status=>(zero, zero, zero, \Timer:TimerUDB:status_3\,
			\Timer:TimerUDB:status_2\, \Timer:TimerUDB:capt_int_temp\, \Timer:TimerUDB:status_tc\),
		interrupt=>Net_76);
\Timer:TimerUDB:sT32:timerdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc0\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc11\,
		f0_blk_stat=>\Timer:TimerUDB:nc14\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		sir=>zero,
		sor=>open,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		cli=>(zero, zero),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		zi=>(zero, zero),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		fi=>(zero, zero),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		capi=>(zero, zero),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		cfbi=>zero,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc1\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc10\,
		f0_blk_stat=>\Timer:TimerUDB:nc13\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry0\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left0\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right0\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb0\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq0_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt0_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero0_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff0_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff0_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap0_1\, \Timer:TimerUDB:sT32:timerdp:cap0_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb0\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u2\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:nc2\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:nc9\,
		f0_blk_stat=>\Timer:TimerUDB:nc12\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry1\,
		co=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left1\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right1\,
		sil=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sol=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		msbi=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb1\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq1_0\),
		ceo=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt1_0\),
		clo=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero1_0\),
		zo=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff1_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff1_0\),
		fo=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap1_1\, \Timer:TimerUDB:sT32:timerdp:cap1_0\),
		capo=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb1\,
		cfbo=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Timer:TimerUDB:sT32:timerdp:u3\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		cs_addr=>(zero, \Timer:TimerUDB:control_7\, \Timer:TimerUDB:per_zero\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>\Timer:TimerUDB:capt_fifo_load\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>\Timer:TimerUDB:per_zero\,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>\Timer:TimerUDB:status_3\,
		f0_blk_stat=>\Timer:TimerUDB:status_2\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Timer:TimerUDB:sT32:timerdp:carry2\,
		co=>open,
		sir=>\Timer:TimerUDB:sT32:timerdp:sh_left2\,
		sor=>\Timer:TimerUDB:sT32:timerdp:sh_right2\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Timer:TimerUDB:sT32:timerdp:msb2\,
		cei=>(\Timer:TimerUDB:sT32:timerdp:cmp_eq2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_eq2_0\),
		ceo=>open,
		cli=>(\Timer:TimerUDB:sT32:timerdp:cmp_lt2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_lt2_0\),
		clo=>open,
		zi=>(\Timer:TimerUDB:sT32:timerdp:cmp_zero2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_zero2_0\),
		zo=>open,
		fi=>(\Timer:TimerUDB:sT32:timerdp:cmp_ff2_1\, \Timer:TimerUDB:sT32:timerdp:cmp_ff2_0\),
		fo=>open,
		capi=>(\Timer:TimerUDB:sT32:timerdp:cap2_1\, \Timer:TimerUDB:sT32:timerdp:cap2_0\),
		capo=>open,
		cfbi=>\Timer:TimerUDB:sT32:timerdp:cfb2\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
Timer_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"ad973ebc-7c61-430f-9ec7-2774dfc7636e",
		source_clock_id=>"",
		divisor=>0,
		period=>"83333333.3333333",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_111,
		dig_domain_out=>open);
Hall_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"00",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_76);
Motor_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"e851a3b9-efb8-48be-bbb8-b303b216c393",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0),
		y=>Net_105,
		fb=>(tmpFB_0__Motor_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Motor_PWM_net_0),
		siovref=>(tmpSIOVREF__Motor_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Motor_PWM_net_0);
\PWM:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_10,
		enable=>tmpOE__Hall_Sensor_net_0,
		clock_out=>\PWM:PWMUDB:ClockOutFromEnBlock\);
\PWM:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		control=>(\PWM:PWMUDB:control_7\, \PWM:PWMUDB:control_6\, \PWM:PWMUDB:control_5\, \PWM:PWMUDB:control_4\,
			\PWM:PWMUDB:control_3\, \PWM:PWMUDB:control_2\, \PWM:PWMUDB:control_1\, \PWM:PWMUDB:control_0\));
\PWM:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \PWM:PWMUDB:status_5\, zero, \PWM:PWMUDB:status_3\,
			\PWM:PWMUDB:status_2\, \PWM:PWMUDB:status_1\, \PWM:PWMUDB:status_0\),
		interrupt=>\PWM:Net_55\);
\PWM:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:nc2\,
		cl0=>\PWM:PWMUDB:nc3\,
		z0=>\PWM:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:nc4\,
		cl1=>\PWM:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:nc6\,
		f1_blk_stat=>\PWM:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\PWM:PWMUDB:tc_i\, \PWM:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\PWM:PWMUDB:cmp1_eq\,
		cl0=>\PWM:PWMUDB:cmp1_less\,
		z0=>\PWM:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\PWM:PWMUDB:cmp2_eq\,
		cl1=>\PWM:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\PWM:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\PWM:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\PWM:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\PWM:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\PWM:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\PWM:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\PWM:PWMUDB:sP16:pwmdp:cmp_eq_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\PWM:PWMUDB:sP16:pwmdp:cmp_lt_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_zero_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\PWM:PWMUDB:sP16:pwmdp:cmp_ff_1\, \PWM:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\PWM:PWMUDB:sP16:pwmdp:cap_1\, \PWM:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\PWM:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\);
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\);
\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\PWM:PWMUDB:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\);
PWM_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"fee3b3fe-6e3b-496b-83ca-2eb19a062c73",
		source_clock_id=>"",
		divisor=>0,
		period=>"125000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_10,
		dig_domain_out=>open);
\Servo:PWMUDB:clock_enable_block\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>Net_129,
		enable=>tmpOE__Hall_Sensor_net_0,
		clock_out=>\Servo:PWMUDB:ClockOutFromEnBlock\);
\Servo:PWMUDB:genblk1:ctrlreg\:cy_psoc3_control
	GENERIC MAP(cy_init_value=>"00000000",
		cy_force_order=>'1',
		cy_ctrl_mode_1=>"00000000",
		cy_ctrl_mode_0=>"11111111",
		cy_ext_reset=>'0')
	PORT MAP(reset=>zero,
		clock=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		control=>(\Servo:PWMUDB:control_7\, \Servo:PWMUDB:control_6\, \Servo:PWMUDB:control_5\, \Servo:PWMUDB:control_4\,
			\Servo:PWMUDB:control_3\, \Servo:PWMUDB:control_2\, \Servo:PWMUDB:control_1\, \Servo:PWMUDB:control_0\));
\Servo:PWMUDB:genblk8:stsreg\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0100111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>zero,
		clock=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		status=>(zero, \Servo:PWMUDB:status_5\, zero, \Servo:PWMUDB:status_3\,
			\Servo:PWMUDB:status_2\, \Servo:PWMUDB:status_1\, \Servo:PWMUDB:status_0\),
		interrupt=>\Servo:Net_55\);
\Servo:PWMUDB:sP16:pwmdp:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo:PWMUDB:tc_i\, \Servo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo:PWMUDB:nc2\,
		cl0=>\Servo:PWMUDB:nc3\,
		z0=>\Servo:PWMUDB:nc1\,
		ff0=>open,
		ce1=>\Servo:PWMUDB:nc4\,
		cl1=>\Servo:PWMUDB:nc5\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo:PWMUDB:nc6\,
		f1_blk_stat=>\Servo:PWMUDB:nc7\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>\Servo:PWMUDB:sP16:pwmdp:carry\,
		sir=>zero,
		sor=>open,
		sil=>\Servo:PWMUDB:sP16:pwmdp:sh_right\,
		sol=>\Servo:PWMUDB:sP16:pwmdp:sh_left\,
		msbi=>\Servo:PWMUDB:sP16:pwmdp:msb\,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>(\Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		cli=>(zero, zero),
		clo=>(\Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		zi=>(zero, zero),
		zo=>(\Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		fi=>(zero, zero),
		fo=>(\Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		capi=>(zero, zero),
		capo=>(\Servo:PWMUDB:sP16:pwmdp:cap_1\, \Servo:PWMUDB:sP16:pwmdp:cap_0\),
		cfbi=>zero,
		cfbo=>\Servo:PWMUDB:sP16:pwmdp:cfb\,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo:PWMUDB:sP16:pwmdp:u1\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		cs_addr=>(\Servo:PWMUDB:tc_i\, \Servo:PWMUDB:runmode_enable\, zero),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\Servo:PWMUDB:cmp1_eq\,
		cl0=>\Servo:PWMUDB:cmp1_less\,
		z0=>\Servo:PWMUDB:tc_i\,
		ff0=>open,
		ce1=>\Servo:PWMUDB:cmp2_eq\,
		cl1=>\Servo:PWMUDB:cmp2_less\,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>\Servo:PWMUDB:fifo_nempty\,
		f1_blk_stat=>\Servo:PWMUDB:status_3\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>\Servo:PWMUDB:sP16:pwmdp:carry\,
		co=>open,
		sir=>\Servo:PWMUDB:sP16:pwmdp:sh_left\,
		sor=>\Servo:PWMUDB:sP16:pwmdp:sh_right\,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>\Servo:PWMUDB:sP16:pwmdp:msb\,
		cei=>(\Servo:PWMUDB:sP16:pwmdp:cmp_eq_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_eq_0\),
		ceo=>open,
		cli=>(\Servo:PWMUDB:sP16:pwmdp:cmp_lt_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_lt_0\),
		clo=>open,
		zi=>(\Servo:PWMUDB:sP16:pwmdp:cmp_zero_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_zero_0\),
		zo=>open,
		fi=>(\Servo:PWMUDB:sP16:pwmdp:cmp_ff_1\, \Servo:PWMUDB:sP16:pwmdp:cmp_ff_0\),
		fo=>open,
		capi=>(\Servo:PWMUDB:sP16:pwmdp:cap_1\, \Servo:PWMUDB:sP16:pwmdp:cap_0\),
		capo=>open,
		cfbi=>\Servo:PWMUDB:sP16:pwmdp:cfb\,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(24):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_24\);
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(16):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_16\);
\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:gs(8):g2:g3:ub\:cy_buf
	PORT MAP(x=>zero,
		y=>\Servo:PWMUDB:MODULE_4:g2:a0:g1:z1:s0:g1:u0:c_8\);
Servo_Clock:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"c5b71fcd-99c1-406b-8233-f561fc0b2fe6",
		source_clock_id=>"",
		divisor=>0,
		period=>"1000000000",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>Net_129,
		dig_domain_out=>open);
Servo_PWM:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"0c550e58-250c-493f-aed4-3dda0a12ac02",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0),
		y=>Net_146,
		fb=>(tmpFB_0__Servo_PWM_net_0),
		analog=>(open),
		io=>(tmpIO_0__Servo_PWM_net_0),
		siovref=>(tmpSIOVREF__Servo_PWM_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Servo_PWM_net_0);
\XBee:IntClock\:cy_clock_v1_0
	GENERIC MAP(cy_registers=>"",
		id=>"b0162966-0060-4af5-82d1-fcb491ad7619/be0a0e37-ad17-42ca-b5a1-1a654d736358",
		source_clock_id=>"",
		divisor=>0,
		period=>"1085069444.44444",
		is_direct=>'0',
		is_digital=>'1')
	PORT MAP(clock_out=>\XBee:Net_9\,
		dig_domain_out=>open);
\XBee:RXInternalInterrupt\:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_160);
\XBee:BUART:ClkSync\:cy_psoc3_udb_clock_enable_v1_0
	GENERIC MAP(sync_mode=>'1')
	PORT MAP(clock_in=>\XBee:Net_9\,
		enable=>tmpOE__Hall_Sensor_net_0,
		clock_out=>\XBee:BUART:clock_op\);
\XBee:BUART:sTX:TxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(\XBee:BUART:tx_state_1\, \XBee:BUART:tx_state_0\, \XBee:BUART:tx_bitclk_enable_pre\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\XBee:BUART:tx_shift_out\,
		f0_bus_stat=>\XBee:BUART:tx_fifo_notfull\,
		f0_blk_stat=>\XBee:BUART:tx_fifo_empty\,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\XBee:BUART:sTX:sCLOCK:TxBitClkGen\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(zero, zero, \XBee:BUART:counter_load_not\),
		route_si=>zero,
		route_ci=>zero,
		f0_load=>zero,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>open,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>open,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>open,
		f0_bus_stat=>open,
		f0_blk_stat=>open,
		f1_bus_stat=>open,
		f1_blk_stat=>open,
		ce0_reg=>\XBee:BUART:tx_bitclk_enable_pre\,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>\XBee:BUART:tx_counter_dp\,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>(\XBee:BUART:sc_out_7\, \XBee:BUART:sc_out_6\, \XBee:BUART:sc_out_5\, \XBee:BUART:sc_out_4\,
			\XBee:BUART:sc_out_3\, \XBee:BUART:sc_out_2\, \XBee:BUART:sc_out_1\, \XBee:BUART:sc_out_0\));
\XBee:BUART:sTX:TxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"0000001",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clock=>\XBee:BUART:clock_op\,
		status=>(zero, zero, zero, \XBee:BUART:tx_fifo_notfull\,
			\XBee:BUART:tx_status_2\, \XBee:BUART:tx_fifo_empty\, \XBee:BUART:tx_status_0\),
		interrupt=>\XBee:BUART:tx_interrupt_out\);
\XBee:BUART:sRX:RxShifter:u0\:cy_psoc3_dp
	GENERIC MAP(cy_dpconfig=>"0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100",
		d0_init=>"00000000",
		d1_init=>"00000000",
		a0_init=>"00000000",
		a1_init=>"00000000",
		ce0_sync=>'1',
		cl0_sync=>'1',
		z0_sync=>'1',
		ff0_sync=>'1',
		ce1_sync=>'1',
		cl1_sync=>'1',
		z1_sync=>'1',
		ff1_sync=>'1',
		ov_msb_sync=>'1',
		co_msb_sync=>'1',
		cmsb_sync=>'1',
		so_sync=>'1',
		f0_bus_sync=>'1',
		f0_blk_sync=>'1',
		f1_bus_sync=>'1',
		f1_blk_sync=>'1')
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clk=>\XBee:BUART:clock_op\,
		cs_addr=>(\XBee:BUART:rx_state_1\, \XBee:BUART:rx_state_0\, \XBee:BUART:rx_bitclk_enable\),
		route_si=>\XBee:BUART:rx_postpoll\,
		route_ci=>zero,
		f0_load=>\XBee:BUART:rx_load_fifo\,
		f1_load=>zero,
		d0_load=>zero,
		d1_load=>zero,
		ce0=>\XBee:BUART:rx_addressmatch1\,
		cl0=>open,
		z0=>open,
		ff0=>open,
		ce1=>\XBee:BUART:rx_addressmatch2\,
		cl1=>open,
		z1=>open,
		ff1=>open,
		ov_msb=>open,
		co_msb=>open,
		cmsb=>open,
		so=>\XBee:BUART:hd_shift_out\,
		f0_bus_stat=>\XBee:BUART:rx_fifonotempty\,
		f0_blk_stat=>\XBee:BUART:rx_fifofull\,
		f1_bus_stat=>\XBee:BUART:hd_tx_fifo_notfull\,
		f1_blk_stat=>\XBee:BUART:hd_tx_fifo_empty\,
		ce0_reg=>open,
		cl0_reg=>open,
		z0_reg=>open,
		ff0_reg=>open,
		ce1_reg=>open,
		cl1_reg=>open,
		z1_reg=>open,
		ff1_reg=>open,
		ov_msb_reg=>open,
		co_msb_reg=>open,
		cmsb_reg=>open,
		so_reg=>open,
		f0_bus_stat_reg=>open,
		f0_blk_stat_reg=>open,
		f1_bus_stat_reg=>open,
		f1_blk_stat_reg=>open,
		ci=>zero,
		co=>open,
		sir=>zero,
		sor=>open,
		sil=>zero,
		sol=>open,
		msbi=>zero,
		msbo=>open,
		cei=>(zero, zero),
		ceo=>open,
		cli=>(zero, zero),
		clo=>open,
		zi=>(zero, zero),
		zo=>open,
		fi=>(zero, zero),
		fo=>open,
		capi=>(zero, zero),
		capo=>open,
		cfbi=>zero,
		cfbo=>open,
		pi=>(zero, zero, zero, zero,
			zero, zero, zero, zero),
		po=>open);
\XBee:BUART:sRX:RxBitCounter\:cy_psoc3_count7
	GENERIC MAP(cy_period=>"1110010",
		cy_init_value=>"0000000",
		cy_route_ld=>'1',
		cy_route_en=>'1',
		cy_alt_mode=>'0')
	PORT MAP(clock=>\XBee:BUART:clock_op\,
		reset=>\XBee:BUART:reset_reg\,
		load=>\XBee:BUART:rx_counter_load\,
		enable=>tmpOE__Hall_Sensor_net_0,
		count=>(\XBee:BUART:rx_count_6\, \XBee:BUART:rx_count_5\, \XBee:BUART:rx_count_4\, \XBee:BUART:rx_count_3\,
			\XBee:BUART:rx_count_2\, \XBee:BUART:rx_count_1\, \XBee:BUART:rx_count_0\),
		tc=>\XBee:BUART:rx_count7_tc\);
\XBee:BUART:sRX:RxSts\:cy_psoc3_statusi
	GENERIC MAP(cy_force_order=>'1',
		cy_md_select=>"1011111",
		cy_int_mask=>"1111111")
	PORT MAP(reset=>\XBee:BUART:reset_reg\,
		clock=>\XBee:BUART:clock_op\,
		status=>(zero, \XBee:BUART:rx_status_5\, \XBee:BUART:rx_status_4\, \XBee:BUART:rx_status_3\,
			\XBee:BUART:rx_status_2\, zero, zero),
		interrupt=>Net_160);
Rx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"1425177d-0d0e-4468-8bcc-e638e5509a9b",
		drive_mode=>"001",
		ibuf_enabled=>"1",
		init_dr_st=>"0",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"0",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"I",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"00",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0),
		y=>(zero),
		fb=>Net_151,
		analog=>(open),
		io=>(tmpIO_0__Rx_1_net_0),
		siovref=>(tmpSIOVREF__Rx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Rx_1_net_0);
Tx_1:cy_psoc3_pins_v1_10
	GENERIC MAP(id=>"ed092b9b-d398-4703-be89-cebf998501f6",
		drive_mode=>"110",
		ibuf_enabled=>"1",
		init_dr_st=>"1",
		input_sync=>"1",
		input_clk_en=>'0',
		input_sync_mode=>"0",
		intr_mode=>"00",
		invert_in_clock=>'0',
		invert_in_clock_en=>'0',
		invert_in_reset=>'0',
		invert_out_clock=>'0',
		invert_out_clock_en=>'0',
		invert_out_reset=>'0',
		io_voltage=>"",
		layout_mode=>"CONTIGUOUS",
		output_conn=>"1",
		output_sync=>"0",
		output_clk_en=>'0',
		output_mode=>"0",
		output_reset=>'0',
		output_clock_mode=>"0",
		oe_sync=>"0",
		oe_conn=>"0",
		oe_reset=>'0',
		pin_aliases=>"",
		pin_mode=>"O",
		por_state=>4,
		sio_group_cnt=>0,
		sio_hifreq=>"00000000",
		sio_hyst=>"1",
		sio_ibuf=>"00000000",
		sio_info=>"00",
		sio_obuf=>"00000000",
		sio_refsel=>"00000000",
		sio_vtrip=>"00000000",
		sio_vohsel=>"00000000",
		slew_rate=>"0",
		spanning=>'0',
		sw_only=>'0',
		vtrip=>"10",
		width=>1,
		port_alias_required=>'0',
		port_alias_group=>"",
		use_annotation=>"0",
		pa_in_clock=>-1,
		pa_in_clock_en=>-1,
		pa_in_reset=>-1,
		pa_out_clock=>-1,
		pa_out_clock_en=>-1,
		pa_out_reset=>-1,
		ovt_needed=>"0",
		ovt_slew_control=>"00",
		ovt_hyst_trim=>"0",
		input_buffer_sel=>"00")
	PORT MAP(oe=>(tmpOE__Hall_Sensor_net_0),
		y=>Net_155,
		fb=>(tmpFB_0__Tx_1_net_0),
		analog=>(open),
		io=>(tmpIO_0__Tx_1_net_0),
		siovref=>(tmpSIOVREF__Tx_1_net_0),
		annotation=>(open),
		in_clock=>zero,
		in_clock_en=>tmpOE__Hall_Sensor_net_0,
		in_reset=>zero,
		out_clock=>zero,
		out_clock_en=>tmpOE__Hall_Sensor_net_0,
		out_reset=>zero,
		interrupt=>tmpINTERRUPT_0__Tx_1_net_0);
XBee_Interrupt:cy_isr_v1_0
	GENERIC MAP(int_type=>"10",
		is_nmi=>'0')
	PORT MAP(int_signal=>Net_160);
\Timer:TimerUDB:capture_last\:cy_dff
	PORT MAP(d=>Net_78,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_last\);
\Timer:TimerUDB:tc_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:status_tc\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:tc_reg_i\);
\Timer:TimerUDB:hwEnable_reg\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:control_7\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:hwEnable_reg\);
\Timer:TimerUDB:capture_out_reg_i\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:capt_fifo_load\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capture_out_reg_i\);
\Timer:TimerUDB:int_capt_count_1\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:int_capt_count_1\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:int_capt_count_1\);
\Timer:TimerUDB:int_capt_count_0\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:int_capt_count_0\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:int_capt_count_0\);
\Timer:TimerUDB:capt_int_temp\:cy_dff
	PORT MAP(d=>\Timer:TimerUDB:capt_int_temp\\D\,
		clk=>\Timer:TimerUDB:ClockOutFromEnBlock\,
		q=>\Timer:TimerUDB:capt_int_temp\);
\PWM:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_Sensor_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:min_kill_reg\);
\PWM:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCapture\);
\PWM:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:trig_last\);
\PWM:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:runmode_enable\);
\PWM:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:sc_kill_tmp\\D\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:sc_kill_tmp\);
\PWM:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_Sensor_net_0,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:ltch_kill_reg\);
\PWM:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_1\);
\PWM:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:dith_count_0\);
\PWM:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_less\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:prevCompare1\);
\PWM:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\PWM:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_0\);
\PWM:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_1\);
\PWM:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:status_5\);
\PWM:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:pwm_i\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_105);
\PWM:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm1_i_reg\);
\PWM:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:pwm2_i_reg\);
\PWM:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\PWM:PWMUDB:status_2\,
		clk=>\PWM:PWMUDB:ClockOutFromEnBlock\,
		q=>\PWM:PWMUDB:tc_i_reg\);
\Servo:PWMUDB:min_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_Sensor_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:min_kill_reg\);
\Servo:PWMUDB:prevCapture\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:prevCapture\);
\Servo:PWMUDB:trig_last\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:trig_last\);
\Servo:PWMUDB:runmode_enable\:cy_dsrff
	PORT MAP(d=>\Servo:PWMUDB:control_7\,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:runmode_enable\);
\Servo:PWMUDB:sc_kill_tmp\:cy_dff
	PORT MAP(d=>\Servo:PWMUDB:sc_kill_tmp\\D\,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:sc_kill_tmp\);
\Servo:PWMUDB:ltch_kill_reg\:cy_dsrff
	PORT MAP(d=>tmpOE__Hall_Sensor_net_0,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:ltch_kill_reg\);
\Servo:PWMUDB:dith_count_1\:cy_dsrff
	PORT MAP(d=>\Servo:PWMUDB:dith_count_1\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:dith_count_1\);
\Servo:PWMUDB:dith_count_0\:cy_dsrff
	PORT MAP(d=>\Servo:PWMUDB:dith_count_0\\D\,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:dith_count_0\);
\Servo:PWMUDB:prevCompare1\:cy_dff
	PORT MAP(d=>\Servo:PWMUDB:cmp1_less\,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:prevCompare1\);
\Servo:PWMUDB:cmp1_status_reg\:cy_dsrff
	PORT MAP(d=>\Servo:PWMUDB:cmp1_status\,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:status_0\);
\Servo:PWMUDB:cmp2_status_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:status_1\);
\Servo:PWMUDB:final_kill_reg\:cy_dsrff
	PORT MAP(d=>zero,
		s=>zero,
		r=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:status_5\);
\Servo:PWMUDB:pwm_i_reg\:cy_dff
	PORT MAP(d=>\Servo:PWMUDB:pwm_i\,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>Net_146);
\Servo:PWMUDB:pwm1_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:pwm1_i_reg\);
\Servo:PWMUDB:pwm2_i_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:pwm2_i_reg\);
\Servo:PWMUDB:tc_i_reg\:cy_dff
	PORT MAP(d=>\Servo:PWMUDB:status_2\,
		clk=>\Servo:PWMUDB:ClockOutFromEnBlock\,
		q=>\Servo:PWMUDB:tc_i_reg\);
\XBee:BUART:reset_reg\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:reset_reg\);
\XBee:BUART:txn\:cy_dff
	PORT MAP(d=>\XBee:BUART:txn\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:txn\);
\XBee:BUART:tx_state_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_1\);
\XBee:BUART:tx_state_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_0\);
\XBee:BUART:tx_state_2\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_state_2\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_state_2\);
Net_158:cy_dff
	PORT MAP(d=>Net_158D,
		clk=>\XBee:BUART:clock_op\,
		q=>Net_158);
\XBee:BUART:tx_bitclk\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_bitclk\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_bitclk\);
\XBee:BUART:tx_ctrl_mark_last\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_ctrl_mark_last\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_ctrl_mark_last\);
\XBee:BUART:tx_mark\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_mark\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_mark\);
\XBee:BUART:tx_parity_bit\:cy_dff
	PORT MAP(d=>\XBee:BUART:tx_parity_bit\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:tx_parity_bit\);
\XBee:BUART:rx_state_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_1\);
\XBee:BUART:rx_state_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_0\);
\XBee:BUART:rx_load_fifo\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_load_fifo\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_load_fifo\);
\XBee:BUART:rx_state_3\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_3\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_3\);
\XBee:BUART:rx_state_2\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_2\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_2\);
\XBee:BUART:rx_bitclk\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_bitclk_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_bitclk_enable\);
\XBee:BUART:rx_state_stop1_reg\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_state_stop1_reg\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_state_stop1_reg\);
\XBee:BUART:pollcount_1\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_1\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:pollcount_1\);
\XBee:BUART:pollcount_0\:cy_dff
	PORT MAP(d=>\XBee:BUART:pollcount_0\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:pollcount_0\);
\XBee:BUART:rx_markspace_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_status\);
\XBee:BUART:rx_parity_error_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_2\);
\XBee:BUART:rx_stop_bit_error\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_stop_bit_error\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_status_3\);
\XBee:BUART:rx_addr_match_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_addr_match_status\);
\XBee:BUART:rx_markspace_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_markspace_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_markspace_pre\);
\XBee:BUART:rx_parity_error_pre\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_error_pre\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_error_pre\);
\XBee:BUART:rx_break_status\:cy_dff
	PORT MAP(d=>zero,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_break_status\);
\XBee:BUART:rx_address_detected\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_address_detected\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_address_detected\);
\XBee:BUART:rx_last\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_last\\D\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_last\);
\XBee:BUART:rx_parity_bit\:cy_dff
	PORT MAP(d=>\XBee:BUART:rx_parity_bit\,
		clk=>\XBee:BUART:clock_op\,
		q=>\XBee:BUART:rx_parity_bit\);

END R_T_L;
