////////////////////////////////////////////////////////////////////////////////
// NXpython NXpython3 v2020.1
//
//
// Date:              Wed Feb 2 16:23:56 2022
//
// Command line       /opt/NanoXplore/NXmap3/2020.1/bin/nxpython3 
// Distribution:      Ubuntu 18.04.4 LTS
////////////////////////////////////////////////////////////////////////////////

        |   ----------------------------------------------
        |   - Finite State Machines Cells analysis       -
        |   ----------------------------------------------
        |     
        |     Fsm 'etat' Analysis:
        |     	State: NET etat.bus_read_1
        |     	       DFF etat.bus_read_1_reg
        |     	State: NET etat.bus_read_2
        |     	       DFF etat.bus_read_2_reg
        |     	State: NET etat.bus_read_3
        |     	       DFF etat.bus_read_3_reg
        |     	State: NET etat.bus_read_4
        |     	       DFF etat.bus_read_4_reg
        |     	State: NET etat.bus_read_spdr_1
        |     	       DFF etat.bus_read_spdr_1_reg
        |     	State: NET etat.bus_read_spdr_2
        |     	       DFF etat.bus_read_spdr_2_reg
        |     	State: NET etat.bus_read_spdr_3
        |     	       DFF etat.bus_read_spdr_3_reg
        |     	State: NET etat.bus_read_spdr_4
        |     	       DFF etat.bus_read_spdr_4_reg
        |     	State: NET etat.bus_write_spcr
        |     	       DFF etat.bus_write_spcr_reg
        |     	State: NET etat.bus_write_spcr_2
        |     	       DFF etat.bus_write_spcr_2_reg
WARNING |     	UNUSED --- etat.bus_write_spcr_2
        |     	State: NET etat.bus_write_spdr_1
        |     	       DFF etat.bus_write_spdr_1_reg
        |     	State: NET etat.bus_write_spdr_2
        |     	       DFF etat.bus_write_spdr_2_reg
        |     	State: NET etat.bus_write_spdr_21
        |     	       DFF etat.bus_write_spdr_21_reg
        |     	State: NET etat.bus_write_spdr_22
        |     	       DFF etat.bus_write_spdr_22_reg
        |     	State: NET etat.bus_write_spdr_23
        |     	       DFF etat.bus_write_spdr_23_reg
        |     	State: NET etat.bus_write_spdr_24
        |     	       DFF etat.bus_write_spdr_24_reg
        |     	State: NET etat.bus_write_spdr_3
        |     	       DFF etat.bus_write_spdr_3_reg
        |     	State: NET etat.bus_write_spdr_4
        |     	       DFF etat.bus_write_spdr_4_reg
        |     	State: NET etat.bus_write_sper
        |     	       DFF etat.bus_write_sper_reg
        |     	State: NET etat.bus_write_sper_2
        |     	       DFF etat.bus_write_sper_2_reg
WARNING |     	UNUSED --- etat.bus_write_sper_2
        |     	State: NET etat.bus_write_spsr
        |     	       DFF etat.bus_write_spsr_reg
WARNING |     	UNUSED --- etat.bus_write_spsr
        |     	State: NET etat.fini
        |     	       DFF etat.fini_reg
        |     	State: NET etat.idle
        |     	       DFF etat.idle_reg
        |     	State: NET etat.read_ram_1
        |     	       DFF etat.read_ram_1_reg
        |     	State: NET etat.read_ram_2
        |     	       DFF etat.read_ram_2_reg
        |     	State: NET etat.read_ram_3
        |     	       DFF etat.read_ram_3_reg
        |     	State: NET etat.read_ram_4
        |     	       DFF etat.read_ram_4_reg
        |     	State: NET etat.reset_start
        |     	       DFF etat.reset_start_reg
WARNING |     	UNUSED --- etat.reset_start
        |     	State: NET etat.transitoire_1
        |     	       DFF etat.transitoire_1_reg
        |     	State: NET etat.transitoire_2
        |     	       DFF etat.transitoire_2_reg
        |     	State: NET etat.wait_n_clock
        |     	       DFF etat.wait_n_clock_reg
        |     	State: NET etat.write_ram_1
        |     	       DFF etat.write_ram_1_reg
        |     	State: NET etat.write_ram_2
        |     	       DFF etat.write_ram_2_reg
        |     	State: NET etat.write_ram_3
        |     	       DFF etat.write_ram_3_reg
        |     	State: NET etat.write_ram_4
        |     	       DFF etat.write_ram_4_reg
        |     	Others is active
        |     	Case is incomplete, Others clause will always be used
        |     
        |     Fsm 'etat_futur' Analysis:
        |     	State: NET etat_futur.bus_read_1
        |     	       DFF etat_futur.bus_read_1_reg
        |     	State: NET etat_futur.bus_read_2
        |     	       DFF etat_futur.bus_read_2_reg
        |     	State: NET etat_futur.bus_read_3
        |     	       DFF etat_futur.bus_read_3_reg
        |     	State: NET etat_futur.bus_read_4
        |     	       DFF etat_futur.bus_read_4_reg
        |     	State: NET etat_futur.bus_read_spdr_1
        |     	       DFF etat_futur.bus_read_spdr_1_reg
        |     	State: NET etat_futur.bus_read_spdr_2
        |     	       DFF etat_futur.bus_read_spdr_2_reg
        |     	State: NET etat_futur.bus_read_spdr_3
        |     	       DFF etat_futur.bus_read_spdr_3_reg
        |     	State: NET etat_futur.bus_read_spdr_4
        |     	       DFF etat_futur.bus_read_spdr_4_reg
        |     	State: NET etat_futur.bus_write_spcr
        |     	       DFF etat_futur.bus_write_spcr_reg
        |     	State: NET etat_futur.bus_write_spcr_2
        |     	       DFF etat_futur.bus_write_spcr_2_reg
        |     	State: NET etat_futur.bus_write_spdr_1
        |     	       DFF etat_futur.bus_write_spdr_1_reg
        |     	State: NET etat_futur.bus_write_spdr_2
        |     	       DFF etat_futur.bus_write_spdr_2_reg
        |     	State: NET etat_futur.bus_write_spdr_21
        |     	       DFF etat_futur.bus_write_spdr_21_reg
        |     	State: NET etat_futur.bus_write_spdr_22
        |     	       DFF etat_futur.bus_write_spdr_22_reg
        |     	State: NET etat_futur.bus_write_spdr_23
        |     	       DFF etat_futur.bus_write_spdr_23_reg
        |     	State: NET etat_futur.bus_write_spdr_24
        |     	       DFF etat_futur.bus_write_spdr_24_reg
        |     	State: NET etat_futur.bus_write_spdr_3
        |     	       DFF etat_futur.bus_write_spdr_3_reg
        |     	State: NET etat_futur.bus_write_spdr_4
        |     	       DFF etat_futur.bus_write_spdr_4_reg
        |     	State: NET etat_futur.bus_write_sper
        |     	       DFF etat_futur.bus_write_sper_reg
        |     	State: NET etat_futur.bus_write_sper_2
        |     	       DFF etat_futur.bus_write_sper_2_reg
        |     	State: NET etat_futur.bus_write_spsr
        |     	       DFF etat_futur.bus_write_spsr_reg
        |     	State: NET etat_futur.fini
        |     	       DFF etat_futur.fini_reg
        |     	State: NET etat_futur.idle
        |     	       DFF etat_futur.idle_reg
        |     	State: NET etat_futur.read_ram_1
        |     	       DFF etat_futur.read_ram_1_reg
        |     	State: NET etat_futur.read_ram_2
        |     	       DFF etat_futur.read_ram_2_reg
        |     	State: NET etat_futur.read_ram_3
        |     	       DFF etat_futur.read_ram_3_reg
        |     	State: NET etat_futur.read_ram_4
        |     	       DFF etat_futur.read_ram_4_reg
        |     	State: NET etat_futur.reset_start
        |     	       DFF etat_futur.reset_start_reg
        |     	State: NET etat_futur.transitoire_1
        |     	       DFF etat_futur.transitoire_1_reg
        |     	State: NET etat_futur.transitoire_2
        |     	       DFF etat_futur.transitoire_2_reg
        |     	State: NET etat_futur.wait_n_clock
        |     	       DFF etat_futur.wait_n_clock_reg
        |     	State: NET etat_futur.write_ram_1
        |     	       DFF etat_futur.write_ram_1_reg
        |     	State: NET etat_futur.write_ram_2
        |     	       DFF etat_futur.write_ram_2_reg
        |     	State: NET etat_futur.write_ram_3
        |     	       DFF etat_futur.write_ram_3_reg
        |     	State: NET etat_futur.write_ram_4
        |     	       DFF etat_futur.write_ram_4_reg
        |     	Others is not detected
        |     
        |     Fsm 'etat' Analysis:
        |     	State: NET etat.bus_write_spcr_init
        |     	       DFF etat.bus_write_spcr_init_reg
        |     	State: NET etat.bus_write_spdr_init_1
        |     	       DFF etat.bus_write_spdr_init_1_reg
        |     	State: NET etat.bus_write_spdr_init_2
        |     	       DFF etat.bus_write_spdr_init_2_reg
        |     	State: NET etat.bus_write_spdr_init_3
        |     	       DFF etat.bus_write_spdr_init_3_reg
        |     	State: NET etat.bus_write_spdr_init_4
        |     	       DFF etat.bus_write_spdr_init_4_reg
        |     	State: NET etat.bus_write_sper_init
        |     	       DFF etat.bus_write_sper_init_reg
        |     	State: NET etat.bus_write_spsr_init
        |     	       DFF etat.bus_write_spsr_init_reg
        |     	State: NET etat.fini
        |     	       DFF etat.fini_reg
        |     	State: NET etat.wait_n_clock_init
        |     	       DFF etat.wait_n_clock_init_reg
        |     	State: NET etat.wait_spi_irq
        |     	       DFF etat.wait_spi_irq_reg
        |     	State: NET etat.wait_wishbone_busy
        |     	       DFF etat.wait_wishbone_busy_reg
        |     	State: NET etat.wait_wishbone_finish
        |     	       DFF etat.wait_wishbone_finish_reg
        |     	Others is not detected
        |     
        |     Fsm 'etat_futur' Analysis:
        |     	State: NET etat_futur.bus_write_spcr_init
        |     	       DFF etat_futur.bus_write_spcr_init_reg
        |     	State: NET etat_futur.bus_write_spdr_init_1
        |     	       DFF etat_futur.bus_write_spdr_init_1_reg
        |     	State: NET etat_futur.bus_write_spdr_init_2
        |     	       DFF etat_futur.bus_write_spdr_init_2_reg
        |     	State: NET etat_futur.bus_write_spdr_init_3
        |     	       DFF etat_futur.bus_write_spdr_init_3_reg
        |     	State: NET etat_futur.bus_write_spdr_init_4
        |     	       DFF etat_futur.bus_write_spdr_init_4_reg
        |     	State: NET etat_futur.bus_write_sper_init
        |     	       DFF etat_futur.bus_write_sper_init_reg
        |     	State: NET etat_futur.bus_write_spsr_init
        |     	       DFF etat_futur.bus_write_spsr_init_reg
        |     	State: NET etat_futur.fini
        |     	       DFF etat_futur.fini_reg
        |     	State: NET etat_futur.wait_n_clock_init
        |     	       DFF etat_futur.wait_n_clock_init_reg
        |     	State: NET etat_futur.wait_spi_irq
        |     	       DFF etat_futur.wait_spi_irq_reg
        |     	State: NET etat_futur.wait_wishbone_busy
        |     	       DFF etat_futur.wait_wishbone_busy_reg
        |     	State: NET etat_futur.wait_wishbone_finish
        |     	       DFF etat_futur.wait_wishbone_finish_reg
        |     	Others is not detected
        |     
        |     Fsm 'etat_futur2' Analysis:
        |     	State: NET etat_futur2.bus_write_spcr_init
        |     	       DFF etat_futur2.bus_write_spcr_init_reg
        |     	State: NET etat_futur2.bus_write_spdr_init_1
        |     	       DFF etat_futur2.bus_write_spdr_init_1_reg
        |     	State: NET etat_futur2.bus_write_spdr_init_2
        |     	       DFF etat_futur2.bus_write_spdr_init_2_reg
        |     	State: NET etat_futur2.bus_write_spdr_init_3
        |     	       DFF etat_futur2.bus_write_spdr_init_3_reg
        |     	State: NET etat_futur2.bus_write_spdr_init_4
        |     	       DFF etat_futur2.bus_write_spdr_init_4_reg
        |     	State: NET etat_futur2.bus_write_sper_init
        |     	       DFF etat_futur2.bus_write_sper_init_reg
        |     	State: NET etat_futur2.bus_write_spsr_init
        |     	       DFF etat_futur2.bus_write_spsr_init_reg
        |     	State: NET etat_futur2.fini
        |     	       DFF etat_futur2.fini_reg
        |     	State: NET etat_futur2.wait_n_clock_init
        |     	       DFF etat_futur2.wait_n_clock_init_reg
        |     	State: NET etat_futur2.wait_spi_irq
        |     	       DFF etat_futur2.wait_spi_irq_reg
        |     	State: NET etat_futur2.wait_wishbone_busy
        |     	       DFF etat_futur2.wait_wishbone_busy_reg
        |     	State: NET etat_futur2.wait_wishbone_finish
        |     	       DFF etat_futur2.wait_wishbone_finish_reg
        |     	Others is not detected
        |     
        |     Fsm 'etat' Analysis:
        |     	State: NET etat.bus_request_read
        |     	       DFF etat.bus_request_read_reg
        |     	State: NET etat.bus_request_write
        |     	       DFF etat.bus_request_write_reg
        |     	State: NET etat.idle
        |     	       DFF etat.idle_reg
        |     	State: NET etat.wait_for_ack_read
        |     	       DFF etat.wait_for_ack_read_reg
        |     	State: NET etat.wait_for_ack_write
        |     	       DFF etat.wait_for_ack_write_reg
        |     	Others is active
        |     	Case is complete, Others clause is redundant and will only be used in OneHotSafe and OneHotSafeExtra modes
        |   
        |   ----------------------------------------------
        |   - Finite State Machines Instances processing -
        |   ----------------------------------------------
        |   
        |   FSM 'etat' Mapping:
        |   	State: bus_read_1
        |   		Hidden:   etat.bus_read_1_reg
        |   	State: bus_read_2
        |   		Hidden:   etat.bus_read_2_reg
        |   	State: bus_read_3
        |   		Hidden:   etat.bus_read_3_reg
        |   	State: bus_read_4
        |   		Hidden:   etat.bus_read_4_reg
        |   	State: bus_read_spdr_1
        |   		Hidden:   etat.bus_read_spdr_1_reg
        |   	State: bus_read_spdr_2
        |   		Hidden:   etat.bus_read_spdr_2_reg
        |   	State: bus_read_spdr_3
        |   		Hidden:   etat.bus_read_spdr_3_reg
        |   	State: bus_read_spdr_4
        |   		Hidden:   etat.bus_read_spdr_4_reg
        |   	State: bus_write_spcr
        |   		Hidden:   etat.bus_write_spcr_reg
        |   	State: bus_write_spdr_1
        |   		Hidden:   etat.bus_write_spdr_1_reg
        |   	State: bus_write_spdr_2
        |   		Hidden:   etat.bus_write_spdr_2_reg
        |   	State: bus_write_spdr_21
        |   		Hidden:   etat.bus_write_spdr_21_reg
        |   	State: bus_write_spdr_22
        |   		Hidden:   etat.bus_write_spdr_22_reg
        |   	State: bus_write_spdr_23
        |   		Hidden:   etat.bus_write_spdr_23_reg
        |   	State: bus_write_spdr_24
        |   		Hidden:   etat.bus_write_spdr_24_reg
        |   	State: bus_write_spdr_3
        |   		Hidden:   etat.bus_write_spdr_3_reg
        |   	State: bus_write_spdr_4
        |   		Hidden:   etat.bus_write_spdr_4_reg
        |   	State: bus_write_sper
        |   		Hidden:   etat.bus_write_sper_reg
        |   	State: fini
        |   		Hidden:   etat.fini_reg
        |   	State: idle
        |   		Hidden:   etat.idle_reg
        |   	State: read_ram_1
        |   		Hidden:   etat.read_ram_1_reg
        |   	State: read_ram_2
        |   		Hidden:   etat.read_ram_2_reg
        |   	State: read_ram_3
        |   		Hidden:   etat.read_ram_3_reg
        |   	State: read_ram_4
        |   		Hidden:   etat.read_ram_4_reg
        |   	State: transitoire_1
        |   		Hidden:   etat.transitoire_1_reg
        |   	State: transitoire_2
        |   		Hidden:   etat.transitoire_2_reg
        |   	State: wait_n_clock
        |   		Hidden:   etat.wait_n_clock_reg
        |   	State: write_ram_1
        |   		Hidden:   etat.write_ram_1_reg
        |   	State: write_ram_2
        |   		Hidden:   etat.write_ram_2_reg
        |   	State: write_ram_3
        |   		Hidden:   etat.write_ram_3_reg
        |   	State: write_ram_4
        |   		Hidden:   etat.write_ram_4_reg
        |   	Others is used: Case is incomplete in Standard mode
        |   
        |   FSM 'etat_futur' Mapping:
        |   	State: bus_read_1
        |   		Hidden:   etat_futur.bus_read_1_reg
        |   	State: bus_read_2
        |   		Hidden:   etat_futur.bus_read_2_reg
        |   	State: bus_read_3
        |   		Hidden:   etat_futur.bus_read_3_reg
        |   	State: bus_read_4
        |   		Hidden:   etat_futur.bus_read_4_reg
        |   	State: bus_read_spdr_1
        |   		Hidden:   etat_futur.bus_read_spdr_1_reg
        |   	State: bus_read_spdr_2
        |   		Hidden:   etat_futur.bus_read_spdr_2_reg
        |   	State: bus_read_spdr_3
        |   		Hidden:   etat_futur.bus_read_spdr_3_reg
        |   	State: bus_read_spdr_4
        |   		Hidden:   etat_futur.bus_read_spdr_4_reg
        |   	State: bus_write_spcr
        |   		Hidden:   etat_futur.bus_write_spcr_reg
        |   	State: bus_write_spdr_1
        |   		Hidden:   etat_futur.bus_write_spdr_1_reg
        |   	State: bus_write_spdr_2
        |   		Hidden:   etat_futur.bus_write_spdr_2_reg
        |   	State: bus_write_spdr_21
        |   		Hidden:   etat_futur.bus_write_spdr_21_reg
        |   	State: bus_write_spdr_22
        |   		Hidden:   etat_futur.bus_write_spdr_22_reg
        |   	State: bus_write_spdr_23
        |   		Hidden:   etat_futur.bus_write_spdr_23_reg
        |   	State: bus_write_spdr_24
        |   		Hidden:   etat_futur.bus_write_spdr_24_reg
        |   	State: bus_write_spdr_3
        |   		Hidden:   etat_futur.bus_write_spdr_3_reg
        |   	State: bus_write_spdr_4
        |   		Hidden:   etat_futur.bus_write_spdr_4_reg
        |   	State: bus_write_sper
        |   		Hidden:   etat_futur.bus_write_sper_reg
        |   	State: fini
        |   		Hidden:   etat_futur.fini_reg
        |   	State: idle
        |   		Hidden:   etat_futur.idle_reg
        |   	State: read_ram_1
        |   		Hidden:   etat_futur.read_ram_1_reg
        |   	State: read_ram_2
        |   		Hidden:   etat_futur.read_ram_2_reg
        |   	State: read_ram_3
        |   		Hidden:   etat_futur.read_ram_3_reg
        |   	State: read_ram_4
        |   		Hidden:   etat_futur.read_ram_4_reg
        |   	State: transitoire_1
        |   		Hidden:   etat_futur.transitoire_1_reg
        |   	State: transitoire_2
        |   		Hidden:   etat_futur.transitoire_2_reg
        |   	State: wait_n_clock
        |   		Hidden:   etat_futur.wait_n_clock_reg
        |   	State: write_ram_1
        |   		Hidden:   etat_futur.write_ram_1_reg
        |   	State: write_ram_2
        |   		Hidden:   etat_futur.write_ram_2_reg
        |   	State: write_ram_3
        |   		Hidden:   etat_futur.write_ram_3_reg
        |   	State: write_ram_4
        |   		Hidden:   etat_futur.write_ram_4_reg
        |   	Others is not present
        |   
        |   FSM 'spi_peripheral_1|driver_1|etat' Mapping:
        |   	State: bus_request_read
        |   		Hidden:   spi_peripheral_1|driver_1|etat.bus_request_read_reg
        |   	State: bus_request_write
        |   		Hidden:   spi_peripheral_1|driver_1|etat.bus_request_write_reg
        |   	State: idle
        |   		Hidden:   spi_peripheral_1|driver_1|etat.idle_reg
        |   	State: wait_for_ack_read
        |   		Hidden:   spi_peripheral_1|driver_1|etat.wait_for_ack_read_reg
        |   	State: wait_for_ack_write
        |   		Hidden:   spi_peripheral_1|driver_1|etat.wait_for_ack_write_reg
        |   	Others is used: Case is incomplete in Standard mode
        |   
        |   FSM 'spi_peripheral_1|etat' Mapping:
        |   	State: bus_write_spcr_init
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spcr_init_reg
        |   	State: bus_write_spdr_init_1
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spdr_init_1_reg
        |   	State: bus_write_spdr_init_2
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spdr_init_2_reg
        |   	State: bus_write_spdr_init_3
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spdr_init_3_reg
        |   	State: bus_write_spdr_init_4
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spdr_init_4_reg
        |   	State: bus_write_sper_init
        |   		Hidden:   spi_peripheral_1|etat.bus_write_sper_init_reg
        |   	State: bus_write_spsr_init
        |   		Hidden:   spi_peripheral_1|etat.bus_write_spsr_init_reg
        |   	State: fini
        |   		Hidden:   spi_peripheral_1|etat.fini_reg
        |   	State: wait_n_clock_init
        |   		Hidden:   spi_peripheral_1|etat.wait_n_clock_init_reg
        |   	State: wait_spi_irq
        |   		Hidden:   spi_peripheral_1|etat.wait_spi_irq_reg
        |   	State: wait_wishbone_busy
        |   		Hidden:   spi_peripheral_1|etat.wait_wishbone_busy_reg
        |   	State: wait_wishbone_finish
        |   		Hidden:   spi_peripheral_1|etat.wait_wishbone_finish_reg
        |   	Others is not present
        |   
        |   FSM 'spi_peripheral_1|etat_futur' Mapping:
        |   	State: bus_write_spcr_init
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spcr_init_reg
        |   	State: bus_write_spdr_init_1
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spdr_init_1_reg
        |   	State: bus_write_spdr_init_2
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spdr_init_2_reg
        |   	State: bus_write_spdr_init_3
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spdr_init_3_reg
        |   	State: bus_write_spdr_init_4
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spdr_init_4_reg
        |   	State: bus_write_sper_init
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_sper_init_reg
        |   	State: bus_write_spsr_init
        |   		Hidden:   spi_peripheral_1|etat_futur.bus_write_spsr_init_reg
        |   	State: fini
        |   		Hidden:   spi_peripheral_1|etat_futur.fini_reg
        |   	State: wait_n_clock_init
        |   		Hidden:   spi_peripheral_1|etat_futur.wait_n_clock_init_reg
        |   	State: wait_spi_irq
        |   		Hidden:   spi_peripheral_1|etat_futur.wait_spi_irq_reg
        |   	State: wait_wishbone_busy
        |   		Hidden:   spi_peripheral_1|etat_futur.wait_wishbone_busy_reg
        |   	State: wait_wishbone_finish
        |   		Hidden:   spi_peripheral_1|etat_futur.wait_wishbone_finish_reg
        |   	Others is not present
        |   
        |   FSM 'spi_peripheral_1|etat_futur2' Mapping:
        |   	State: bus_write_spcr_init
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spcr_init_reg
        |   	State: bus_write_spdr_init_1
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spdr_init_1_reg
        |   	State: bus_write_spdr_init_2
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spdr_init_2_reg
        |   	State: bus_write_spdr_init_3
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spdr_init_3_reg
        |   	State: bus_write_spdr_init_4
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spdr_init_4_reg
        |   	State: bus_write_sper_init
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_sper_init_reg
        |   	State: bus_write_spsr_init
        |   		Hidden:   spi_peripheral_1|etat_futur2.bus_write_spsr_init_reg
        |   	State: fini
        |   		Hidden:   spi_peripheral_1|etat_futur2.fini_reg
        |   	State: wait_n_clock_init
        |   		Hidden:   spi_peripheral_1|etat_futur2.wait_n_clock_init_reg
        |   	State: wait_spi_irq
        |   		Hidden:   spi_peripheral_1|etat_futur2.wait_spi_irq_reg
        |   	State: wait_wishbone_busy
        |   		Hidden:   spi_peripheral_1|etat_futur2.wait_wishbone_busy_reg
        |   	State: wait_wishbone_finish
        |   		Hidden:   spi_peripheral_1|etat_futur2.wait_wishbone_finish_reg
        |   	Others is not present
