

================================================================
== Vitis HLS Report for 'pqcrystals_dilithium2_ref_poly_uniform'
================================================================
* Date:           Fri Mar 10 17:36:20 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        crypto_sign
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  50.00 ns|  8.136 ns|    13.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                               |                                                                    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                                    Instance                                   |                               Module                               |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5    |       18|       18|  0.900 us|  0.900 us|   18|   18|       no|
        |grp_keccak_absorb_fu_197                                                       |keccak_absorb                                                       |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_KeccakF1600_StatePermute_fu_210                                            |KeccakF1600_StatePermute                                            |       50|       50|  2.500 us|  2.500 us|   50|   50|       no|
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2    |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2    |        2|        4|  0.100 us|  0.200 us|    2|    4|       no|
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240  |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221  |       86|       86|  4.300 us|  4.300 us|   86|   86|       no|
        |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247  |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122  |        ?|        ?|         ?|         ?|    ?|    ?|       no|
        +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_362_1  |       25|       25|         1|          -|          -|    25|        no|
        |- VITIS_LOOP_474_1  |      700|      700|       140|          -|          -|     5|        no|
        |- VITIS_LOOP_377_1  |        ?|        ?|         ?|          -|          -|     ?|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+--------+-----+
|       Name      | BRAM_18K| DSP |   FF   |   LUT  | URAM|
+-----------------+---------+-----+--------+--------+-----+
|DSP              |        -|    -|       -|       -|    -|
|Expression       |        -|    -|       0|     458|    -|
|FIFO             |        -|    -|       -|       -|    -|
|Instance         |        4|    -|    5087|   38013|    0|
|Memory           |        5|    -|       0|       0|    0|
|Multiplexer      |        -|    -|       -|     598|    -|
|Register         |        -|    -|     179|       -|    -|
+-----------------+---------+-----+--------+--------+-----+
|Total            |        9|    0|    5266|   39069|    0|
+-----------------+---------+-----+--------+--------+-----+
|Available        |      730|  740|  269200|  134600|    0|
+-----------------+---------+-----+--------+--------+-----+
|Utilization (%)  |        1|    0|       1|      29|    0|
+-----------------+---------+-----+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+-------+-----+
    |                                    Instance                                   |                               Module                               | BRAM_18K| DSP|  FF  |  LUT  | URAM|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+-------+-----+
    |grp_KeccakF1600_StatePermute_fu_210                                            |KeccakF1600_StatePermute                                            |        2|   0|  1633|  16902|    0|
    |grp_keccak_absorb_fu_197                                                       |keccak_absorb                                                       |        2|   0|  2609|  19570|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1    |        0|   0|   160|    267|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247  |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122  |        0|   0|   185|    288|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2    |        0|   0|    91|    128|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5    |        0|   0|   128|    238|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226    |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2    |        0|   0|    71|    270|    0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240  |pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221  |        0|   0|    80|    287|    0|
    |urem_10s_3ns_9_14_seq_1_U132                                                   |urem_10s_3ns_9_14_seq_1                                             |        0|   0|   130|     63|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+-------+-----+
    |Total                                                                          |                                                                    |        4|   0|  5087|  38013|    0|
    +-------------------------------------------------------------------------------+--------------------------------------------------------------------+---------+----+------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory  |                            Module                            | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |buf_U      |pqcrystals_dilithium2_ref_poly_uniform_buf_RAM_AUTO_1R1W      |        1|  0|   0|    0|   842|    8|     1|         6736|
    |state_s_U  |pqcrystals_dilithium2_ref_poly_uniform_state_s_RAM_AUTO_1R1W  |        4|  0|   0|    0|    25|   64|     1|         1600|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total      |                                                              |        5|  0|   0|    0|   867|   72|     2|         8336|
    +-----------+--------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+-----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |add_ln362_fu_306_p2               |         +|   0|  0|   13|           5|           1|
    |add_ln474_fu_405_p2               |         +|   0|  0|   17|          10|           8|
    |add_ln479_fu_385_p2               |         +|   0|  0|   11|           3|           2|
    |ctr_5_fu_497_p2                   |         +|   0|  0|   39|          32|          32|
    |sub_fu_461_p2                     |         -|   0|  0|   16|           9|           9|
    |sub_ln384_fu_483_p2               |         -|   0|  0|   17|          10|           9|
    |icmp_ln362_fu_300_p2              |      icmp|   0|  0|    9|           5|           4|
    |icmp_ln377_fu_433_p2              |      icmp|   0|  0|   15|          24|           1|
    |icmp_ln474_fu_379_p2              |      icmp|   0|  0|    8|           3|           1|
    |ap_block_state29_on_subcall_done  |        or|   0|  0|    2|           1|           1|
    |shl_ln450_fu_356_p2               |       shl|   0|  0|  182|           5|          64|
    |xor_ln450_fu_362_p2               |       xor|   0|  0|   64|          64|          64|
    |xor_ln451_fu_369_p2               |       xor|   0|  0|   65|          64|          65|
    +----------------------------------+----------+----+---+-----+------------+------------+
    |Total                             |          |   0|  0|  458|         235|         261|
    +----------------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +-----------------------+-----+-----------+-----+-----------+
    |          Name         | LUT | Input Size| Bits| Total Bits|
    +-----------------------+-----+-----------+-----+-----------+
    |a_address0             |   13|          3|   12|         36|
    |a_ce0                  |   13|          3|    1|          3|
    |a_d0                   |   13|          3|   23|         69|
    |a_we0                  |   13|          3|    1|          3|
    |ap_NS_fsm              |  157|         35|    1|         35|
    |buf_address0           |   25|          6|   10|         60|
    |buf_address1           |   25|          6|   10|         60|
    |buf_ce0                |   25|          6|    1|          6|
    |buf_ce1                |   25|          6|    1|          6|
    |buf_d0                 |   17|          4|    8|         32|
    |buf_d1                 |   13|          3|    8|         24|
    |buf_we0                |   17|          4|    1|          4|
    |buf_we1                |   13|          3|    1|          3|
    |buflen_fu_136          |    9|          2|    6|         12|
    |ctr_3_fu_140           |    9|          2|   32|         64|
    |i_41_fu_112            |    9|          2|    5|         10|
    |idx_fu_128             |    9|          2|   10|         20|
    |nblocks_assign_fu_132  |    9|          2|    3|          6|
    |state_s_address0       |   45|         11|    5|         55|
    |state_s_address1       |   17|          4|    5|         20|
    |state_s_ce0            |   29|          7|    1|          7|
    |state_s_ce1            |   17|          4|    1|          4|
    |state_s_d0             |   29|          7|   64|        448|
    |state_s_d1             |   13|          3|   64|        192|
    |state_s_we0            |   21|          5|    1|          5|
    |state_s_we1            |   13|          3|    1|          3|
    +-----------------------+-----+-----------+-----+-----------+
    |Total                  |  598|        139|  276|       1187|
    +-----------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                            Name                                            | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                                   |  34|   0|   34|          0|
    |buflen_1_reg_626                                                                            |   2|   0|    8|          6|
    |buflen_fu_136                                                                               |   6|   0|    9|          3|
    |ctr_3_fu_140                                                                                |  32|   0|   32|          0|
    |grp_KeccakF1600_StatePermute_fu_210_ap_start_reg                                            |   1|   0|    1|          0|
    |grp_keccak_absorb_fu_197_ap_start_reg                                                       |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247_ap_start_reg  |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217_ap_start_reg    |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233_ap_start_reg    |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190_ap_start_reg    |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240_ap_start_reg  |   1|   0|    1|          0|
    |grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226_ap_start_reg    |   1|   0|    1|          0|
    |i_41_fu_112                                                                                 |   5|   0|    5|          0|
    |i_reg_558                                                                                   |   5|   0|    5|          0|
    |idx_fu_128                                                                                  |  10|   0|   10|          0|
    |idx_load_reg_590                                                                            |  10|   0|   10|          0|
    |nblocks_assign_fu_132                                                                       |   3|   0|    3|          0|
    |state_pos_reg_553                                                                           |   8|   0|    8|          0|
    |state_s_addr_reg_563                                                                        |   5|   0|    5|          0|
    |sub_ln384_reg_636                                                                           |   9|   0|    9|          0|
    |sub_reg_621                                                                                 |   9|   0|    9|          0|
    |t_0_reg_526                                                                                 |   8|   0|    8|          0|
    |tmp_s_reg_520                                                                               |   4|   0|   12|          8|
    |trunc_ln367_1_reg_614                                                                       |   2|   0|    2|          0|
    |trunc_ln377_reg_598                                                                         |   9|   0|    9|          0|
    |trunc_ln384_reg_631                                                                         |   8|   0|    8|          0|
    |zext_ln12_reg_531                                                                           |   2|   0|    8|          6|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                       | 179|   0|  202|         23|
    +--------------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  pqcrystals_dilithium2_ref_poly_uniform|  return value|
|a_address0     |  out|   12|   ap_memory|                                       a|         array|
|a_ce0          |  out|    1|   ap_memory|                                       a|         array|
|a_we0          |  out|    1|   ap_memory|                                       a|         array|
|a_d0           |  out|   23|   ap_memory|                                       a|         array|
|a_offset       |   in|    2|     ap_none|                                a_offset|        scalar|
|a_offset1      |   in|    2|     ap_none|                               a_offset1|        scalar|
|seed_address0  |  out|    8|   ap_memory|                                    seed|         array|
|seed_ce0       |  out|    1|   ap_memory|                                    seed|         array|
|seed_q0        |   in|    8|   ap_memory|                                    seed|         array|
|seed_address1  |  out|    8|   ap_memory|                                    seed|         array|
|seed_ce1       |  out|    1|   ap_memory|                                    seed|         array|
|seed_q1        |   in|    8|   ap_memory|                                    seed|         array|
|nonce          |   in|   10|     ap_none|                                   nonce|        scalar|
+---------------+-----+-----+------------+----------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 34
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 14 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.77>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i_41 = alloca i32 1"   --->   Operation 35 'alloca' 'i_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%nonce_read = read i10 @_ssdm_op_Read.ap_auto.i10, i10 %nonce"   --->   Operation 36 'read' 'nonce_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%a_offset1_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset1"   --->   Operation 37 'read' 'a_offset1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%a_offset_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %a_offset"   --->   Operation 38 'read' 'a_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%ctr_4_loc = alloca i64 1"   --->   Operation 39 'alloca' 'ctr_4_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i2.i2.i8, i2 %a_offset_read, i2 %a_offset1_read, i8 0" [dilithium2/poly.c:344]   --->   Operation 40 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (2.77ns)   --->   "%buf = alloca i64 1" [dilithium2/poly.c:369]   --->   Operation 41 'alloca' 'buf' <Predicate = true> <Delay = 2.77>
ST_1 : Operation 42 [1/1] (2.77ns)   --->   "%state_s = alloca i64 1" [dilithium2/poly.c:370]   --->   Operation 42 'alloca' 'state_s' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%t_0 = trunc i10 %nonce_read" [dilithium2/symmetric-shake.c:11]   --->   Operation 43 'trunc' 't_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_394 = partselect i2 @_ssdm_op_PartSelect.i2.i10.i32.i32, i10 %nonce_read, i32 8, i32 9" [dilithium2/symmetric-shake.c:12]   --->   Operation 44 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i2 %tmp_394" [dilithium2/symmetric-shake.c:12]   --->   Operation 45 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 0, i5 %i_41" [dilithium2/fips202.c:362]   --->   Operation 46 'store' 'store_ln362' <Predicate = true> <Delay = 1.32>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i.i" [dilithium2/fips202.c:362]   --->   Operation 47 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%i_42 = load i5 %i_41" [dilithium2/fips202.c:362]   --->   Operation 48 'load' 'i_42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln362 = zext i5 %i_42" [dilithium2/fips202.c:362]   --->   Operation 49 'zext' 'zext_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.21ns)   --->   "%icmp_ln362 = icmp_eq  i5 %i_42, i5 25" [dilithium2/fips202.c:362]   --->   Operation 50 'icmp' 'icmp_ln362' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.21> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 25, i64 25, i64 25"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln362 = add i5 %i_42, i5 1" [dilithium2/fips202.c:362]   --->   Operation 52 'add' 'add_ln362' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln362 = br i1 %icmp_ln362, void %for.inc.i.i.i.split, void %pqcrystals_dilithium2_ref_dilithium_shake128_stream_init.exit" [dilithium2/fips202.c:362]   --->   Operation 53 'br' 'br_ln362' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%specloopname_ln361 = specloopname void @_ssdm_op_SpecLoopName, void @empty_45" [dilithium2/fips202.c:361]   --->   Operation 54 'specloopname' 'specloopname_ln361' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%state_s_addr_6 = getelementptr i64 %state_s, i64 0, i64 %zext_ln362" [dilithium2/fips202.c:363]   --->   Operation 55 'getelementptr' 'state_s_addr_6' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (2.77ns)   --->   "%store_ln363 = store i64 0, i5 %state_s_addr_6" [dilithium2/fips202.c:363]   --->   Operation 56 'store' 'store_ln363' <Predicate = (!icmp_ln362)> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 57 [1/1] (1.32ns)   --->   "%store_ln362 = store i5 %add_ln362, i5 %i_41" [dilithium2/fips202.c:362]   --->   Operation 57 'store' 'store_ln362' <Predicate = (!icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln362 = br void %for.inc.i.i.i" [dilithium2/fips202.c:362]   --->   Operation 58 'br' 'br_ln362' <Predicate = (!icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 59 'alloca' 'idx' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%nblocks_assign = alloca i32 1"   --->   Operation 60 'alloca' 'nblocks_assign' <Predicate = (icmp_ln362)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s"   --->   Operation 61 'call' 'call_ln0' <Predicate = (icmp_ln362)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [1/1] (1.32ns)   --->   "%store_ln474 = store i3 5, i3 %nblocks_assign" [dilithium2/fips202.c:474]   --->   Operation 62 'store' 'store_ln474' <Predicate = (icmp_ln362)> <Delay = 1.32>
ST_2 : Operation 63 [1/1] (1.32ns)   --->   "%store_ln474 = store i10 0, i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 63 'store' 'store_ln474' <Predicate = (icmp_ln362)> <Delay = 1.32>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 64 [1/2] (0.00ns)   --->   "%call_ln0 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5, i8 %seed, i64 %state_s"   --->   Operation 64 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 65 [2/2] (0.00ns)   --->   "%state_pos = call i8 @keccak_absorb, i64 %state_s, i8 168, i6 32, i8 %t_0, i8 %zext_ln12, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:588]   --->   Operation 65 'call' 'state_pos' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.04>
ST_5 : Operation 66 [1/2] (3.04ns)   --->   "%state_pos = call i8 @keccak_absorb, i64 %state_s, i8 168, i6 32, i8 %t_0, i8 %zext_ln12, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:588]   --->   Operation 66 'call' 'state_pos' <Predicate = true> <Delay = 3.04> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%i = partselect i5 @_ssdm_op_PartSelect.i5.i8.i32.i32, i8 %state_pos, i32 3, i32 7" [dilithium2/fips202.c:448]   --->   Operation 67 'partselect' 'i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.77>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln450_5 = zext i5 %i" [dilithium2/fips202.c:450]   --->   Operation 68 'zext' 'zext_ln450_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%state_s_addr = getelementptr i64 %state_s, i64 0, i64 %zext_ln450_5" [dilithium2/fips202.c:450]   --->   Operation 69 'getelementptr' 'state_s_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 70 [2/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 70 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 7 <SV = 6> <Delay = 7.82>
ST_7 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%trunc_ln450 = trunc i8 %state_pos" [dilithium2/fips202.c:450]   --->   Operation 71 'trunc' 'trunc_ln450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i3.i3, i3 %trunc_ln450, i3 0" [dilithium2/fips202.c:450]   --->   Operation 72 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%zext_ln450 = zext i6 %shl_ln" [dilithium2/fips202.c:450]   --->   Operation 73 'zext' 'zext_ln450' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node xor_ln450)   --->   "%shl_ln450 = shl i64 31, i64 %zext_ln450" [dilithium2/fips202.c:450]   --->   Operation 74 'shl' 'shl_ln450' <Predicate = true> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 3.47> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [1/2] (2.77ns)   --->   "%state_s_load = load i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 75 'load' 'state_s_load' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_7 : Operation 76 [1/1] (2.28ns) (out node of the LUT)   --->   "%xor_ln450 = xor i64 %state_s_load, i64 %shl_ln450" [dilithium2/fips202.c:450]   --->   Operation 76 'xor' 'xor_ln450' <Predicate = true> <Delay = 2.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 77 [1/1] (2.77ns)   --->   "%store_ln450 = store i64 %xor_ln450, i5 %state_s_addr" [dilithium2/fips202.c:450]   --->   Operation 77 'store' 'store_ln450' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 8 <SV = 7> <Delay = 2.77>
ST_8 : Operation 78 [1/1] (0.00ns)   --->   "%state_s_addr_5 = getelementptr i64 %state_s, i64 0, i64 20" [dilithium2/fips202.c:451]   --->   Operation 78 'getelementptr' 'state_s_addr_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 79 [2/2] (2.77ns)   --->   "%state_s_load_5 = load i5 %state_s_addr_5" [dilithium2/fips202.c:451]   --->   Operation 79 'load' 'state_s_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>

State 9 <SV = 8> <Delay = 6.35>
ST_9 : Operation 80 [1/1] (0.00ns)   --->   "%empty_106 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 0, i64 0"   --->   Operation 80 'speclooptripcount' 'empty_106' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 81 [1/2] (2.77ns)   --->   "%state_s_load_5 = load i5 %state_s_addr_5" [dilithium2/fips202.c:451]   --->   Operation 81 'load' 'state_s_load_5' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 82 [1/1] (0.80ns)   --->   "%xor_ln451 = xor i64 %state_s_load_5, i64 9223372036854775808" [dilithium2/fips202.c:451]   --->   Operation 82 'xor' 'xor_ln451' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 83 [1/1] (2.77ns)   --->   "%store_ln451 = store i64 %xor_ln451, i5 %state_s_addr_5" [dilithium2/fips202.c:451]   --->   Operation 83 'store' 'store_ln451' <Predicate = true> <Delay = 2.77> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln474 = br void %VITIS_LOOP_476_2.i.i" [dilithium2/fips202.c:474]   --->   Operation 84 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.67>
ST_10 : Operation 85 [1/1] (0.00ns)   --->   "%nblocks_assign_load = load i3 %nblocks_assign" [dilithium2/fips202.c:479]   --->   Operation 85 'load' 'nblocks_assign_load' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 86 [1/1] (1.00ns)   --->   "%icmp_ln474 = icmp_eq  i3 %nblocks_assign_load, i3 0" [dilithium2/fips202.c:474]   --->   Operation 86 'icmp' 'icmp_ln474' <Predicate = true> <Delay = 1.00> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/1] (0.00ns)   --->   "%empty_107 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5"   --->   Operation 87 'speclooptripcount' 'empty_107' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln474 = br i1 %icmp_ln474, void %VITIS_LOOP_476_2.i.i.split, void %while.cond.i.preheader" [dilithium2/fips202.c:474]   --->   Operation 88 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 89 [2/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 89 'call' 'call_ln475' <Predicate = (!icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 90 [1/1] (1.34ns)   --->   "%add_ln479 = add i3 %nblocks_assign_load, i3 7" [dilithium2/fips202.c:479]   --->   Operation 90 'add' 'add_ln479' <Predicate = (!icmp_ln474)> <Delay = 1.34> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.34> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (1.32ns)   --->   "%store_ln474 = store i3 %add_ln479, i3 %nblocks_assign" [dilithium2/fips202.c:474]   --->   Operation 91 'store' 'store_ln474' <Predicate = (!icmp_ln474)> <Delay = 1.32>
ST_10 : Operation 92 [1/1] (0.00ns)   --->   "%buflen = alloca i32 1"   --->   Operation 92 'alloca' 'buflen' <Predicate = (icmp_ln474)> <Delay = 0.00>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%ctr_3 = alloca i32 1"   --->   Operation 93 'alloca' 'ctr_3' <Predicate = (icmp_ln474)> <Delay = 0.00>
ST_10 : Operation 94 [2/2] (0.00ns)   --->   "%call_ln344 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, i8 %buf, i12 %tmp_s, i23 %a, i32 %ctr_3" [dilithium2/poly.c:344]   --->   Operation 94 'call' 'call_ln344' <Predicate = (icmp_ln474)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 95 [1/1] (1.32ns)   --->   "%store_ln377 = store i9 328, i9 %buflen" [dilithium2/poly.c:377]   --->   Operation 95 'store' 'store_ln377' <Predicate = (icmp_ln474)> <Delay = 1.32>

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 96 [1/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 96 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 3.07>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%idx_load = load i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 97 'load' 'idx_load' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 98 [2/2] (1.74ns)   --->   "%call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf" [dilithium2/fips202.c:474]   --->   Operation 98 'call' 'call_ln474' <Predicate = true> <Delay = 1.74> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 99 [1/1] (1.74ns)   --->   "%add_ln474 = add i10 %idx_load, i10 168" [dilithium2/fips202.c:474]   --->   Operation 99 'add' 'add_ln474' <Predicate = true> <Delay = 1.74> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (1.32ns)   --->   "%store_ln474 = store i10 %add_ln474, i10 %idx" [dilithium2/fips202.c:474]   --->   Operation 100 'store' 'store_ln474' <Predicate = true> <Delay = 1.32>

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 101 [1/1] (0.00ns)   --->   "%specloopname_ln468 = specloopname void @_ssdm_op_SpecLoopName, void @empty_33" [dilithium2/fips202.c:468]   --->   Operation 101 'specloopname' 'specloopname_ln468' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 102 [1/2] (0.00ns)   --->   "%call_ln474 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2, i64 %state_s, i10 %idx_load, i8 %buf" [dilithium2/fips202.c:474]   --->   Operation 102 'call' 'call_ln474' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_13 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln474 = br void %VITIS_LOOP_476_2.i.i" [dilithium2/fips202.c:474]   --->   Operation 103 'br' 'br_ln474' <Predicate = true> <Delay = 0.00>

State 14 <SV = 10> <Delay = 0.00>
ST_14 : Operation 104 [1/2] (0.00ns)   --->   "%call_ln344 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1, i8 %buf, i12 %tmp_s, i23 %a, i32 %ctr_3" [dilithium2/poly.c:344]   --->   Operation 104 'call' 'call_ln344' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_14 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln377 = br void %while.cond" [dilithium2/poly.c:377]   --->   Operation 105 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>

State 15 <SV = 11> <Delay = 2.82>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%ctr = load i32 %ctr_3" [dilithium2/poly.c:384]   --->   Operation 106 'load' 'ctr' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%trunc_ln377 = trunc i32 %ctr" [dilithium2/poly.c:377]   --->   Operation 107 'trunc' 'trunc_ln377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 108 [1/1] (0.00ns)   --->   "%tmp = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %ctr, i32 8, i32 31" [dilithium2/poly.c:377]   --->   Operation 108 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 109 [1/1] (2.04ns)   --->   "%icmp_ln377 = icmp_eq  i24 %tmp, i24 0" [dilithium2/poly.c:377]   --->   Operation 109 'icmp' 'icmp_ln377' <Predicate = true> <Delay = 2.04> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.04> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln377 = br i1 %icmp_ln377, void %while.end, void %VITIS_LOOP_379_2" [dilithium2/poly.c:377]   --->   Operation 110 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 111 [1/1] (0.00ns)   --->   "%buflen_load = load i9 %buflen" [dilithium2/poly.c:368]   --->   Operation 111 'load' 'buflen_load' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 112 [1/1] (0.00ns)   --->   "%sext_ln368 = sext i9 %buflen_load" [dilithium2/poly.c:368]   --->   Operation 112 'sext' 'sext_ln368' <Predicate = (icmp_ln377)> <Delay = 0.00>
ST_15 : Operation 113 [14/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 113 'urem' 'off' <Predicate = (icmp_ln377)> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 114 [1/1] (0.00ns)   --->   "%ret_ln386 = ret" [dilithium2/poly.c:386]   --->   Operation 114 'ret' 'ret_ln386' <Predicate = (!icmp_ln377)> <Delay = 0.00>

State 16 <SV = 12> <Delay = 2.82>
ST_16 : Operation 115 [13/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 115 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 13> <Delay = 2.82>
ST_17 : Operation 116 [12/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 116 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 14> <Delay = 2.82>
ST_18 : Operation 117 [11/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 117 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 15> <Delay = 2.82>
ST_19 : Operation 118 [10/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 118 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 16> <Delay = 2.82>
ST_20 : Operation 119 [9/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 119 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 17> <Delay = 2.82>
ST_21 : Operation 120 [8/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 120 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 18> <Delay = 2.82>
ST_22 : Operation 121 [7/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 121 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 19> <Delay = 2.82>
ST_23 : Operation 122 [6/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 122 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 20> <Delay = 2.82>
ST_24 : Operation 123 [5/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 123 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 21> <Delay = 2.82>
ST_25 : Operation 124 [4/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 124 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 22> <Delay = 2.82>
ST_26 : Operation 125 [3/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 125 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 23> <Delay = 2.82>
ST_27 : Operation 126 [2/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 126 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 24> <Delay = 4.55>
ST_28 : Operation 127 [1/14] (2.82ns)   --->   "%off = urem i10 %sext_ln368, i10 3" [dilithium2/poly.c:378]   --->   Operation 127 'urem' 'off' <Predicate = true> <Delay = 2.82> <CoreInst = "DivnS_SEQ">   --->   Core 7 'DivnS_SEQ' <Latency = 13> <II = 9> <Delay = 2.82> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 128 [1/1] (0.00ns)   --->   "%trunc_ln367 = trunc i9 %off" [dilithium2/poly.c:367]   --->   Operation 128 'trunc' 'trunc_ln367' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln367_1 = trunc i9 %off" [dilithium2/poly.c:367]   --->   Operation 129 'trunc' 'trunc_ln367_1' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 130 [1/1] (1.73ns)   --->   "%sub = sub i9 %buflen_load, i9 %trunc_ln367" [dilithium2/poly.c:368]   --->   Operation 130 'sub' 'sub' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 131 [2/2] (0.00ns)   --->   "%call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2, i2 %trunc_ln367_1, i9 %sub, i8 %buf" [dilithium2/poly.c:367]   --->   Operation 131 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_28 : Operation 132 [2/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 132 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 29 <SV = 25> <Delay = 0.00>
ST_29 : Operation 133 [1/2] (0.00ns)   --->   "%call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2, i2 %trunc_ln367_1, i9 %sub, i8 %buf" [dilithium2/poly.c:367]   --->   Operation 133 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_29 : Operation 134 [1/2] (0.00ns)   --->   "%call_ln475 = call void @KeccakF1600_StatePermute, i64 %state_s, i64 %KeccakF_RoundConstants" [dilithium2/fips202.c:475]   --->   Operation 134 'call' 'call_ln475' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 30 <SV = 26> <Delay = 0.00>
ST_30 : Operation 135 [2/2] (0.00ns)   --->   "%call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221, i64 %state_s, i2 %trunc_ln367_1, i8 %buf" [dilithium2/poly.c:367]   --->   Operation 135 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 31 <SV = 27> <Delay = 0.00>
ST_31 : Operation 136 [1/2] (0.00ns)   --->   "%call_ln367 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221, i64 %state_s, i2 %trunc_ln367_1, i8 %buf" [dilithium2/poly.c:367]   --->   Operation 136 'call' 'call_ln367' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 32 <SV = 28> <Delay = 1.73>
ST_32 : Operation 137 [1/1] (0.00ns)   --->   "%buflen_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 42, i2 %trunc_ln367_1" [dilithium2/poly.c:368]   --->   Operation 137 'bitconcatenate' 'buflen_1' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln368 = zext i8 %buflen_1" [dilithium2/poly.c:368]   --->   Operation 138 'zext' 'zext_ln368' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 139 [1/1] (0.00ns)   --->   "%trunc_ln384 = trunc i32 %ctr" [dilithium2/poly.c:384]   --->   Operation 139 'trunc' 'trunc_ln384' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 140 [1/1] (1.73ns)   --->   "%sub_ln384 = sub i9 256, i9 %trunc_ln377" [dilithium2/poly.c:384]   --->   Operation 140 'sub' 'sub_ln384' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 141 [2/2] (0.00ns)   --->   "%call_ln384 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122, i9 %sub_ln384, i8 %buflen_1, i8 %buf, i8 %trunc_ln384, i12 %tmp_s, i23 %a, i32 %ctr_4_loc" [dilithium2/poly.c:384]   --->   Operation 141 'call' 'call_ln384' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_32 : Operation 142 [1/1] (1.32ns)   --->   "%store_ln377 = store i9 %zext_ln368, i9 %buflen" [dilithium2/poly.c:377]   --->   Operation 142 'store' 'store_ln377' <Predicate = true> <Delay = 1.32>

State 33 <SV = 29> <Delay = 5.09>
ST_33 : Operation 143 [1/2] (5.09ns)   --->   "%call_ln384 = call void @pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122, i9 %sub_ln384, i8 %buflen_1, i8 %buf, i8 %trunc_ln384, i12 %tmp_s, i23 %a, i32 %ctr_4_loc" [dilithium2/poly.c:384]   --->   Operation 143 'call' 'call_ln384' <Predicate = true> <Delay = 5.09> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 34 <SV = 30> <Delay = 2.18>
ST_34 : Operation 144 [1/1] (0.00ns)   --->   "%specloopname_ln378 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [dilithium2/poly.c:378]   --->   Operation 144 'specloopname' 'specloopname_ln378' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 145 [1/1] (0.00ns)   --->   "%ctr_4_loc_load = load i32 %ctr_4_loc"   --->   Operation 145 'load' 'ctr_4_loc_load' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 146 [1/1] (2.18ns)   --->   "%ctr_5 = add i32 %ctr_4_loc_load, i32 %ctr" [dilithium2/poly.c:384]   --->   Operation 146 'add' 'ctr_5' <Predicate = true> <Delay = 2.18> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln377 = store i32 %ctr_5, i32 %ctr_3" [dilithium2/poly.c:377]   --->   Operation 147 'store' 'store_ln377' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln377 = br void %while.cond" [dilithium2/poly.c:377]   --->   Operation 148 'br' 'br_ln377' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ a_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ a_offset1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ seed]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ nonce]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_41                (alloca           ) [ 01100000000000000000000000000000000]
nonce_read          (read             ) [ 00000000000000000000000000000000000]
a_offset1_read      (read             ) [ 00000000000000000000000000000000000]
a_offset_read       (read             ) [ 00000000000000000000000000000000000]
ctr_4_loc           (alloca           ) [ 00111111111111111111111111111111111]
tmp_s               (bitconcatenate   ) [ 00111111111111111111111111111111111]
buf                 (alloca           ) [ 00111111111111111111111111111111111]
state_s             (alloca           ) [ 00111111111111111111111111111111111]
t_0                 (trunc            ) [ 00111100000000000000000000000000000]
tmp_394             (partselect       ) [ 00000000000000000000000000000000000]
zext_ln12           (zext             ) [ 00111100000000000000000000000000000]
store_ln362         (store            ) [ 00000000000000000000000000000000000]
br_ln362            (br               ) [ 00000000000000000000000000000000000]
i_42                (load             ) [ 00000000000000000000000000000000000]
zext_ln362          (zext             ) [ 00000000000000000000000000000000000]
icmp_ln362          (icmp             ) [ 00100000000000000000000000000000000]
empty               (speclooptripcount) [ 00000000000000000000000000000000000]
add_ln362           (add              ) [ 00000000000000000000000000000000000]
br_ln362            (br               ) [ 00000000000000000000000000000000000]
specloopname_ln361  (specloopname     ) [ 00000000000000000000000000000000000]
state_s_addr_6      (getelementptr    ) [ 00000000000000000000000000000000000]
store_ln363         (store            ) [ 00000000000000000000000000000000000]
store_ln362         (store            ) [ 00000000000000000000000000000000000]
br_ln362            (br               ) [ 00000000000000000000000000000000000]
idx                 (alloca           ) [ 00111111111111000000000000000000000]
nblocks_assign      (alloca           ) [ 00111111111111000000000000000000000]
store_ln474         (store            ) [ 00000000000000000000000000000000000]
store_ln474         (store            ) [ 00000000000000000000000000000000000]
call_ln0            (call             ) [ 00000000000000000000000000000000000]
state_pos           (call             ) [ 00000011000000000000000000000000000]
i                   (partselect       ) [ 00000010000000000000000000000000000]
zext_ln450_5        (zext             ) [ 00000000000000000000000000000000000]
state_s_addr        (getelementptr    ) [ 00000001000000000000000000000000000]
trunc_ln450         (trunc            ) [ 00000000000000000000000000000000000]
shl_ln              (bitconcatenate   ) [ 00000000000000000000000000000000000]
zext_ln450          (zext             ) [ 00000000000000000000000000000000000]
shl_ln450           (shl              ) [ 00000000000000000000000000000000000]
state_s_load        (load             ) [ 00000000000000000000000000000000000]
xor_ln450           (xor              ) [ 00000000000000000000000000000000000]
store_ln450         (store            ) [ 00000000000000000000000000000000000]
state_s_addr_5      (getelementptr    ) [ 00000000010000000000000000000000000]
empty_106           (speclooptripcount) [ 00000000000000000000000000000000000]
state_s_load_5      (load             ) [ 00000000000000000000000000000000000]
xor_ln451           (xor              ) [ 00000000000000000000000000000000000]
store_ln451         (store            ) [ 00000000000000000000000000000000000]
br_ln474            (br               ) [ 00000000000000000000000000000000000]
nblocks_assign_load (load             ) [ 00000000000000000000000000000000000]
icmp_ln474          (icmp             ) [ 00000000001111000000000000000000000]
empty_107           (speclooptripcount) [ 00000000000000000000000000000000000]
br_ln474            (br               ) [ 00000000000000000000000000000000000]
add_ln479           (add              ) [ 00000000000000000000000000000000000]
store_ln474         (store            ) [ 00000000000000000000000000000000000]
buflen              (alloca           ) [ 00000000001111111111111111111111111]
ctr_3               (alloca           ) [ 00000000001111111111111111111111111]
store_ln377         (store            ) [ 00000000000000000000000000000000000]
call_ln475          (call             ) [ 00000000000000000000000000000000000]
idx_load            (load             ) [ 00000000000001000000000000000000000]
add_ln474           (add              ) [ 00000000000000000000000000000000000]
store_ln474         (store            ) [ 00000000000000000000000000000000000]
specloopname_ln468  (specloopname     ) [ 00000000000000000000000000000000000]
call_ln474          (call             ) [ 00000000000000000000000000000000000]
br_ln474            (br               ) [ 00000000000000000000000000000000000]
call_ln344          (call             ) [ 00000000000000000000000000000000000]
br_ln377            (br               ) [ 00000000000000000000000000000000000]
ctr                 (load             ) [ 00000000000000001111111111111111111]
trunc_ln377         (trunc            ) [ 00000000000000001111111111111111100]
tmp                 (partselect       ) [ 00000000000000000000000000000000000]
icmp_ln377          (icmp             ) [ 00000000000000011111111111111111111]
br_ln377            (br               ) [ 00000000000000000000000000000000000]
buflen_load         (load             ) [ 00000000000000001111111111111000000]
sext_ln368          (sext             ) [ 00000000000000001111111111111000000]
ret_ln386           (ret              ) [ 00000000000000000000000000000000000]
off                 (urem             ) [ 00000000000000000000000000000000000]
trunc_ln367         (trunc            ) [ 00000000000000000000000000000000000]
trunc_ln367_1       (trunc            ) [ 00000000000000000000000000000111100]
sub                 (sub              ) [ 00000000000000000000000000000100000]
call_ln367          (call             ) [ 00000000000000000000000000000000000]
call_ln475          (call             ) [ 00000000000000000000000000000000000]
call_ln367          (call             ) [ 00000000000000000000000000000000000]
buflen_1            (bitconcatenate   ) [ 00000000000000000000000000000000010]
zext_ln368          (zext             ) [ 00000000000000000000000000000000000]
trunc_ln384         (trunc            ) [ 00000000000000000000000000000000010]
sub_ln384           (sub              ) [ 00000000000000000000000000000000010]
store_ln377         (store            ) [ 00000000000000000000000000000000000]
call_ln384          (call             ) [ 00000000000000000000000000000000000]
specloopname_ln378  (specloopname     ) [ 00000000000000000000000000000000000]
ctr_4_loc_load      (load             ) [ 00000000000000000000000000000000000]
ctr_5               (add              ) [ 00000000000000000000000000000000000]
store_ln377         (store            ) [ 00000000000000000000000000000000000]
br_ln377            (br               ) [ 00000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_offset">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_offset1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_offset1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="seed">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="seed"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nonce">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nonce"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i2.i2.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_45"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="keccak_absorb"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i6.i3.i3"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_33"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i24.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i8.i6.i2"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="112" class="1004" name="i_41_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_41/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="ctr_4_loc_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_4_loc/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="buf_alloca_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buf/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="state_s_alloca_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="state_s/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="idx_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/2 "/>
</bind>
</comp>

<comp id="132" class="1004" name="nblocks_assign_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="nblocks_assign/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="buflen_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buflen/10 "/>
</bind>
</comp>

<comp id="140" class="1004" name="ctr_3_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ctr_3/10 "/>
</bind>
</comp>

<comp id="144" class="1004" name="nonce_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="10" slack="0"/>
<pin id="146" dir="0" index="1" bw="10" slack="0"/>
<pin id="147" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="nonce_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="a_offset1_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="2" slack="0"/>
<pin id="153" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset1_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="a_offset_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="2" slack="0"/>
<pin id="158" dir="0" index="1" bw="2" slack="0"/>
<pin id="159" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_offset_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="state_s_addr_6_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="5" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_6/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="grp_access_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="5" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="store_ln363/2 state_s_load/6 store_ln450/7 state_s_load_5/8 store_ln451/9 "/>
</bind>
</comp>

<comp id="175" class="1004" name="state_s_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr/6 "/>
</bind>
</comp>

<comp id="182" class="1004" name="state_s_addr_5_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="6" slack="0"/>
<pin id="186" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="state_s_addr_5/8 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="0" slack="0"/>
<pin id="192" dir="0" index="1" bw="8" slack="0"/>
<pin id="193" dir="0" index="2" bw="64" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="grp_keccak_absorb_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="8" slack="0"/>
<pin id="199" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="200" dir="0" index="2" bw="8" slack="0"/>
<pin id="201" dir="0" index="3" bw="6" slack="0"/>
<pin id="202" dir="0" index="4" bw="8" slack="3"/>
<pin id="203" dir="0" index="5" bw="2" slack="3"/>
<pin id="204" dir="0" index="6" bw="64" slack="0"/>
<pin id="205" dir="1" index="7" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="state_pos/4 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_KeccakF1600_StatePermute_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="0" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="213" dir="0" index="2" bw="64" slack="0"/>
<pin id="214" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln475/10 call_ln475/28 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="0" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="12" slack="9"/>
<pin id="221" dir="0" index="3" bw="23" slack="0"/>
<pin id="222" dir="0" index="4" bw="32" slack="0"/>
<pin id="223" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln344/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="229" dir="0" index="2" bw="10" slack="0"/>
<pin id="230" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="231" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln474/12 "/>
</bind>
</comp>

<comp id="233" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="0" slack="0"/>
<pin id="235" dir="0" index="1" bw="2" slack="0"/>
<pin id="236" dir="0" index="2" bw="9" slack="0"/>
<pin id="237" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln367/28 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="2" slack="2"/>
<pin id="244" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln367/30 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="0" slack="0"/>
<pin id="249" dir="0" index="1" bw="9" slack="0"/>
<pin id="250" dir="0" index="2" bw="8" slack="0"/>
<pin id="251" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="252" dir="0" index="4" bw="8" slack="0"/>
<pin id="253" dir="0" index="5" bw="12" slack="28"/>
<pin id="254" dir="0" index="6" bw="23" slack="0"/>
<pin id="255" dir="0" index="7" bw="32" slack="28"/>
<pin id="256" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln384/32 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_s_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="12" slack="0"/>
<pin id="261" dir="0" index="1" bw="2" slack="0"/>
<pin id="262" dir="0" index="2" bw="2" slack="0"/>
<pin id="263" dir="0" index="3" bw="1" slack="0"/>
<pin id="264" dir="1" index="4" bw="12" slack="9"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="t_0_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="10" slack="0"/>
<pin id="271" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t_0/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_394_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="0"/>
<pin id="275" dir="0" index="1" bw="10" slack="0"/>
<pin id="276" dir="0" index="2" bw="5" slack="0"/>
<pin id="277" dir="0" index="3" bw="5" slack="0"/>
<pin id="278" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_394/1 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln12_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="2" slack="0"/>
<pin id="285" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="287" class="1004" name="store_ln362_store_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="1" slack="0"/>
<pin id="289" dir="0" index="1" bw="5" slack="0"/>
<pin id="290" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="i_42_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="5" slack="1"/>
<pin id="294" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_42/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="zext_ln362_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="5" slack="0"/>
<pin id="297" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln362/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln362_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="5" slack="0"/>
<pin id="302" dir="0" index="1" bw="5" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln362/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="add_ln362_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="5" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln362/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="store_ln362_store_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="5" slack="1"/>
<pin id="315" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln362/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="store_ln474_store_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="3" slack="0"/>
<pin id="319" dir="0" index="1" bw="3" slack="0"/>
<pin id="320" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln474/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="store_ln474_store_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="0"/>
<pin id="324" dir="0" index="1" bw="10" slack="0"/>
<pin id="325" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln474/2 "/>
</bind>
</comp>

<comp id="327" class="1004" name="i_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="5" slack="0"/>
<pin id="329" dir="0" index="1" bw="8" slack="0"/>
<pin id="330" dir="0" index="2" bw="3" slack="0"/>
<pin id="331" dir="0" index="3" bw="4" slack="0"/>
<pin id="332" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="i/5 "/>
</bind>
</comp>

<comp id="337" class="1004" name="zext_ln450_5_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="1"/>
<pin id="339" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450_5/6 "/>
</bind>
</comp>

<comp id="341" class="1004" name="trunc_ln450_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="2"/>
<pin id="343" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln450/7 "/>
</bind>
</comp>

<comp id="344" class="1004" name="shl_ln_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="6" slack="0"/>
<pin id="346" dir="0" index="1" bw="3" slack="0"/>
<pin id="347" dir="0" index="2" bw="1" slack="0"/>
<pin id="348" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="zext_ln450_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln450/7 "/>
</bind>
</comp>

<comp id="356" class="1004" name="shl_ln450_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="0" index="1" bw="6" slack="0"/>
<pin id="359" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln450/7 "/>
</bind>
</comp>

<comp id="362" class="1004" name="xor_ln450_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="64" slack="0"/>
<pin id="364" dir="0" index="1" bw="64" slack="0"/>
<pin id="365" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln450/7 "/>
</bind>
</comp>

<comp id="369" class="1004" name="xor_ln451_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="64" slack="0"/>
<pin id="371" dir="0" index="1" bw="64" slack="0"/>
<pin id="372" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln451/9 "/>
</bind>
</comp>

<comp id="376" class="1004" name="nblocks_assign_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="3" slack="8"/>
<pin id="378" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="nblocks_assign_load/10 "/>
</bind>
</comp>

<comp id="379" class="1004" name="icmp_ln474_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="3" slack="0"/>
<pin id="381" dir="0" index="1" bw="3" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln474/10 "/>
</bind>
</comp>

<comp id="385" class="1004" name="add_ln479_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln479/10 "/>
</bind>
</comp>

<comp id="391" class="1004" name="store_ln474_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="3" slack="0"/>
<pin id="393" dir="0" index="1" bw="3" slack="8"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln474/10 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln377_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="9" slack="0"/>
<pin id="398" dir="0" index="1" bw="9" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/10 "/>
</bind>
</comp>

<comp id="401" class="1004" name="idx_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="10" slack="10"/>
<pin id="403" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="add_ln474_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="10" slack="0"/>
<pin id="407" dir="0" index="1" bw="9" slack="0"/>
<pin id="408" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln474/12 "/>
</bind>
</comp>

<comp id="411" class="1004" name="store_ln474_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="10" slack="0"/>
<pin id="413" dir="0" index="1" bw="10" slack="10"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln474/12 "/>
</bind>
</comp>

<comp id="416" class="1004" name="ctr_load_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="2"/>
<pin id="418" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr/15 "/>
</bind>
</comp>

<comp id="419" class="1004" name="trunc_ln377_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="32" slack="0"/>
<pin id="421" dir="1" index="1" bw="9" slack="17"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln377/15 "/>
</bind>
</comp>

<comp id="423" class="1004" name="tmp_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="24" slack="0"/>
<pin id="425" dir="0" index="1" bw="32" slack="0"/>
<pin id="426" dir="0" index="2" bw="5" slack="0"/>
<pin id="427" dir="0" index="3" bw="6" slack="0"/>
<pin id="428" dir="1" index="4" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln377_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="24" slack="0"/>
<pin id="435" dir="0" index="1" bw="24" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln377/15 "/>
</bind>
</comp>

<comp id="439" class="1004" name="buflen_load_load_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="9" slack="2"/>
<pin id="441" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buflen_load/15 "/>
</bind>
</comp>

<comp id="442" class="1004" name="sext_ln368_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="9" slack="0"/>
<pin id="444" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln368/15 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="3" slack="0"/>
<pin id="449" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="off/15 "/>
</bind>
</comp>

<comp id="452" class="1004" name="trunc_ln367_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="3" slack="0"/>
<pin id="454" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln367/28 "/>
</bind>
</comp>

<comp id="456" class="1004" name="trunc_ln367_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="3" slack="0"/>
<pin id="458" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln367_1/28 "/>
</bind>
</comp>

<comp id="461" class="1004" name="sub_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="9" slack="2147483647"/>
<pin id="463" dir="0" index="1" bw="9" slack="0"/>
<pin id="464" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub/28 "/>
</bind>
</comp>

<comp id="467" class="1004" name="buflen_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="0"/>
<pin id="469" dir="0" index="1" bw="6" slack="0"/>
<pin id="470" dir="0" index="2" bw="2" slack="4"/>
<pin id="471" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="buflen_1/32 "/>
</bind>
</comp>

<comp id="475" class="1004" name="zext_ln368_fu_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="8" slack="0"/>
<pin id="477" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln368/32 "/>
</bind>
</comp>

<comp id="479" class="1004" name="trunc_ln384_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="481" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln384/32 "/>
</bind>
</comp>

<comp id="483" class="1004" name="sub_ln384_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="9" slack="0"/>
<pin id="485" dir="0" index="1" bw="9" slack="17"/>
<pin id="486" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln384/32 "/>
</bind>
</comp>

<comp id="489" class="1004" name="store_ln377_store_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="9" slack="19"/>
<pin id="492" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/32 "/>
</bind>
</comp>

<comp id="494" class="1004" name="ctr_4_loc_load_load_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="30"/>
<pin id="496" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ctr_4_loc_load/34 "/>
</bind>
</comp>

<comp id="497" class="1004" name="ctr_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="32" slack="0"/>
<pin id="499" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="500" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ctr_5/34 "/>
</bind>
</comp>

<comp id="502" class="1004" name="store_ln377_store_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="32" slack="0"/>
<pin id="504" dir="0" index="1" bw="32" slack="21"/>
<pin id="505" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln377/34 "/>
</bind>
</comp>

<comp id="507" class="1005" name="i_41_reg_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_41 "/>
</bind>
</comp>

<comp id="514" class="1005" name="ctr_4_loc_reg_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="32" slack="28"/>
<pin id="516" dir="1" index="1" bw="32" slack="28"/>
</pin_list>
<bind>
<opset="ctr_4_loc "/>
</bind>
</comp>

<comp id="520" class="1005" name="tmp_s_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="12" slack="9"/>
<pin id="522" dir="1" index="1" bw="12" slack="9"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="526" class="1005" name="t_0_reg_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="8" slack="3"/>
<pin id="528" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="t_0 "/>
</bind>
</comp>

<comp id="531" class="1005" name="zext_ln12_reg_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="8" slack="3"/>
<pin id="533" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12 "/>
</bind>
</comp>

<comp id="539" class="1005" name="idx_reg_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="10" slack="0"/>
<pin id="541" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="546" class="1005" name="nblocks_assign_reg_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="3" slack="0"/>
<pin id="548" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="nblocks_assign "/>
</bind>
</comp>

<comp id="553" class="1005" name="state_pos_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="8" slack="2"/>
<pin id="555" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="state_pos "/>
</bind>
</comp>

<comp id="558" class="1005" name="i_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="5" slack="1"/>
<pin id="560" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="563" class="1005" name="state_s_addr_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr "/>
</bind>
</comp>

<comp id="568" class="1005" name="state_s_addr_5_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="state_s_addr_5 "/>
</bind>
</comp>

<comp id="576" class="1005" name="buflen_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="9" slack="0"/>
<pin id="578" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="buflen "/>
</bind>
</comp>

<comp id="583" class="1005" name="ctr_3_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="0"/>
<pin id="585" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ctr_3 "/>
</bind>
</comp>

<comp id="590" class="1005" name="idx_load_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="10" slack="1"/>
<pin id="592" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="idx_load "/>
</bind>
</comp>

<comp id="598" class="1005" name="trunc_ln377_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="9" slack="17"/>
<pin id="600" dir="1" index="1" bw="9" slack="17"/>
</pin_list>
<bind>
<opset="trunc_ln377 "/>
</bind>
</comp>

<comp id="609" class="1005" name="sext_ln368_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="10" slack="1"/>
<pin id="611" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln368 "/>
</bind>
</comp>

<comp id="614" class="1005" name="trunc_ln367_1_reg_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="2" slack="1"/>
<pin id="616" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln367_1 "/>
</bind>
</comp>

<comp id="621" class="1005" name="sub_reg_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="9" slack="1"/>
<pin id="623" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="626" class="1005" name="buflen_1_reg_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="8" slack="1"/>
<pin id="628" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="buflen_1 "/>
</bind>
</comp>

<comp id="631" class="1005" name="trunc_ln384_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="8" slack="1"/>
<pin id="633" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln384 "/>
</bind>
</comp>

<comp id="636" class="1005" name="sub_ln384_reg_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="9" slack="1"/>
<pin id="638" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln384 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="115"><net_src comp="12" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="18" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="12" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="12" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="12" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="12" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="8" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="16" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="4" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="16" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="167"><net_src comp="44" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="173"><net_src comp="44" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="180"><net_src comp="44" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="181"><net_src comp="175" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="187"><net_src comp="44" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="188"><net_src comp="70" pin="0"/><net_sink comp="182" pin=2"/></net>

<net id="189"><net_src comp="182" pin="3"/><net_sink comp="168" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=0"/></net>

<net id="196"><net_src comp="6" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="206"><net_src comp="52" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="207"><net_src comp="54" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="56" pin="0"/><net_sink comp="197" pin=3"/></net>

<net id="209"><net_src comp="10" pin="0"/><net_sink comp="197" pin=6"/></net>

<net id="215"><net_src comp="76" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="10" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="224"><net_src comp="80" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="217" pin=3"/></net>

<net id="232"><net_src comp="84" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="239"><net_src comp="98" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="246"><net_src comp="100" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="257"><net_src comp="108" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="0" pin="0"/><net_sink comp="247" pin=6"/></net>

<net id="265"><net_src comp="20" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="156" pin="2"/><net_sink comp="259" pin=1"/></net>

<net id="267"><net_src comp="150" pin="2"/><net_sink comp="259" pin=2"/></net>

<net id="268"><net_src comp="22" pin="0"/><net_sink comp="259" pin=3"/></net>

<net id="272"><net_src comp="144" pin="2"/><net_sink comp="269" pin=0"/></net>

<net id="279"><net_src comp="24" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="144" pin="2"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="26" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="28" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="273" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="30" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="298"><net_src comp="292" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="299"><net_src comp="295" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="304"><net_src comp="292" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="32" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="292" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="38" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="321"><net_src comp="48" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="326"><net_src comp="50" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="333"><net_src comp="58" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="334"><net_src comp="197" pin="7"/><net_sink comp="327" pin=1"/></net>

<net id="335"><net_src comp="60" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="336"><net_src comp="62" pin="0"/><net_sink comp="327" pin=3"/></net>

<net id="340"><net_src comp="337" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="349"><net_src comp="64" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="341" pin="1"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="66" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="355"><net_src comp="344" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="68" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="352" pin="1"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="168" pin="3"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="356" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="368"><net_src comp="362" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="373"><net_src comp="168" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="72" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="369" pin="2"/><net_sink comp="168" pin=1"/></net>

<net id="383"><net_src comp="376" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="66" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="376" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="78" pin="0"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="385" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="400"><net_src comp="82" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="404"><net_src comp="401" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="409"><net_src comp="401" pin="1"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="86" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="405" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="422"><net_src comp="416" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="429"><net_src comp="90" pin="0"/><net_sink comp="423" pin=0"/></net>

<net id="430"><net_src comp="416" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="431"><net_src comp="26" pin="0"/><net_sink comp="423" pin=2"/></net>

<net id="432"><net_src comp="92" pin="0"/><net_sink comp="423" pin=3"/></net>

<net id="437"><net_src comp="423" pin="4"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="94" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="96" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="446" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="459"><net_src comp="446" pin="2"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="465"><net_src comp="452" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="466"><net_src comp="461" pin="2"/><net_sink comp="233" pin=2"/></net>

<net id="472"><net_src comp="102" pin="0"/><net_sink comp="467" pin=0"/></net>

<net id="473"><net_src comp="104" pin="0"/><net_sink comp="467" pin=1"/></net>

<net id="474"><net_src comp="467" pin="3"/><net_sink comp="247" pin=2"/></net>

<net id="478"><net_src comp="467" pin="3"/><net_sink comp="475" pin=0"/></net>

<net id="482"><net_src comp="479" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="487"><net_src comp="106" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="488"><net_src comp="483" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="493"><net_src comp="475" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="501"><net_src comp="494" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="506"><net_src comp="497" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="112" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="512"><net_src comp="507" pin="1"/><net_sink comp="292" pin=0"/></net>

<net id="513"><net_src comp="507" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="517"><net_src comp="116" pin="1"/><net_sink comp="514" pin=0"/></net>

<net id="518"><net_src comp="514" pin="1"/><net_sink comp="247" pin=7"/></net>

<net id="519"><net_src comp="514" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="523"><net_src comp="259" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="525"><net_src comp="520" pin="1"/><net_sink comp="247" pin=5"/></net>

<net id="529"><net_src comp="269" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="197" pin=4"/></net>

<net id="534"><net_src comp="283" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="197" pin=5"/></net>

<net id="542"><net_src comp="128" pin="1"/><net_sink comp="539" pin=0"/></net>

<net id="543"><net_src comp="539" pin="1"/><net_sink comp="322" pin=1"/></net>

<net id="544"><net_src comp="539" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="545"><net_src comp="539" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="549"><net_src comp="132" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="550"><net_src comp="546" pin="1"/><net_sink comp="317" pin=1"/></net>

<net id="551"><net_src comp="546" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="552"><net_src comp="546" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="556"><net_src comp="197" pin="7"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="561"><net_src comp="327" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="566"><net_src comp="175" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="571"><net_src comp="182" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="579"><net_src comp="136" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="586"><net_src comp="140" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="593"><net_src comp="401" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="226" pin=2"/></net>

<net id="601"><net_src comp="419" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="483" pin=1"/></net>

<net id="612"><net_src comp="442" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="613"><net_src comp="609" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="617"><net_src comp="456" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="618"><net_src comp="614" pin="1"/><net_sink comp="233" pin=1"/></net>

<net id="619"><net_src comp="614" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="620"><net_src comp="614" pin="1"/><net_sink comp="467" pin=2"/></net>

<net id="624"><net_src comp="461" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="625"><net_src comp="621" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="629"><net_src comp="467" pin="3"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="634"><net_src comp="479" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="247" pin=4"/></net>

<net id="639"><net_src comp="483" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="247" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: a | {10 14 32 33 }
	Port: KeccakF_RoundConstants | {}
 - Input state : 
	Port: pqcrystals_dilithium2_ref_poly_uniform : a_offset | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform : a_offset1 | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform : seed | {2 3 }
	Port: pqcrystals_dilithium2_ref_poly_uniform : nonce | {1 }
	Port: pqcrystals_dilithium2_ref_poly_uniform : KeccakF_RoundConstants | {4 5 10 11 28 29 }
  - Chain level:
	State 1
		zext_ln12 : 1
		store_ln362 : 1
	State 2
		zext_ln362 : 1
		icmp_ln362 : 1
		add_ln362 : 1
		br_ln362 : 2
		state_s_addr_6 : 2
		store_ln363 : 3
		store_ln362 : 2
		store_ln474 : 1
		store_ln474 : 1
	State 3
	State 4
	State 5
		i : 1
	State 6
		state_s_addr : 1
		state_s_load : 2
	State 7
		shl_ln : 1
		zext_ln450 : 2
		shl_ln450 : 3
		xor_ln450 : 4
		store_ln450 : 4
	State 8
		state_s_load_5 : 1
	State 9
		xor_ln451 : 1
		store_ln451 : 1
	State 10
		icmp_ln474 : 1
		br_ln474 : 2
		add_ln479 : 1
		store_ln474 : 2
		call_ln344 : 1
		store_ln377 : 1
	State 11
	State 12
		call_ln474 : 1
		add_ln474 : 1
		store_ln474 : 2
	State 13
	State 14
	State 15
		trunc_ln377 : 1
		tmp : 1
		icmp_ln377 : 2
		br_ln377 : 3
		sext_ln368 : 1
		off : 2
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		trunc_ln367 : 1
		trunc_ln367_1 : 1
		sub : 2
		call_ln367 : 3
	State 29
	State 30
	State 31
	State 32
		zext_ln368 : 1
		call_ln384 : 1
		store_ln377 : 2
	State 33
	State 34
		ctr_5 : 1
		store_ln377 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                                Functional Unit                                |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_416_5_fu_190  |    0    | 4.27457 |   190   |   158   |    0    |
|          |                            grp_keccak_absorb_fu_197                           |    0    | 37.2619 |   2955  |  18236  |    0    |
|          |                      grp_KeccakF1600_StatePermute_fu_210                      |    0    | 10.7315 |   1740  |  16588  |    0    |
|   call   |  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_1_fu_217  |    0    | 2.69843 |   196   |   207   |    0    |
|          |  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226  |    0    | 6.82171 |    69   |   116   |    0    |
|          |  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233  |    0    |  1.324  |   161   |    80   |    0    |
|          | grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_221_fu_240 |    0    | 6.82171 |    83   |   189   |    0    |
|          | grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 |    0    | 2.69843 |   269   |   227   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   urem   |                                   grp_fu_446                                  |    0    |    0    |   130   |    63   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    xor   |                                xor_ln450_fu_362                               |    0    |    0    |    0    |    64   |    0    |
|          |                                xor_ln451_fu_369                               |    0    |    0    |    0    |    64   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                add_ln362_fu_306                               |    0    |    0    |    0    |    13   |    0    |
|    add   |                                add_ln479_fu_385                               |    0    |    0    |    0    |    11   |    0    |
|          |                                add_ln474_fu_405                               |    0    |    0    |    0    |    17   |    0    |
|          |                                  ctr_5_fu_497                                 |    0    |    0    |    0    |    39   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                               icmp_ln362_fu_300                               |    0    |    0    |    0    |    9    |    0    |
|   icmp   |                               icmp_ln474_fu_379                               |    0    |    0    |    0    |    8    |    0    |
|          |                               icmp_ln377_fu_433                               |    0    |    0    |    0    |    15   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    sub   |                                   sub_fu_461                                  |    0    |    0    |    0    |    16   |    0    |
|          |                                sub_ln384_fu_483                               |    0    |    0    |    0    |    16   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|    shl   |                                shl_ln450_fu_356                               |    0    |    0    |    0    |    13   |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                             nonce_read_read_fu_144                            |    0    |    0    |    0    |    0    |    0    |
|   read   |                           a_offset1_read_read_fu_150                          |    0    |    0    |    0    |    0    |    0    |
|          |                           a_offset_read_read_fu_156                           |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                  tmp_s_fu_259                                 |    0    |    0    |    0    |    0    |    0    |
|bitconcatenate|                                 shl_ln_fu_344                                 |    0    |    0    |    0    |    0    |    0    |
|          |                                buflen_1_fu_467                                |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                   t_0_fu_269                                  |    0    |    0    |    0    |    0    |    0    |
|          |                               trunc_ln450_fu_341                              |    0    |    0    |    0    |    0    |    0    |
|   trunc  |                               trunc_ln377_fu_419                              |    0    |    0    |    0    |    0    |    0    |
|          |                               trunc_ln367_fu_452                              |    0    |    0    |    0    |    0    |    0    |
|          |                              trunc_ln367_1_fu_456                             |    0    |    0    |    0    |    0    |    0    |
|          |                               trunc_ln384_fu_479                              |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                 tmp_394_fu_273                                |    0    |    0    |    0    |    0    |    0    |
|partselect|                                    i_fu_327                                   |    0    |    0    |    0    |    0    |    0    |
|          |                                   tmp_fu_423                                  |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |                                zext_ln12_fu_283                               |    0    |    0    |    0    |    0    |    0    |
|          |                               zext_ln362_fu_295                               |    0    |    0    |    0    |    0    |    0    |
|   zext   |                              zext_ln450_5_fu_337                              |    0    |    0    |    0    |    0    |    0    |
|          |                               zext_ln450_fu_352                               |    0    |    0    |    0    |    0    |    0    |
|          |                               zext_ln368_fu_475                               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   sext   |                               sext_ln368_fu_442                               |    0    |    0    |    0    |    0    |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                                               |    0    | 72.6323 |   5793  |  36149  |    0    |
|----------|-------------------------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+-------+--------+--------+--------+--------+
|       |  BRAM  |   FF   |   LUT  |  URAM  |
+-------+--------+--------+--------+--------+
|  buf  |    1   |    0   |    0   |    0   |
|state_s|    4   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+
| Total |    5   |    0   |    0   |    0   |
+-------+--------+--------+--------+--------+

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   buflen_1_reg_626   |    8   |
|    buflen_reg_576    |    9   |
|     ctr_3_reg_583    |   32   |
|   ctr_4_loc_reg_514  |   32   |
|     i_41_reg_507     |    5   |
|       i_reg_558      |    5   |
|   idx_load_reg_590   |   10   |
|      idx_reg_539     |   10   |
|nblocks_assign_reg_546|    3   |
|  sext_ln368_reg_609  |   10   |
|   state_pos_reg_553  |    8   |
|state_s_addr_5_reg_568|    5   |
| state_s_addr_reg_563 |    5   |
|   sub_ln384_reg_636  |    9   |
|      sub_reg_621     |    9   |
|      t_0_reg_526     |    8   |
|     tmp_s_reg_520    |   12   |
| trunc_ln367_1_reg_614|    2   |
|  trunc_ln377_reg_598 |    9   |
|  trunc_ln384_reg_631 |    8   |
|   zext_ln12_reg_531  |    8   |
+----------------------+--------+
|         Total        |   207  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                      Comp                                     |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                               grp_access_fu_168                               |  p0  |   5  |   5  |   25   ||    21   |
|                               grp_access_fu_168                               |  p1  |   3  |  64  |   192  ||    13   |
|  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_476_2_fu_226  |  p2  |   2  |  10  |   20   ||    9    |
|  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233  |  p1  |   2  |   2  |    4   ||    9    |
|  grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_379_2_fu_233  |  p2  |   2  |   9  |   18   ||    9    |
| grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 |  p1  |   2  |   9  |   18   ||    9    |
| grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 |  p2  |   2  |   8  |   16   ||    9    |
| grp_pqcrystals_dilithium2_ref_poly_uniform_Pipeline_VITIS_LOOP_337_122_fu_247 |  p4  |   2  |   8  |   16   ||    9    |
|                                   grp_fu_446                                  |  p0  |   2  |  10  |   20   ||    9    |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|
|                                     Total                                     |      |      |      |   329  || 12.0169 ||    97   |
|-------------------------------------------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   72   |  5793  |  36149 |    0   |
|   Memory  |    5   |    -   |    0   |    0   |    0   |
|Multiplexer|    -   |   12   |    -   |   97   |    -   |
|  Register |    -   |    -   |   207  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    5   |   84   |  6000  |  36246 |    0   |
+-----------+--------+--------+--------+--------+--------+
