set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {fft_size_cfg[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports ad_convst]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports ad_rd]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports ad_cs]
set_property IOSTANDARD LVCMOS33 [get_ports {fft_size_cfg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports clk]
set_property IOSTANDARD LVCMOS33 [get_ports ad_reset]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports rst_n]
set_property IOSTANDARD LVCMOS33 [get_ports ad_busy]
set_property DRIVE 12 [get_ports ad_convst]
set_property DRIVE 12 [get_ports ad_rd]
set_property DRIVE 12 [get_ports ad_cs]
set_property DRIVE 12 [get_ports ad_reset]
set_property SLEW SLOW [get_ports ad_convst]
set_property SLEW SLOW [get_ports ad_rd]
set_property SLEW SLOW [get_ports ad_cs]
set_property SLEW SLOW [get_ports ad_reset]
set_property PACKAGE_PIN A4 [get_ports ad_busy]
set_property PACKAGE_PIN B4 [get_ports ad_convst]
set_property PACKAGE_PIN B6 [get_ports ad_cs]
set_property PACKAGE_PIN A7 [get_ports {ad_data_in[0]}]
set_property PACKAGE_PIN A5 [get_ports {ad_data_in[1]}]
set_property PACKAGE_PIN E5 [get_ports {ad_data_in[2]}]
set_property PACKAGE_PIN B7 [get_ports {ad_data_in[3]}]
set_property PACKAGE_PIN D6 [get_ports {ad_data_in[4]}]
set_property PACKAGE_PIN C4 [get_ports {ad_data_in[5]}]
set_property PACKAGE_PIN E6 [get_ports {ad_data_in[6]}]
set_property PACKAGE_PIN D5 [get_ports {ad_data_in[7]}]
set_property PACKAGE_PIN D8 [get_ports {ad_data_in[8]}]
set_property PACKAGE_PIN C6 [get_ports {ad_data_in[9]}]
set_property PACKAGE_PIN C9 [get_ports {ad_data_in[10]}]
set_property PACKAGE_PIN C7 [get_ports {ad_data_in[11]}]
set_property PACKAGE_PIN A8 [get_ports {ad_data_in[12]}]
set_property PACKAGE_PIN D9 [get_ports {ad_data_in[13]}]
set_property PACKAGE_PIN C8 [get_ports {ad_data_in[14]}]
set_property PACKAGE_PIN D10 [get_ports {ad_data_in[15]}]
set_property PACKAGE_PIN D3 [get_ports ad_rd]
set_property PACKAGE_PIN B5 [get_ports ad_reset]
set_property PACKAGE_PIN D4 [get_ports clk]
set_property PACKAGE_PIN T8 [get_ports {fft_size_cfg[0]}]
set_property PACKAGE_PIN T7 [get_ports {fft_size_cfg[1]}]
set_property PACKAGE_PIN T9 [get_ports rst_n]
connect_debug_port u_ila_0/clk [get_nets [list clk_IBUF_BUFG]]
connect_debug_port u_ila_0/probe0 [get_nets [list {sample_data[0]} {sample_data[1]} {sample_data[2]} {sample_data[3]} {sample_data[4]} {sample_data[5]} {sample_data[6]} {sample_data[7]} {sample_data[8]} {sample_data[9]} {sample_data[10]} {sample_data[11]} {sample_data[12]} {sample_data[13]} {sample_data[14]} {sample_data[15]}]]
connect_debug_port u_ila_0/probe1 [get_nets [list {peak_freq_hz[0]} {peak_freq_hz[1]} {peak_freq_hz[2]} {peak_freq_hz[3]} {peak_freq_hz[4]} {peak_freq_hz[5]} {peak_freq_hz[6]} {peak_freq_hz[7]} {peak_freq_hz[8]} {peak_freq_hz[9]} {peak_freq_hz[10]} {peak_freq_hz[11]} {peak_freq_hz[12]} {peak_freq_hz[13]} {peak_freq_hz[14]} {peak_freq_hz[15]}]]
connect_debug_port u_ila_0/probe2 [get_nets [list {fft_size_cfg_IBUF[0]} {fft_size_cfg_IBUF[1]}]]
connect_debug_port u_ila_0/probe3 [get_nets [list u_freq_analyzer/analysis_done]]
connect_debug_port u_ila_0/probe4 [get_nets [list freq_valid]]
connect_debug_port dbg_hub/clk [get_nets clk_IBUF_BUFG]

set_property IOSTANDARD LVCMOS33 [get_ports aclk]
set_property IOSTANDARD LVCMOS33 [get_ports ad_busy_0]
set_property IOSTANDARD LVCMOS33 [get_ports ad_convst_0]
set_property IOSTANDARD LVCMOS33 [get_ports ad_cs_0]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[11]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[12]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[13]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[14]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ad_data_in_0[15]}]
set_property IOSTANDARD LVCMOS33 [get_ports ad_rd_0]
set_property IOSTANDARD LVCMOS33 [get_ports ad_reset_0]
set_property IOSTANDARD LVCMOS33 [get_ports aresetn]
set_property IOSTANDARD LVCMOS33 [get_ports fft_valid]
set_property IOSTANDARD LVCMOS33 [get_ports measure_done]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {seg[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sel[5]}]
set_property DRIVE 12 [get_ports ad_convst_0]
set_property DRIVE 12 [get_ports ad_cs_0]
set_property DRIVE 12 [get_ports ad_rd_0]
set_property DRIVE 12 [get_ports ad_reset_0]
set_property DRIVE 12 [get_ports fft_valid]
set_property DRIVE 12 [get_ports measure_done]
set_property DRIVE 12 [get_ports {seg[0]}]
set_property DRIVE 12 [get_ports {seg[1]}]
set_property DRIVE 12 [get_ports {seg[2]}]
set_property DRIVE 12 [get_ports {seg[3]}]
set_property DRIVE 12 [get_ports {seg[4]}]
set_property DRIVE 12 [get_ports {seg[5]}]
set_property DRIVE 12 [get_ports {seg[6]}]
set_property DRIVE 12 [get_ports {seg[7]}]
set_property DRIVE 12 [get_ports {sel[0]}]
set_property DRIVE 12 [get_ports {sel[1]}]
set_property DRIVE 12 [get_ports {sel[2]}]
set_property DRIVE 12 [get_ports {sel[3]}]
set_property DRIVE 12 [get_ports {sel[4]}]
set_property DRIVE 12 [get_ports {sel[5]}]
set_property SLEW SLOW [get_ports ad_convst_0]
set_property SLEW SLOW [get_ports ad_cs_0]
set_property SLEW SLOW [get_ports ad_rd_0]
set_property SLEW SLOW [get_ports ad_reset_0]
set_property SLEW SLOW [get_ports fft_valid]
set_property SLEW SLOW [get_ports measure_done]
set_property SLEW SLOW [get_ports {seg[0]}]
set_property SLEW SLOW [get_ports {seg[1]}]
set_property SLEW SLOW [get_ports {seg[2]}]
set_property SLEW SLOW [get_ports {seg[3]}]
set_property SLEW SLOW [get_ports {seg[4]}]
set_property SLEW SLOW [get_ports {seg[5]}]
set_property SLEW SLOW [get_ports {seg[6]}]
set_property SLEW SLOW [get_ports {seg[7]}]
set_property SLEW SLOW [get_ports {sel[0]}]
set_property SLEW SLOW [get_ports {sel[1]}]
set_property SLEW SLOW [get_ports {sel[2]}]
set_property SLEW SLOW [get_ports {sel[3]}]
set_property SLEW SLOW [get_ports {sel[4]}]
set_property SLEW SLOW [get_ports {sel[5]}]
set_property PACKAGE_PIN D4 [get_ports aclk]
set_property PACKAGE_PIN A4 [get_ports ad_busy_0]
set_property PACKAGE_PIN B4 [get_ports ad_convst_0]
set_property PACKAGE_PIN B6 [get_ports ad_cs_0]
set_property PACKAGE_PIN A7 [get_ports {ad_data_in_0[0]}]
set_property PACKAGE_PIN A5 [get_ports {ad_data_in_0[1]}]
set_property PACKAGE_PIN E5 [get_ports {ad_data_in_0[2]}]
set_property PACKAGE_PIN B7 [get_ports {ad_data_in_0[3]}]
set_property PACKAGE_PIN D6 [get_ports {ad_data_in_0[4]}]
set_property PACKAGE_PIN C4 [get_ports {ad_data_in_0[5]}]
set_property PACKAGE_PIN E6 [get_ports {ad_data_in_0[6]}]
set_property PACKAGE_PIN D5 [get_ports {ad_data_in_0[7]}]
set_property PACKAGE_PIN D8 [get_ports {ad_data_in_0[8]}]
set_property PACKAGE_PIN C6 [get_ports {ad_data_in_0[9]}]
set_property PACKAGE_PIN C9 [get_ports {ad_data_in_0[10]}]
set_property PACKAGE_PIN C7 [get_ports {ad_data_in_0[11]}]
set_property PACKAGE_PIN A8 [get_ports {ad_data_in_0[12]}]
set_property PACKAGE_PIN D9 [get_ports {ad_data_in_0[13]}]
set_property PACKAGE_PIN C8 [get_ports {ad_data_in_0[14]}]
set_property PACKAGE_PIN D10 [get_ports {ad_data_in_0[15]}]
set_property PACKAGE_PIN D3 [get_ports ad_rd_0]
set_property PACKAGE_PIN B5 [get_ports ad_reset_0]
set_property PACKAGE_PIN T9 [get_ports aresetn]
set_property PACKAGE_PIN P9 [get_ports fft_valid]
set_property PACKAGE_PIN R8 [get_ports measure_done]
set_property PACKAGE_PIN G12 [get_ports {sel[0]}]
set_property PACKAGE_PIN H13 [get_ports {sel[1]}]
set_property PACKAGE_PIN M12 [get_ports {sel[2]}]
set_property PACKAGE_PIN N13 [get_ports {sel[3]}]
set_property PACKAGE_PIN N14 [get_ports {sel[4]}]
set_property PACKAGE_PIN N11 [get_ports {sel[5]}]
set_property PACKAGE_PIN K13 [get_ports {seg[3]}]
set_property PACKAGE_PIN L14 [get_ports {seg[2]}]
set_property PACKAGE_PIN N12 [get_ports {seg[1]}]
set_property PACKAGE_PIN P11 [get_ports {seg[0]}]
set_property PACKAGE_PIN K12 [get_ports {seg[4]}]
set_property PACKAGE_PIN P13 [get_ports {seg[5]}]
set_property PACKAGE_PIN M14 [get_ports {seg[6]}]
set_property PACKAGE_PIN L13 [get_ports {seg[7]}]

set_property PACKAGE_PIN F3 [get_ports {sw_points_0[1]}]
set_property PACKAGE_PIN H4 [get_ports {sw_points_0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw_points_0[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {sw_points_0[1]}]

set_property IOSTANDARD LVCMOS33 [get_ports uart_tx_0]
set_property PACKAGE_PIN E12 [get_ports uart_tx_0]

set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets aclk_IBUF_BUFG]

set_property IOSTANDARD LVCMOS33 [get_ports agc_enable_0]
set_property PACKAGE_PIN T8 [get_ports agc_enable_0]
