always @(posedge clk) begin
    out = (~sel & a) | (sel & b);
end
endmodule