<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>ilang: verilog_analysis.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">ilang
   &#160;<span id="projectnumber">0.9.1</span>
   </div>
   <div id="projectbrief">ILAng: A Modeling and Verification Platform for SoCs</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_45e3ea34f8a3d0f10d903c0d85b95d4a.html">ilang</a></li><li class="navelem"><a class="el" href="dir_4d4049fe56eb76b08813cb310bdfa662.html">verilog-in</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">verilog_analysis.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">// ---Hongce Zhang</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;</div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#ifndef VERILOG_ANALYSIS_H__</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#define VERILOG_ANALYSIS_H__</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;</div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &lt;map&gt;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &lt;vector&gt;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment">// I have to put this include here, because it needs to know the class</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment">// VerilogAnalyzerBase</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &lt;ilang/verilog-in/verilog_analysis_wrapper.h&gt;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> {</div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &lt;verilogparser/verilog_ast_util.h&gt;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &lt;verilogparser/verilog_parser.h&gt;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;}</div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceilang.html">ilang</a> {</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html">   35</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_port.html">SignalInfoPort</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">   38</a></span>&#160;  ast_port_declaration* <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;  <a class="code" href="classilang_1_1_signal_info_port.html#a291524c889e3e5527f275959b4696db0">SignalInfoPort</a>(ast_port_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                 <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                 ast_module_declaration* mod);</div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">   47</a></span>&#160;  ast_port_declaration* <a class="code" href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>; }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;</div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html">   51</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_reg.html">SignalInfoReg</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">   54</a></span>&#160;  ast_reg_declaration* <a class="code" href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">_def</a>;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <a class="code" href="classilang_1_1_signal_info_reg.html">SignalInfoReg</a>(ast_reg_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;                <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;                ast_module_declaration* mod);</div><div class="line"><a name="l00063"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">   63</a></span>&#160;  ast_reg_declaration* <a class="code" href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>; }</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;</div><div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html">   67</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_signal_info_wire.html">SignalInfoWire</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> {</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">   70</a></span>&#160;  ast_net_declaration* <a class="code" href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">_def</a>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;  <a class="code" href="classilang_1_1_signal_info_wire.html">SignalInfoWire</a>(ast_net_declaration* def, <span class="keyword">const</span> std::string&amp; full_name,</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                 <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a> tp,</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;                 ast_module_declaration* mod);</div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">   79</a></span>&#160;  ast_net_declaration* <a class="code" href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">get_def</a>() { <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">_def</a>; }</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;}; <span class="comment">// class SignalInfoPort</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html">   83</a></span>&#160;<span class="keyword">class </span><a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a> : <span class="keyword">public</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html">VerilogAnalyzerBase</a> {</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">   86</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">VerilogAnalyzerBase::path_vec_t</a>;</div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">   88</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">VerilogAnalyzerBase::vlg_loc_t</a>;</div><div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">   90</a></span>&#160;  <span class="keyword">typedef</span> std::map&lt;std::string, ast_module_declaration*&gt; <a class="code" href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">name_module_ast_map_t</a>;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">   92</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">VerilogAnalyzerBase::name_names_map_t</a>;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">   94</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">mod_inst_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">VerilogAnalyzerBase::mod_inst_t</a>;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">   96</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">VerilogAnalyzerBase::name_insts_map_t</a>;</div><div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a2360065f9f4606dda1398d9896452ba0">   98</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">VerilogAnalyzerBase::hierarchical_name_type</a>;</div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">  100</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">name_type_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">VerilogAnalyzerBase::name_type_buffer_t</a>;</div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">  102</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">name_decl_buffer_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">VerilogAnalyzerBase::name_decl_buffer_t</a>;</div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">  104</a></span>&#160;  <span class="keyword">using</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a> = <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">VerilogAnalyzerBase::module_io_vec_t</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">  108</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">vlg_include_path</a>;</div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">  110</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">vlg_src_files</a>;</div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">  112</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">top_module_name</a>;</div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">  114</a></span>&#160;  name_module_ast_map_t <a class="code" href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">name_module_map</a>;</div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">  116</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">name_names_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">module_to_whereuses_map</a>;</div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">  118</a></span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">name_insts_map_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">modules_to_submodules_map</a>;</div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">  121</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">top_inst_name</a>;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="comment">// --------------------- CONSTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a>(<span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&amp; include_path, <span class="keyword">const</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">path_vec_t</a>&amp; srcs,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                  <span class="keyword">const</span> std::string&amp; top_module_inst_name,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                  <span class="keyword">const</span> std::string&amp; optional_top_module);</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;  <span class="comment">// --------------------- DESTRUCTOR ---------------------------- //</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;<span class="comment"></span>  ~<a class="code" href="classilang_1_1_verilog_analyzer.html">VerilogAnalyzer</a>();</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="keyword">protected</span>:</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;  <span class="comment">// --------------------- HELPER FUNCTIONS ---------------------------- //</span></div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> invoke_parser();</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;  <span class="keywordtype">void</span> find_top_module(verilog_source_tree* source,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                       <span class="keyword">const</span> std::string&amp; optional_top_module);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;  <span class="keywordtype">void</span> check_resolve_modules(verilog_source_tree* source);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;  <span class="keywordtype">void</span> create_module_submodule_map(verilog_source_tree* source);</div><div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">  150</a></span>&#160;  <span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">instance_count</a>;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="comment"></span>  <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a></div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  check_hierarchical_name_type(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> find_definition_of_signal(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> find_definition_of_a_module(<span class="keyword">const</span> std::string&amp; module_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;  <span class="keywordtype">void</span>* find_declaration_of_name(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> name2loc(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> get_module_inst_loc(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">  170</a></span>&#160;  std::string <a class="code" href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">get_top_module_name</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> top_module_name; }</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">module_io_vec_t</a> get_top_module_io() <span class="keyword">const</span>;</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <a class="code" href="classilang_1_1_signal_info_base.html">SignalInfoBase</a> get_signal(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> get_endmodule_loc(<span class="keyword">const</span> std::string&amp; inst_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;  std::string get_module_name_of_net_name(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;  <span class="comment">// --------------------- HELPERS ---------------------------- //</span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">  182</a></span>&#160;<span class="comment"></span>  <span class="keyword">static</span> std::ostream&amp; <a class="code" href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">PrintMeta</a>(std::ostream&amp; os, <span class="keyword">const</span> ast_metadata&amp; md) {</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <span class="keywordflow">return</span> (os &lt;&lt; (md.file) &lt;&lt; <span class="stringliteral">&quot;:&quot;</span> &lt;&lt; (md.line));</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;  }</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> T&gt;</div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">  187</a></span>&#160;  <span class="keyword">static</span> std::ostream&amp; <a class="code" href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">PrintMetaAst</a>(std::ostream&amp; os, <span class="keyword">const</span> T* n) {</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <span class="keywordflow">return</span> PrintMeta(os, n-&gt;meta);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  }</div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">  191</a></span>&#160;  <span class="keyword">static</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a> <a class="code" href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">Meta2Loc</a>(<span class="keyword">const</span> ast_metadata&amp; md) {</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">vlg_loc_t</a>(md.file, md.line);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  }</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// --------------------- MEMBERS ---------------------------- //</span></div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment"></span>  <span class="keyword">mutable</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">name_type_buffer_t</a> name_type_buffer;</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;  <span class="keyword">mutable</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">name_decl_buffer_t</a> name_decl_buffer;</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;  <a class="code" href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">hierarchical_name_type</a></div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  _check_hierarchical_name_type(<span class="keyword">const</span> std::string&amp; net_name) <span class="keyword">const</span>;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;<span class="keyword">public</span>:</div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">  207</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">in_bad_state</a>()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> _bad_state; }</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="keyword">private</span>:</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="keywordtype">bool</span> _bad_state;</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordtype">bool</span> _bad_state_return() <span class="keyword">const</span>;</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}; <span class="comment">// class VerilogAnalyzer</span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;}; <span class="comment">// namespace ilang</span></div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#endif // VERILOG_ANALYSIS_H__</span></div><div class="ttc" id="classilang_1_1_verilog_analyzer_html_ad5f7e813c5f7bb8eebbef10e05da775a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ad5f7e813c5f7bb8eebbef10e05da775a">ilang::VerilogAnalyzer::path_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::path_vec_t path_vec_t</div><div class="ttdoc">type to store multiple paths </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:86</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a2d3d2973829ce395b91957f0e19dd87c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a2d3d2973829ce395b91957f0e19dd87c">ilang::VerilogAnalyzer::top_inst_name</a></div><div class="ttdeci">std::string top_inst_name</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:121</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ac7885aeb9bf758afc1ea0d7522de3ae2"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac7885aeb9bf758afc1ea0d7522de3ae2">ilang::VerilogAnalyzer::name_module_map</a></div><div class="ttdeci">name_module_ast_map_t name_module_map</div><div class="ttdoc">a map from name to module ast </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:114</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ab41eafb9fc17c8b2455c3769e96e5af5"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ab41eafb9fc17c8b2455c3769e96e5af5">ilang::VerilogAnalyzer::Meta2Loc</a></div><div class="ttdeci">static vlg_loc_t Meta2Loc(const ast_metadata &amp;md)</div><div class="ttdoc">Convert ast_meta to location. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:191</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_aa77a6acd0c60fe4806f087666e877aef"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#aa77a6acd0c60fe4806f087666e877aef">ilang::VerilogAnalyzerBase::name_type_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, hierarchical_name_type &gt; name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:57</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a0615362ffad94b4b9a5f44771bf1c19a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a0615362ffad94b4b9a5f44771bf1c19a">ilang::VerilogAnalyzer::top_module_name</a></div><div class="ttdeci">std::string top_module_name</div><div class="ttdoc">top module name </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:112</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a8364ec5bb95ffc031eb82ff8e8cbb158"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a8364ec5bb95ffc031eb82ff8e8cbb158">ilang::VerilogAnalyzerBase::path_vec_t</a></div><div class="ttdeci">std::vector&lt; std::string &gt; path_vec_t</div><div class="ttdoc">type to store multiple paths </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:28</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ad8697388ce0a4e1cc1a445d7dbf225c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ad8697388ce0a4e1cc1a445d7dbf225c3">ilang::VerilogAnalyzer::name_decl_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_decl_buffer_t name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:102</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a72e8052b0bd371b987892eeeb7d78ea3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a72e8052b0bd371b987892eeeb7d78ea3">ilang::VerilogAnalyzer::modules_to_submodules_map</a></div><div class="ttdeci">name_insts_map_t modules_to_submodules_map</div><div class="ttdoc">module -&gt; all sub modules </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:118</div></div>
<div class="ttc" id="classilang_1_1_signal_info_port_html_a291524c889e3e5527f275959b4696db0"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#a291524c889e3e5527f275959b4696db0">ilang::SignalInfoPort::SignalInfoPort</a></div><div class="ttdeci">SignalInfoPort(ast_port_declaration *def, const std::string &amp;full_name, VerilogAnalyzerBase::hierarchical_name_type tp, ast_module_declaration *mod)</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_abe67589e2741994ff5cce23c7a607653"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#abe67589e2741994ff5cce23c7a607653">ilang::VerilogAnalyzer::PrintMetaAst</a></div><div class="ttdeci">static std::ostream &amp; PrintMetaAst(std::ostream &amp;os, const T *n)</div><div class="ttdoc">Print the meta of an Ast node (cannot be void* , has to be converted) </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:187</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a1564a64d46699f65f3fcb15f44d0cb95"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a1564a64d46699f65f3fcb15f44d0cb95">ilang::VerilogAnalyzerBase::name_names_map_t</a></div><div class="ttdeci">std::map&lt; std::string, std::vector&lt; std::string &gt; &gt; name_names_map_t</div><div class="ttdoc">A map of name -&gt; names. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:32</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a38a921fd310970b0cbda4a74707d7541"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a38a921fd310970b0cbda4a74707d7541">ilang::VerilogAnalyzerBase::module_io_vec_t</a></div><div class="ttdeci">std::map&lt; std::string, SignalInfoBase &gt; module_io_vec_t</div><div class="ttdoc">Top module signal list. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:61</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a53e3f66d0717e0be0e257d123b65c451"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a53e3f66d0717e0be0e257d123b65c451">ilang::VerilogAnalyzer::name_type_buffer_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_type_buffer_t name_type_buffer_t</div><div class="ttdoc">hierarchical name -&gt; hierarchical_name_type map </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:100</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_afd80620685b6d42deaf7098a45418b2c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#afd80620685b6d42deaf7098a45418b2c">ilang::VerilogAnalyzerBase::name_insts_map_t</a></div><div class="ttdeci">std::map&lt; std::string, mod_inst_t &gt; name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:36</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a39429b45c7315f1367bc916bdc735c64"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a39429b45c7315f1367bc916bdc735c64">ilang::VerilogAnalyzer::instance_count</a></div><div class="ttdeci">static unsigned instance_count</div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:150</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a3119702b4d1cb9df562fa69aebb8c9d0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a3119702b4d1cb9df562fa69aebb8c9d0">ilang::VerilogAnalyzerBase::name_decl_buffer_t</a></div><div class="ttdeci">std::map&lt; std::string, void * &gt; name_decl_buffer_t</div><div class="ttdoc">hierarchical name -&gt; declaration pointer </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:59</div></div>
<div class="ttc" id="classilang_1_1_signal_info_reg_html_abd8473bd57737b0c9907cf2d8f56dd58"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html#abd8473bd57737b0c9907cf2d8f56dd58">ilang::SignalInfoReg::_def</a></div><div class="ttdeci">ast_reg_declaration * _def</div><div class="ttdoc">Stores its own definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:54</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a89953f793ad36efe5107cb2ef35988dc"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a89953f793ad36efe5107cb2ef35988dc">ilang::VerilogAnalyzer::name_module_ast_map_t</a></div><div class="ttdeci">std::map&lt; std::string, ast_module_declaration * &gt; name_module_ast_map_t</div><div class="ttdoc">A map to find module ast faster. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:90</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a218c0476db4d9516652f3cfa104a9d34"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a218c0476db4d9516652f3cfa104a9d34">ilang::VerilogAnalyzerBase::vlg_loc_t</a></div><div class="ttdeci">std::pair&lt; std::string, long &gt; vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:30</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ac771a47ae7704fda312ec75e3ad464b0"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac771a47ae7704fda312ec75e3ad464b0">ilang::VerilogAnalyzer::module_io_vec_t</a></div><div class="ttdeci">VerilogAnalyzerBase::module_io_vec_t module_io_vec_t</div><div class="ttdoc">Top module signal list. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:104</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_aa89be16931964af5f90ca3c6ac252f80"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#aa89be16931964af5f90ca3c6ac252f80">ilang::VerilogAnalyzer::name_names_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_names_map_t name_names_map_t</div><div class="ttdoc">A map of name -&gt; names. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:92</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html">ilang::VerilogAnalyzer</a></div><div class="ttdoc">Class for Verilog analysis. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:83</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a203795ec36b9b3679196f0707aad0d62"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a203795ec36b9b3679196f0707aad0d62">ilang::VerilogAnalyzer::vlg_src_files</a></div><div class="ttdeci">path_vec_t vlg_src_files</div><div class="ttdoc">verilog source files </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:110</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a848de21203f01678947d345c26935d52"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a848de21203f01678947d345c26935d52">ilang::VerilogAnalyzer::mod_inst_t</a></div><div class="ttdeci">VerilogAnalyzerBase::mod_inst_t mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:94</div></div>
<div class="ttc" id="classilang_1_1_signal_info_reg_html"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html">ilang::SignalInfoReg</a></div><div class="ttdoc">Class to convert reg to signal info. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:51</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_a97a6885ff663a7914c77301b3e8972c3"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#a97a6885ff663a7914c77301b3e8972c3">ilang::VerilogAnalyzerBase::hierarchical_name_type</a></div><div class="ttdeci">hierarchical_name_type</div><div class="ttdoc">The result of querying a name (please don&amp;#39;t change the order of them) </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:38</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html">ilang::VerilogAnalyzerBase</a></div><div class="ttdoc">VerilogAnalyzerBase should never be instantiated, only used as a pointer type in class VerilogInfo...</div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:25</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a0f202f4cdbe56232b267125362ce373e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a0f202f4cdbe56232b267125362ce373e">ilang::VerilogAnalyzer::get_top_module_name</a></div><div class="ttdeci">std::string get_top_module_name() const</div><div class="ttdoc">Return top module name. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:170</div></div>
<div class="ttc" id="classilang_1_1_signal_info_port_html_aa41cd85619d28a0a239e3478c80561e1"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#aa41cd85619d28a0a239e3478c80561e1">ilang::SignalInfoPort::get_def</a></div><div class="ttdeci">ast_port_declaration * get_def()</div><div class="ttdoc">Return its definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:47</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a648804d4b3b593bc03e93468287707d5"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a648804d4b3b593bc03e93468287707d5">ilang::VerilogAnalyzer::name_insts_map_t</a></div><div class="ttdeci">VerilogAnalyzerBase::name_insts_map_t name_insts_map_t</div><div class="ttdoc">A map of module name -&gt; instantiation. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:96</div></div>
<div class="ttc" id="namespaceilang_html"><div class="ttname"><a href="namespaceilang.html">ilang</a></div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_base_html_ad0f6e40f245e183f543eeaf743c7e7ee"><div class="ttname"><a href="classilang_1_1_verilog_analyzer_base.html#ad0f6e40f245e183f543eeaf743c7e7ee">ilang::VerilogAnalyzerBase::mod_inst_t</a></div><div class="ttdeci">std::map&lt; std::string, std::string &gt; mod_inst_t</div><div class="ttdoc">type of modulename instance name : instance_name-&gt;module_name </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:34</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a363e27a44716bcc9214bd2470d898185"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a363e27a44716bcc9214bd2470d898185">ilang::VerilogAnalyzer::vlg_loc_t</a></div><div class="ttdeci">VerilogAnalyzerBase::vlg_loc_t vlg_loc_t</div><div class="ttdoc">filename, line number pair : location type </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:88</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a262f2f5ce46e35e81cc26b879118cd5a"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a262f2f5ce46e35e81cc26b879118cd5a">ilang::VerilogAnalyzer::in_bad_state</a></div><div class="ttdeci">bool in_bad_state() const</div><div class="ttdoc">whether this analyzer is in bad state </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:207</div></div>
<div class="ttc" id="classilang_1_1_signal_info_base_html"><div class="ttname"><a href="classilang_1_1_signal_info_base.html">ilang::SignalInfoBase</a></div><div class="ttdoc">Class to hold signal info. </div><div class="ttdef"><b>Definition:</b> verilog_analysis_wrapper.h:113</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_a29cf4f13e9cea050453bfa1286c3762c"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#a29cf4f13e9cea050453bfa1286c3762c">ilang::VerilogAnalyzer::module_to_whereuses_map</a></div><div class="ttdeci">name_names_map_t module_to_whereuses_map</div><div class="ttdoc">module -&gt; instantiations </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:116</div></div>
<div class="ttc" id="classilang_1_1_signal_info_port_html_acdf78fad08d62a2698ad8df927689d75"><div class="ttname"><a href="classilang_1_1_signal_info_port.html#acdf78fad08d62a2698ad8df927689d75">ilang::SignalInfoPort::_def</a></div><div class="ttdeci">ast_port_declaration * _def</div><div class="ttdoc">Stores its own definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:38</div></div>
<div class="ttc" id="classilang_1_1_signal_info_reg_html_aff6d805d0ae5966fb279cd1cfdd44e1b"><div class="ttname"><a href="classilang_1_1_signal_info_reg.html#aff6d805d0ae5966fb279cd1cfdd44e1b">ilang::SignalInfoReg::get_def</a></div><div class="ttdeci">ast_reg_declaration * get_def()</div><div class="ttdoc">Return its definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:63</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ac85092d63b22f17252f512958c0bec63"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ac85092d63b22f17252f512958c0bec63">ilang::VerilogAnalyzer::PrintMeta</a></div><div class="ttdeci">static std::ostream &amp; PrintMeta(std::ostream &amp;os, const ast_metadata &amp;md)</div><div class="ttdoc">Print Meta info (Usage PrintMeta(os, ?? ) &lt;&lt; ?? ; ) </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:182</div></div>
<div class="ttc" id="classilang_1_1_verilog_analyzer_html_ab05d74a5040a064352bbdf66ba6dea5e"><div class="ttname"><a href="classilang_1_1_verilog_analyzer.html#ab05d74a5040a064352bbdf66ba6dea5e">ilang::VerilogAnalyzer::vlg_include_path</a></div><div class="ttdeci">path_vec_t vlg_include_path</div><div class="ttdoc">include path for all verilog modules </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:108</div></div>
<div class="ttc" id="classilang_1_1_signal_info_port_html"><div class="ttname"><a href="classilang_1_1_signal_info_port.html">ilang::SignalInfoPort</a></div><div class="ttdoc">Class to convert port to signal info. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:35</div></div>
<div class="ttc" id="classilang_1_1_signal_info_wire_html"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html">ilang::SignalInfoWire</a></div><div class="ttdoc">Class to convert wire to signal info. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:67</div></div>
<div class="ttc" id="classilang_1_1_signal_info_wire_html_acb46aedf60a580ae4ff4f1e295fff1f0"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html#acb46aedf60a580ae4ff4f1e295fff1f0">ilang::SignalInfoWire::get_def</a></div><div class="ttdeci">ast_net_declaration * get_def()</div><div class="ttdoc">Return its definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:79</div></div>
<div class="ttc" id="classilang_1_1_signal_info_wire_html_abb2662053ef53eecb780ae437ff57136"><div class="ttname"><a href="classilang_1_1_signal_info_wire.html#abb2662053ef53eecb780ae437ff57136">ilang::SignalInfoWire::_def</a></div><div class="ttdeci">ast_net_declaration * _def</div><div class="ttdoc">Stores its own definition. </div><div class="ttdef"><b>Definition:</b> verilog_analysis.h:70</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
