{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637262133924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637262133924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 14:02:13 2021 " "Processing started: Thu Nov 18 14:02:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637262133924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262133924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adder_qsys -c adder_qsys " "Command: quartus_map --read_settings_files=on --write_settings_files=off adder_qsys -c adder_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262133924 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Analysis & Synthesis" 0 -1 1637262135782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "adder/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "adder/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "adder/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "adder/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "adder/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "adder/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "adder/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155782 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "adder/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "adder/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_output_y.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_output_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_output_y " "Found entity 1: adder_output_y" {  } { { "adder/synthesis/submodules/adder_output_y.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_output_y.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_onchip_memory2_0 " "Found entity 1: adder_onchip_memory2_0" {  } { { "adder/synthesis/submodules/adder_onchip_memory2_0.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor_cpu_test_bench " "Found entity 1: adder_nios2_processor_cpu_test_bench" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor_cpu_debug_slave_wrapper " "Found entity 1: adder_nios2_processor_cpu_debug_slave_wrapper" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor_cpu_debug_slave_tck " "Found entity 1: adder_nios2_processor_cpu_debug_slave_tck" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor_cpu_debug_slave_sysclk " "Found entity 1: adder_nios2_processor_cpu_debug_slave_sysclk" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file adder/synthesis/submodules/adder_nios2_processor_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor_cpu_register_bank_a_module " "Found entity 1: adder_nios2_processor_cpu_register_bank_a_module" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_nios2_processor_cpu_register_bank_b_module " "Found entity 2: adder_nios2_processor_cpu_register_bank_b_module" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "3 adder_nios2_processor_cpu_nios2_oci_debug " "Found entity 3: adder_nios2_processor_cpu_nios2_oci_debug" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "4 adder_nios2_processor_cpu_nios2_oci_break " "Found entity 4: adder_nios2_processor_cpu_nios2_oci_break" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "5 adder_nios2_processor_cpu_nios2_oci_xbrk " "Found entity 5: adder_nios2_processor_cpu_nios2_oci_xbrk" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "6 adder_nios2_processor_cpu_nios2_oci_dbrk " "Found entity 6: adder_nios2_processor_cpu_nios2_oci_dbrk" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "7 adder_nios2_processor_cpu_nios2_oci_itrace " "Found entity 7: adder_nios2_processor_cpu_nios2_oci_itrace" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "8 adder_nios2_processor_cpu_nios2_oci_td_mode " "Found entity 8: adder_nios2_processor_cpu_nios2_oci_td_mode" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "9 adder_nios2_processor_cpu_nios2_oci_dtrace " "Found entity 9: adder_nios2_processor_cpu_nios2_oci_dtrace" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "10 adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "11 adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "12 adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "13 adder_nios2_processor_cpu_nios2_oci_fifo " "Found entity 13: adder_nios2_processor_cpu_nios2_oci_fifo" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "14 adder_nios2_processor_cpu_nios2_oci_pib " "Found entity 14: adder_nios2_processor_cpu_nios2_oci_pib" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "15 adder_nios2_processor_cpu_nios2_oci_im " "Found entity 15: adder_nios2_processor_cpu_nios2_oci_im" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "16 adder_nios2_processor_cpu_nios2_performance_monitors " "Found entity 16: adder_nios2_processor_cpu_nios2_performance_monitors" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "17 adder_nios2_processor_cpu_nios2_avalon_reg " "Found entity 17: adder_nios2_processor_cpu_nios2_avalon_reg" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "18 adder_nios2_processor_cpu_ociram_sp_ram_module " "Found entity 18: adder_nios2_processor_cpu_ociram_sp_ram_module" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "19 adder_nios2_processor_cpu_nios2_ocimem " "Found entity 19: adder_nios2_processor_cpu_nios2_ocimem" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "20 adder_nios2_processor_cpu_nios2_oci " "Found entity 20: adder_nios2_processor_cpu_nios2_oci" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""} { "Info" "ISGN_ENTITY_NAME" "21 adder_nios2_processor_cpu " "Found entity 21: adder_nios2_processor_cpu" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_nios2_processor.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_nios2_processor.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_nios2_processor " "Found entity 1: adder_nios2_processor" {  } { { "adder/synthesis/submodules/adder_nios2_processor.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_rsp_mux_001 " "Found entity 1: adder_mm_interconnect_0_rsp_mux_001" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_rsp_mux " "Found entity 1: adder_mm_interconnect_0_rsp_mux" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_rsp_demux_002 " "Found entity 1: adder_mm_interconnect_0_rsp_demux_002" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155875 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_router_004_default_decode " "Found entity 1: adder_mm_interconnect_0_router_004_default_decode" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155891 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_mm_interconnect_0_router_004 " "Found entity 2: adder_mm_interconnect_0_router_004" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_router_002_default_decode " "Found entity 1: adder_mm_interconnect_0_router_002_default_decode" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155891 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_mm_interconnect_0_router_002 " "Found entity 2: adder_mm_interconnect_0_router_002" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_router_001_default_decode " "Found entity 1: adder_mm_interconnect_0_router_001_default_decode" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_mm_interconnect_0_router_001 " "Found entity 2: adder_mm_interconnect_0_router_001" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel adder_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel adder_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at adder_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_router_default_decode " "Found entity 1: adder_mm_interconnect_0_router_default_decode" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""} { "Info" "ISGN_ENTITY_NAME" "2 adder_mm_interconnect_0_router " "Found entity 2: adder_mm_interconnect_0_router" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_cmd_mux_002 " "Found entity 1: adder_mm_interconnect_0_cmd_mux_002" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_cmd_mux " "Found entity 1: adder_mm_interconnect_0_cmd_mux" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_cmd_demux_001 " "Found entity 1: adder_mm_interconnect_0_cmd_demux_001" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_cmd_demux " "Found entity 1: adder_mm_interconnect_0_cmd_demux" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0_avalon_st_adapter " "Found entity 1: adder_mm_interconnect_0_avalon_st_adapter" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_mm_interconnect_0 " "Found entity 1: adder_mm_interconnect_0" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder_irq_mapper " "Found entity 1: adder_irq_mapper" {  } { { "adder/synthesis/submodules/adder_irq_mapper.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/submodules/adder_input_1.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/submodules/adder_input_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_input_1 " "Found entity 1: adder_input_1" {  } { { "adder/synthesis/submodules/adder_input_1.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_input_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155954 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder/synthesis/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder/synthesis/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder/synthesis/adder.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262155954 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262155954 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adder " "Elaborating entity \"adder\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1637262156360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_input_1 adder_input_1:input_1 " "Elaborating entity \"adder_input_1\" for hierarchy \"adder_input_1:input_1\"" {  } { { "adder/synthesis/adder.v" "input_1" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262156486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor adder_nios2_processor:nios2_processor " "Elaborating entity \"adder_nios2_processor\" for hierarchy \"adder_nios2_processor:nios2_processor\"" {  } { { "adder/synthesis/adder.v" "nios2_processor" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262156517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu " "Elaborating entity \"adder_nios2_processor_cpu\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor.v" "cpu" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262156578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_test_bench adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_test_bench:the_adder_nios2_processor_cpu_test_bench " "Elaborating entity \"adder_nios2_processor_cpu_test_bench\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_test_bench:the_adder_nios2_processor_cpu_test_bench\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_test_bench" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262156766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_register_bank_a_module adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a " "Elaborating entity \"adder_nios2_processor_cpu_register_bank_a_module\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "adder_nios2_processor_cpu_register_bank_a" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 4061 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262156782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_altsyncram" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157000 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157064 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157064 ""}  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637262157064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_msi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_msi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_msi1 " "Found entity 1: altsyncram_msi1" {  } { { "db/altsyncram_msi1.tdf" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/altsyncram_msi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262157203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262157203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_msi1 adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated " "Elaborating entity \"altsyncram_msi1\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_a_module:adder_nios2_processor_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_msi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_register_bank_b_module adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b " "Elaborating entity \"adder_nios2_processor_cpu_register_bank_b_module\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_register_bank_b_module:adder_nios2_processor_cpu_register_bank_b\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "adder_nios2_processor_cpu_register_bank_b" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 4079 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157236 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 4575 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_debug adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_debug\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_debug" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157454 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157485 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_debug:the_adder_nios2_processor_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262157485 ""}  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637262157485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_break adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_break\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_break:the_adder_nios2_processor_cpu_nios2_oci_break\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_break" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_xbrk adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_xbrk\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_xbrk:the_adder_nios2_processor_cpu_nios2_oci_xbrk\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_xbrk" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_dbrk adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_dbrk\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dbrk:the_adder_nios2_processor_cpu_nios2_oci_dbrk\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_dbrk" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_itrace adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_itrace\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_itrace:the_adder_nios2_processor_cpu_nios2_oci_itrace\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_itrace" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_dtrace adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_dtrace\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_dtrace" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262157891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_td_mode adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace\|adder_nios2_processor_cpu_nios2_oci_td_mode:adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_td_mode\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_dtrace:the_adder_nios2_processor_cpu_nios2_oci_dtrace\|adder_nios2_processor_cpu_nios2_oci_td_mode:adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "adder_nios2_processor_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_fifo adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_fifo\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_fifo" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt:the_adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158235 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_fifo:the_adder_nios2_processor_cpu_nios2_oci_fifo\|adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc:the_adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_pib adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_pib:the_adder_nios2_processor_cpu_nios2_oci_pib " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_pib\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_pib:the_adder_nios2_processor_cpu_nios2_oci_pib\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_pib" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_oci_im adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im " "Elaborating entity \"adder_nios2_processor_cpu_nios2_oci_im\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_oci_im:the_adder_nios2_processor_cpu_nios2_oci_im\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_oci_im" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_avalon_reg adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg " "Elaborating entity \"adder_nios2_processor_cpu_nios2_avalon_reg\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_avalon_reg:the_adder_nios2_processor_cpu_nios2_avalon_reg\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_avalon_reg" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_nios2_ocimem adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem " "Elaborating entity \"adder_nios2_processor_cpu_nios2_ocimem\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_nios2_ocimem" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_ociram_sp_ram_module adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram " "Elaborating entity \"adder_nios2_processor_cpu_ociram_sp_ram_module\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "adder_nios2_processor_cpu_ociram_sp_ram" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_altsyncram" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158625 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158704 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262158719 ""}  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637262158719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qid1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qid1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qid1 " "Found entity 1: altsyncram_qid1" {  } { { "db/altsyncram_qid1.tdf" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/altsyncram_qid1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262158813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262158813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qid1 adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated " "Elaborating entity \"altsyncram_qid1\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_nios2_ocimem:the_adder_nios2_processor_cpu_nios2_ocimem\|adder_nios2_processor_cpu_ociram_sp_ram_module:adder_nios2_processor_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_qid1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_debug_slave_wrapper adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper " "Elaborating entity \"adder_nios2_processor_cpu_debug_slave_wrapper\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu.v" "the_adder_nios2_processor_cpu_debug_slave_wrapper" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_debug_slave_tck adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck " "Elaborating entity \"adder_nios2_processor_cpu_debug_slave_tck\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|adder_nios2_processor_cpu_debug_slave_tck:the_adder_nios2_processor_cpu_debug_slave_tck\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "the_adder_nios2_processor_cpu_debug_slave_tck" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_nios2_processor_cpu_debug_slave_sysclk adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk " "Elaborating entity \"adder_nios2_processor_cpu_debug_slave_sysclk\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|adder_nios2_processor_cpu_debug_slave_sysclk:the_adder_nios2_processor_cpu_debug_slave_sysclk\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "the_adder_nios2_processor_cpu_debug_slave_sysclk" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262158985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "adder_nios2_processor_cpu_debug_slave_phy" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262159125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\"" {  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262159141 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy " "Instantiated megafunction \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262159141 ""}  } { { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637262159141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262159141 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_nios2_processor_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262159157 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262160501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|adder_nios2_processor_cpu_nios2_oci:the_adder_nios2_processor_cpu_nios2_oci\|adder_nios2_processor_cpu_debug_slave_wrapper:the_adder_nios2_processor_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:adder_nios2_processor_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262160750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_onchip_memory2_0 adder_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"adder_onchip_memory2_0\" for hierarchy \"adder_onchip_memory2_0:onchip_memory2_0\"" {  } { { "adder/synthesis/adder.v" "onchip_memory2_0" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262160829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262160892 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "adder/synthesis/submodules/adder_onchip_memory2_0.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262160985 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file adder_onchip_memory2_0.hex " "Parameter \"init_file\" = \"adder_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4093 " "Parameter \"maximum_depth\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4093 " "Parameter \"numwords_a\" = \"4093\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1637262160985 ""}  } { { "adder/synthesis/submodules/adder_onchip_memory2_0.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1637262160985 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_a4n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_a4n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_a4n1 " "Found entity 1: altsyncram_a4n1" {  } { { "db/altsyncram_a4n1.tdf" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/altsyncram_a4n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262161063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262161063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_a4n1 adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a4n1:auto_generated " "Elaborating entity \"altsyncram_a4n1\" for hierarchy \"adder_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_a4n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_output_y adder_output_y:output_y " "Elaborating entity \"adder_output_y\" for hierarchy \"adder_output_y:output_y\"" {  } { { "adder/synthesis/adder.v" "output_y" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0 adder_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"adder_mm_interconnect_0\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\"" {  } { { "adder/synthesis/adder.v" "mm_interconnect_0" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_data_master_translator\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_data_master_translator" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 474 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_processor_instruction_master_translator\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_instruction_master_translator" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_processor_debug_mem_slave_translator\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_translator" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 598 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:input_1_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:input_1_s1_translator\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "input_1_s1_translator" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_data_master_agent\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_data_master_agent" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 935 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262161985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_processor_instruction_master_agent\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_instruction_master_agent" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1016 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_agent" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:nios2_processor_debug_mem_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "adder/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo adder_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_processor_debug_mem_slave_agent_rsp_fifo\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "nios2_processor_debug_mem_slave_agent_rsp_fifo" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router:router " "Elaborating entity \"adder_mm_interconnect_0_router\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router:router\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "router" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1657 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_default_decode adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router:router\|adder_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"adder_mm_interconnect_0_router_default_decode\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router:router\|adder_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_001 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"adder_mm_interconnect_0_router_001\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_001:router_001\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "router_001" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162375 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_001_default_decode adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_001:router_001\|adder_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"adder_mm_interconnect_0_router_001_default_decode\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_001:router_001\|adder_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162391 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_002 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"adder_mm_interconnect_0_router_002\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_002:router_002\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "router_002" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1689 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162406 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_002_default_decode adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_002:router_002\|adder_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"adder_mm_interconnect_0_router_002_default_decode\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_002:router_002\|adder_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_002.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_004 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"adder_mm_interconnect_0_router_004\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_004:router_004\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "router_004" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_router_004_default_decode adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_004:router_004\|adder_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"adder_mm_interconnect_0_router_004_default_decode\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_router_004:router_004\|adder_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_router_004.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_cmd_demux adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"adder_mm_interconnect_0_cmd_demux\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162500 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_cmd_demux_001 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"adder_mm_interconnect_0_cmd_demux_001\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1817 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_cmd_mux adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"adder_mm_interconnect_0_cmd_mux\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162672 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adder/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_cmd_mux_002 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"adder_mm_interconnect_0_cmd_mux_002\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1880 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_rsp_demux_002 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"adder_mm_interconnect_0_rsp_demux_002\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 1977 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_rsp_mux adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"adder_mm_interconnect_0_rsp_mux\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 2052 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "adder/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_rsp_mux_001 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"adder_mm_interconnect_0_rsp_mux_001\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_avalon_st_adapter adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"adder_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0.v" 2104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0 adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"adder_mm_interconnect_0:mm_interconnect_0\|adder_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|adder_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/adder_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_irq_mapper adder_irq_mapper:irq_mapper " "Elaborating entity \"adder_irq_mapper\" for hierarchy \"adder_irq_mapper:irq_mapper\"" {  } { { "adder/synthesis/adder.v" "irq_mapper" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262162985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "adder/synthesis/adder.v" "rst_controller" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/adder.v" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262163001 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "adder/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262163032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "adder/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/adder/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262163032 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637262164720 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2021.11.18.14:02:51 Progress: Loading slddf70d03d/alt_sld_fab_wrapper_hw.tcl " "2021.11.18.14:02:51 Progress: Loading slddf70d03d/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262172001 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262176438 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262176750 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180136 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180355 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180573 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180839 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262180854 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1637262181761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf70d03d/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slddf70d03d/alt_sld_fab.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182277 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182573 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/db/ip/slddf70d03d/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637262182730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262182730 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1637262186652 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262188073 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637262189183 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/output_files/adder_qsys.map.smsg " "Generated suppressed messages file C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/output_files/adder_qsys.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262189652 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1637262191229 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1637262191229 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1403 " "Implemented 1403 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1637262191574 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1637262191574 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1261 " "Implemented 1261 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1637262191574 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1637262191574 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1637262191574 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4932 " "Peak virtual memory: 4932 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637262191635 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 14:03:11 2021 " "Processing ended: Thu Nov 18 14:03:11 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637262191635 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:58 " "Elapsed time: 00:00:58" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637262191635 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:12 " "Total CPU time (on all processors): 00:01:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637262191635 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1637262191635 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1637262195699 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637262195699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 14:03:14 2021 " "Processing started: Thu Nov 18 14:03:14 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637262195699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1637262195699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off adder_qsys -c adder_qsys " "Command: quartus_fit --read_settings_files=off --write_settings_files=off adder_qsys -c adder_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1637262195699 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1637262196089 ""}
{ "Info" "0" "" "Project  = adder_qsys" {  } {  } 0 0 "Project  = adder_qsys" 0 0 "Fitter" 0 0 1637262196089 ""}
{ "Info" "0" "" "Revision = adder_qsys" {  } {  } 0 0 "Revision = adder_qsys" 0 0 "Fitter" 0 0 1637262196089 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Fitter" 0 -1 1637262196448 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "adder_qsys 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"adder_qsys\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1637262196510 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637262196636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1637262196636 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1637262197433 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1637262197495 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1637262197808 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1637262197855 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "9 9 " "No exact pin location assignment(s) for 9 pins of 9 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1637262198231 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1637262206480 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_clk~inputCLKENA0 820 global CLKCTRL_G12 " "clk_clk~inputCLKENA0 with 820 fanout uses global clock CLKCTRL_G12" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1637262206636 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1637262206636 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262206636 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1637262206682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637262206682 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1637262206682 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1637262206698 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1637262206698 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1637262206698 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637262208324 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1637262208324 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adder_qsys.sdc " "Synopsys Design Constraints File file not found: 'adder_qsys.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1637262208339 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] clk_clk " "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637262208354 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1637262208354 "|adder|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1637262208370 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1637262208370 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1637262208370 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637262208370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637262208370 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1637262208370 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1637262208370 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1637262208527 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1637262208543 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1637262208543 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262208746 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1637262219027 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1637262219714 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:10 " "Fitter placement preparation operations ending: elapsed time is 00:00:10" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262229370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1637262235854 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1637262243480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:08 " "Fitter placement operations ending: elapsed time is 00:00:08" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262243480 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1637262275916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "12 X11_Y0 X22_Y11 " "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11" {  } { { "loc" "" { Generic "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/" { { 1 { 0 "Router estimated peak interconnect usage is 12% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11"} { { 12 { 0 ""} 11 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1637262297917 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1637262297917 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1637262305807 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1637262305807 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262305869 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 2.20 " "Total time spent on timing analysis during the Fitter is 2.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1637262314620 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637262314870 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637262318277 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1637262318277 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1637262320916 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:14 " "Fitter post-fit operations ending: elapsed time is 00:00:14" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1637262328214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/output_files/adder_qsys.fit.smsg " "Generated suppressed messages file C:/Users/Viranch Bateriwala/Desktop/CV_SOC_UART_project/adder/output_files/adder_qsys.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1637262329620 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5724 " "Peak virtual memory: 5724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637262332166 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 14:05:32 2021 " "Processing ended: Thu Nov 18 14:05:32 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637262332166 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:02:18 " "Elapsed time: 00:02:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637262332166 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:02:05 " "Total CPU time (on all processors): 00:02:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637262332166 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1637262332166 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1637262338635 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637262338635 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 14:05:38 2021 " "Processing started: Thu Nov 18 14:05:38 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637262338635 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1637262338635 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off adder_qsys -c adder_qsys " "Command: quartus_asm --read_settings_files=off --write_settings_files=off adder_qsys -c adder_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1637262338635 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1637262353995 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637262354900 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 14:05:54 2021 " "Processing ended: Thu Nov 18 14:05:54 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637262354900 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637262354900 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637262354900 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1637262354900 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1637262356198 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1637262358682 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 Patches 1.02i SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637262358682 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 18 14:05:57 2021 " "Processing started: Thu Nov 18 14:05:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637262358682 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1637262358682 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta adder_qsys -c adder_qsys " "Command: quartus_sta adder_qsys -c adder_qsys" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1637262358682 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1637262359338 ""}
{ "Warning" "WQCU_SERIAL_COMPILE_DETECTED_MULTIPLE_PROCESSORS" "2 " "User specified to use only one processors but 2 processors were detected which could be used to decrease run time." {  } {  } 0 12473 "User specified to use only one processors but %1!i! processors were detected which could be used to decrease run time." 0 0 "Timing Analyzer" 0 -1 1637262361197 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262361308 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262361308 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1637262362229 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1637262362229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "adder_qsys.sdc " "Synopsys Design Constraints File file not found: 'adder_qsys.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1637262362229 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] clk_clk " "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637262362245 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637262362245 "|adder|clk_clk"}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1637262362262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262362338 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1637262362353 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637262362385 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 11.948 " "Worst-case setup slack is 11.948" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362526 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   11.948               0.000 altera_reserved_tck  " "   11.948               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362526 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262362526 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.146 " "Worst-case hold slack is 0.146" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.146               0.000 altera_reserved_tck  " "    0.146               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262362541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.588 " "Worst-case recovery slack is 30.588" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362605 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.588               0.000 altera_reserved_tck  " "   30.588               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362605 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262362605 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.804 " "Worst-case removal slack is 0.804" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.804               0.000 altera_reserved_tck  " "    0.804               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262362651 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.771 " "Worst-case minimum pulse width slack is 15.771" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.771               0.000 altera_reserved_tck  " "   15.771               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262362651 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262362651 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.495 ns " "Worst Case Available Settling Time: 62.495 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262362761 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262362761 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637262362791 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637262362948 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637262370823 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] clk_clk " "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637262370994 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637262370994 "|adder|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262371104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 12.039 " "Worst-case setup slack is 12.039" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371120 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   12.039               0.000 altera_reserved_tck  " "   12.039               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371120 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262371120 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.132 " "Worst-case hold slack is 0.132" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.132               0.000 altera_reserved_tck  " "    0.132               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262371135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 30.686 " "Worst-case recovery slack is 30.686" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.686               0.000 altera_reserved_tck  " "   30.686               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262371135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.765 " "Worst-case removal slack is 0.765" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371150 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.765               0.000 altera_reserved_tck  " "    0.765               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371150 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262371150 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.792 " "Worst-case minimum pulse width slack is 15.792" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.792               0.000 altera_reserved_tck  " "   15.792               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262371166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262371166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 62.559 ns " "Worst Case Available Settling Time: 62.559 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262371229 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262371229 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1637262371244 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1637262371557 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1637262380072 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] clk_clk " "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637262380291 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637262380291 "|adder|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262380432 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.029 " "Worst-case setup slack is 14.029" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380447 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.029               0.000 altera_reserved_tck  " "   14.029               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380447 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262380447 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.042 " "Worst-case hold slack is 0.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.042               0.000 altera_reserved_tck  " "    0.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262380480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.383 " "Worst-case recovery slack is 31.383" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.383               0.000 altera_reserved_tck  " "   31.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380480 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262380480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.401 " "Worst-case removal slack is 0.401" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.401               0.000 altera_reserved_tck  " "    0.401               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262380494 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.757 " "Worst-case minimum pulse width slack is 15.757" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.757               0.000 altera_reserved_tck  " "   15.757               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262380494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262380494 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.778 ns " "Worst Case Available Settling Time: 63.778 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262380557 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262380557 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1637262380557 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_clk " "Node: clk_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] clk_clk " "Register adder_nios2_processor:nios2_processor\|adder_nios2_processor_cpu:cpu\|W_alu_result\[5\] is being clocked by clk_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1637262380963 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1637262380963 "|adder|clk_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262381103 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.307 " "Worst-case setup slack is 14.307" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381275 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.307               0.000 altera_reserved_tck  " "   14.307               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381275 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262381275 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.027 " "Worst-case hold slack is 0.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.027               0.000 altera_reserved_tck  " "    0.027               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262381307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 31.565 " "Worst-case recovery slack is 31.565" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.565               0.000 altera_reserved_tck  " "   31.565               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381307 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262381307 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.351 " "Worst-case removal slack is 0.351" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381338 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351               0.000 altera_reserved_tck  " "    0.351               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381338 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262381338 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 15.783 " "Worst-case minimum pulse width slack is 15.783" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381417 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.783               0.000 altera_reserved_tck  " "   15.783               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1637262381417 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1637262381417 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 63.970 ns " "Worst Case Available Settling Time: 63.970 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1637262381526 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1637262381526 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637262384791 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1637262384791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5091 " "Peak virtual memory: 5091 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637262384995 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 18 14:06:24 2021 " "Processing ended: Thu Nov 18 14:06:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637262384995 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637262384995 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637262384995 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637262384995 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 14 s " "Quartus Prime Full Compilation was successful. 0 errors, 14 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1637262385963 ""}
