============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.20 - 15.20-p004_1
  Generated on:           Aug 05 2024  11:52:06 am
  Module:                 asynchronous_fifo
  Wireload mode:          top
  Area mode:              timing library
============================================================


Path 1: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[0]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[0]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[0] (P)     clk1->dout1[0] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[0]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 2: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[1]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[1]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[1] (P)     clk1->dout1[1] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[1]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 3: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[2]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[2]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[2] (P)     clk1->dout1[2] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[2]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 4: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[3]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[3]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[3] (P)     clk1->dout1[3] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[3]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 5: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[4]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[4]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[4] (P)     clk1->dout1[4] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[4]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 6: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[5]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[5]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[5] (P)     clk1->dout1[5] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[5]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 7: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[6]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[6]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[6] (P)     clk1->dout1[6] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[6]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 8: VIOLATED (-376 ps) Late External Delay Assertion at pin data_out[7]
     Startpoint: (F) fifom/RAM/clk1
          Clock: (F) rclk
       Endpoint: (R) data_out[7]
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000         1000     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000         1000     
                                              
      Output Delay:-    1000                  
       Uncertainty:-      20                  
     Required Time:=     980                  
      Launch Clock:-    1000                  
         Data Path:-     356                  
             Slack:=    -376                  

#-------------------------------------------------------------------------------------------------------------------
#   Timing Point     Flags        Arc       Edge               Cell                 Fanout Load Trans Delay Arrival 
#                                                                                          (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------------------------
  fifom/RAM/clk1     -       -              F     (arrival)                             26    -     0     -    1000 
  fifom/RAM/dout1[7] (P)     clk1->dout1[7] R     sky130_sram_1kbyte_1rw1r_8x1024_8      1  0.3     1   355    1355 
  data_out[7]        -       -              R     (port)                                 -    -     -     0    1356 
#-------------------------------------------------------------------------------------------------------------------

(P) : Instance is preserved



Path 9: MET (4 ps) Setup Check with Pin rptr_h/empty_reg/CLK->D
     Startpoint: (R) r_en
          Clock: (R) rclk
       Endpoint: (F) rptr_h/empty_reg/D
          Clock: (R) rclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     294                  
       Uncertainty:-      20                  
     Required Time:=    1686                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     682                  
             Slack:=       4                  

#---------------------------------------------------------------------------------------------------
#   Timing Point     Flags    Arc   Edge           Cell             Fanout Load Trans Delay Arrival 
#                                                                          (fF)  (ps)  (ps)   (ps)  
#---------------------------------------------------------------------------------------------------
  r_en               -       -      R     (arrival)                      8 25.4     0     0    1000 
  rptr_h/g475/Y      -       A->Y   F     sky130_fd_sc_hd__nand2_1       2  6.9    58    53    1053 
  rptr_h/g469/Y      -       A->Y   R     sky130_fd_sc_hd__nand2_1       1  4.8    64    75    1128 
  rptr_h/g467/Y      -       B1->Y  F     sky130_fd_sc_hd__o21ai_2       4 11.4    63    82    1210 
  rptr_h/g463/X      -       A->X   F     sky130_fd_sc_hd__xor2_1        3  6.2    82   183    1392 
  rptr_h/g117/Y      -       A_N->Y F     sky130_fd_sc_hd__nand2b_1      1  2.5    41   152    1544 
  rptr_h/g112/Y      -       D->Y   R     sky130_fd_sc_hd__nand4_1       1  2.8    70    85    1629 
  rptr_h/g111/Y      -       A->Y   F     sky130_fd_sc_hd__nor2_1        1  2.1    27    50    1678 
  rptr_h/empty_reg/D -       -      F     sky130_fd_sc_hd__sdfstp_1      1    -     -     4    1682 
#---------------------------------------------------------------------------------------------------



Path 10: MET (8 ps) Setup Check with Pin wptr_h/full_reg/CLK->D
     Startpoint: (F) w_en
          Clock: (R) wclk
       Endpoint: (F) wptr_h/full_reg/D
          Clock: (R) wclk

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
             Setup:-     124                  
       Uncertainty:-      20                  
     Required Time:=    1856                  
      Launch Clock:-       0                  
       Input Delay:-    1000                  
         Data Path:-     849                  
             Slack:=       8                  

#----------------------------------------------------------------------------------------------------
#   Timing Point    Flags    Arc    Edge            Cell             Fanout Load Trans Delay Arrival 
#                                                                           (fF)  (ps)  (ps)   (ps)  
#----------------------------------------------------------------------------------------------------
  w_en              -       -       F     (arrival)                       5 19.3     0     0    1000 
  wptr_h/g454/Y     -       A->Y    R     sky130_fd_sc_hd__nand2_2        2  9.8    70    60    1060 
  wptr_h/g452/Y     -       A->Y    F     sky130_fd_sc_hd__inv_2          1  2.6    19    35    1095 
  wptr_h/g449/Y     -       A->Y    R     sky130_fd_sc_hd__nand2_1        2  5.4    70    64    1159 
  wptr_h/g444/Y     -       B->Y    F     sky130_fd_sc_hd__nor2_1         1  2.5    36    44    1203 
  wptr_h/g550/X     -       B1->X   F     sky130_fd_sc_hd__a21o_2         4 11.7    57   213    1416 
  wptr_h/g36/Y      -       A->Y    R     sky130_fd_sc_hd__inv_2          2  5.6    36    60    1476 
  wptr_h/g35/Y      -       A2_N->Y R     sky130_fd_sc_hd__o2bb2ai_1      2  7.0   187   132    1608 
  wptr_h/g2/X       -       B->X    R     sky130_fd_sc_hd__xor2_1         1  2.9   116   167    1774 
  wptr_h/g248/Y     -       A->Y    F     sky130_fd_sc_hd__nor3_1         1  2.2    43    70    1845 
  wptr_h/full_reg/D -       -       F     sky130_fd_sc_hd__dfrtp_1        1    -     -     4    1849 
#----------------------------------------------------------------------------------------------------

