$date
	Thu Jan 10 21:56:05 2019
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module imm_gen_tb $end
$var wire 64 ! imm_out [63:0] $end
$var reg 1 " clk $end
$var reg 12 # imm_in [11:0] $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 12 $ imm_in [11:0] $end
$var reg 64 % imm_out [63:0] $end
$var integer 32 & i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
bx $
bx #
x"
bx !
$end
#1
b1000000 &
#2
b1000000 &
#3
b1000000 &
#4
b1000000 &
#5
b1000000 &
#6
b1000000 &
#7
b1000000 &
#8
b1000000 &
#9
b1000000 &
#10
b1000000 &
b11110010101 !
b11110010101 %
b11110010101 #
b11110010101 $
#11
b1000000 &
#12
b1000000 &
#13
b1000000 &
#14
b1000000 &
#15
b1000000 &
#16
b1000000 &
#17
b1000000 &
#18
b1000000 &
#19
b1000000 &
#20
b1000000 &
b1111111111111111111111111111111111111111111111111111101110010101 !
b1111111111111111111111111111111111111111111111111111101110010101 %
b101110010101 #
b101110010101 $
#21
b1000000 &
#22
b1000000 &
#23
b1000000 &
#24
b1000000 &
#25
b1000000 &
#26
b1000000 &
#27
b1000000 &
#28
b1000000 &
#29
b1000000 &
#30
b1000000 &
b1111111111111111111111111111111111111111111111111111101010010101 !
b1111111111111111111111111111111111111111111111111111101010010101 %
b101010010101 #
b101010010101 $
#31
b1000000 &
#32
b1000000 &
#33
b1000000 &
#34
b1000000 &
#35
b1000000 &
#36
b1000000 &
#37
b1000000 &
#38
b1000000 &
#39
b1000000 &
#40
b1000000 &
b1110010101 !
b1110010101 %
b1110010101 #
b1110010101 $
#41
b1000000 &
#42
b1000000 &
#43
b1000000 &
#44
b1000000 &
#45
b1000000 &
#46
b1000000 &
#47
b1000000 &
#48
b1000000 &
#49
b1000000 &
#50
b1000000 &
