// Generated by CIRCT unknown git version
module mc8051_core(	// file.cleaned.mlir:2:3
  input         clk,	// file.cleaned.mlir:2:29
                reset,	// file.cleaned.mlir:2:43
  input  [7:0]  rom_data_i,	// file.cleaned.mlir:2:59
                ram_data_i,	// file.cleaned.mlir:2:80
  input         int0_i,	// file.cleaned.mlir:2:101
                int1_i,	// file.cleaned.mlir:2:118
                all_t0_i,	// file.cleaned.mlir:2:135
                all_t1_i,	// file.cleaned.mlir:2:154
                all_rxd_i,	// file.cleaned.mlir:2:173
  input  [7:0]  p0_i,	// file.cleaned.mlir:2:193
                p1_i,	// file.cleaned.mlir:2:208
                p2_i,	// file.cleaned.mlir:2:223
                p3_i,	// file.cleaned.mlir:2:238
                datax_i,	// file.cleaned.mlir:2:253
  output [7:0]  p0_o,	// file.cleaned.mlir:2:272
                p1_o,	// file.cleaned.mlir:2:287
                p2_o,	// file.cleaned.mlir:2:302
                p3_o,	// file.cleaned.mlir:2:317
  output        all_rxd_o,	// file.cleaned.mlir:2:332
                all_txd_o,	// file.cleaned.mlir:2:352
                all_rxdwr_o,	// file.cleaned.mlir:2:372
  output [15:0] rom_adr_o,	// file.cleaned.mlir:2:394
  output [7:0]  ram_data_o,	// file.cleaned.mlir:2:415
  output [6:0]  ram_adr_o,	// file.cleaned.mlir:2:436
  output        ram_wr_o,	// file.cleaned.mlir:2:456
                ram_en_o,	// file.cleaned.mlir:2:475
  output [7:0]  datax_o,	// file.cleaned.mlir:2:494
  output [15:0] adrx_o,	// file.cleaned.mlir:2:512
  output        wrx_o	// file.cleaned.mlir:2:530
);

  assign p0_o = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign p1_o = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign p2_o = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign p3_o = 8'h20;	// file.cleaned.mlir:3:15, :8:5
  assign all_rxd_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign all_txd_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign all_rxdwr_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign rom_adr_o = 16'h0;	// file.cleaned.mlir:6:15, :8:5
  assign ram_data_o = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign ram_adr_o = 7'h0;	// file.cleaned.mlir:7:14, :8:5
  assign ram_wr_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign ram_en_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
  assign datax_o = 8'h0;	// file.cleaned.mlir:4:14, :8:5
  assign adrx_o = 16'h0;	// file.cleaned.mlir:6:15, :8:5
  assign wrx_o = 1'h0;	// file.cleaned.mlir:5:14, :8:5
endmodule

