#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Tue Nov 01 15:50:40 2016
# Process ID: 35468
# Current directory: H:/My Documents/CSE260M/lab2/lab_2_wines.runs/synth_1
# Command line: vivado.exe -log lab_2_src.vds -mode batch -messageDb vivado.pb -notrace -source lab_2_src.tcl
# Log file: H:/My Documents/CSE260M/lab2/lab_2_wines.runs/synth_1/lab_2_src.vds
# Journal file: H:/My Documents/CSE260M/lab2/lab_2_wines.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab_2_src.tcl -notrace
Command: synth_design -top lab_2_src -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 18368 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 310.781 ; gain = 100.652
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab_2_src' [H:/My Documents/CSE260M/lab2/lab_2_wines.srcs/sources_1/new/lab_2_src.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'lab_2_src' (1#1) [H:/My Documents/CSE260M/lab2/lab_2_wines.srcs/sources_1/new/lab_2_src.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 347.332 ; gain = 137.203
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 347.332 ; gain = 137.203
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [H:/My Documents/CSE260M/lab2/lab_2_wines.srcs/constrs_1/new/lab_2_const.xdc]
Finished Parsing XDC File [H:/My Documents/CSE260M/lab2/lab_2_wines.srcs/constrs_1/new/lab_2_const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [H:/My Documents/CSE260M/lab2/lab_2_wines.srcs/constrs_1/new/lab_2_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab_2_src_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab_2_src_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 650.199 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:55 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:47 ; elapsed = 00:00:56 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab_2_src 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:56 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:48 ; elapsed = 00:00:57 . Memory (MB): peak = 650.199 ; gain = 440.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'D4_reg[0]' (FDRE) to 'D4_reg[1]'
INFO: [Synth 8-3886] merging instance 'D4_reg[1]' (FDRE) to 'D4_reg[2]'
INFO: [Synth 8-3886] merging instance 'D4_reg[2]' (FDRE) to 'D4_reg[4]'
INFO: [Synth 8-3886] merging instance 'D4_reg[3]' (FDSE) to 'D4_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\D4_reg[4] )
INFO: [Synth 8-3886] merging instance 'D4_reg[5]' (FDSE) to 'D4_reg[6]'
INFO: [Synth 8-3886] merging instance 'D4_reg[6]' (FDSE) to 'D4_reg[7]'
INFO: [Synth 8-3886] merging instance 'D4_reg[7]' (FDSE) to 'D4_reg[8]'
INFO: [Synth 8-3886] merging instance 'D4_reg[8]' (FDSE) to 'D4_reg[9]'
INFO: [Synth 8-3886] merging instance 'D4_reg[9]' (FDSE) to 'D4_reg[10]'
INFO: [Synth 8-3886] merging instance 'D4_reg[10]' (FDSE) to 'D4_reg[11]'
INFO: [Synth 8-3886] merging instance 'D4_reg[11]' (FDSE) to 'D4_reg[12]'
INFO: [Synth 8-3886] merging instance 'D4_reg[12]' (FDSE) to 'D4_reg[13]'
INFO: [Synth 8-3886] merging instance 'D4_reg[13]' (FDSE) to 'D4_reg[14]'
INFO: [Synth 8-3886] merging instance 'D4_reg[14]' (FDSE) to 'D4_reg[15]'
INFO: [Synth 8-3886] merging instance 'D4_reg[15]' (FDSE) to 'D4_reg[16]'
INFO: [Synth 8-3886] merging instance 'D4_reg[16]' (FDSE) to 'D4_reg[17]'
INFO: [Synth 8-3886] merging instance 'D4_reg[17]' (FDSE) to 'D4_reg[18]'
INFO: [Synth 8-3886] merging instance 'D4_reg[18]' (FDSE) to 'D4_reg[19]'
INFO: [Synth 8-3886] merging instance 'D4_reg[19]' (FDSE) to 'D4_reg[20]'
INFO: [Synth 8-3886] merging instance 'D4_reg[20]' (FDSE) to 'D4_reg[21]'
INFO: [Synth 8-3886] merging instance 'D4_reg[21]' (FDSE) to 'D4_reg[22]'
INFO: [Synth 8-3886] merging instance 'D4_reg[22]' (FDSE) to 'D4_reg[23]'
INFO: [Synth 8-3886] merging instance 'D4_reg[23]' (FDSE) to 'D4_reg[24]'
INFO: [Synth 8-3886] merging instance 'D4_reg[24]' (FDSE) to 'D4_reg[25]'
INFO: [Synth 8-3886] merging instance 'D4_reg[25]' (FDSE) to 'D4_reg[26]'
INFO: [Synth 8-3886] merging instance 'D4_reg[26]' (FDSE) to 'D4_reg[27]'
INFO: [Synth 8-3886] merging instance 'D4_reg[27]' (FDSE) to 'D4_reg[28]'
INFO: [Synth 8-3886] merging instance 'D4_reg[28]' (FDSE) to 'D4_reg[29]'
INFO: [Synth 8-3886] merging instance 'D4_reg[29]' (FDSE) to 'D4_reg[30]'
INFO: [Synth 8-3886] merging instance 'D4_reg[30]' (FDSE) to 'D4_reg[31]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\D4_reg[31] )
WARNING: [Synth 8-3332] Sequential element (D4_reg[31]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[30]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[29]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[28]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[27]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[26]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[25]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[24]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[23]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[22]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[21]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[20]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[19]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[18]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[17]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[16]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[15]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[14]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[13]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[12]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[11]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[10]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[9]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[8]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[7]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[6]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[5]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[4]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[3]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[2]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[1]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D4_reg[0]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D3_reg[1]) is unused and will be removed from module lab_2_src.
WARNING: [Synth 8-3332] Sequential element (D3_reg[2]) is unused and will be removed from module lab_2_src.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\D3_reg[0] )
WARNING: [Synth 8-3332] Sequential element (D3_reg[0]) is unused and will be removed from module lab_2_src.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/\D2_reg[0] )
WARNING: [Synth 8-3332] Sequential element (D2_reg[0]) is unused and will be removed from module lab_2_src.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:49 ; elapsed = 00:00:58 . Memory (MB): peak = 650.199 ; gain = 440.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/\D1_reg[0] )
WARNING: [Synth 8-3332] Sequential element (D1_reg[0]) is unused and will be removed from module lab_2_src.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 650.199 ; gain = 440.070

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:01:17 ; elapsed = 00:01:26 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    31|
|3     |LUT1   |    33|
|4     |LUT2   |    92|
|5     |LUT3   |    17|
|6     |LUT6   |     6|
|7     |FDRE   |    89|
|8     |FDSE   |    68|
|9     |IBUF   |     3|
|10    |OBUF   |    16|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   356|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:19 ; elapsed = 00:01:28 . Memory (MB): peak = 650.199 ; gain = 440.070
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:42 ; elapsed = 00:00:57 . Memory (MB): peak = 650.199 ; gain = 112.996
Synthesis Optimization Complete : Time (s): cpu = 00:01:19 ; elapsed = 00:01:29 . Memory (MB): peak = 650.199 ; gain = 440.070
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
49 Infos, 37 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:21 . Memory (MB): peak = 650.199 ; gain = 422.723
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 650.199 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Nov 01 15:52:15 2016...
