Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Tue Oct 21 13:07:57 2025
| Host         : DESKTOP-E4COIK2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_router_benchmark_timing_summary_routed.rpt -pb top_router_benchmark_timing_summary_routed.pb -rpx top_router_benchmark_timing_summary_routed.rpx -warn_on_violation
| Design       : top_router_benchmark
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  8           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.162        0.000                      0                  656        0.151        0.000                      0                  656        3.500        0.000                       0                   230  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         1.162        0.000                      0                  656        0.151        0.000                      0                  656        3.500        0.000                       0                   230  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        1.162ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.162ns  (required time - arrival time)
  Source:                 u_bench/time_cond_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/winner_onehot_latched_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.827ns  (logic 2.605ns (38.155%)  route 4.222ns (61.845%))
  Logic Levels:           12  (CARRY4=8 LUT4=3 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.766     5.840    u_bench/CLK
    SLICE_X96Y76         FDRE                                         r  u_bench/time_cond_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDRE (Prop_fdre_C_Q)         0.518     6.358 r  u_bench/time_cond_reg[2][6]/Q
                         net (fo=5, routed)           1.136     7.494    u_bench/time_cond_reg_n_0_[2][6]
    SLICE_X96Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  u_bench/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    u_bench/p_0_out_carry_i_5_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  u_bench/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_bench/p_0_out_carry_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  u_bench/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.111    u_bench/p_0_out_carry__0_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.228    u_bench/p_0_out_carry__1_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.345 r  u_bench/p_0_out_carry__2/CO[3]
                         net (fo=34, routed)          1.517     9.862    u_bench/p_0_out_carry__2_n_0
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.698    10.684    u_bench/MINSEL.minv__95[1]
    SLICE_X98Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.808    u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.321 r  u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    u_bench/MINSEL.idx1_carry_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 f  u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=4, routed)           0.871    12.543    u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X100Y82        LUT4 (Prop_lut4_I3_O)        0.124    12.667 r  u_bench/winner_onehot_latched[1]_i_1/O
                         net (fo=1, routed)           0.000    12.667    u_bench/winner_onehot_latched[1]_i_1_n_0
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.600    13.364    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[1]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)        0.077    13.829    u_bench/winner_onehot_latched_reg[1]
  -------------------------------------------------------------------
                         required time                         13.829    
                         arrival time                         -12.667    
  -------------------------------------------------------------------
                         slack                                  1.162    

Slack (MET) :             1.211ns  (required time - arrival time)
  Source:                 u_bench/time_cond_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/winner_onehot_latched_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.819ns  (logic 2.597ns (38.083%)  route 4.222ns (61.917%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.766     5.840    u_bench/CLK
    SLICE_X96Y76         FDRE                                         r  u_bench/time_cond_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDRE (Prop_fdre_C_Q)         0.518     6.358 r  u_bench/time_cond_reg[2][6]/Q
                         net (fo=5, routed)           1.136     7.494    u_bench/time_cond_reg_n_0_[2][6]
    SLICE_X96Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  u_bench/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    u_bench/p_0_out_carry_i_5_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  u_bench/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_bench/p_0_out_carry_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  u_bench/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.111    u_bench/p_0_out_carry__0_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.228    u_bench/p_0_out_carry__1_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.345 r  u_bench/p_0_out_carry__2/CO[3]
                         net (fo=34, routed)          1.517     9.862    u_bench/p_0_out_carry__2_n_0
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.698    10.684    u_bench/MINSEL.minv__95[1]
    SLICE_X98Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.808    u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.321 r  u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    u_bench/MINSEL.idx1_carry_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 f  u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=4, routed)           0.871    12.543    u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X100Y82        LUT3 (Prop_lut3_I0_O)        0.116    12.659 r  u_bench/winner_onehot_latched[2]_i_1/O
                         net (fo=1, routed)           0.000    12.659    u_bench/winner_onehot_latched[2]_i_1_n_0
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.600    13.364    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[2]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)        0.118    13.870    u_bench/winner_onehot_latched_reg[2]
  -------------------------------------------------------------------
                         required time                         13.870    
                         arrival time                         -12.659    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.282ns  (required time - arrival time)
  Source:                 u_bench/time_cond_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/winner_onehot_latched_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.711ns  (logic 2.605ns (38.815%)  route 4.106ns (61.185%))
  Logic Levels:           12  (CARRY4=8 LUT3=1 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.364ns = ( 13.364 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.766     5.840    u_bench/CLK
    SLICE_X96Y76         FDRE                                         r  u_bench/time_cond_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDRE (Prop_fdre_C_Q)         0.518     6.358 r  u_bench/time_cond_reg[2][6]/Q
                         net (fo=5, routed)           1.136     7.494    u_bench/time_cond_reg_n_0_[2][6]
    SLICE_X96Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  u_bench/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    u_bench/p_0_out_carry_i_5_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  u_bench/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_bench/p_0_out_carry_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  u_bench/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.111    u_bench/p_0_out_carry__0_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.228    u_bench/p_0_out_carry__1_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.345 r  u_bench/p_0_out_carry__2/CO[3]
                         net (fo=34, routed)          1.517     9.862    u_bench/p_0_out_carry__2_n_0
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.698    10.684    u_bench/MINSEL.minv__95[1]
    SLICE_X98Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.808    u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.321 r  u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    u_bench/MINSEL.idx1_carry_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 f  u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=4, routed)           0.755    12.427    u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X100Y82        LUT3 (Prop_lut3_I2_O)        0.124    12.551 r  u_bench/winner_onehot_latched[3]_i_2/O
                         net (fo=1, routed)           0.000    12.551    u_bench/winner_onehot_latched[3]_i_2_n_0
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.600    13.364    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[3]/C
                         clock pessimism              0.423    13.788    
                         clock uncertainty           -0.035    13.752    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)        0.081    13.833    u_bench/winner_onehot_latched_reg[3]
  -------------------------------------------------------------------
                         required time                         13.833    
                         arrival time                         -12.551    
  -------------------------------------------------------------------
                         slack                                  1.282    

Slack (MET) :             2.264ns  (required time - arrival time)
  Source:                 u_bench/time_cond_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/winner_onehot_latched_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.833ns  (logic 2.481ns (42.535%)  route 3.352ns (57.465%))
  Logic Levels:           11  (CARRY4=8 LUT4=2 LUT6=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.362ns = ( 13.362 - 8.000 ) 
    Source Clock Delay      (SCD):    5.840ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.766     5.840    u_bench/CLK
    SLICE_X96Y76         FDRE                                         r  u_bench/time_cond_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X96Y76         FDRE (Prop_fdre_C_Q)         0.518     6.358 r  u_bench/time_cond_reg[2][6]/Q
                         net (fo=5, routed)           1.136     7.494    u_bench/time_cond_reg_n_0_[2][6]
    SLICE_X96Y78         LUT4 (Prop_lut4_I0_O)        0.124     7.618 r  u_bench/p_0_out_carry_i_5/O
                         net (fo=1, routed)           0.000     7.618    u_bench/p_0_out_carry_i_5_n_0
    SLICE_X96Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     7.994 r  u_bench/p_0_out_carry/CO[3]
                         net (fo=1, routed)           0.000     7.994    u_bench/p_0_out_carry_n_0
    SLICE_X96Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.111 r  u_bench/p_0_out_carry__0/CO[3]
                         net (fo=1, routed)           0.000     8.111    u_bench/p_0_out_carry__0_n_0
    SLICE_X96Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.228 r  u_bench/p_0_out_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.228    u_bench/p_0_out_carry__1_n_0
    SLICE_X96Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.345 r  u_bench/p_0_out_carry__2/CO[3]
                         net (fo=34, routed)          1.517     9.862    u_bench/p_0_out_carry__2_n_0
    SLICE_X99Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.986 r  u_bench/MINSEL.idx1_carry_i_16/O
                         net (fo=2, routed)           0.698    10.684    u_bench/MINSEL.minv__95[1]
    SLICE_X98Y78         LUT4 (Prop_lut4_I2_O)        0.124    10.808 r  u_bench/MINSEL.idx1_carry_i_8/O
                         net (fo=1, routed)           0.000    10.808    u_bench/MINSEL.idx1_carry_i_8_n_0
    SLICE_X98Y78         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.321 r  u_bench/MINSEL.idx1_carry/CO[3]
                         net (fo=1, routed)           0.000    11.321    u_bench/MINSEL.idx1_carry_n_0
    SLICE_X98Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.438 r  u_bench/MINSEL.idx1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.438    u_bench/MINSEL.idx1_carry__0_n_0
    SLICE_X98Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.555 r  u_bench/MINSEL.idx1_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.555    u_bench/MINSEL.idx1_carry__1_n_0
    SLICE_X98Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    11.672 r  u_bench/MINSEL.idx1_carry__2/CO[3]
                         net (fo=4, routed)           0.000    11.672    u_bench/MINSEL.idx1_carry__2_n_0
    SLICE_X98Y81         FDRE                                         r  u_bench/winner_onehot_latched_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.598    13.362    u_bench/CLK
    SLICE_X98Y81         FDRE                                         r  u_bench/winner_onehot_latched_reg[0]/C
                         clock pessimism              0.423    13.786    
                         clock uncertainty           -0.035    13.750    
    SLICE_X98Y81         FDRE (Setup_fdre_C_D)        0.186    13.936    u_bench/winner_onehot_latched_reg[0]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                         -11.672    
  -------------------------------------------------------------------
                         slack                                  2.264    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/time_cond_reg[3][11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.014ns (21.754%)  route 3.647ns (78.246%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.060     9.317    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y81        LUT6 (Prop_lut6_I5_O)        0.124     9.441 r  u_bench/time_cond[3][31]_i_1/O
                         net (fo=32, routed)          1.152    10.593    u_bench/time_cond[3][31]_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][11]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X96Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.577    u_bench/time_cond_reg[3][11]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/time_cond_reg[3][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.014ns (21.754%)  route 3.647ns (78.246%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.060     9.317    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y81        LUT6 (Prop_lut6_I5_O)        0.124     9.441 r  u_bench/time_cond[3][31]_i_1/O
                         net (fo=32, routed)          1.152    10.593    u_bench/time_cond[3][31]_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][6]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X96Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.577    u_bench/time_cond_reg[3][6]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             2.984ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/time_cond_reg[3][8]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.661ns  (logic 1.014ns (21.754%)  route 3.647ns (78.246%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.060     9.317    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y81        LUT6 (Prop_lut6_I5_O)        0.124     9.441 r  u_bench/time_cond[3][31]_i_1/O
                         net (fo=32, routed)          1.152    10.593    u_bench/time_cond[3][31]_i_1_n_0
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X96Y77         FDRE                                         r  u_bench/time_cond_reg[3][8]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X96Y77         FDRE (Setup_fdre_C_CE)      -0.169    13.577    u_bench/time_cond_reg[3][8]
  -------------------------------------------------------------------
                         required time                         13.577    
                         arrival time                         -10.593    
  -------------------------------------------------------------------
                         slack                                  2.984    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/cond_cycle_acc_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.014ns (22.286%)  route 3.536ns (77.714%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.240     9.497    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y82        LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  u_bench/cond_cycle_acc[31]_i_1/O
                         net (fo=32, routed)          0.861    10.482    u_bench/cond_cycle_acc[31]_i_1_n_0
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[1]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X103Y76        FDRE (Setup_fdre_C_CE)      -0.205    13.541    u_bench/cond_cycle_acc_reg[1]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/cond_cycle_acc_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.014ns (22.286%)  route 3.536ns (77.714%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.240     9.497    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y82        LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  u_bench/cond_cycle_acc[31]_i_1/O
                         net (fo=32, routed)          0.861    10.482    u_bench/cond_cycle_acc[31]_i_1_n_0
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[3]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X103Y76        FDRE (Setup_fdre_C_CE)      -0.205    13.541    u_bench/cond_cycle_acc_reg[3]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  3.060    

Slack (MET) :             3.060ns  (required time - arrival time)
  Source:                 pwrup_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/cond_cycle_acc_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.550ns  (logic 1.014ns (22.286%)  route 3.536ns (77.714%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.358ns = ( 13.358 - 8.000 ) 
    Source Clock Delay      (SCD):    5.932ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.858     5.932    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y86        FDRE (Prop_fdre_C_Q)         0.518     6.450 r  pwrup_cnt_reg[1]/Q
                         net (fo=6, routed)           0.839     7.289    u_bench/FSM_sequential_st[2]_i_3_0[1]
    SLICE_X108Y86        LUT4 (Prop_lut4_I1_O)        0.124     7.413 f  u_bench/pwrup_cnt[7]_i_2/O
                         net (fo=4, routed)           0.300     7.713    u_bench/pwrup_cnt_reg[2]
    SLICE_X109Y86        LUT6 (Prop_lut6_I5_O)        0.124     7.837 r  u_bench/FSM_sequential_st[2]_i_4/O
                         net (fo=1, routed)           0.296     8.133    u_bench/started_once1_out
    SLICE_X109Y84        LUT4 (Prop_lut4_I2_O)        0.124     8.257 r  u_bench/FSM_sequential_st[2]_i_3/O
                         net (fo=12, routed)          1.240     9.497    u_bench/FSM_sequential_st[2]_i_3_n_0
    SLICE_X104Y82        LUT6 (Prop_lut6_I0_O)        0.124     9.621 r  u_bench/cond_cycle_acc[31]_i_1/O
                         net (fo=32, routed)          0.861    10.482    u_bench/cond_cycle_acc[31]_i_1_n_0
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  sysclk (IN)
                         net (fo=0)                   0.000     8.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.594    13.358    u_bench/CLK
    SLICE_X103Y76        FDRE                                         r  u_bench/cond_cycle_acc_reg[4]/C
                         clock pessimism              0.423    13.782    
                         clock uncertainty           -0.035    13.746    
    SLICE_X103Y76        FDRE (Setup_fdre_C_CE)      -0.205    13.541    u_bench/cond_cycle_acc_reg[4]
  -------------------------------------------------------------------
                         required time                         13.541    
                         arrival time                         -10.482    
  -------------------------------------------------------------------
                         slack                                  3.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 pwrup_cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            pwrup_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.373%)  route 0.099ns (34.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.631     1.717    sysclk_IBUF_BUFG
    SLICE_X109Y86        FDRE                                         r  pwrup_cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y86        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  pwrup_cnt_reg[0]/Q
                         net (fo=7, routed)           0.099     1.957    pwrup_cnt_reg[0]
    SLICE_X108Y86        LUT6 (Prop_lut6_I2_O)        0.045     2.002 r  pwrup_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     2.002    p_0_in__0[5]
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.900     2.242    sysclk_IBUF_BUFG
    SLICE_X108Y86        FDRE                                         r  pwrup_cnt_reg[5]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X108Y86        FDRE (Hold_fdre_C_D)         0.121     1.851    pwrup_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_bench/r_cond_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/start_b12_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.041%)  route 0.140ns (42.959%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.628     1.714    u_bench/CLK
    SLICE_X107Y81        FDRE                                         r  u_bench/r_cond_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  u_bench/r_cond_reg[1]/Q
                         net (fo=5, routed)           0.140     1.995    u_bench/u_router/start_b12_reg_0[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I2_O)        0.045     2.040 r  u_bench/u_router/start_b12_i_1/O
                         net (fo=1, routed)           0.000     2.040    u_bench/u_router/start_b12
    SLICE_X108Y82        FDRE                                         r  u_bench/u_router/start_b12_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.897     2.239    u_bench/u_router/CLK
    SLICE_X108Y82        FDRE                                         r  u_bench/u_router/start_b12_reg/C
                         clock pessimism             -0.510     1.729    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.121     1.850    u_bench/u_router/start_b12_reg
  -------------------------------------------------------------------
                         required time                         -1.850    
                         arrival time                           2.040    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 u_bench/r_cond_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/start_b10_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.693%)  route 0.142ns (43.307%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.510ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.628     1.714    u_bench/CLK
    SLICE_X107Y81        FDRE                                         r  u_bench/r_cond_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 f  u_bench/r_cond_reg[1]/Q
                         net (fo=5, routed)           0.142     1.997    u_bench/u_router/start_b12_reg_0[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I2_O)        0.045     2.042 r  u_bench/u_router/start_b10_i_1/O
                         net (fo=1, routed)           0.000     2.042    u_bench/u_router/start_b10
    SLICE_X108Y82        FDRE                                         r  u_bench/u_router/start_b10_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.897     2.239    u_bench/u_router/CLK
    SLICE_X108Y82        FDRE                                         r  u_bench/u_router/start_b10_reg/C
                         clock pessimism             -0.510     1.729    
    SLICE_X108Y82        FDRE (Hold_fdre_C_D)         0.120     1.849    u_bench/u_router/start_b10_reg
  -------------------------------------------------------------------
                         required time                         -1.849    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_bench/u_router/u_b2/countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/u_b2/countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.209ns (69.086%)  route 0.094ns (30.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.631     1.717    u_bench/u_router/u_b2/CLK
    SLICE_X108Y85        FDRE                                         r  u_bench/u_router/u_b2/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y85        FDRE (Prop_fdre_C_Q)         0.164     1.881 r  u_bench/u_router/u_b2/countdown_reg[0]/Q
                         net (fo=6, routed)           0.094     1.975    u_bench/u_router/u_b2/countdown[0]
    SLICE_X109Y85        LUT6 (Prop_lut6_I1_O)        0.045     2.020 r  u_bench/u_router/u_b2/countdown[4]_i_1/O
                         net (fo=1, routed)           0.000     2.020    u_bench/u_router/u_b2/p_1_in[4]
    SLICE_X109Y85        FDRE                                         r  u_bench/u_router/u_b2/countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.900     2.242    u_bench/u_router/u_b2/CLK
    SLICE_X109Y85        FDRE                                         r  u_bench/u_router/u_b2/countdown_reg[4]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X109Y85        FDRE (Hold_fdre_C_D)         0.092     1.822    u_bench/u_router/u_b2/countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 u_bench/op_idx_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/r_opcode_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (49.959%)  route 0.141ns (50.041%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.628     1.714    u_bench/CLK
    SLICE_X106Y81        FDRE                                         r  u_bench/op_idx_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  u_bench/op_idx_reg[3]/Q
                         net (fo=7, routed)           0.141     1.996    u_bench/op_idx_reg_n_0_[3]
    SLICE_X107Y81        FDRE                                         r  u_bench/r_opcode_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.896     2.238    u_bench/CLK
    SLICE_X107Y81        FDRE                                         r  u_bench/r_opcode_reg[3]/C
                         clock pessimism             -0.511     1.727    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.071     1.798    u_bench/r_opcode_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.202ns  (arrival time - required time)
  Source:                 u_bench/u_router/u_b12/countdown_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/u_b12/countdown_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.628     1.714    u_bench/u_router/u_b12/CLK
    SLICE_X110Y80        FDRE                                         r  u_bench/u_router/u_b12/countdown_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  u_bench/u_router/u_b12/countdown_reg[5]/Q
                         net (fo=4, routed)           0.120     1.975    u_bench/u_router/u_b12/countdown_reg_n_0_[5]
    SLICE_X111Y80        LUT6 (Prop_lut6_I2_O)        0.045     2.020 r  u_bench/u_router/u_b12/countdown[6]_i_1__1/O
                         net (fo=1, routed)           0.000     2.020    u_bench/u_router/u_b12/countdown[6]_i_1__1_n_0
    SLICE_X111Y80        FDRE                                         r  u_bench/u_router/u_b12/countdown_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.898     2.240    u_bench/u_router/u_b12/CLK
    SLICE_X111Y80        FDRE                                         r  u_bench/u_router/u_b12/countdown_reg[6]/C
                         clock pessimism             -0.513     1.727    
    SLICE_X111Y80        FDRE (Hold_fdre_C_D)         0.091     1.818    u_bench/u_router/u_b12/countdown_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.202    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 u_bench/op_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/r_opcode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.563%)  route 0.121ns (39.437%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.628     1.714    u_bench/CLK
    SLICE_X106Y81        FDRE                                         r  u_bench/op_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X106Y81        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  u_bench/op_idx_reg[0]/Q
                         net (fo=7, routed)           0.121     1.976    u_bench/op_idx_reg_n_0_[0]
    SLICE_X107Y81        LUT2 (Prop_lut2_I0_O)        0.045     2.021 r  u_bench/r_opcode[0]_i_1/O
                         net (fo=1, routed)           0.000     2.021    u_bench/ops[0]
    SLICE_X107Y81        FDRE                                         r  u_bench/r_opcode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.896     2.238    u_bench/CLK
    SLICE_X107Y81        FDRE                                         r  u_bench/r_opcode_reg[0]/C
                         clock pessimism             -0.511     1.727    
    SLICE_X107Y81        FDRE (Hold_fdre_C_D)         0.091     1.818    u_bench/r_opcode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.021    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 u_bench/u_router/u_b10/countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/u_b10/countdown_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.196%)  route 0.157ns (45.804%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.630     1.716    u_bench/u_router/u_b10/CLK
    SLICE_X110Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  u_bench/u_router/u_b10/countdown_reg[0]/Q
                         net (fo=6, routed)           0.157     2.014    u_bench/u_router/u_b10/countdown_reg_n_0_[0]
    SLICE_X112Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.059 r  u_bench/u_router/u_b10/countdown[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.059    u_bench/u_router/u_b10/countdown[4]_i_1__0_n_0
    SLICE_X112Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.900     2.242    u_bench/u_router/u_b10/CLK
    SLICE_X112Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[4]/C
                         clock pessimism             -0.512     1.730    
    SLICE_X112Y82        FDRE (Hold_fdre_C_D)         0.121     1.851    u_bench/u_router/u_b10/countdown_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.059    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_bench/u_router/u_b10/countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/u_b10/countdown_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.652%)  route 0.131ns (41.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.630     1.716    u_bench/u_router/u_b10/CLK
    SLICE_X110Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  u_bench/u_router/u_b10/countdown_reg[0]/Q
                         net (fo=6, routed)           0.131     1.988    u_bench/u_router/u_b10/countdown_reg_n_0_[0]
    SLICE_X111Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.033 r  u_bench/u_router/u_b10/countdown[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.033    u_bench/u_router/u_b10/countdown[1]_i_1__0_n_0
    SLICE_X111Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.900     2.242    u_bench/u_router/u_b10/CLK
    SLICE_X111Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[1]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.091     1.820    u_bench/u_router/u_b10/countdown_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 u_bench/u_router/u_b10/countdown_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            u_bench/u_router/u_b10/countdown_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.467%)  route 0.132ns (41.533%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.630     1.716    u_bench/u_router/u_b10/CLK
    SLICE_X110Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  u_bench/u_router/u_b10/countdown_reg[0]/Q
                         net (fo=6, routed)           0.132     1.989    u_bench/u_router/u_b10/countdown_reg_n_0_[0]
    SLICE_X111Y82        LUT6 (Prop_lut6_I1_O)        0.045     2.034 r  u_bench/u_router/u_b10/countdown[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.034    u_bench/u_router/u_b10/countdown[2]_i_1__0_n_0
    SLICE_X111Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.900     2.242    u_bench/u_router/u_b10/CLK
    SLICE_X111Y82        FDRE                                         r  u_bench/u_router/u_b10/countdown_reg[2]/C
                         clock pessimism             -0.513     1.729    
    SLICE_X111Y82        FDRE (Hold_fdre_C_D)         0.092     1.821    u_bench/u_router/u_b10/countdown_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.213    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y84   btn0_d1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X110Y84   btn0_d2_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y86   pwrup_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   pwrup_cnt_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   pwrup_cnt_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   pwrup_cnt_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   pwrup_cnt_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X108Y86   pwrup_cnt_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X109Y86   pwrup_cnt_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d1_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d2_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d2_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   pwrup_cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   pwrup_cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d1_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d1_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d2_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X110Y84   btn0_d2_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   pwrup_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X109Y86   pwrup_cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X108Y86   pwrup_cnt_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bench/winner_onehot_latched_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.203ns  (logic 4.475ns (54.553%)  route 3.728ns (45.447%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.774     5.848    u_bench/CLK
    SLICE_X98Y81         FDRE                                         r  u_bench/winner_onehot_latched_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y81         FDRE (Prop_fdre_C_Q)         0.518     6.366 r  u_bench/winner_onehot_latched_reg[0]/Q
                         net (fo=1, routed)           1.032     7.398    u_bench/winner_onehot_latched_reg_n_0_[0]
    SLICE_X102Y84        LUT2 (Prop_lut2_I1_O)        0.152     7.550 r  u_bench/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.696    10.246    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         3.805    14.051 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.051    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_onehot_latched_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.629ns  (logic 4.214ns (55.243%)  route 3.414ns (44.757%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.776     5.850    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y82        FDRE (Prop_fdre_C_Q)         0.518     6.368 r  u_bench/winner_onehot_latched_reg[1]/Q
                         net (fo=1, routed)           0.826     7.194    u_bench/winner_onehot_latched_reg_n_0_[1]
    SLICE_X102Y84        LUT2 (Prop_lut2_I1_O)        0.124     7.318 r  u_bench/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.588     9.906    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         3.572    13.478 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.478    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_onehot_latched_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.619ns  (logic 4.531ns (59.468%)  route 3.088ns (40.532%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.776     5.850    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y82        FDRE (Prop_fdre_C_Q)         0.478     6.328 r  u_bench/winner_onehot_latched_reg[2]/Q
                         net (fo=1, routed)           0.959     7.286    u_bench/winner_onehot_latched_reg_n_0_[2]
    SLICE_X102Y84        LUT2 (Prop_lut2_I1_O)        0.319     7.605 r  u_bench/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.129     9.735    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         3.734    13.469 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.469    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_onehot_latched_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 4.199ns (57.670%)  route 3.082ns (42.330%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.776     5.850    u_bench/CLK
    SLICE_X100Y82        FDRE                                         r  u_bench/winner_onehot_latched_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X100Y82        FDRE (Prop_fdre_C_Q)         0.518     6.368 r  u_bench/winner_onehot_latched_reg[3]/Q
                         net (fo=1, routed)           0.968     7.336    u_bench/winner_onehot_latched_reg_n_0_[3]
    SLICE_X102Y84        LUT2 (Prop_lut2_I1_O)        0.124     7.460 r  u_bench/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.114     9.574    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         3.557    13.131 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.131    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.194ns  (logic 1.467ns (66.872%)  route 0.727ns (33.128%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.603     1.689    u_bench/CLK
    SLICE_X104Y83        FDRE                                         r  u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  u_bench/winner_valid_reg/Q
                         net (fo=5, routed)           0.168     2.021    u_bench/winner_valid_reg_n_0
    SLICE_X102Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.066 r  u_bench/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.559     2.625    led_OBUF[1]
    P14                  OBUF (Prop_obuf_I_O)         1.258     3.883 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.883    led[1]
    P14                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.509ns (67.507%)  route 0.726ns (32.493%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.603     1.689    u_bench/CLK
    SLICE_X104Y83        FDRE                                         r  u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  u_bench/winner_valid_reg/Q
                         net (fo=5, routed)           0.168     2.021    u_bench/winner_valid_reg_n_0
    SLICE_X102Y84        LUT2 (Prop_lut2_I0_O)        0.048     2.069 r  u_bench/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.627    led_OBUF[0]
    R14                  OBUF (Prop_obuf_I_O)         1.297     3.924 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.924    led[0]
    R14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.431ns  (logic 1.482ns (60.965%)  route 0.949ns (39.035%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.603     1.689    u_bench/CLK
    SLICE_X104Y83        FDRE                                         r  u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  u_bench/winner_valid_reg/Q
                         net (fo=5, routed)           0.172     2.025    u_bench/winner_valid_reg_n_0
    SLICE_X102Y84        LUT2 (Prop_lut2_I0_O)        0.045     2.070 r  u_bench/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.777     2.847    led_OBUF[2]
    N16                  OBUF (Prop_obuf_I_O)         1.273     4.120 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.120    led[2]
    N16                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_bench/winner_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.559ns  (logic 1.566ns (61.207%)  route 0.993ns (38.793%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.603     1.689    u_bench/CLK
    SLICE_X104Y83        FDRE                                         r  u_bench/winner_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y83        FDRE (Prop_fdre_C_Q)         0.164     1.853 r  u_bench/winner_valid_reg/Q
                         net (fo=5, routed)           0.172     2.025    u_bench/winner_valid_reg_n_0
    SLICE_X102Y84        LUT2 (Prop_lut2_I0_O)        0.048     2.073 r  u_bench/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.821     2.894    led_OBUF[3]
    M14                  OBUF (Prop_obuf_I_O)         1.354     4.248 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.248    led[3]
    M14                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn0_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.302ns  (logic 1.463ns (34.018%)  route 2.838ns (65.982%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.444ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           2.838     4.302    btn_IBUF[0]
    SLICE_X110Y84        FDRE                                         r  btn0_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.293     3.673    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.764 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         1.680     5.444    sysclk_IBUF_BUFG
    SLICE_X110Y84        FDRE                                         r  btn0_d1_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            btn0_d1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.423ns  (logic 0.231ns (16.264%)  route 1.191ns (83.736%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.244ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    D19                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           1.191     1.423    btn_IBUF[0]
    SLICE_X110Y84        FDRE                                         r  btn0_d1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=229, routed)         0.902     2.244    sysclk_IBUF_BUFG
    SLICE_X110Y84        FDRE                                         r  btn0_d1_reg/C





