

================================================================
== Vitis HLS Report for 'v_hcresampler_core'
================================================================
* Date:           Fri Nov 15 11:02:57 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.33 ns|  3.676 ns|     1.44 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+------------+----------+-----------+-----+------------+---------+
    |   Latency (cycles)   |  Latency (absolute)  |     Interval     | Pipeline|
    |   min   |     max    |    min   |    max    | min |     max    |   Type  |
    +---------+------------+----------+-----------+-----+------------+---------+
    |        1|  1073938426|  5.334 ns|  5.728 sec|    1|  1073938426|       no|
    +---------+------------+----------+-----------+-----+------------+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |                                                         |                                              |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                         Instance                        |                    Module                    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+
        |grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186  |v_hcresampler_core_Pipeline_VITIS_LOOP_724_2  |        5|    32771|  26.670 ns|  0.175 ms|    5|  32771|       no|
        +---------------------------------------------------------+----------------------------------------------+---------+---------+-----------+----------+-----+-------+---------+

        * Loop: 
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |                    |   Latency (cycles)   | Iteration |  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |     max    |  Latency  |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_722_1  |        0|  1073938425|  2 ~ 32775|          -|          -|  0 ~ 32767|        no|
        +--------------------+---------+------------+-----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 5 
3 --> 4 
4 --> 5 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.67>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%y_4 = alloca i32 1"   --->   Operation 6 'alloca' 'y_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%filt_res1 = alloca i32 1"   --->   Operation 7 'alloca' 'filt_res1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536736_lcssa759_i = alloca i32 1"   --->   Operation 8 'alloca' 'p_0_0_0_0_0536736_lcssa759_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0738_lcssa762_i = alloca i32 1"   --->   Operation 9 'alloca' 'p_0_1_0_0_0738_lcssa762_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0740_lcssa765_i = alloca i32 1"   --->   Operation 10 'alloca' 'p_0_2_0_0_0740_lcssa765_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i = alloca i32 1"   --->   Operation 11 'alloca' 'p_0_0_0_0_0536742_lcssa768_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744_lcssa771_i = alloca i32 1"   --->   Operation 12 'alloca' 'p_0_1_0_0_0744_lcssa771_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748_lcssa774_i = alloca i32 1"   --->   Operation 13 'alloca' 'p_0_1_0_0_0748_lcssa774_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_0_0_0480783_lcssa798_i = alloca i32 1"   --->   Operation 14 'alloca' 'p_0_0_0480783_lcssa798_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_0_0_0786_lcssa804_i = alloca i32 1"   --->   Operation 15 'alloca' 'p_0_0_0786_lcssa804_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_lcssa788810_i = alloca i32 1"   --->   Operation 16 'alloca' 'p_lcssa788810_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_lcssa789813_i = alloca i32 1"   --->   Operation 17 'alloca' 'p_lcssa789813_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0744790_lcssa816_i = alloca i32 1"   --->   Operation 18 'alloca' 'p_0_1_0_0_0744790_lcssa816_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0748793_lcssa819_i = alloca i32 1"   --->   Operation 19 'alloca' 'p_0_1_0_0_0748793_lcssa819_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y = alloca i32 1"   --->   Operation 20 'alloca' 'pixbuf_y' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_15 = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_16 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%pixbuf_y_17 = alloca i32 1"   --->   Operation 23 'alloca' 'pixbuf_y_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%pixbuf_y_18 = alloca i32 1"   --->   Operation 24 'alloca' 'pixbuf_y_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.83ns)   --->   "%p_read_7 = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %p_read"   --->   Operation 25 'read' 'p_read_7' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%pixbuf_y_20_loc = alloca i64 1"   --->   Operation 26 'alloca' 'pixbuf_y_20_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.83ns)   --->   "%loopHeight = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_height"   --->   Operation 28 'read' 'loopHeight' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_height_c25, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.83ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_height_c25, i12 %loopHeight"   --->   Operation 30 'write' 'write_ln0' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (1.83ns)   --->   "%HwReg_width_read = read i12 @_ssdm_op_Read.ap_fifo.i12P0A, i12 %HwReg_width"   --->   Operation 32 'read' 'HwReg_width_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %HwReg_width_c19, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.83ns)   --->   "%write_ln677 = write void @_ssdm_op_Write.ap_fifo.i12P0A, i12 %HwReg_width_c19, i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:677->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 34 'write' 'write_ln677' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 2> <FIFO>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_csc, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %stream_out_hresampled, void @empty_18, i32 0, i32 0, void @empty_36, i32 0, i32 0, void @empty_36, void @empty_36, void @empty_36, i32 0, i32 0, i32 0, i32 0, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.17ns)   --->   "%select_ln685 = select i1 %p_read_7, i2 0, i2 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:685->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 37 'select' 'select_ln685' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%select_ln720 = select i1 %p_read_7, i13 0, i13 2" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 38 'select' 'select_ln720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.20> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node loopWidth)   --->   "%zext_ln720 = zext i12 %HwReg_width_read" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 39 'zext' 'zext_ln720' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.80ns) (out node of the LUT)   --->   "%loopWidth = add i13 %select_ln720, i13 %zext_ln720" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 40 'add' 'loopWidth' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.28ns)   --->   "%not_bPassThru_i = xor i1 %p_read_7, i1 1"   --->   Operation 41 'xor' 'not_bPassThru_i' <Predicate = true> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 42 [1/1] (0.82ns)   --->   "%cmp36727_i = icmp_eq  i13 %loopWidth, i13 0" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 42 'icmp' 'cmp36727_i' <Predicate = true> <Delay = 0.82> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 0, i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 43 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 44 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.80>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%y = load i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 45 'load' 'y' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32767, i64 32767"   --->   Operation 46 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.80ns)   --->   "%icmp_ln722 = icmp_eq  i12 %y, i12 %loopHeight" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 47 'icmp' 'icmp_ln722' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.80ns)   --->   "%y_5 = add i12 %y, i12 1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 48 'add' 'y_5' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln722 = br i1 %icmp_ln722, void %VITIS_LOOP_724_2.split.i, void %v_hcresampler_core.exit" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 49 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%specloopname_ln722 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 50 'specloopname' 'specloopname_ln722' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln724 = br i1 %cmp36727_i, void %for.body37.i.preheader, void %for.inc476.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:724->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 51 'br' 'br_ln724' <Predicate = (!icmp_ln722)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%pixbuf_y_16_load = load i8 %pixbuf_y_16"   --->   Operation 52 'load' 'pixbuf_y_16_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%pixbuf_y_17_load = load i8 %pixbuf_y_17"   --->   Operation 53 'load' 'pixbuf_y_17_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%pixbuf_y_18_load = load i8 %pixbuf_y_18"   --->   Operation 54 'load' 'pixbuf_y_18_load' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%empty = wait i32 @_ssdm_op_Wait"   --->   Operation 55 'wait' 'empty' <Predicate = (!icmp_ln722 & !cmp36727_i)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%ret_ln438 = ret" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 56 'ret' 'ret_ln438' <Predicate = (icmp_ln722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.24>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0536742_lcssa768_i_load = load i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 57 'load' 'p_0_0_0_0_0536742_lcssa768_i_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%pixbuf_y_load = load i8 %pixbuf_y"   --->   Operation 58 'load' 'pixbuf_y_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [2/2] (1.24ns)   --->   "%call_ln720 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_18_load, i8 %pixbuf_y_17_load, i8 %pixbuf_y_16_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i1 %not_bPassThru_i, i2 %select_ln685, i12 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_7, i8 %pixbuf_y_18, i8 %pixbuf_y_17, i8 %pixbuf_y_16, i8 %pixbuf_y_15, i8 %pixbuf_y_20_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i, i64 %filt_res1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 59 'call' 'call_ln720' <Predicate = true> <Delay = 1.24> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 60 [1/2] (0.00ns)   --->   "%call_ln720 = call void @v_hcresampler_core_Pipeline_VITIS_LOOP_724_2, i8 %pixbuf_y_18_load, i8 %pixbuf_y_17_load, i8 %pixbuf_y_16_load, i8 %pixbuf_y_load, i8 %p_0_0_0_0_0536742_lcssa768_i_load, i13 %loopWidth, i1 %not_bPassThru_i, i2 %select_ln685, i12 %HwReg_width_read, i24 %stream_csc, i24 %stream_out_hresampled, i1 %p_read_7, i8 %pixbuf_y_18, i8 %pixbuf_y_17, i8 %pixbuf_y_16, i8 %pixbuf_y_15, i8 %pixbuf_y_20_loc, i8 %p_0_1_0_0_0748793_lcssa819_i, i8 %p_0_1_0_0_0744790_lcssa816_i, i8 %p_lcssa789813_i, i8 %p_lcssa788810_i, i8 %p_0_0_0786_lcssa804_i, i8 %p_0_0_0480783_lcssa798_i, i8 %p_0_1_0_0_0748_lcssa774_i, i8 %p_0_1_0_0_0744_lcssa771_i, i8 %p_0_2_0_0_0740_lcssa765_i, i8 %p_0_1_0_0_0738_lcssa762_i, i8 %p_0_0_0_0_0536736_lcssa759_i, i64 %filt_res1" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:720->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 60 'call' 'call_ln720' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.42>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%pixbuf_y_20_loc_load = load i8 %pixbuf_y_20_loc"   --->   Operation 61 'load' 'pixbuf_y_20_loc_load' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_20_loc_load, i8 %pixbuf_y"   --->   Operation 62 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_20_loc_load, i8 %p_0_0_0_0_0536742_lcssa768_i"   --->   Operation 63 'store' 'store_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc476.i"   --->   Operation 64 'br' 'br_ln0' <Predicate = (!cmp36727_i)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.42ns)   --->   "%store_ln722 = store i12 %y_5, i12 %y_4" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 65 'store' 'store_ln722' <Predicate = true> <Delay = 0.42>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln722 = br void %VITIS_LOOP_724_2.i" [D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:722->D:/dp/zcu106/tpg_dp_live/vivado/tpg_dp_live/tpg_dp_live.runs/bd_85a6_csc_0_synth_1/prj/sol/.autopilot/db/v_csc.cpp:438]   --->   Operation 66 'br' 'br_ln722' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stream_csc]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stream_out_hresampled]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_width_c19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ HwReg_height_c25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
y_4                               (alloca           ) [ 011111]
filt_res1                         (alloca           ) [ 001111]
p_0_0_0_0_0536736_lcssa759_i      (alloca           ) [ 001111]
p_0_1_0_0_0738_lcssa762_i         (alloca           ) [ 001111]
p_0_2_0_0_0740_lcssa765_i         (alloca           ) [ 001111]
p_0_0_0_0_0536742_lcssa768_i      (alloca           ) [ 001111]
p_0_1_0_0_0744_lcssa771_i         (alloca           ) [ 001111]
p_0_1_0_0_0748_lcssa774_i         (alloca           ) [ 001111]
p_0_0_0480783_lcssa798_i          (alloca           ) [ 001111]
p_0_0_0786_lcssa804_i             (alloca           ) [ 001111]
p_lcssa788810_i                   (alloca           ) [ 001111]
p_lcssa789813_i                   (alloca           ) [ 001111]
p_0_1_0_0_0744790_lcssa816_i      (alloca           ) [ 001111]
p_0_1_0_0_0748793_lcssa819_i      (alloca           ) [ 001111]
pixbuf_y                          (alloca           ) [ 001111]
pixbuf_y_15                       (alloca           ) [ 001111]
pixbuf_y_16                       (alloca           ) [ 001111]
pixbuf_y_17                       (alloca           ) [ 001111]
pixbuf_y_18                       (alloca           ) [ 001111]
p_read_7                          (read             ) [ 001111]
pixbuf_y_20_loc                   (alloca           ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
loopHeight                        (read             ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
write_ln0                         (write            ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
HwReg_width_read                  (read             ) [ 001111]
specinterface_ln0                 (specinterface    ) [ 000000]
write_ln677                       (write            ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
specinterface_ln0                 (specinterface    ) [ 000000]
select_ln685                      (select           ) [ 001111]
select_ln720                      (select           ) [ 000000]
zext_ln720                        (zext             ) [ 000000]
loopWidth                         (add              ) [ 001111]
not_bPassThru_i                   (xor              ) [ 001111]
cmp36727_i                        (icmp             ) [ 001111]
store_ln722                       (store            ) [ 000000]
br_ln722                          (br               ) [ 000000]
y                                 (load             ) [ 000000]
speclooptripcount_ln0             (speclooptripcount) [ 000000]
icmp_ln722                        (icmp             ) [ 001111]
y_5                               (add              ) [ 000111]
br_ln722                          (br               ) [ 000000]
specloopname_ln722                (specloopname     ) [ 000000]
br_ln724                          (br               ) [ 000000]
pixbuf_y_16_load                  (load             ) [ 000110]
pixbuf_y_17_load                  (load             ) [ 000110]
pixbuf_y_18_load                  (load             ) [ 000110]
empty                             (wait             ) [ 000000]
ret_ln438                         (ret              ) [ 000000]
p_0_0_0_0_0536742_lcssa768_i_load (load             ) [ 000010]
pixbuf_y_load                     (load             ) [ 000010]
call_ln720                        (call             ) [ 000000]
pixbuf_y_20_loc_load              (load             ) [ 000000]
store_ln0                         (store            ) [ 000000]
store_ln0                         (store            ) [ 000000]
br_ln0                            (br               ) [ 000000]
store_ln722                       (store            ) [ 000000]
br_ln722                          (br               ) [ 000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stream_csc">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_csc"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="HwReg_height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="HwReg_width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="stream_out_hresampled">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_out_hresampled"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="HwReg_width_c19">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_width_c19"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="HwReg_height_c25">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="HwReg_height_c25"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_18"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_36"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Wait"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_hcresampler_core_Pipeline_VITIS_LOOP_724_2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1004" name="y_4_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="y_4/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="filt_res1_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="filt_res1/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_0_0_0_0_0536736_lcssa759_i_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0536736_lcssa759_i/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_0_1_0_0_0738_lcssa762_i_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0738_lcssa762_i/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_0_2_0_0_0740_lcssa765_i_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_2_0_0_0740_lcssa765_i/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="p_0_0_0_0_0536742_lcssa768_i_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0_0_0536742_lcssa768_i/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="p_0_1_0_0_0744_lcssa771_i_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0744_lcssa771_i/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="p_0_1_0_0_0748_lcssa774_i_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0748_lcssa774_i/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_0_0_0480783_lcssa798_i_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0480783_lcssa798_i/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_0_0_0786_lcssa804_i_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_0_0786_lcssa804_i/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="p_lcssa788810_i_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa788810_i/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_lcssa789813_i_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_lcssa789813_i/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="p_0_1_0_0_0744790_lcssa816_i_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0744790_lcssa816_i/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="p_0_1_0_0_0748793_lcssa819_i_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_0_1_0_0_0748793_lcssa819_i/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="pixbuf_y_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="pixbuf_y_15_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_15/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="pixbuf_y_16_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_16/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="pixbuf_y_17_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_17/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pixbuf_y_18_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_18/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="pixbuf_y_20_loc_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="pixbuf_y_20_loc/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_read_7_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="1" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_7/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="loopHeight_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="12" slack="0"/>
<pin id="160" dir="0" index="1" bw="12" slack="0"/>
<pin id="161" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="loopHeight/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="write_ln0_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="12" slack="0"/>
<pin id="167" dir="0" index="2" bw="12" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="HwReg_width_read_read_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="12" slack="0"/>
<pin id="174" dir="0" index="1" bw="12" slack="0"/>
<pin id="175" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="HwReg_width_read/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="write_ln677_write_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="0" slack="0"/>
<pin id="180" dir="0" index="1" bw="12" slack="0"/>
<pin id="181" dir="0" index="2" bw="12" slack="0"/>
<pin id="182" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln677/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="0" slack="0"/>
<pin id="188" dir="0" index="1" bw="8" slack="2"/>
<pin id="189" dir="0" index="2" bw="8" slack="2"/>
<pin id="190" dir="0" index="3" bw="8" slack="2"/>
<pin id="191" dir="0" index="4" bw="8" slack="0"/>
<pin id="192" dir="0" index="5" bw="8" slack="0"/>
<pin id="193" dir="0" index="6" bw="13" slack="2"/>
<pin id="194" dir="0" index="7" bw="1" slack="2"/>
<pin id="195" dir="0" index="8" bw="2" slack="2"/>
<pin id="196" dir="0" index="9" bw="12" slack="2"/>
<pin id="197" dir="0" index="10" bw="24" slack="0"/>
<pin id="198" dir="0" index="11" bw="24" slack="0"/>
<pin id="199" dir="0" index="12" bw="1" slack="2"/>
<pin id="200" dir="0" index="13" bw="8" slack="2"/>
<pin id="201" dir="0" index="14" bw="8" slack="2"/>
<pin id="202" dir="0" index="15" bw="8" slack="2"/>
<pin id="203" dir="0" index="16" bw="8" slack="2"/>
<pin id="204" dir="0" index="17" bw="8" slack="2"/>
<pin id="205" dir="0" index="18" bw="8" slack="2"/>
<pin id="206" dir="0" index="19" bw="8" slack="2"/>
<pin id="207" dir="0" index="20" bw="8" slack="2"/>
<pin id="208" dir="0" index="21" bw="8" slack="2"/>
<pin id="209" dir="0" index="22" bw="8" slack="2"/>
<pin id="210" dir="0" index="23" bw="8" slack="2"/>
<pin id="211" dir="0" index="24" bw="8" slack="2"/>
<pin id="212" dir="0" index="25" bw="8" slack="2"/>
<pin id="213" dir="0" index="26" bw="8" slack="2"/>
<pin id="214" dir="0" index="27" bw="8" slack="2"/>
<pin id="215" dir="0" index="28" bw="8" slack="2"/>
<pin id="216" dir="0" index="29" bw="64" slack="2"/>
<pin id="217" dir="1" index="30" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln720/3 "/>
</bind>
</comp>

<comp id="221" class="1004" name="select_ln685_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="0"/>
<pin id="223" dir="0" index="1" bw="1" slack="0"/>
<pin id="224" dir="0" index="2" bw="2" slack="0"/>
<pin id="225" dir="1" index="3" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln685/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="select_ln720_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="1" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="0" index="2" bw="3" slack="0"/>
<pin id="233" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln720/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="zext_ln720_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="12" slack="0"/>
<pin id="239" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln720/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="loopWidth_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="3" slack="0"/>
<pin id="243" dir="0" index="1" bw="12" slack="0"/>
<pin id="244" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="loopWidth/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="not_bPassThru_i_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_bPassThru_i/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="cmp36727_i_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="13" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp36727_i/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="store_ln722_store_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="1" slack="0"/>
<pin id="261" dir="0" index="1" bw="12" slack="0"/>
<pin id="262" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="y_load_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="12" slack="1"/>
<pin id="266" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="icmp_ln722_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="12" slack="0"/>
<pin id="269" dir="0" index="1" bw="12" slack="1"/>
<pin id="270" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln722/2 "/>
</bind>
</comp>

<comp id="272" class="1004" name="y_5_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="12" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_5/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="pixbuf_y_16_load_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="1"/>
<pin id="280" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_16_load/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="pixbuf_y_17_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="1"/>
<pin id="283" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_17_load/2 "/>
</bind>
</comp>

<comp id="284" class="1004" name="pixbuf_y_18_load_load_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="8" slack="1"/>
<pin id="286" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_18_load/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_0_0_0_0_0536742_lcssa768_i_load_load_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="2"/>
<pin id="289" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_0_0_0_0_0536742_lcssa768_i_load/3 "/>
</bind>
</comp>

<comp id="291" class="1004" name="pixbuf_y_load_load_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="8" slack="2"/>
<pin id="293" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_load/3 "/>
</bind>
</comp>

<comp id="295" class="1004" name="pixbuf_y_20_loc_load_load_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="8" slack="4"/>
<pin id="297" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="pixbuf_y_20_loc_load/5 "/>
</bind>
</comp>

<comp id="298" class="1004" name="store_ln0_store_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="8" slack="0"/>
<pin id="300" dir="0" index="1" bw="8" slack="4"/>
<pin id="301" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="303" class="1004" name="store_ln0_store_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="0" index="1" bw="8" slack="4"/>
<pin id="306" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/5 "/>
</bind>
</comp>

<comp id="308" class="1004" name="store_ln722_store_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="12" slack="3"/>
<pin id="310" dir="0" index="1" bw="12" slack="4"/>
<pin id="311" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln722/5 "/>
</bind>
</comp>

<comp id="312" class="1005" name="y_4_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="12" slack="0"/>
<pin id="314" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="y_4 "/>
</bind>
</comp>

<comp id="319" class="1005" name="filt_res1_reg_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="64" slack="2"/>
<pin id="321" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="filt_res1 "/>
</bind>
</comp>

<comp id="324" class="1005" name="p_0_0_0_0_0536736_lcssa759_i_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="2"/>
<pin id="326" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0536736_lcssa759_i "/>
</bind>
</comp>

<comp id="329" class="1005" name="p_0_1_0_0_0738_lcssa762_i_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2"/>
<pin id="331" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0738_lcssa762_i "/>
</bind>
</comp>

<comp id="334" class="1005" name="p_0_2_0_0_0740_lcssa765_i_reg_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="2"/>
<pin id="336" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_2_0_0_0740_lcssa765_i "/>
</bind>
</comp>

<comp id="339" class="1005" name="p_0_0_0_0_0536742_lcssa768_i_reg_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2"/>
<pin id="341" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0_0_0536742_lcssa768_i "/>
</bind>
</comp>

<comp id="345" class="1005" name="p_0_1_0_0_0744_lcssa771_i_reg_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="2"/>
<pin id="347" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0744_lcssa771_i "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_0_1_0_0_0748_lcssa774_i_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="8" slack="2"/>
<pin id="352" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0748_lcssa774_i "/>
</bind>
</comp>

<comp id="355" class="1005" name="p_0_0_0480783_lcssa798_i_reg_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="2"/>
<pin id="357" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0480783_lcssa798_i "/>
</bind>
</comp>

<comp id="360" class="1005" name="p_0_0_0786_lcssa804_i_reg_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="8" slack="2"/>
<pin id="362" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_0_0786_lcssa804_i "/>
</bind>
</comp>

<comp id="365" class="1005" name="p_lcssa788810_i_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="2"/>
<pin id="367" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_lcssa788810_i "/>
</bind>
</comp>

<comp id="370" class="1005" name="p_lcssa789813_i_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="2"/>
<pin id="372" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_lcssa789813_i "/>
</bind>
</comp>

<comp id="375" class="1005" name="p_0_1_0_0_0744790_lcssa816_i_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="8" slack="2"/>
<pin id="377" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0744790_lcssa816_i "/>
</bind>
</comp>

<comp id="380" class="1005" name="p_0_1_0_0_0748793_lcssa819_i_reg_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="8" slack="2"/>
<pin id="382" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_0_1_0_0_0748793_lcssa819_i "/>
</bind>
</comp>

<comp id="385" class="1005" name="pixbuf_y_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="8" slack="2"/>
<pin id="387" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y "/>
</bind>
</comp>

<comp id="391" class="1005" name="pixbuf_y_15_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="2"/>
<pin id="393" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_15 "/>
</bind>
</comp>

<comp id="396" class="1005" name="pixbuf_y_16_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="1"/>
<pin id="398" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_16 "/>
</bind>
</comp>

<comp id="402" class="1005" name="pixbuf_y_17_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="8" slack="1"/>
<pin id="404" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_17 "/>
</bind>
</comp>

<comp id="408" class="1005" name="pixbuf_y_18_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="8" slack="1"/>
<pin id="410" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixbuf_y_18 "/>
</bind>
</comp>

<comp id="414" class="1005" name="p_read_7_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="1" slack="2"/>
<pin id="416" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="p_read_7 "/>
</bind>
</comp>

<comp id="419" class="1005" name="pixbuf_y_20_loc_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="8" slack="2"/>
<pin id="421" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_20_loc "/>
</bind>
</comp>

<comp id="425" class="1005" name="loopHeight_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="1"/>
<pin id="427" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="loopHeight "/>
</bind>
</comp>

<comp id="430" class="1005" name="HwReg_width_read_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="12" slack="2"/>
<pin id="432" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="HwReg_width_read "/>
</bind>
</comp>

<comp id="435" class="1005" name="select_ln685_reg_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="2" slack="2"/>
<pin id="437" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="select_ln685 "/>
</bind>
</comp>

<comp id="440" class="1005" name="loopWidth_reg_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="13" slack="2"/>
<pin id="442" dir="1" index="1" bw="13" slack="2"/>
</pin_list>
<bind>
<opset="loopWidth "/>
</bind>
</comp>

<comp id="445" class="1005" name="not_bPassThru_i_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="1" slack="2"/>
<pin id="447" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="not_bPassThru_i "/>
</bind>
</comp>

<comp id="450" class="1005" name="cmp36727_i_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="1"/>
<pin id="452" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp36727_i "/>
</bind>
</comp>

<comp id="457" class="1005" name="y_5_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="12" slack="3"/>
<pin id="459" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="y_5 "/>
</bind>
</comp>

<comp id="462" class="1005" name="pixbuf_y_16_load_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="8" slack="2"/>
<pin id="464" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_16_load "/>
</bind>
</comp>

<comp id="467" class="1005" name="pixbuf_y_17_load_reg_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="2"/>
<pin id="469" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_17_load "/>
</bind>
</comp>

<comp id="472" class="1005" name="pixbuf_y_18_load_reg_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="2"/>
<pin id="474" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixbuf_y_18_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="75"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="14" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="14" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="14" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="14" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="14" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="14" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="14" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="14" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="14" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="14" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="14" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="14" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="151"><net_src comp="18" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="156"><net_src comp="16" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="6" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="36" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="38" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="12" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="158" pin="2"/><net_sink comp="164" pin=2"/></net>

<net id="176"><net_src comp="36" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="4" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="185"><net_src comp="172" pin="2"/><net_sink comp="178" pin=2"/></net>

<net id="218"><net_src comp="70" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="186" pin=10"/></net>

<net id="220"><net_src comp="8" pin="0"/><net_sink comp="186" pin=11"/></net>

<net id="226"><net_src comp="152" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="221" pin=1"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="221" pin=2"/></net>

<net id="234"><net_src comp="152" pin="2"/><net_sink comp="229" pin=0"/></net>

<net id="235"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="236"><net_src comp="50" pin="0"/><net_sink comp="229" pin=2"/></net>

<net id="240"><net_src comp="172" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="229" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="152" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="52" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="241" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="48" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="54" pin="0"/><net_sink comp="259" pin=0"/></net>

<net id="271"><net_src comp="264" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="276"><net_src comp="264" pin="1"/><net_sink comp="272" pin=0"/></net>

<net id="277"><net_src comp="62" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="290"><net_src comp="287" pin="1"/><net_sink comp="186" pin=5"/></net>

<net id="294"><net_src comp="291" pin="1"/><net_sink comp="186" pin=4"/></net>

<net id="302"><net_src comp="295" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="307"><net_src comp="295" pin="1"/><net_sink comp="303" pin=0"/></net>

<net id="315"><net_src comp="72" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="316"><net_src comp="312" pin="1"/><net_sink comp="259" pin=1"/></net>

<net id="317"><net_src comp="312" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="318"><net_src comp="312" pin="1"/><net_sink comp="308" pin=1"/></net>

<net id="322"><net_src comp="76" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="323"><net_src comp="319" pin="1"/><net_sink comp="186" pin=29"/></net>

<net id="327"><net_src comp="80" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="328"><net_src comp="324" pin="1"/><net_sink comp="186" pin=28"/></net>

<net id="332"><net_src comp="84" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="333"><net_src comp="329" pin="1"/><net_sink comp="186" pin=27"/></net>

<net id="337"><net_src comp="88" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="338"><net_src comp="334" pin="1"/><net_sink comp="186" pin=26"/></net>

<net id="342"><net_src comp="92" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="343"><net_src comp="339" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="344"><net_src comp="339" pin="1"/><net_sink comp="303" pin=1"/></net>

<net id="348"><net_src comp="96" pin="1"/><net_sink comp="345" pin=0"/></net>

<net id="349"><net_src comp="345" pin="1"/><net_sink comp="186" pin=25"/></net>

<net id="353"><net_src comp="100" pin="1"/><net_sink comp="350" pin=0"/></net>

<net id="354"><net_src comp="350" pin="1"/><net_sink comp="186" pin=24"/></net>

<net id="358"><net_src comp="104" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="359"><net_src comp="355" pin="1"/><net_sink comp="186" pin=23"/></net>

<net id="363"><net_src comp="108" pin="1"/><net_sink comp="360" pin=0"/></net>

<net id="364"><net_src comp="360" pin="1"/><net_sink comp="186" pin=22"/></net>

<net id="368"><net_src comp="112" pin="1"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="186" pin=21"/></net>

<net id="373"><net_src comp="116" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="186" pin=20"/></net>

<net id="378"><net_src comp="120" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="186" pin=19"/></net>

<net id="383"><net_src comp="124" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="186" pin=18"/></net>

<net id="388"><net_src comp="128" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="390"><net_src comp="385" pin="1"/><net_sink comp="298" pin=1"/></net>

<net id="394"><net_src comp="132" pin="1"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="186" pin=16"/></net>

<net id="399"><net_src comp="136" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="186" pin=15"/></net>

<net id="405"><net_src comp="140" pin="1"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="186" pin=14"/></net>

<net id="411"><net_src comp="144" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="284" pin=0"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="186" pin=13"/></net>

<net id="417"><net_src comp="152" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="186" pin=12"/></net>

<net id="422"><net_src comp="148" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="186" pin=17"/></net>

<net id="424"><net_src comp="419" pin="1"/><net_sink comp="295" pin=0"/></net>

<net id="428"><net_src comp="158" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="267" pin=1"/></net>

<net id="433"><net_src comp="172" pin="2"/><net_sink comp="430" pin=0"/></net>

<net id="434"><net_src comp="430" pin="1"/><net_sink comp="186" pin=9"/></net>

<net id="438"><net_src comp="221" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="439"><net_src comp="435" pin="1"/><net_sink comp="186" pin=8"/></net>

<net id="443"><net_src comp="241" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="444"><net_src comp="440" pin="1"/><net_sink comp="186" pin=6"/></net>

<net id="448"><net_src comp="247" pin="2"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="186" pin=7"/></net>

<net id="453"><net_src comp="253" pin="2"/><net_sink comp="450" pin=0"/></net>

<net id="460"><net_src comp="272" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="465"><net_src comp="278" pin="1"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="186" pin=3"/></net>

<net id="470"><net_src comp="281" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="471"><net_src comp="467" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="475"><net_src comp="284" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="476"><net_src comp="472" pin="1"/><net_sink comp="186" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stream_out_hresampled | {3 4 }
	Port: HwReg_width_c19 | {1 }
	Port: HwReg_height_c25 | {1 }
 - Input state : 
	Port: v_hcresampler_core : stream_csc | {3 4 }
	Port: v_hcresampler_core : HwReg_height | {1 }
	Port: v_hcresampler_core : HwReg_width | {1 }
	Port: v_hcresampler_core : p_read | {1 }
  - Chain level:
	State 1
		loopWidth : 1
		cmp36727_i : 2
		store_ln722 : 1
	State 2
		icmp_ln722 : 1
		y_5 : 1
		br_ln722 : 2
	State 3
		call_ln720 : 1
	State 4
	State 5
		store_ln0 : 1
		store_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------|---------|---------|---------|
| Operation|                     Functional Unit                     |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   call   | grp_v_hcresampler_core_Pipeline_VITIS_LOOP_724_2_fu_186 |  0.427  |    93   |   353   |
|----------|---------------------------------------------------------|---------|---------|---------|
|   icmp   |                    cmp36727_i_fu_253                    |    0    |    0    |    20   |
|          |                    icmp_ln722_fu_267                    |    0    |    0    |    19   |
|----------|---------------------------------------------------------|---------|---------|---------|
|    add   |                     loopWidth_fu_241                    |    0    |    0    |    19   |
|          |                        y_5_fu_272                       |    0    |    0    |    19   |
|----------|---------------------------------------------------------|---------|---------|---------|
|  select  |                   select_ln685_fu_221                   |    0    |    0    |    2    |
|          |                   select_ln720_fu_229                   |    0    |    0    |    3    |
|----------|---------------------------------------------------------|---------|---------|---------|
|    xor   |                  not_bPassThru_i_fu_247                 |    0    |    0    |    2    |
|----------|---------------------------------------------------------|---------|---------|---------|
|          |                   p_read_7_read_fu_152                  |    0    |    0    |    0    |
|   read   |                  loopHeight_read_fu_158                 |    0    |    0    |    0    |
|          |               HwReg_width_read_read_fu_172              |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   write  |                  write_ln0_write_fu_164                 |    0    |    0    |    0    |
|          |                 write_ln677_write_fu_178                |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   zext   |                    zext_ln720_fu_237                    |    0    |    0    |    0    |
|----------|---------------------------------------------------------|---------|---------|---------|
|   Total  |                                                         |  0.427  |    93   |   437   |
|----------|---------------------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------------+--------+
|                                    |   FF   |
+------------------------------------+--------+
|      HwReg_width_read_reg_430      |   12   |
|         cmp36727_i_reg_450         |    1   |
|          filt_res1_reg_319         |   64   |
|         loopHeight_reg_425         |   12   |
|          loopWidth_reg_440         |   13   |
|       not_bPassThru_i_reg_445      |    1   |
|  p_0_0_0480783_lcssa798_i_reg_355  |    8   |
|    p_0_0_0786_lcssa804_i_reg_360   |    8   |
|p_0_0_0_0_0536736_lcssa759_i_reg_324|    8   |
|p_0_0_0_0_0536742_lcssa768_i_reg_339|    8   |
|  p_0_1_0_0_0738_lcssa762_i_reg_329 |    8   |
|p_0_1_0_0_0744790_lcssa816_i_reg_375|    8   |
|  p_0_1_0_0_0744_lcssa771_i_reg_345 |    8   |
|p_0_1_0_0_0748793_lcssa819_i_reg_380|    8   |
|  p_0_1_0_0_0748_lcssa774_i_reg_350 |    8   |
|  p_0_2_0_0_0740_lcssa765_i_reg_334 |    8   |
|       p_lcssa788810_i_reg_365      |    8   |
|       p_lcssa789813_i_reg_370      |    8   |
|          p_read_7_reg_414          |    1   |
|         pixbuf_y_15_reg_391        |    8   |
|      pixbuf_y_16_load_reg_462      |    8   |
|         pixbuf_y_16_reg_396        |    8   |
|      pixbuf_y_17_load_reg_467      |    8   |
|         pixbuf_y_17_reg_402        |    8   |
|      pixbuf_y_18_load_reg_472      |    8   |
|         pixbuf_y_18_reg_408        |    8   |
|       pixbuf_y_20_loc_reg_419      |    8   |
|          pixbuf_y_reg_385          |    8   |
|        select_ln685_reg_435        |    2   |
|             y_4_reg_312            |   12   |
|             y_5_reg_457            |   12   |
+------------------------------------+--------+
|                Total               |   298  |
+------------------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |   93   |   437  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   298  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   391  |   437  |
+-----------+--------+--------+--------+
