0.7
2020.2
Nov 18 2020
09:20:35
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/AESL_axi_master_gmem.v,1642856595,systemVerilog,,,,AESL_axi_master_gmem,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/AESL_axi_slave_control.v,1642856595,systemVerilog,,,,AESL_axi_slave_control,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/csv_file_dump.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv,$unit_csv_file_dump_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dataflow_monitor.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_manager.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/csv_file_dump.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_fifo_monitor.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_process_monitor.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/nodf_module_monitor.sv,$unit_dataflow_monitor_sv;dataflow_monitor,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_fifo_interface.sv,1642856595,systemVerilog,,,,df_fifo_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_fifo_monitor.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_fifo_interface.sv,$unit_df_fifo_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_process_interface.sv,1642856595,systemVerilog,,,,df_process_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_process_monitor.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/df_process_interface.sv,$unit_df_process_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix.autotb.v,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/fifo_para.vh,apatb_dot_matrix_top,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix.v,1642856577,systemVerilog,,,,dot_matrix,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix_c_t.v,1642856577,systemVerilog,,,,dot_matrix_c_t;dot_matrix_c_t_ram,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix_control_s_axi.v,1642856577,systemVerilog,,,,dot_matrix_control_s_axi,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix_gmem_m_axi.v,1642856577,systemVerilog,,,,dot_matrix_gmem_m_axi;dot_matrix_gmem_m_axi_buffer;dot_matrix_gmem_m_axi_decoder;dot_matrix_gmem_m_axi_fifo;dot_matrix_gmem_m_axi_read;dot_matrix_gmem_m_axi_reg_slice;dot_matrix_gmem_m_axi_throttle;dot_matrix_gmem_m_axi_write,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dot_matrix_mul_32s_32s_32_2_1.v,1642856577,systemVerilog,,,,dot_matrix_mul_32s_32s_32_2_1;dot_matrix_mul_32s_32s_32_2_1_Multiplier_0,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv,1642856595,systemVerilog,,,,$unit_dump_file_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/fifo_para.vh,1642856595,verilog,,,,,,,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/nodf_module_interface.sv,1642856595,systemVerilog,,,,nodf_module_intf,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/nodf_module_monitor.sv,1642856595,systemVerilog,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/nodf_module_interface.sv,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv;/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/nodf_module_interface.sv,$unit_nodf_module_monitor_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_agent.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/dump_file_agent.sv,$unit_sample_agent_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_manager.sv,1642856595,systemVerilog,,,/home/anubhav/workspace/ip_repo/dot_mat/solution1/sim/verilog/sample_agent.sv,$unit_sample_manager_sv,,axi_protocol_checker_v1_1_12;axi_protocol_checker_v1_1_13;axis_protocol_checker_v1_1_11;axis_protocol_checker_v1_1_12;floating_point_v7_0_18;floating_point_v7_1_11;ieee_proposed=./ieee_proposed;smartconnect_v1_0;unisims_ver;xil_defaultlib;xpm,,,,,,
