

================================================================
== Vitis HLS Report for 'dFFT'
================================================================
* Date:           Sat Apr  5 23:10:49 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        PositFFT
* Solution:       hls (Vivado IP Flow Target)
* Product family: azynquplus
* Target device:  xazu3teg-sfvc784-1Q-q


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.288 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |                                  |                       |  Latency (cycles) |   Latency (absolute)  |  Interval  | Pipeline|
        |             Instance             |         Module        |   min   |   max   |    min    |    max    | min |  max |   Type  |
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+
        |grp_generic_fmod_double_s_fu_207  |generic_fmod_double_s  |        1|     2102|  10.000 ns|  21.020 us|    1|  2102|       no|
        +----------------------------------+-----------------------+---------+---------+-----------+-----------+-----+------+---------+

        * Loop: 
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration |  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency  |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_1331_1   |        ?|        ?|    131 ~ ?|          -|          -|      ?|        no|
        | + VITIS_LOOP_1219_1  |       98|        ?|  98 ~ 2199|          -|          -|  1 ~ ?|        no|
        +----------------------+---------+---------+-----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 133
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 5 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 119 
119 --> 120 
120 --> 121 
121 --> 122 
122 --> 123 
123 --> 124 
124 --> 125 
125 --> 126 
126 --> 127 
127 --> 128 
128 --> 129 
129 --> 130 
130 --> 131 
131 --> 132 
132 --> 133 
133 --> 37 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.09>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%k = alloca i32 1" [posit_lib.cpp:1212->posit_lib.cpp:1334]   --->   Operation 134 'alloca' 'k' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%sampleCount_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sampleCount" [posit_lib.cpp:1325]   --->   Operation 135 'read' 'sampleCount_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [4/4] (7.09ns)   --->   "%conv1_i = sitodp i32 %sampleCount_read" [posit_lib.cpp:1325]   --->   Operation 136 'sitodp' 'conv1_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.48ns)   --->   "%store_ln1212 = store i11 0, i11 %k" [posit_lib.cpp:1212->posit_lib.cpp:1334]   --->   Operation 137 'store' 'store_ln1212' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 7.09>
ST_2 : Operation 138 [3/4] (7.09ns)   --->   "%conv1_i = sitodp i32 %sampleCount_read" [posit_lib.cpp:1325]   --->   Operation 138 'sitodp' 'conv1_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 7.09>
ST_3 : Operation 139 [2/4] (7.09ns)   --->   "%conv1_i = sitodp i32 %sampleCount_read" [posit_lib.cpp:1325]   --->   Operation 139 'sitodp' 'conv1_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.09>
ST_4 : Operation 140 [1/1] (0.00ns)   --->   "%spectopmodule_ln1325 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [posit_lib.cpp:1325]   --->   Operation 140 'spectopmodule' 'spectopmodule_ln1325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 141 [1/1] (0.00ns)   --->   "%specinterface_ln1325 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_3, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0" [posit_lib.cpp:1325]   --->   Operation 141 'specinterface' 'specinterface_ln1325' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 142 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %signal_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 142 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %signal_r"   --->   Operation 143 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %real_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 144 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %real_r"   --->   Operation 145 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %imag, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 146 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %imag"   --->   Operation 147 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %sampleCount"   --->   Operation 148 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %sampleCount, void @empty_1, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 149 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/4] (7.09ns)   --->   "%conv1_i = sitodp i32 %sampleCount_read" [posit_lib.cpp:1325]   --->   Operation 150 'sitodp' 'conv1_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%br_ln1331 = br void %for.body" [posit_lib.cpp:1331]   --->   Operation 151 'br' 'br_ln1331' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.09>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%k_1 = load i11 %k" [posit_lib.cpp:1331]   --->   Operation 152 'load' 'k_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln1331_1 = zext i11 %k_1" [posit_lib.cpp:1331]   --->   Operation 153 'zext' 'zext_ln1331_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (1.20ns)   --->   "%icmp_ln1331 = icmp_slt  i32 %zext_ln1331_1, i32 %sampleCount_read" [posit_lib.cpp:1331]   --->   Operation 154 'icmp' 'icmp_ln1331' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 155 [1/1] (0.94ns)   --->   "%add_ln1331 = add i11 %k_1, i11 1" [posit_lib.cpp:1331]   --->   Operation 155 'add' 'add_ln1331' <Predicate = true> <Delay = 0.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns)   --->   "%br_ln1331 = br i1 %icmp_ln1331, void %for.end.loopexit, void %for.body.split" [posit_lib.cpp:1331]   --->   Operation 156 'br' 'br_ln1331' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 157 [4/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1331_1" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 157 'sitodp' 'conv_i' <Predicate = (icmp_ln1331)> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln1336 = ret" [posit_lib.cpp:1336]   --->   Operation 158 'ret' 'ret_ln1336' <Predicate = (!icmp_ln1331)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.09>
ST_6 : Operation 159 [3/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1331_1" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 159 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.09>
ST_7 : Operation 160 [2/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1331_1" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 160 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.09>
ST_8 : Operation 161 [1/4] (7.09ns)   --->   "%conv_i = sitodp i32 %zext_ln1331_1" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 161 'sitodp' 'conv_i' <Predicate = true> <Delay = 7.09> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.60>
ST_9 : Operation 162 [6/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 162 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.60>
ST_10 : Operation 163 [5/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 163 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.60>
ST_11 : Operation 164 [4/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 164 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.60>
ST_12 : Operation 165 [3/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 165 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.60>
ST_13 : Operation 166 [2/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 166 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.60>
ST_14 : Operation 167 [1/6] (6.60ns)   --->   "%mul_i = dmul i64 %conv_i, i64 -6.28" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 167 'dmul' 'mul_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 168 [22/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 168 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 169 [21/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 169 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 170 [20/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 170 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 171 [19/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 171 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 172 [18/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 172 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.28>
ST_20 : Operation 173 [17/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 173 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.28>
ST_21 : Operation 174 [16/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 174 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.28>
ST_22 : Operation 175 [15/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 175 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.28>
ST_23 : Operation 176 [14/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 176 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.28>
ST_24 : Operation 177 [13/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 177 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.28>
ST_25 : Operation 178 [12/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 178 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.28>
ST_26 : Operation 179 [11/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 179 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.28>
ST_27 : Operation 180 [10/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 180 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.28>
ST_28 : Operation 181 [9/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 181 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 182 [8/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 182 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 183 [7/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 183 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 184 [6/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 184 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 185 [5/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 185 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.28>
ST_33 : Operation 186 [4/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 186 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.28>
ST_34 : Operation 187 [3/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 187 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.28>
ST_35 : Operation 188 [2/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 188 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.28>
ST_36 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln1331 = zext i11 %k_1" [posit_lib.cpp:1331]   --->   Operation 189 'zext' 'zext_ln1331' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 190 [1/1] (0.00ns)   --->   "%specloopname_ln1331 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [posit_lib.cpp:1331]   --->   Operation 190 'specloopname' 'specloopname_ln1331' <Predicate = true> <Delay = 0.00>
ST_36 : Operation 191 [1/22] (7.28ns)   --->   "%deltaTheta = ddiv i64 %mul_i, i64 %conv1_i" [posit_lib.cpp:1217->posit_lib.cpp:1334]   --->   Operation 191 'ddiv' 'deltaTheta' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 192 [1/1] (0.48ns)   --->   "%br_ln1219 = br void %for.inc.i" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 192 'br' 'br_ln1219' <Predicate = true> <Delay = 0.48>

State 37 <SV = 36> <Delay = 6.91>
ST_37 : Operation 193 [1/1] (0.00ns)   --->   "%n = phi i31 0, void %for.body.split, i31 %add_ln1219, void %for.inc.i.split_ifconv" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 193 'phi' 'n' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 194 [1/1] (0.00ns)   --->   "%empty = phi i64 0, void %for.body.split, i64 %add6_i, void %for.inc.i.split_ifconv" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 194 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 195 [1/1] (0.00ns)   --->   "%empty_14 = phi i64 0, void %for.body.split, i64 %add_i, void %for.inc.i.split_ifconv" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 195 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 196 [1/1] (0.00ns)   --->   "%angle_1 = phi i64 0, void %for.body.split, i64 %angle, void %for.inc.i.split_ifconv"   --->   Operation 196 'phi' 'angle_1' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln1219 = zext i31 %n" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 197 'zext' 'zext_ln1219' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 198 [1/1] (1.20ns)   --->   "%icmp_ln1219 = icmp_eq  i32 %zext_ln1219, i32 %sampleCount_read" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 198 'icmp' 'icmp_ln1219' <Predicate = true> <Delay = 1.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 199 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 18446744073709551615, i64 0"   --->   Operation 199 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 200 [1/1] (1.19ns)   --->   "%add_ln1219 = add i31 %n, i31 1" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 200 'add' 'add_ln1219' <Predicate = true> <Delay = 1.19> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.19> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 201 [1/1] (0.00ns)   --->   "%br_ln1219 = br i1 %icmp_ln1219, void %for.inc.i.split_ifconv, void %for.cond.for.cond.cleanup_crit_edge.i" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 201 'br' 'br_ln1219' <Predicate = true> <Delay = 0.00>
ST_37 : Operation 202 [2/2] (2.12ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:800->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 202 'call' 'angle_assign' <Predicate = (!icmp_ln1219)> <Delay = 2.12> <CoreType = "Generic">   --->   Generic Core
ST_37 : Operation 203 [5/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1224->posit_lib.cpp:1334]   --->   Operation 203 'dadd' 'angle' <Predicate = (!icmp_ln1219)> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 204 [1/1] (0.00ns)   --->   "%bitcast_ln1222 = bitcast i64 %empty_14" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 204 'bitcast' 'bitcast_ln1222' <Predicate = (icmp_ln1219)> <Delay = 0.00>
ST_37 : Operation 205 [1/1] (0.00ns)   --->   "%real_r_addr = getelementptr i64 %real_r, i64 0, i64 %zext_ln1331" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 205 'getelementptr' 'real_r_addr' <Predicate = (icmp_ln1219)> <Delay = 0.00>
ST_37 : Operation 206 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1222 = store i64 %bitcast_ln1222, i10 %real_r_addr" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 206 'store' 'store_ln1222' <Predicate = (icmp_ln1219)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 207 [1/1] (0.00ns)   --->   "%bitcast_ln1223 = bitcast i64 %empty" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 207 'bitcast' 'bitcast_ln1223' <Predicate = (icmp_ln1219)> <Delay = 0.00>
ST_37 : Operation 208 [1/1] (0.00ns)   --->   "%imag_addr = getelementptr i64 %imag, i64 0, i64 %zext_ln1331" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 208 'getelementptr' 'imag_addr' <Predicate = (icmp_ln1219)> <Delay = 0.00>
ST_37 : Operation 209 [1/1] ( I:1.35ns O:1.35ns )   --->   "%store_ln1223 = store i64 %bitcast_ln1223, i10 %imag_addr" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 209 'store' 'store_ln1223' <Predicate = (icmp_ln1219)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_37 : Operation 210 [1/1] (0.48ns)   --->   "%store_ln1212 = store i11 %add_ln1331, i11 %k" [posit_lib.cpp:1212->posit_lib.cpp:1334]   --->   Operation 210 'store' 'store_ln1212' <Predicate = (icmp_ln1219)> <Delay = 0.48>
ST_37 : Operation 211 [1/1] (0.00ns)   --->   "%br_ln1331 = br void %for.body" [posit_lib.cpp:1331]   --->   Operation 211 'br' 'br_ln1331' <Predicate = (icmp_ln1219)> <Delay = 0.00>

State 38 <SV = 37> <Delay = 6.91>
ST_38 : Operation 212 [1/2] (4.76ns)   --->   "%angle_assign = call i64 @generic_fmod<double>, i64 %angle_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\c\fmoddouble.cpp:7->posit_lib.cpp:800->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 212 'call' 'angle_assign' <Predicate = true> <Delay = 4.76> <CoreType = "Generic">   --->   Generic Core
ST_38 : Operation 213 [4/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1224->posit_lib.cpp:1334]   --->   Operation 213 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 6.91>
ST_39 : Operation 214 [5/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:802->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 214 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 215 [5/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:804->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 215 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 216 [3/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1224->posit_lib.cpp:1334]   --->   Operation 216 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 6.91>
ST_40 : Operation 217 [4/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:802->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 217 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 218 [4/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:804->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 218 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 219 [2/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1224->posit_lib.cpp:1334]   --->   Operation 219 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 6.91>
ST_41 : Operation 220 [3/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:802->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 220 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 221 [3/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:804->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 221 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 222 [1/5] (6.91ns)   --->   "%angle = dadd i64 %angle_1, i64 %deltaTheta" [posit_lib.cpp:1224->posit_lib.cpp:1334]   --->   Operation 222 'dadd' 'angle' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 6.91>
ST_42 : Operation 223 [2/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:802->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 223 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 224 [2/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:804->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 224 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 6.91>
ST_43 : Operation 225 [2/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 225 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 226 [1/5] (6.91ns)   --->   "%angle_assign_1 = dadd i64 %angle_assign, i64 -6.28" [posit_lib.cpp:802->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 226 'dadd' 'angle_assign_1' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 227 [2/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:803->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 227 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 228 [1/5] (6.91ns)   --->   "%angle_assign_2 = dadd i64 %angle_assign, i64 6.28" [posit_lib.cpp:804->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 228 'dadd' 'angle_assign_2' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 4.61>
ST_44 : Operation 229 [1/1] (0.00ns)   --->   "%bitcast_ln801 = bitcast i64 %angle_assign" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 229 'bitcast' 'bitcast_ln801' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 230 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln801, i32 52, i32 62" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 230 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 231 [1/1] (0.00ns)   --->   "%trunc_ln801 = trunc i64 %bitcast_ln801" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 231 'trunc' 'trunc_ln801' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 232 [1/1] (0.94ns)   --->   "%icmp_ln801 = icmp_ne  i11 %tmp, i11 2047" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 232 'icmp' 'icmp_ln801' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 233 [1/1] (1.30ns)   --->   "%icmp_ln801_1 = icmp_eq  i52 %trunc_ln801, i52 0" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 233 'icmp' 'icmp_ln801_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 234 [1/1] (0.33ns)   --->   "%or_ln801 = or i1 %icmp_ln801_1, i1 %icmp_ln801" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 234 'or' 'or_ln801' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 235 [1/2] (3.61ns)   --->   "%tmp_1 = fcmp_ogt  i64 %angle_assign, i64 3.14" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 235 'dcmp' 'tmp_1' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node angle_assign_4)   --->   "%and_ln801 = and i1 %or_ln801, i1 %tmp_1" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 236 'and' 'and_ln801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 237 [1/2] (3.61ns)   --->   "%tmp_3 = fcmp_olt  i64 %angle_assign, i64 -3.14" [posit_lib.cpp:803->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 237 'dcmp' 'tmp_3' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node select_ln803)   --->   "%and_ln803 = and i1 %or_ln801, i1 %tmp_3" [posit_lib.cpp:803->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 238 'and' 'and_ln803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 239 [1/1] (0.49ns) (out node of the LUT)   --->   "%select_ln803 = select i1 %and_ln803, i64 %angle_assign_2, i64 %angle_assign" [posit_lib.cpp:803->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 239 'select' 'select_ln803' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 240 [1/1] (0.49ns) (out node of the LUT)   --->   "%angle_assign_4 = select i1 %and_ln801, i64 %angle_assign_1, i64 %select_ln803" [posit_lib.cpp:801->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 240 'select' 'angle_assign_4' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 45 <SV = 44> <Delay = 6.91>
ST_45 : Operation 241 [5/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 241 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 242 [5/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:812->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 242 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 6.91>
ST_46 : Operation 243 [4/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 243 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 244 [4/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:812->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 244 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 6.91>
ST_47 : Operation 245 [3/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 245 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 246 [3/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:812->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 246 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 6.91>
ST_48 : Operation 247 [2/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 247 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 248 [2/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 248 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 249 [2/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:811->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 249 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 250 [2/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:812->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 250 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 6.91>
ST_49 : Operation 251 [1/1] (0.00ns)   --->   "%bitcast_ln808 = bitcast i64 %angle_assign_4" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 251 'bitcast' 'bitcast_ln808' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln808, i32 52, i32 62" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 252 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 253 [1/1] (0.00ns)   --->   "%trunc_ln808 = trunc i64 %bitcast_ln808" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 253 'trunc' 'trunc_ln808' <Predicate = true> <Delay = 0.00>
ST_49 : Operation 254 [1/1] (0.94ns)   --->   "%icmp_ln808 = icmp_ne  i11 %tmp_4, i11 2047" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 254 'icmp' 'icmp_ln808' <Predicate = true> <Delay = 0.94> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 255 [1/1] (1.30ns)   --->   "%icmp_ln808_1 = icmp_eq  i52 %trunc_ln808, i52 0" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 255 'icmp' 'icmp_ln808_1' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 256 [1/1] (0.33ns)   --->   "%or_ln808 = or i1 %icmp_ln808_1, i1 %icmp_ln808" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 256 'or' 'or_ln808' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 257 [1/2] (3.61ns)   --->   "%tmp_5 = fcmp_ogt  i64 %angle_assign_4, i64 1.57" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 257 'dcmp' 'tmp_5' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 258 [1/1] (0.33ns)   --->   "%and_ln808 = and i1 %or_ln808, i1 %tmp_5" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 258 'and' 'and_ln808' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 259 [1/5] (6.91ns)   --->   "%angle_assign_5 = dsub i64 3.14, i64 %angle_assign_4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 259 'dsub' 'angle_assign_5' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 260 [1/2] (3.61ns)   --->   "%tmp_7 = fcmp_olt  i64 %angle_assign_4, i64 -1.57" [posit_lib.cpp:811->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 260 'dcmp' 'tmp_7' <Predicate = true> <Delay = 3.61> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 3.61> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 261 [1/1] (0.33ns)   --->   "%and_ln811 = and i1 %or_ln808, i1 %tmp_7" [posit_lib.cpp:811->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 261 'and' 'and_ln811' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 262 [1/5] (6.91ns)   --->   "%angle_assign_6 = dsub i64 -3.14, i64 %angle_assign_4" [posit_lib.cpp:812->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 262 'dsub' 'angle_assign_6' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node and_ln811_1)   --->   "%xor_ln808 = xor i1 %and_ln808, i1 1" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 263 'xor' 'xor_ln808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 264 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln811_1 = and i1 %and_ln811, i1 %xor_ln808" [posit_lib.cpp:811->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 264 'and' 'and_ln811_1' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 50 <SV = 49> <Delay = 7.10>
ST_50 : Operation 265 [1/1] (0.00ns)   --->   "%sel_tmp4 = bitconcatenate i2 @_ssdm_op_BitConcatenate.i2.i1.i1, i1 %and_ln808, i1 %and_ln811_1" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 265 'bitconcatenate' 'sel_tmp4' <Predicate = true> <Delay = 0.00>
ST_50 : Operation 266 [1/1] (0.48ns)   --->   "%angle_assign_s = sparsemux i64 @_ssdm_op_SparseMux.ap_auto.3double.double.i2, i2 2, i64 %angle_assign_5, i2 1, i64 %angle_assign_6, i2 0, i64 %angle_assign_4, i64 <undef>, i2 %sel_tmp4" [posit_lib.cpp:809->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 266 'sparsemux' 'angle_assign_s' <Predicate = true> <Delay = 0.48> <CoreInst = "OneHotSparseMux_HasDef">   --->   Core 152 'OneHotSparseMux_HasDef' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 267 [6/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 267 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node term1)   --->   "%select_ln1017 = select i1 %and_ln811, i64 %angle_assign_6, i64 %angle_assign_4" [posit_lib.cpp:1017->posit_lib.cpp:1025->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 268 'select' 'select_ln1017' <Predicate = (!and_ln808)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 269 [1/1] (0.49ns) (out node of the LUT)   --->   "%term1 = select i1 %and_ln808, i64 %angle_assign_5, i64 %select_ln1017" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 269 'select' 'term1' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_50 : Operation 270 [6/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 270 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 6.60>
ST_51 : Operation 271 [5/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 271 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 272 [5/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 272 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 6.60>
ST_52 : Operation 273 [4/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 273 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 274 [4/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 274 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 52> <Delay = 6.60>
ST_53 : Operation 275 [3/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 275 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 276 [3/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 276 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 6.60>
ST_54 : Operation 277 [2/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 277 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 278 [2/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 278 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 6.60>
ST_55 : Operation 279 [1/6] (6.60ns)   --->   "%x2 = dmul i64 %angle_assign_s, i64 %angle_assign_s" [posit_lib.cpp:827->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 279 'dmul' 'x2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 280 [1/6] (6.60ns)   --->   "%mul_i18_i_i = dmul i64 %term1, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 280 'dmul' 'mul_i18_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 6.60>
ST_56 : Operation 281 [6/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 281 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 282 [6/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 282 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 6.60>
ST_57 : Operation 283 [5/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 283 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 284 [5/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 284 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 6.60>
ST_58 : Operation 285 [4/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 285 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 286 [4/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 286 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 6.60>
ST_59 : Operation 287 [3/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 287 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 288 [3/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 288 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 6.60>
ST_60 : Operation 289 [2/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 289 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 290 [2/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 290 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 6.60>
ST_61 : Operation 291 [1/6] (6.60ns)   --->   "%mul1_i_i_i = dmul i64 %x2, i64 %x2" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 291 'dmul' 'mul1_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 292 [1/6] (6.60ns)   --->   "%mul1_i19_i_i = dmul i64 %mul_i18_i_i, i64 %term1" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 292 'dmul' 'mul1_i19_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.28>
ST_62 : Operation 293 [22/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 293 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 294 [22/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 294 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.28>
ST_63 : Operation 295 [21/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 295 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 296 [21/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 296 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.28>
ST_64 : Operation 297 [20/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 297 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 298 [20/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 298 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.28>
ST_65 : Operation 299 [19/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 299 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 300 [19/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 300 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.28>
ST_66 : Operation 301 [18/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 301 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 302 [18/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 302 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.28>
ST_67 : Operation 303 [17/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 303 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 304 [17/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 304 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 7.28>
ST_68 : Operation 305 [16/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 305 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 306 [16/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 306 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 7.28>
ST_69 : Operation 307 [15/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 307 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 308 [15/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 308 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 7.28>
ST_70 : Operation 309 [14/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 309 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 310 [14/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 310 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 7.28>
ST_71 : Operation 311 [13/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 311 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 312 [13/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 312 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 7.28>
ST_72 : Operation 313 [12/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 313 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 314 [12/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 314 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 7.28>
ST_73 : Operation 315 [6/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 315 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 316 [11/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 316 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 317 [11/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 317 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 7.28>
ST_74 : Operation 318 [5/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 318 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 319 [10/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 319 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 320 [10/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 320 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 7.28>
ST_75 : Operation 321 [4/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 321 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 322 [9/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 322 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 323 [9/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 323 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 7.28>
ST_76 : Operation 324 [3/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 324 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 325 [8/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 325 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 326 [8/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 326 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 7.28>
ST_77 : Operation 327 [2/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 327 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 328 [7/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 328 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 329 [7/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 329 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 7.28>
ST_78 : Operation 330 [1/6] (6.60ns)   --->   "%term2 = dmul i64 %x2, i64 0.5" [posit_lib.cpp:829->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 330 'dmul' 'term2' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 331 [6/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 331 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 332 [6/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 332 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 7.28>
ST_79 : Operation 333 [5/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 333 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 334 [5/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 334 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 335 [5/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 335 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 7.28>
ST_80 : Operation 336 [4/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 336 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 337 [4/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 337 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 338 [4/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 338 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 7.28>
ST_81 : Operation 339 [3/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 339 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 340 [3/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 340 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 341 [3/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 341 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 7.28>
ST_82 : Operation 342 [2/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 342 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 343 [2/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 343 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 344 [2/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 344 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 7.28>
ST_83 : Operation 345 [1/22] (7.28ns)   --->   "%term3 = ddiv i64 %mul1_i_i_i, i64 24" [posit_lib.cpp:833->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 345 'ddiv' 'term3' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 346 [1/5] (6.91ns)   --->   "%sub_i_i_i = dsub i64 1, i64 %term2" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 346 'dsub' 'sub_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 347 [1/22] (7.28ns)   --->   "%term2_1 = ddiv i64 %mul1_i19_i_i, i64 6" [posit_lib.cpp:1029->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 347 'ddiv' 'term2_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.91>
ST_84 : Operation 348 [5/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 348 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 349 [6/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 349 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.91>
ST_85 : Operation 350 [4/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 350 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 351 [5/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 351 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.91>
ST_86 : Operation 352 [3/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 352 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 353 [4/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 353 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.91>
ST_87 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln1219_1 = zext i31 %n" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 354 'zext' 'zext_ln1219_1' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 355 [2/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 355 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 356 [3/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 356 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 357 [1/1] (0.00ns)   --->   "%signal_r_addr = getelementptr i64 %signal_r, i64 0, i64 %zext_ln1219_1" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 357 'getelementptr' 'signal_r_addr' <Predicate = true> <Delay = 0.00>
ST_87 : Operation 358 [2/2] (1.35ns)   --->   "%signal_r_load = load i10 %signal_r_addr" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 358 'load' 'signal_r_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>

State 88 <SV = 87> <Delay = 6.91>
ST_88 : Operation 359 [1/5] (6.91ns)   --->   "%add_i_i_i = dadd i64 %sub_i_i_i, i64 %term3" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 359 'dadd' 'add_i_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 360 [2/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 360 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_88 : Operation 361 [1/2] ( I:1.35ns O:1.35ns )   --->   "%signal_r_load = load i10 %signal_r_addr" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 361 'load' 'signal_r_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1024> <RAM>
ST_88 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln1222_1 = bitcast i64 %signal_r_load" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 362 'bitcast' 'bitcast_ln1222_1' <Predicate = true> <Delay = 0.00>

State 89 <SV = 88> <Delay = 7.10>
ST_89 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%negate = or i1 %and_ln808, i1 %and_ln811" [posit_lib.cpp:808->posit_lib.cpp:825->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 363 'or' 'negate' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 364 [1/1] (0.00ns)   --->   "%bitcast_ln850 = bitcast i64 %add_i_i_i" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 364 'bitcast' 'bitcast_ln850' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bit_sel = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i64, i64 %bitcast_ln850, i64 63" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 365 'bitselect' 'bit_sel' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln850 = xor i1 %bit_sel, i1 1" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 366 'xor' 'xor_ln850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%trunc_ln850 = trunc i64 %bitcast_ln850" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 367 'trunc' 'trunc_ln850' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 368 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%xor_ln = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 %xor_ln850, i63 %trunc_ln850" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 368 'bitconcatenate' 'xor_ln' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 369 [1/1] (0.00ns) (grouped into LUT with out node realPart)   --->   "%bitcast_ln850_1 = bitcast i64 %xor_ln" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 369 'bitcast' 'bitcast_ln850_1' <Predicate = true> <Delay = 0.00>
ST_89 : Operation 370 [1/1] (0.49ns) (out node of the LUT)   --->   "%realPart = select i1 %negate, i64 %bitcast_ln850_1, i64 %add_i_i_i" [posit_lib.cpp:850->posit_lib.cpp:1174->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 370 'select' 'realPart' <Predicate = true> <Delay = 0.49> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_89 : Operation 371 [1/6] (6.60ns)   --->   "%mul2_i_i_i = dmul i64 %term2_1, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 371 'dmul' 'mul2_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_89 : Operation 372 [6/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 372 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.91>
ST_90 : Operation 373 [6/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 373 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 374 [5/5] (6.91ns)   --->   "%sub_i21_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 374 'dsub' 'sub_i21_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 375 [5/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 375 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.91>
ST_91 : Operation 376 [5/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 376 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 377 [4/5] (6.91ns)   --->   "%sub_i21_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 377 'dsub' 'sub_i21_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 378 [4/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 378 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.91>
ST_92 : Operation 379 [4/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 379 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 380 [3/5] (6.91ns)   --->   "%sub_i21_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 380 'dsub' 'sub_i21_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 381 [3/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 381 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 6.91>
ST_93 : Operation 382 [3/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 382 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 383 [2/5] (6.91ns)   --->   "%sub_i21_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 383 'dsub' 'sub_i21_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_93 : Operation 384 [2/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 384 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 93> <Delay = 6.91>
ST_94 : Operation 385 [2/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 385 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 386 [1/5] (6.91ns)   --->   "%sub_i21_i_i = dsub i64 %term1, i64 %term2_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 386 'dsub' 'sub_i21_i_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_94 : Operation 387 [1/6] (6.60ns)   --->   "%mul2_i = dmul i64 %bitcast_ln1222_1, i64 %realPart" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 387 'dmul' 'mul2_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 94> <Delay = 6.91>
ST_95 : Operation 388 [1/6] (6.60ns)   --->   "%mul3_i_i_i = dmul i64 %mul2_i_i_i, i64 %term1" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 388 'dmul' 'mul3_i_i_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>
ST_95 : Operation 389 [5/5] (6.91ns)   --->   "%add_i = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 389 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 95> <Delay = 7.28>
ST_96 : Operation 390 [22/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 390 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_96 : Operation 391 [4/5] (6.91ns)   --->   "%add_i = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 391 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 96> <Delay = 7.28>
ST_97 : Operation 392 [21/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 392 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_97 : Operation 393 [3/5] (6.91ns)   --->   "%add_i = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 393 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 97> <Delay = 7.28>
ST_98 : Operation 394 [20/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 394 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_98 : Operation 395 [2/5] (6.91ns)   --->   "%add_i = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 395 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 98> <Delay = 7.28>
ST_99 : Operation 396 [19/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 396 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>
ST_99 : Operation 397 [1/5] (6.91ns)   --->   "%add_i = dadd i64 %empty_14, i64 %mul2_i" [posit_lib.cpp:1222->posit_lib.cpp:1334]   --->   Operation 397 'dadd' 'add_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 99> <Delay = 7.28>
ST_100 : Operation 398 [18/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 398 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 100> <Delay = 7.28>
ST_101 : Operation 399 [17/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 399 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 101> <Delay = 7.28>
ST_102 : Operation 400 [16/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 400 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 102> <Delay = 7.28>
ST_103 : Operation 401 [15/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 401 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 103> <Delay = 7.28>
ST_104 : Operation 402 [14/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 402 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 104> <Delay = 7.28>
ST_105 : Operation 403 [13/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 403 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 105> <Delay = 7.28>
ST_106 : Operation 404 [12/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 404 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 106> <Delay = 7.28>
ST_107 : Operation 405 [11/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 405 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 107> <Delay = 7.28>
ST_108 : Operation 406 [10/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 406 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 108> <Delay = 7.28>
ST_109 : Operation 407 [9/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 407 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 109> <Delay = 7.28>
ST_110 : Operation 408 [8/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 408 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 110> <Delay = 7.28>
ST_111 : Operation 409 [7/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 409 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 111> <Delay = 7.28>
ST_112 : Operation 410 [6/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 410 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 112> <Delay = 7.28>
ST_113 : Operation 411 [5/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 411 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 113> <Delay = 7.28>
ST_114 : Operation 412 [4/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 412 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 114> <Delay = 7.28>
ST_115 : Operation 413 [3/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 413 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 115> <Delay = 7.28>
ST_116 : Operation 414 [2/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 414 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 116> <Delay = 7.28>
ST_117 : Operation 415 [1/22] (7.28ns)   --->   "%term3_1 = ddiv i64 %mul3_i_i_i, i64 20" [posit_lib.cpp:1035->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 415 'ddiv' 'term3_1' <Predicate = true> <Delay = 7.28> <CoreInst = "DDiv">   --->   Core 39 'DDiv' <Latency = 21> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'ddiv' 'drem'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 117> <Delay = 6.91>
ST_118 : Operation 416 [5/5] (6.91ns)   --->   "%imagPart = dadd i64 %sub_i21_i_i, i64 %term3_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 416 'dadd' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 119 <SV = 118> <Delay = 6.91>
ST_119 : Operation 417 [4/5] (6.91ns)   --->   "%imagPart = dadd i64 %sub_i21_i_i, i64 %term3_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 417 'dadd' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 120 <SV = 119> <Delay = 6.91>
ST_120 : Operation 418 [3/5] (6.91ns)   --->   "%imagPart = dadd i64 %sub_i21_i_i, i64 %term3_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 418 'dadd' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 121 <SV = 120> <Delay = 6.91>
ST_121 : Operation 419 [2/5] (6.91ns)   --->   "%imagPart = dadd i64 %sub_i21_i_i, i64 %term3_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 419 'dadd' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 122 <SV = 121> <Delay = 6.91>
ST_122 : Operation 420 [1/5] (6.91ns)   --->   "%imagPart = dadd i64 %sub_i21_i_i, i64 %term3_1" [posit_lib.cpp:1051->posit_lib.cpp:1175->posit_lib.cpp:1220->posit_lib.cpp:1334]   --->   Operation 420 'dadd' 'imagPart' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 123 <SV = 122> <Delay = 6.60>
ST_123 : Operation 421 [6/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 421 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 124 <SV = 123> <Delay = 6.60>
ST_124 : Operation 422 [5/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 422 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 125 <SV = 124> <Delay = 6.60>
ST_125 : Operation 423 [4/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 423 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 126 <SV = 125> <Delay = 6.60>
ST_126 : Operation 424 [3/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 424 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 127 <SV = 126> <Delay = 6.60>
ST_127 : Operation 425 [2/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 425 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 128 <SV = 127> <Delay = 6.60>
ST_128 : Operation 426 [1/6] (6.60ns)   --->   "%mul5_i = dmul i64 %bitcast_ln1222_1, i64 %imagPart" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 426 'dmul' 'mul5_i' <Predicate = true> <Delay = 6.60> <CoreInst = "DMul_maxdsp">   --->   Core 49 'DMul_maxdsp' <Latency = 5> <II = 1> <Delay = 6.60> <FuncUnit> <Opcode : 'dmul'> <InPorts = 2> <OutPorts = 1>

State 129 <SV = 128> <Delay = 6.91>
ST_129 : Operation 427 [5/5] (6.91ns)   --->   "%add6_i = dadd i64 %empty, i64 %mul5_i" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 427 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 130 <SV = 129> <Delay = 6.91>
ST_130 : Operation 428 [4/5] (6.91ns)   --->   "%add6_i = dadd i64 %empty, i64 %mul5_i" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 428 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 131 <SV = 130> <Delay = 6.91>
ST_131 : Operation 429 [3/5] (6.91ns)   --->   "%add6_i = dadd i64 %empty, i64 %mul5_i" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 429 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 132 <SV = 131> <Delay = 6.91>
ST_132 : Operation 430 [2/5] (6.91ns)   --->   "%add6_i = dadd i64 %empty, i64 %mul5_i" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 430 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 133 <SV = 132> <Delay = 6.91>
ST_133 : Operation 431 [1/1] (0.00ns)   --->   "%specloopname_ln1219 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 431 'specloopname' 'specloopname_ln1219' <Predicate = true> <Delay = 0.00>
ST_133 : Operation 432 [1/5] (6.91ns)   --->   "%add6_i = dadd i64 %empty, i64 %mul5_i" [posit_lib.cpp:1223->posit_lib.cpp:1334]   --->   Operation 432 'dadd' 'add6_i' <Predicate = true> <Delay = 6.91> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_133 : Operation 433 [1/1] (0.00ns)   --->   "%br_ln1219 = br void %for.inc.i" [posit_lib.cpp:1219->posit_lib.cpp:1334]   --->   Operation 433 'br' 'br_ln1219' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ signal_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ real_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ imag]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ sampleCount]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
k                     (alloca           ) [ 01111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
sampleCount_read      (read             ) [ 00111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
store_ln1212          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
spectopmodule_ln1325  (spectopmodule    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln1325  (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specbitsmap_ln0       (specbitsmap      ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
specinterface_ln0     (specinterface    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv1_i               (sitodp           ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1331             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
k_1                   (load             ) [ 00000011111111111111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1331_1         (zext             ) [ 00000011100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1331           (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
add_ln1331            (add              ) [ 00000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1331             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
ret_ln1336            (ret              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
conv_i                (sitodp           ) [ 00000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
mul_i                 (dmul             ) [ 00000000000000011111111111111111111110000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1331           (zext             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
specloopname_ln1331   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
deltaTheta            (ddiv             ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1219             (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
n                     (phi              ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111110000000000000000000000000000000000000000000000]
empty                 (phi              ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
empty_14              (phi              ) [ 00000000000000000000000000000000000001111111111111111111111111111111111111111111111111111111111111110000000000000000000000000000000000]
angle_1               (phi              ) [ 00000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
zext_ln1219           (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln1219           (icmp             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
speclooptripcount_ln0 (speclooptripcount) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add_ln1219            (add              ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1219             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1222        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
real_r_addr           (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1222          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1223        (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
imag_addr             (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1223          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
store_ln1212          (store            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
br_ln1331             (br               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign          (call             ) [ 00000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle                 (dadd             ) [ 00000111111111111111111111111111111111000011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
angle_assign_1        (dadd             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_2        (dadd             ) [ 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln801         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp                   (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln801           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln801            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln801_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln801              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_1                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln801             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_3                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln803             (and              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln803          (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_4        (select           ) [ 00000000000000000000000000000000000000000000011111100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln808         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_4                 (partselect       ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln808           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln808            (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
icmp_ln808_1          (icmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
or_ln808              (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_5                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln808             (and              ) [ 00000000000000000000000000000000000000000000000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000]
angle_assign_5        (dsub             ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
tmp_7                 (dcmp             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln811             (and              ) [ 00000000000000000000000000000000000000000000000000111111111111111111111111111111111111111100000000000000000000000000000000000000000000]
angle_assign_6        (dsub             ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln808             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
and_ln811_1           (and              ) [ 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000]
sel_tmp4              (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
angle_assign_s        (sparsemux        ) [ 00000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000000000000000000000000000000000000]
select_ln1017         (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
term1                 (select           ) [ 00000000000000000000000000000000000000000000000000011111111111111111111111111111111111111111111100000000000000000000000000000000000000]
x2                    (dmul             ) [ 00000000000000000000000000000000000000000000000000000000111111111111111111111110000000000000000000000000000000000000000000000000000000]
mul_i18_i_i           (dmul             ) [ 00000000000000000000000000000000000000000000000000000000111111000000000000000000000000000000000000000000000000000000000000000000000000]
mul1_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000]
mul1_i19_i_i          (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000111111111111111111111100000000000000000000000000000000000000000000000000]
term2                 (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000000000000000000000000000000000000000000]
term3                 (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
sub_i_i_i             (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000000000]
term2_1               (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111000000000000000000000000000000000000000]
zext_ln1219_1         (zext             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
signal_r_addr         (getelementptr    ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000]
add_i_i_i             (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000]
signal_r_load         (load             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln1222_1      (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111111111111111100000]
negate                (or               ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln850         (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bit_sel               (bitselect        ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln850             (xor              ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
trunc_ln850           (trunc            ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
xor_ln                (bitconcatenate   ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
bitcast_ln850_1       (bitcast          ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
realPart              (select           ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111000000000000000000000000000000000000000]
mul2_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000000000000000000000000000000000000]
sub_i21_i_i           (dsub             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111111111111111111111111111100000000000]
mul2_i                (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000111110000000000000000000000000000000000]
mul3_i_i_i            (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111111111111111110000000000000000]
add_i                 (dadd             ) [ 00000111111111111111111111111111111111000000000000000000000000000000000000000000000000000000000000001111111111111111111111111111111111]
term3_1               (ddiv             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001111100000000000]
imagPart              (dadd             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111100000]
mul5_i                (dmul             ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111]
specloopname_ln1219   (specloopname     ) [ 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000]
add6_i                (dadd             ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
br_ln1219             (br               ) [ 00000111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="signal_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="signal_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="real_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="real_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="imag">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="imag"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sampleCount">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sampleCount"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="generic_fmod<double>"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i2.i1.i1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.3double.double.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i64"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i1.i63"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="110" class="1004" name="k_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sampleCount_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="0"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sampleCount_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="real_r_addr_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="64" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="11" slack="1"/>
<pin id="124" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="real_r_addr/37 "/>
</bind>
</comp>

<comp id="127" class="1004" name="store_ln1222_access_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="10" slack="0"/>
<pin id="129" dir="0" index="1" bw="64" slack="0"/>
<pin id="130" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1222/37 "/>
</bind>
</comp>

<comp id="133" class="1004" name="imag_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="11" slack="1"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="imag_addr/37 "/>
</bind>
</comp>

<comp id="140" class="1004" name="store_ln1223_access_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="10" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="144" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1223/37 "/>
</bind>
</comp>

<comp id="146" class="1004" name="signal_r_addr_gep_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="1" slack="0"/>
<pin id="149" dir="0" index="2" bw="31" slack="0"/>
<pin id="150" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="signal_r_addr/87 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="10" slack="0"/>
<pin id="155" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="156" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="signal_r_load/87 "/>
</bind>
</comp>

<comp id="159" class="1005" name="n_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="31" slack="1"/>
<pin id="161" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="n (phireg) "/>
</bind>
</comp>

<comp id="163" class="1004" name="n_phi_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="1"/>
<pin id="165" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="166" dir="0" index="2" bw="31" slack="0"/>
<pin id="167" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="168" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n/37 "/>
</bind>
</comp>

<comp id="171" class="1005" name="empty_reg_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="64" slack="1"/>
<pin id="173" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="175" class="1004" name="empty_phi_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="64" slack="1"/>
<pin id="177" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="178" dir="0" index="2" bw="64" slack="1"/>
<pin id="179" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="180" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/37 "/>
</bind>
</comp>

<comp id="183" class="1005" name="empty_14_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="1"/>
<pin id="185" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="187" class="1004" name="empty_14_phi_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="64" slack="1"/>
<pin id="189" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="190" dir="0" index="2" bw="64" slack="1"/>
<pin id="191" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="192" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/37 "/>
</bind>
</comp>

<comp id="195" class="1005" name="angle_1_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="64" slack="1"/>
<pin id="197" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_1 (phireg) "/>
</bind>
</comp>

<comp id="199" class="1004" name="angle_1_phi_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="64" slack="1"/>
<pin id="201" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="64" slack="1"/>
<pin id="203" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="204" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="angle_1/37 "/>
</bind>
</comp>

<comp id="207" class="1004" name="grp_generic_fmod_double_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="64" slack="0"/>
<pin id="209" dir="0" index="1" bw="64" slack="0"/>
<pin id="210" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="angle_assign/37 "/>
</bind>
</comp>

<comp id="213" class="1004" name="grp_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="64" slack="0"/>
<pin id="215" dir="0" index="1" bw="64" slack="0"/>
<pin id="216" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle/37 angle_assign_1/39 angle_assign_5/45 sub_i_i_i/79 add_i_i_i/84 sub_i21_i_i/90 add_i/95 imagPart/118 add6_i/129 "/>
</bind>
</comp>

<comp id="219" class="1004" name="grp_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="64" slack="0"/>
<pin id="221" dir="0" index="1" bw="64" slack="0"/>
<pin id="222" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) dsub(509) " fcode="dadd"/>
<opset="angle_assign_2/39 angle_assign_6/45 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="64" slack="0"/>
<pin id="231" dir="0" index="1" bw="64" slack="0"/>
<pin id="232" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i/9 x2/50 mul1_i_i_i/56 term2/73 mul2_i_i_i/84 mul2_i/89 mul3_i_i_i/90 mul5_i/123 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dmul(510) " fcode="dmul"/>
<opset="mul_i18_i_i/50 mul1_i19_i_i/56 "/>
</bind>
</comp>

<comp id="239" class="1004" name="grp_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="64" slack="1"/>
<pin id="241" dir="0" index="1" bw="64" slack="0"/>
<pin id="242" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="deltaTheta/15 term3/62 term3_1/96 "/>
</bind>
</comp>

<comp id="244" class="1004" name="grp_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="64" slack="1"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="ddiv(511) " fcode="ddiv"/>
<opset="term2_1/62 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="64" slack="4"/>
<pin id="252" dir="0" index="1" bw="64" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/43 tmp_5/48 "/>
</bind>
</comp>

<comp id="255" class="1004" name="grp_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="64" slack="4"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_3/43 tmp_7/48 "/>
</bind>
</comp>

<comp id="262" class="1004" name="grp_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="32" slack="0"/>
<pin id="264" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="conv1_i/1 conv_i/5 "/>
</bind>
</comp>

<comp id="266" class="1005" name="reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="64" slack="1"/>
<pin id="268" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i x2 term2 mul2_i_i_i mul3_i_i_i mul5_i "/>
</bind>
</comp>

<comp id="274" class="1005" name="reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="1"/>
<pin id="276" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_1 angle_assign_5 sub_i_i_i add_i_i_i sub_i21_i_i imagPart "/>
</bind>
</comp>

<comp id="280" class="1005" name="reg_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="64" slack="1"/>
<pin id="282" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_2 angle_assign_6 "/>
</bind>
</comp>

<comp id="284" class="1005" name="reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_i18_i_i mul1_i19_i_i "/>
</bind>
</comp>

<comp id="290" class="1005" name="reg_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="64" slack="1"/>
<pin id="292" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul1_i_i_i mul2_i "/>
</bind>
</comp>

<comp id="296" class="1005" name="reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="1"/>
<pin id="298" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term3 term3_1 "/>
</bind>
</comp>

<comp id="301" class="1004" name="store_ln1212_store_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="1" slack="0"/>
<pin id="303" dir="0" index="1" bw="11" slack="0"/>
<pin id="304" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1212/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="k_1_load_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="4"/>
<pin id="308" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_1/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="zext_ln1331_1_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="11" slack="0"/>
<pin id="311" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1331_1/5 "/>
</bind>
</comp>

<comp id="314" class="1004" name="icmp_ln1331_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="11" slack="0"/>
<pin id="316" dir="0" index="1" bw="32" slack="4"/>
<pin id="317" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1331/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="add_ln1331_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="11" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="11" slack="32"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1331/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="zext_ln1331_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="11" slack="2147483647"/>
<pin id="327" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1331/36 "/>
</bind>
</comp>

<comp id="328" class="1004" name="zext_ln1219_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="31" slack="0"/>
<pin id="330" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1219/37 "/>
</bind>
</comp>

<comp id="332" class="1004" name="icmp_ln1219_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="31" slack="0"/>
<pin id="334" dir="0" index="1" bw="32" slack="36"/>
<pin id="335" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1219/37 "/>
</bind>
</comp>

<comp id="337" class="1004" name="add_ln1219_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="31" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln1219/37 "/>
</bind>
</comp>

<comp id="343" class="1004" name="bitcast_ln1222_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="64" slack="0"/>
<pin id="345" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1222/37 "/>
</bind>
</comp>

<comp id="348" class="1004" name="bitcast_ln1223_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="64" slack="0"/>
<pin id="350" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1223/37 "/>
</bind>
</comp>

<comp id="353" class="1004" name="store_ln1212_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="11" slack="32"/>
<pin id="355" dir="0" index="1" bw="11" slack="36"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1212/37 "/>
</bind>
</comp>

<comp id="357" class="1004" name="bitcast_ln801_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="64" slack="6"/>
<pin id="359" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln801/44 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="11" slack="0"/>
<pin id="362" dir="0" index="1" bw="64" slack="0"/>
<pin id="363" dir="0" index="2" bw="7" slack="0"/>
<pin id="364" dir="0" index="3" bw="7" slack="0"/>
<pin id="365" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/44 "/>
</bind>
</comp>

<comp id="370" class="1004" name="trunc_ln801_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="64" slack="0"/>
<pin id="372" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln801/44 "/>
</bind>
</comp>

<comp id="374" class="1004" name="icmp_ln801_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="11" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln801/44 "/>
</bind>
</comp>

<comp id="380" class="1004" name="icmp_ln801_1_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="52" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln801_1/44 "/>
</bind>
</comp>

<comp id="386" class="1004" name="or_ln801_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="1" slack="0"/>
<pin id="389" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln801/44 "/>
</bind>
</comp>

<comp id="392" class="1004" name="and_ln801_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="0"/>
<pin id="394" dir="0" index="1" bw="1" slack="0"/>
<pin id="395" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln801/44 "/>
</bind>
</comp>

<comp id="398" class="1004" name="and_ln803_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="1" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln803/44 "/>
</bind>
</comp>

<comp id="404" class="1004" name="select_ln803_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="1" slack="0"/>
<pin id="406" dir="0" index="1" bw="64" slack="1"/>
<pin id="407" dir="0" index="2" bw="64" slack="6"/>
<pin id="408" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln803/44 "/>
</bind>
</comp>

<comp id="411" class="1004" name="angle_assign_4_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="64" slack="1"/>
<pin id="414" dir="0" index="2" bw="64" slack="0"/>
<pin id="415" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="angle_assign_4/44 "/>
</bind>
</comp>

<comp id="419" class="1004" name="bitcast_ln808_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="64" slack="5"/>
<pin id="421" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln808/49 "/>
</bind>
</comp>

<comp id="422" class="1004" name="tmp_4_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="11" slack="0"/>
<pin id="424" dir="0" index="1" bw="64" slack="0"/>
<pin id="425" dir="0" index="2" bw="7" slack="0"/>
<pin id="426" dir="0" index="3" bw="7" slack="0"/>
<pin id="427" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/49 "/>
</bind>
</comp>

<comp id="432" class="1004" name="trunc_ln808_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="64" slack="0"/>
<pin id="434" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln808/49 "/>
</bind>
</comp>

<comp id="436" class="1004" name="icmp_ln808_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="11" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln808/49 "/>
</bind>
</comp>

<comp id="442" class="1004" name="icmp_ln808_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="52" slack="0"/>
<pin id="444" dir="0" index="1" bw="1" slack="0"/>
<pin id="445" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln808_1/49 "/>
</bind>
</comp>

<comp id="448" class="1004" name="or_ln808_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="1" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln808/49 "/>
</bind>
</comp>

<comp id="454" class="1004" name="and_ln808_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln808/49 "/>
</bind>
</comp>

<comp id="460" class="1004" name="and_ln811_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="1" slack="0"/>
<pin id="462" dir="0" index="1" bw="1" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811/49 "/>
</bind>
</comp>

<comp id="466" class="1004" name="xor_ln808_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="0"/>
<pin id="468" dir="0" index="1" bw="1" slack="0"/>
<pin id="469" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln808/49 "/>
</bind>
</comp>

<comp id="472" class="1004" name="and_ln811_1_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="1" slack="0"/>
<pin id="474" dir="0" index="1" bw="1" slack="0"/>
<pin id="475" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln811_1/49 "/>
</bind>
</comp>

<comp id="478" class="1004" name="sel_tmp4_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="2" slack="0"/>
<pin id="480" dir="0" index="1" bw="1" slack="1"/>
<pin id="481" dir="0" index="2" bw="1" slack="1"/>
<pin id="482" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sel_tmp4/50 "/>
</bind>
</comp>

<comp id="484" class="1004" name="angle_assign_s_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="64" slack="0"/>
<pin id="486" dir="0" index="1" bw="2" slack="0"/>
<pin id="487" dir="0" index="2" bw="64" slack="1"/>
<pin id="488" dir="0" index="3" bw="2" slack="0"/>
<pin id="489" dir="0" index="4" bw="64" slack="1"/>
<pin id="490" dir="0" index="5" bw="2" slack="0"/>
<pin id="491" dir="0" index="6" bw="64" slack="6"/>
<pin id="492" dir="0" index="7" bw="64" slack="0"/>
<pin id="493" dir="0" index="8" bw="2" slack="0"/>
<pin id="494" dir="1" index="9" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="angle_assign_s/50 "/>
</bind>
</comp>

<comp id="505" class="1004" name="select_ln1017_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="0" index="1" bw="64" slack="1"/>
<pin id="508" dir="0" index="2" bw="64" slack="6"/>
<pin id="509" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1017/50 "/>
</bind>
</comp>

<comp id="511" class="1004" name="term1_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="1"/>
<pin id="513" dir="0" index="1" bw="64" slack="1"/>
<pin id="514" dir="0" index="2" bw="64" slack="0"/>
<pin id="515" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="term1/50 "/>
</bind>
</comp>

<comp id="520" class="1004" name="zext_ln1219_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="31" slack="50"/>
<pin id="522" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1219_1/87 "/>
</bind>
</comp>

<comp id="525" class="1004" name="bitcast_ln1222_1_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="64" slack="0"/>
<pin id="527" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln1222_1/88 "/>
</bind>
</comp>

<comp id="529" class="1004" name="negate_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="1" slack="40"/>
<pin id="531" dir="0" index="1" bw="1" slack="40"/>
<pin id="532" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="negate/89 "/>
</bind>
</comp>

<comp id="533" class="1004" name="bitcast_ln850_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="64" slack="1"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln850/89 "/>
</bind>
</comp>

<comp id="537" class="1004" name="bit_sel_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="0"/>
<pin id="539" dir="0" index="1" bw="64" slack="0"/>
<pin id="540" dir="0" index="2" bw="7" slack="0"/>
<pin id="541" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="bit_sel/89 "/>
</bind>
</comp>

<comp id="545" class="1004" name="xor_ln850_fu_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="1" slack="0"/>
<pin id="547" dir="0" index="1" bw="1" slack="0"/>
<pin id="548" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln850/89 "/>
</bind>
</comp>

<comp id="551" class="1004" name="trunc_ln850_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="64" slack="0"/>
<pin id="553" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln850/89 "/>
</bind>
</comp>

<comp id="555" class="1004" name="xor_ln_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="64" slack="0"/>
<pin id="557" dir="0" index="1" bw="1" slack="0"/>
<pin id="558" dir="0" index="2" bw="63" slack="0"/>
<pin id="559" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="xor_ln/89 "/>
</bind>
</comp>

<comp id="563" class="1004" name="bitcast_ln850_1_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln850_1/89 "/>
</bind>
</comp>

<comp id="567" class="1004" name="realPart_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="1" slack="0"/>
<pin id="569" dir="0" index="1" bw="64" slack="0"/>
<pin id="570" dir="0" index="2" bw="64" slack="1"/>
<pin id="571" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="realPart/89 "/>
</bind>
</comp>

<comp id="576" class="1005" name="k_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="11" slack="0"/>
<pin id="578" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="583" class="1005" name="sampleCount_read_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="32" slack="1"/>
<pin id="585" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sampleCount_read "/>
</bind>
</comp>

<comp id="590" class="1005" name="conv1_i_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="64" slack="11"/>
<pin id="592" dir="1" index="1" bw="64" slack="11"/>
</pin_list>
<bind>
<opset="conv1_i "/>
</bind>
</comp>

<comp id="598" class="1005" name="zext_ln1331_1_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="1"/>
<pin id="600" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1331_1 "/>
</bind>
</comp>

<comp id="606" class="1005" name="add_ln1331_reg_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="11" slack="32"/>
<pin id="608" dir="1" index="1" bw="11" slack="32"/>
</pin_list>
<bind>
<opset="add_ln1331 "/>
</bind>
</comp>

<comp id="611" class="1005" name="conv_i_reg_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="64" slack="1"/>
<pin id="613" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="conv_i "/>
</bind>
</comp>

<comp id="616" class="1005" name="zext_ln1331_reg_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="64" slack="1"/>
<pin id="618" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln1331 "/>
</bind>
</comp>

<comp id="622" class="1005" name="deltaTheta_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="deltaTheta "/>
</bind>
</comp>

<comp id="630" class="1005" name="add_ln1219_reg_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="31" slack="0"/>
<pin id="632" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opset="add_ln1219 "/>
</bind>
</comp>

<comp id="635" class="1005" name="angle_assign_reg_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="64" slack="1"/>
<pin id="637" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign "/>
</bind>
</comp>

<comp id="645" class="1005" name="angle_reg_645">
<pin_list>
<pin id="646" dir="0" index="0" bw="64" slack="1"/>
<pin id="647" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle "/>
</bind>
</comp>

<comp id="650" class="1005" name="angle_assign_4_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="1"/>
<pin id="652" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_4 "/>
</bind>
</comp>

<comp id="661" class="1005" name="and_ln808_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="1" slack="1"/>
<pin id="663" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln808 "/>
</bind>
</comp>

<comp id="668" class="1005" name="and_ln811_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln811 "/>
</bind>
</comp>

<comp id="674" class="1005" name="and_ln811_1_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="1" slack="1"/>
<pin id="676" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln811_1 "/>
</bind>
</comp>

<comp id="679" class="1005" name="angle_assign_s_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="64" slack="1"/>
<pin id="681" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="angle_assign_s "/>
</bind>
</comp>

<comp id="685" class="1005" name="term1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="64" slack="1"/>
<pin id="687" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term1 "/>
</bind>
</comp>

<comp id="693" class="1005" name="term2_1_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="64" slack="1"/>
<pin id="695" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="term2_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="signal_r_addr_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="10" slack="1"/>
<pin id="701" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="signal_r_addr "/>
</bind>
</comp>

<comp id="704" class="1005" name="bitcast_ln1222_1_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="64" slack="1"/>
<pin id="706" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln1222_1 "/>
</bind>
</comp>

<comp id="709" class="1005" name="realPart_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="64" slack="1"/>
<pin id="711" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="realPart "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_i_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="64" slack="1"/>
<pin id="716" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

<comp id="719" class="1005" name="add6_i_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add6_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="113"><net_src comp="8" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="6" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="52" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="132"><net_src comp="120" pin="3"/><net_sink comp="127" pin=0"/></net>

<net id="138"><net_src comp="4" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="133" pin="3"/><net_sink comp="140" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="152"><net_src comp="52" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="146" pin="3"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="159" pin=0"/></net>

<net id="169"><net_src comp="159" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="163" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="174"><net_src comp="44" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="181"><net_src comp="171" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="4"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="44" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="183" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="187" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="44" pin="0"/><net_sink comp="195" pin=0"/></net>

<net id="205"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="206"><net_src comp="199" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="211"><net_src comp="56" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="212"><net_src comp="199" pin="4"/><net_sink comp="207" pin=1"/></net>

<net id="217"><net_src comp="199" pin="4"/><net_sink comp="213" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="213" pin=1"/></net>

<net id="223"><net_src comp="58" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="224"><net_src comp="60" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="225"><net_src comp="62" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="98" pin="0"/><net_sink comp="213" pin=0"/></net>

<net id="227"><net_src comp="183" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="228"><net_src comp="171" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="233"><net_src comp="36" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="238"><net_src comp="96" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="243"><net_src comp="92" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="248"><net_src comp="94" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="249"><net_src comp="106" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="254"><net_src comp="60" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="62" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="260"><net_src comp="74" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="261"><net_src comp="76" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="114" pin="2"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="229" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="273"><net_src comp="266" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="277"><net_src comp="213" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="279"><net_src comp="274" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="283"><net_src comp="219" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="287"><net_src comp="234" pin="2"/><net_sink comp="284" pin=0"/></net>

<net id="288"><net_src comp="284" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="289"><net_src comp="284" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="293"><net_src comp="229" pin="2"/><net_sink comp="290" pin=0"/></net>

<net id="294"><net_src comp="290" pin="1"/><net_sink comp="239" pin=0"/></net>

<net id="295"><net_src comp="290" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="299"><net_src comp="239" pin="2"/><net_sink comp="296" pin=0"/></net>

<net id="300"><net_src comp="296" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="301" pin=0"/></net>

<net id="312"><net_src comp="306" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="313"><net_src comp="309" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="318"><net_src comp="309" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="323"><net_src comp="306" pin="1"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="34" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="163" pin="4"/><net_sink comp="328" pin=0"/></net>

<net id="336"><net_src comp="328" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="341"><net_src comp="163" pin="4"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="54" pin="0"/><net_sink comp="337" pin=1"/></net>

<net id="346"><net_src comp="187" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="347"><net_src comp="343" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="351"><net_src comp="175" pin="4"/><net_sink comp="348" pin=0"/></net>

<net id="352"><net_src comp="348" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="366"><net_src comp="64" pin="0"/><net_sink comp="360" pin=0"/></net>

<net id="367"><net_src comp="357" pin="1"/><net_sink comp="360" pin=1"/></net>

<net id="368"><net_src comp="66" pin="0"/><net_sink comp="360" pin=2"/></net>

<net id="369"><net_src comp="68" pin="0"/><net_sink comp="360" pin=3"/></net>

<net id="373"><net_src comp="357" pin="1"/><net_sink comp="370" pin=0"/></net>

<net id="378"><net_src comp="360" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="70" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="384"><net_src comp="370" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="385"><net_src comp="72" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="390"><net_src comp="380" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="374" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="396"><net_src comp="386" pin="2"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="250" pin="2"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="386" pin="2"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="255" pin="2"/><net_sink comp="398" pin=1"/></net>

<net id="409"><net_src comp="398" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="410"><net_src comp="280" pin="1"/><net_sink comp="404" pin=1"/></net>

<net id="416"><net_src comp="392" pin="2"/><net_sink comp="411" pin=0"/></net>

<net id="417"><net_src comp="274" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="418"><net_src comp="404" pin="3"/><net_sink comp="411" pin=2"/></net>

<net id="428"><net_src comp="64" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="419" pin="1"/><net_sink comp="422" pin=1"/></net>

<net id="430"><net_src comp="66" pin="0"/><net_sink comp="422" pin=2"/></net>

<net id="431"><net_src comp="68" pin="0"/><net_sink comp="422" pin=3"/></net>

<net id="435"><net_src comp="419" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="422" pin="4"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="70" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="446"><net_src comp="432" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="447"><net_src comp="72" pin="0"/><net_sink comp="442" pin=1"/></net>

<net id="452"><net_src comp="442" pin="2"/><net_sink comp="448" pin=0"/></net>

<net id="453"><net_src comp="436" pin="2"/><net_sink comp="448" pin=1"/></net>

<net id="458"><net_src comp="448" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="250" pin="2"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="448" pin="2"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="255" pin="2"/><net_sink comp="460" pin=1"/></net>

<net id="470"><net_src comp="454" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="78" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="476"><net_src comp="460" pin="2"/><net_sink comp="472" pin=0"/></net>

<net id="477"><net_src comp="466" pin="2"/><net_sink comp="472" pin=1"/></net>

<net id="483"><net_src comp="80" pin="0"/><net_sink comp="478" pin=0"/></net>

<net id="495"><net_src comp="82" pin="0"/><net_sink comp="484" pin=0"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="497"><net_src comp="274" pin="1"/><net_sink comp="484" pin=2"/></net>

<net id="498"><net_src comp="86" pin="0"/><net_sink comp="484" pin=3"/></net>

<net id="499"><net_src comp="280" pin="1"/><net_sink comp="484" pin=4"/></net>

<net id="500"><net_src comp="88" pin="0"/><net_sink comp="484" pin=5"/></net>

<net id="501"><net_src comp="90" pin="0"/><net_sink comp="484" pin=7"/></net>

<net id="502"><net_src comp="478" pin="3"/><net_sink comp="484" pin=8"/></net>

<net id="503"><net_src comp="484" pin="9"/><net_sink comp="229" pin=0"/></net>

<net id="504"><net_src comp="484" pin="9"/><net_sink comp="229" pin=1"/></net>

<net id="510"><net_src comp="280" pin="1"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="274" pin="1"/><net_sink comp="511" pin=1"/></net>

<net id="517"><net_src comp="505" pin="3"/><net_sink comp="511" pin=2"/></net>

<net id="518"><net_src comp="511" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="519"><net_src comp="511" pin="3"/><net_sink comp="234" pin=1"/></net>

<net id="523"><net_src comp="159" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="528"><net_src comp="153" pin="3"/><net_sink comp="525" pin=0"/></net>

<net id="536"><net_src comp="274" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="542"><net_src comp="100" pin="0"/><net_sink comp="537" pin=0"/></net>

<net id="543"><net_src comp="533" pin="1"/><net_sink comp="537" pin=1"/></net>

<net id="544"><net_src comp="102" pin="0"/><net_sink comp="537" pin=2"/></net>

<net id="549"><net_src comp="537" pin="3"/><net_sink comp="545" pin=0"/></net>

<net id="550"><net_src comp="78" pin="0"/><net_sink comp="545" pin=1"/></net>

<net id="554"><net_src comp="533" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="560"><net_src comp="104" pin="0"/><net_sink comp="555" pin=0"/></net>

<net id="561"><net_src comp="545" pin="2"/><net_sink comp="555" pin=1"/></net>

<net id="562"><net_src comp="551" pin="1"/><net_sink comp="555" pin=2"/></net>

<net id="566"><net_src comp="555" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="529" pin="2"/><net_sink comp="567" pin=0"/></net>

<net id="573"><net_src comp="563" pin="1"/><net_sink comp="567" pin=1"/></net>

<net id="574"><net_src comp="274" pin="1"/><net_sink comp="567" pin=2"/></net>

<net id="575"><net_src comp="567" pin="3"/><net_sink comp="229" pin=1"/></net>

<net id="579"><net_src comp="110" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="301" pin=1"/></net>

<net id="581"><net_src comp="576" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="582"><net_src comp="576" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="586"><net_src comp="114" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="588"><net_src comp="583" pin="1"/><net_sink comp="314" pin=1"/></net>

<net id="589"><net_src comp="583" pin="1"/><net_sink comp="332" pin=1"/></net>

<net id="593"><net_src comp="262" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="239" pin=1"/></net>

<net id="601"><net_src comp="309" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="609"><net_src comp="319" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="614"><net_src comp="262" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="615"><net_src comp="611" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="619"><net_src comp="325" pin="1"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="621"><net_src comp="616" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="625"><net_src comp="239" pin="2"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="633"><net_src comp="337" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="634"><net_src comp="630" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="638"><net_src comp="207" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="639"><net_src comp="635" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="640"><net_src comp="635" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="641"><net_src comp="635" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="642"><net_src comp="635" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="643"><net_src comp="635" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="644"><net_src comp="635" pin="1"/><net_sink comp="404" pin=2"/></net>

<net id="648"><net_src comp="213" pin="2"/><net_sink comp="645" pin=0"/></net>

<net id="649"><net_src comp="645" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="653"><net_src comp="411" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="655"><net_src comp="650" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="656"><net_src comp="650" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="657"><net_src comp="650" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="658"><net_src comp="650" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="659"><net_src comp="650" pin="1"/><net_sink comp="484" pin=6"/></net>

<net id="660"><net_src comp="650" pin="1"/><net_sink comp="505" pin=2"/></net>

<net id="664"><net_src comp="454" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="666"><net_src comp="661" pin="1"/><net_sink comp="511" pin=0"/></net>

<net id="667"><net_src comp="661" pin="1"/><net_sink comp="529" pin=0"/></net>

<net id="671"><net_src comp="460" pin="2"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="505" pin=0"/></net>

<net id="673"><net_src comp="668" pin="1"/><net_sink comp="529" pin=1"/></net>

<net id="677"><net_src comp="472" pin="2"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="478" pin=2"/></net>

<net id="682"><net_src comp="484" pin="9"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="688"><net_src comp="511" pin="3"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="690"><net_src comp="685" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="691"><net_src comp="685" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="692"><net_src comp="685" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="696"><net_src comp="244" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="698"><net_src comp="693" pin="1"/><net_sink comp="213" pin=1"/></net>

<net id="702"><net_src comp="146" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="707"><net_src comp="525" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="712"><net_src comp="567" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="229" pin=1"/></net>

<net id="717"><net_src comp="213" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="722"><net_src comp="213" pin="2"/><net_sink comp="719" pin=0"/></net>

<net id="723"><net_src comp="719" pin="1"/><net_sink comp="175" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: real_r | {37 }
	Port: imag | {37 }
 - Input state : 
	Port: dFFT : signal_r | {87 88 }
	Port: dFFT : sampleCount | {1 }
  - Chain level:
	State 1
		store_ln1212 : 1
	State 2
	State 3
	State 4
	State 5
		zext_ln1331_1 : 1
		icmp_ln1331 : 2
		add_ln1331 : 1
		br_ln1331 : 3
		conv_i : 2
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
		zext_ln1219 : 1
		icmp_ln1219 : 2
		add_ln1219 : 1
		br_ln1219 : 3
		angle_assign : 1
		angle : 1
		bitcast_ln1222 : 1
		store_ln1222 : 2
		bitcast_ln1223 : 1
		store_ln1223 : 2
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
		tmp : 1
		trunc_ln801 : 1
		icmp_ln801 : 2
		icmp_ln801_1 : 2
		or_ln801 : 3
		and_ln801 : 3
		and_ln803 : 3
		select_ln803 : 3
		angle_assign_4 : 4
	State 45
	State 46
	State 47
	State 48
	State 49
		tmp_4 : 1
		trunc_ln808 : 1
		icmp_ln808 : 2
		icmp_ln808_1 : 2
		or_ln808 : 3
		and_ln808 : 3
		and_ln811 : 3
		xor_ln808 : 3
		and_ln811_1 : 3
	State 50
		angle_assign_s : 1
		x2 : 2
		term1 : 1
		mul_i18_i_i : 2
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
		signal_r_addr : 1
		signal_r_load : 2
	State 88
		bitcast_ln1222_1 : 1
	State 89
		bit_sel : 1
		xor_ln850 : 2
		trunc_ln850 : 1
		xor_ln : 2
		bitcast_ln850_1 : 3
		realPart : 4
		mul2_i : 5
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118
	State 119
	State 120
	State 121
	State 122
	State 123
	State 124
	State 125
	State 126
	State 127
	State 128
	State 129
	State 130
	State 131
	State 132
	State 133


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------|---------|---------|---------|---------|
| Operation|          Functional Unit         |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dadd   |            grp_fu_213            |    3    |    0    |   445   |   781   |
|          |            grp_fu_219            |    3    |    0    |   445   |   781   |
|----------|----------------------------------|---------|---------|---------|---------|
|   call   | grp_generic_fmod_double_s_fu_207 |    0    |  0.978  |   572   |   938   |
|----------|----------------------------------|---------|---------|---------|---------|
|   dmul   |            grp_fu_229            |    11   |    0    |   317   |   208   |
|          |            grp_fu_234            |    11   |    0    |   317   |   208   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        select_ln803_fu_404       |    0    |    0    |    0    |    56   |
|          |       angle_assign_4_fu_411      |    0    |    0    |    0    |    56   |
|  select  |       select_ln1017_fu_505       |    0    |    0    |    0    |    56   |
|          |           term1_fu_511           |    0    |    0    |    0    |    56   |
|          |          realPart_fu_567         |    0    |    0    |    0    |    56   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        icmp_ln1331_fu_314        |    0    |    0    |    0    |    39   |
|          |        icmp_ln1219_fu_332        |    0    |    0    |    0    |    39   |
|   icmp   |         icmp_ln801_fu_374        |    0    |    0    |    0    |    18   |
|          |        icmp_ln801_1_fu_380       |    0    |    0    |    0    |    59   |
|          |         icmp_ln808_fu_436        |    0    |    0    |    0    |    18   |
|          |        icmp_ln808_1_fu_442       |    0    |    0    |    0    |    59   |
|----------|----------------------------------|---------|---------|---------|---------|
|    add   |         add_ln1331_fu_319        |    0    |    0    |    0    |    18   |
|          |         add_ln1219_fu_337        |    0    |    0    |    0    |    38   |
|----------|----------------------------------|---------|---------|---------|---------|
|          |         and_ln801_fu_392         |    0    |    0    |    0    |    2    |
|          |         and_ln803_fu_398         |    0    |    0    |    0    |    2    |
|    and   |         and_ln808_fu_454         |    0    |    0    |    0    |    2    |
|          |         and_ln811_fu_460         |    0    |    0    |    0    |    2    |
|          |        and_ln811_1_fu_472        |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
| sparsemux|       angle_assign_s_fu_484      |    0    |    0    |    0    |    9    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |          or_ln801_fu_386         |    0    |    0    |    0    |    2    |
|    or    |          or_ln808_fu_448         |    0    |    0    |    0    |    2    |
|          |           negate_fu_529          |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|    xor   |         xor_ln808_fu_466         |    0    |    0    |    0    |    2    |
|          |         xor_ln850_fu_545         |    0    |    0    |    0    |    2    |
|----------|----------------------------------|---------|---------|---------|---------|
|   read   |   sampleCount_read_read_fu_114   |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   ddiv   |            grp_fu_239            |    0    |    0    |    0    |    0    |
|          |            grp_fu_244            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   dcmp   |            grp_fu_250            |    0    |    0    |    0    |    0    |
|          |            grp_fu_255            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|  sitodp  |            grp_fu_262            |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |       zext_ln1331_1_fu_309       |    0    |    0    |    0    |    0    |
|   zext   |        zext_ln1331_fu_325        |    0    |    0    |    0    |    0    |
|          |        zext_ln1219_fu_328        |    0    |    0    |    0    |    0    |
|          |       zext_ln1219_1_fu_520       |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|partselect|            tmp_fu_360            |    0    |    0    |    0    |    0    |
|          |           tmp_4_fu_422           |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|          |        trunc_ln801_fu_370        |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln808_fu_432        |    0    |    0    |    0    |    0    |
|          |        trunc_ln850_fu_551        |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|bitconcatenate|          sel_tmp4_fu_478         |    0    |    0    |    0    |    0    |
|          |           xor_ln_fu_555          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
| bitselect|          bit_sel_fu_537          |    0    |    0    |    0    |    0    |
|----------|----------------------------------|---------|---------|---------|---------|
|   Total  |                                  |    28   |  0.978  |   2096  |   3513  |
|----------|----------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|     add6_i_reg_719     |   64   |
|      add_i_reg_714     |   64   |
|   add_ln1219_reg_630   |   31   |
|   add_ln1331_reg_606   |   11   |
|    and_ln808_reg_661   |    1   |
|   and_ln811_1_reg_674  |    1   |
|    and_ln811_reg_668   |    1   |
|     angle_1_reg_195    |   64   |
| angle_assign_4_reg_650 |   64   |
|  angle_assign_reg_635  |   64   |
| angle_assign_s_reg_679 |   64   |
|      angle_reg_645     |   64   |
|bitcast_ln1222_1_reg_704|   64   |
|     conv1_i_reg_590    |   64   |
|     conv_i_reg_611     |   64   |
|   deltaTheta_reg_622   |   64   |
|    empty_14_reg_183    |   64   |
|      empty_reg_171     |   64   |
|        k_reg_576       |   11   |
|        n_reg_159       |   31   |
|    realPart_reg_709    |   64   |
|         reg_266        |   64   |
|         reg_274        |   64   |
|         reg_280        |   64   |
|         reg_284        |   64   |
|         reg_290        |   64   |
|         reg_296        |   64   |
|sampleCount_read_reg_583|   32   |
|  signal_r_addr_reg_699 |   10   |
|      term1_reg_685     |   64   |
|     term2_1_reg_693    |   64   |
|  zext_ln1331_1_reg_598 |   32   |
|   zext_ln1331_reg_616  |   64   |
+------------------------+--------+
|          Total         |  1633  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_153 |  p0  |   2  |  10  |   20   ||    0    ||    9    |
|     n_reg_159     |  p0  |   2  |  31  |   62   ||    0    ||    9    |
|   empty_reg_171   |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|  empty_14_reg_183 |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|  angle_1_reg_195  |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_213    |  p0  |   8  |  64  |   512  ||    0    ||    37   |
|     grp_fu_213    |  p1  |   7  |  64  |   448  ||    0    ||    37   |
|     grp_fu_219    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_219    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_229    |  p0  |   6  |  64  |   384  ||    0    ||    31   |
|     grp_fu_229    |  p1  |   9  |  64  |   576  ||    0    ||    43   |
|     grp_fu_234    |  p0  |   3  |  64  |   192  ||    0    ||    14   |
|     grp_fu_234    |  p1  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_239    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_239    |  p1  |   3  |  64  |   192  ||    0    ||    9    |
|     grp_fu_250    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_250    |  p1  |   2  |  64  |   128  |
|     grp_fu_255    |  p0  |   2  |  64  |   128  ||    0    ||    9    |
|     grp_fu_255    |  p1  |   2  |  64  |   128  |
|     grp_fu_262    |  p0  |   4  |  32  |   128  ||    0    ||    20   |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |  3922  ||  11.288 ||    0    ||   290   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   28   |    0   |  2096  |  3513  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   11   |    0   |   290  |
|  Register |    -   |    -   |  1633  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   28   |   12   |  3729  |  3803  |
+-----------+--------+--------+--------+--------+
