--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml vga_ctrl.twx vga_ctrl.ncd -o vga_ctrl.twr vga_ctrl.pcf
-ucf Nexys4DDR_Master.ucf

Design file:              vga_ctrl.ncd
Physical constraint file: vga_ctrl.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
  Logical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK_I_IBUF
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
  Logical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: CLK_I_IBUF
--------------------------------------------------------------------------------
Slack: 8.010ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKOUT(Foutmax))
  Physical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
  Logical resource: clk_wiz_0_inst/U0/mmcm_adv_inst/CLKOUT0
  Location pin: MMCME2_ADV_X1Y2.CLKOUT0
  Clock network: clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_wiz_0_inst_U0_clk_out1_clk_wiz_0 = PERIOD TIMEGRP     
    "clk_wiz_0_inst_U0_clk_out1_clk_wiz_0" TS_sys_clk_pin * 1.08 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9419 paths analyzed, 1136 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.063ns.
--------------------------------------------------------------------------------

Paths for end point Inst_MouseDisplay/enable_mouse_display (SLICE_X56Y144.B1), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.196ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_0 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.953ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.565 - 0.603)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_0 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y139.AQ     Tcko                  0.341   MOUSE_X_POS_REG<3>
                                                       MOUSE_X_POS_REG_0
    SLICE_X52Y143.A2     net (fanout=5)        0.822   MOUSE_X_POS_REG<0>
    SLICE_X52Y143.COUT   Topcya                0.492   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_lut<0>_INV_0
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.COUT   Tbyp                  0.089   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.DMUX   Tcind                 0.371   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<11>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_xor<11>
    SLICE_X53Y144.B1     net (fanout=1)        0.594   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<11>
    SLICE_X53Y144.BMUX   Topbb                 0.616   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_lut<5>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.B1     net (fanout=1)        0.603   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.953ns (1.934ns logic, 2.019ns route)
                                                       (48.9% logic, 51.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.237ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_0 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.912ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.565 - 0.603)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_0 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y139.AQ     Tcko                  0.341   MOUSE_X_POS_REG<3>
                                                       MOUSE_X_POS_REG_0
    SLICE_X52Y143.A2     net (fanout=5)        0.822   MOUSE_X_POS_REG<0>
    SLICE_X52Y143.COUT   Topcya                0.492   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_lut<0>_INV_0
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.COUT   Tbyp                  0.089   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.BMUX   Tcinb                 0.358   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<11>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_xor<11>
    SLICE_X53Y144.A1     net (fanout=1)        0.591   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<9>
    SLICE_X53Y144.BMUX   Topab                 0.591   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_lut<4>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.B1     net (fanout=1)        0.603   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.912ns (1.896ns logic, 2.016ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.260ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_0 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.889ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.565 - 0.603)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_0 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y139.AQ     Tcko                  0.341   MOUSE_X_POS_REG<3>
                                                       MOUSE_X_POS_REG_0
    SLICE_X52Y143.A2     net (fanout=5)        0.822   MOUSE_X_POS_REG<0>
    SLICE_X52Y143.COUT   Topcya                0.492   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_lut<0>_INV_0
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<3>
    SLICE_X52Y144.COUT   Tbyp                  0.089   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_cy<7>
    SLICE_X52Y145.CMUX   Tcinc                 0.314   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<11>
                                                       Inst_MouseDisplay/Madd_GND_65_o_GND_65_o_sub_10_OUT<11:0>_xor<11>
    SLICE_X53Y144.B2     net (fanout=1)        0.587   Inst_MouseDisplay/GND_65_o_GND_65_o_sub_10_OUT<10>
    SLICE_X53Y144.BMUX   Topbb                 0.616   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_lut<5>
                                                       Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.B1     net (fanout=1)        0.603   Inst_MouseDisplay/Mcompar_hcount[11]_GND_65_o_LessThan_11_o_cy<5>
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.889ns (1.877ns logic, 2.012ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MouseDisplay/enable_mouse_display (SLICE_X56Y144.B2), 178 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_6 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.694ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.565 - 0.604)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_6 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.CQ     Tcko                  0.341   MOUSE_X_POS_REG<7>
                                                       MOUSE_X_POS_REG_6
    SLICE_X55Y143.C2     net (fanout=2)        0.749   MOUSE_X_POS_REG<6>
    SLICE_X55Y143.COUT   Topcyc                0.398   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
                                                       MOUSE_X_POS_REG<6>_rt.1
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.DMUX   Tcind                 0.371   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_xor<11>
    SLICE_X57Y144.B1     net (fanout=1)        0.605   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
    SLICE_X57Y144.BMUX   Topbb                 0.616   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_lut<5>
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_cy<5>
    SLICE_X56Y144.B2     net (fanout=1)        0.589   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (1.751ns logic, 1.943ns route)
                                                       (47.4% logic, 52.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.460ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_1 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.689ns (Levels of Logic = 5)
  Clock Path Skew:      -0.038ns (0.565 - 0.603)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_1 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y139.BQ     Tcko                  0.341   MOUSE_X_POS_REG<3>
                                                       MOUSE_X_POS_REG_1
    SLICE_X55Y142.B4     net (fanout=5)        0.544   MOUSE_X_POS_REG<1>
    SLICE_X55Y142.COUT   Topcyb                0.509   MOUSE_X_POS_REG<8>
                                                       MOUSE_X_POS_REG<1>_rt
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<3>
    SLICE_X55Y143.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<3>
    SLICE_X55Y143.COUT   Tbyp                  0.089   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.DMUX   Tcind                 0.371   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_xor<11>
    SLICE_X57Y144.B1     net (fanout=1)        0.605   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
    SLICE_X57Y144.BMUX   Topbb                 0.616   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_lut<5>
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_cy<5>
    SLICE_X56Y144.B2     net (fanout=1)        0.589   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.689ns (1.951ns logic, 1.738ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.507ns (requirement - (data path - clock path skew + uncertainty))
  Source:               MOUSE_X_POS_REG_4 (FF)
  Destination:          Inst_MouseDisplay/enable_mouse_display (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.641ns (Levels of Logic = 4)
  Clock Path Skew:      -0.039ns (0.565 - 0.604)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: MOUSE_X_POS_REG_4 to Inst_MouseDisplay/enable_mouse_display
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y141.AQ     Tcko                  0.341   MOUSE_X_POS_REG<7>
                                                       MOUSE_X_POS_REG_4
    SLICE_X55Y143.A3     net (fanout=2)        0.602   MOUSE_X_POS_REG<4>
    SLICE_X55Y143.COUT   Topcya                0.492   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
                                                       MOUSE_X_POS_REG<4>_rt.1
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.CIN    net (fanout=1)        0.000   Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_cy<7>
    SLICE_X55Y144.DMUX   Tcind                 0.371   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
                                                       Inst_MouseDisplay/Madd_xpos[11]_GND_65_o_add_6_OUT_xor<11>
    SLICE_X57Y144.B1     net (fanout=1)        0.605   Inst_MouseDisplay/xpos[11]_GND_65_o_add_6_OUT<11>
    SLICE_X57Y144.BMUX   Topbb                 0.616   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_lut<5>
                                                       Inst_MouseDisplay/Mcompar_xpos[11]_hcount[11]_LessThan_8_o_cy<5>
    SLICE_X56Y144.B2     net (fanout=1)        0.589   Inst_MouseDisplay/xpos[11]_hcount[11]_LessThan_8_o
    SLICE_X56Y144.CLK    Tas                   0.025   Inst_MouseDisplay/enable_mouse_display
                                                       Inst_MouseDisplay/xpos[11]_mousepixel[1]_AND_41_o1
                                                       Inst_MouseDisplay/enable_mouse_display
    -------------------------------------------------  ---------------------------
    Total                                      3.641ns (1.845ns logic, 1.796ns route)
                                                       (50.7% logic, 49.3% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MouseCtl/state_FSM_FFd1 (SLICE_X68Y132.A4), 68 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MouseCtl/Inst_Ps2Interface/rx_data_3 (FF)
  Destination:          Inst_MouseCtl/state_FSM_FFd1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.645ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.105 - 0.127)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_MouseCtl/Inst_Ps2Interface/rx_data_3 to Inst_MouseCtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y131.DQ     Tcko                  0.393   Inst_MouseCtl/Inst_Ps2Interface/rx_data<3>
                                                       Inst_MouseCtl/Inst_Ps2Interface/rx_data_3
    SLICE_X67Y133.B1     net (fanout=7)        0.828   Inst_MouseCtl/Inst_Ps2Interface/rx_data<3>
    SLICE_X67Y133.B      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>11
    SLICE_X67Y133.C5     net (fanout=4)        0.348   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X67Y133.C      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X68Y130.A1     net (fanout=8)        0.857   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
    SLICE_X68Y130.A      Tilo                  0.097   Inst_MouseCtl/timeout_cnt<23>
                                                       Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B3     net (fanout=1)        0.457   Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B      Tilo                  0.097   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.A4     net (fanout=1)        0.307   Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.CLK    Tas                   0.067   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In5
                                                       Inst_MouseCtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.645ns (0.848ns logic, 2.797ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.601ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MouseCtl/Inst_Ps2Interface/rx_data_2 (FF)
  Destination:          Inst_MouseCtl/state_FSM_FFd1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.564ns (Levels of Logic = 5)
  Clock Path Skew:      -0.022ns (0.105 - 0.127)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_MouseCtl/Inst_Ps2Interface/rx_data_2 to Inst_MouseCtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X70Y131.CQ     Tcko                  0.393   Inst_MouseCtl/Inst_Ps2Interface/rx_data<3>
                                                       Inst_MouseCtl/Inst_Ps2Interface/rx_data_2
    SLICE_X67Y133.B2     net (fanout=7)        0.747   Inst_MouseCtl/Inst_Ps2Interface/rx_data<2>
    SLICE_X67Y133.B      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>11
    SLICE_X67Y133.C5     net (fanout=4)        0.348   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X67Y133.C      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X68Y130.A1     net (fanout=8)        0.857   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
    SLICE_X68Y130.A      Tilo                  0.097   Inst_MouseCtl/timeout_cnt<23>
                                                       Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B3     net (fanout=1)        0.457   Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B      Tilo                  0.097   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.A4     net (fanout=1)        0.307   Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.CLK    Tas                   0.067   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In5
                                                       Inst_MouseCtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.564ns (0.848ns logic, 2.716ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Inst_MouseCtl/Inst_Ps2Interface/rx_data_5 (FF)
  Destination:          Inst_MouseCtl/state_FSM_FFd1 (FF)
  Requirement:          9.259ns
  Data Path Delay:      3.483ns (Levels of Logic = 5)
  Clock Path Skew:      -0.102ns (0.564 - 0.666)
  Source Clock:         pxl_clk rising at 0.000ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.072ns

  Clock Uncertainty:          0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.125ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: Inst_MouseCtl/Inst_Ps2Interface/rx_data_5 to Inst_MouseCtl/state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y132.BQ     Tcko                  0.341   Inst_MouseCtl/Inst_Ps2Interface/rx_data<7>
                                                       Inst_MouseCtl/Inst_Ps2Interface/rx_data_5
    SLICE_X67Y133.B4     net (fanout=5)        0.718   Inst_MouseCtl/Inst_Ps2Interface/rx_data<5>
    SLICE_X67Y133.B      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>11
    SLICE_X67Y133.C5     net (fanout=4)        0.348   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X67Y133.C      Tilo                  0.097   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
                                                       Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o<7>1
    SLICE_X68Y130.A1     net (fanout=8)        0.857   Inst_MouseCtl/rx_data[7]_PWR_12_o_equal_132_o
    SLICE_X68Y130.A      Tilo                  0.097   Inst_MouseCtl/timeout_cnt<23>
                                                       Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B3     net (fanout=1)        0.457   Inst_MouseCtl/state_FSM_FFd1-In1
    SLICE_X68Y132.B      Tilo                  0.097   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.A4     net (fanout=1)        0.307   Inst_MouseCtl/state_FSM_FFd1-In2
    SLICE_X68Y132.CLK    Tas                   0.067   Inst_MouseCtl/state_FSM_FFd2
                                                       Inst_MouseCtl/state_FSM_FFd1-In5
                                                       Inst_MouseCtl/state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.483ns (0.796ns logic, 2.687ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_wiz_0_inst_U0_clk_out1_clk_wiz_0 = PERIOD TIMEGRP
        "clk_wiz_0_inst_U0_clk_out1_clk_wiz_0" TS_sys_clk_pin * 1.08 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s (SLICE_X86Y124.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean (FF)
  Destination:          Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.178ns (Levels of Logic = 0)
  Clock Path Skew:      0.014ns (0.072 - 0.058)
  Source Clock:         pxl_clk rising at 9.259ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean to Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y124.BQ     Tcko                  0.141   Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
                                                       Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X86Y124.AX     net (fanout=2)        0.112   Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_clean
    SLICE_X86Y124.CLK    Tckdi       (-Th)     0.075   Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s
                                                       Inst_MouseCtl/Inst_Ps2Interface/ps2_clk_s
    -------------------------------------------------  ---------------------------
    Total                                      0.178ns (0.066ns logic, 0.112ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------

Paths for end point Inst_MouseCtl/y_pos[11]_dff_13_6 (SLICE_X63Y136.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MouseCtl/y_pos_6 (FF)
  Destination:          Inst_MouseCtl/y_pos[11]_dff_13_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.212ns (Levels of Logic = 0)
  Clock Path Skew:      0.037ns (0.308 - 0.271)
  Source Clock:         pxl_clk rising at 9.259ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_MouseCtl/y_pos_6 to Inst_MouseCtl/y_pos[11]_dff_13_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X64Y135.CQ     Tcko                  0.141   Inst_MouseCtl/y_pos<7>
                                                       Inst_MouseCtl/y_pos_6
    SLICE_X63Y136.CX     net (fanout=5)        0.141   Inst_MouseCtl/y_pos<6>
    SLICE_X63Y136.CLK    Tckdi       (-Th)     0.070   Inst_MouseCtl/y_pos[11]_dff_13<7>
                                                       Inst_MouseCtl/y_pos[11]_dff_13_6
    -------------------------------------------------  ---------------------------
    Total                                      0.212ns (0.071ns logic, 0.141ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------

Paths for end point MOUSE_X_POS_REG_10 (SLICE_X55Y142.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.179ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Inst_MouseCtl/x_pos[11]_dff_12_10 (FF)
  Destination:          MOUSE_X_POS_REG_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.307 - 0.271)
  Source Clock:         pxl_clk rising at 9.259ns
  Destination Clock:    pxl_clk rising at 9.259ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Inst_MouseCtl/x_pos[11]_dff_12_10 to MOUSE_X_POS_REG_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X56Y141.CQ     Tcko                  0.164   v_sync_reg
                                                       Inst_MouseCtl/x_pos[11]_dff_12_10
    SLICE_X55Y142.BX     net (fanout=1)        0.117   Inst_MouseCtl/x_pos[11]_dff_12<10>
    SLICE_X55Y142.CLK    Tckdi       (-Th)     0.066   MOUSE_X_POS_REG<8>
                                                       MOUSE_X_POS_REG_10
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.098ns logic, 0.117ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_wiz_0_inst_U0_clk_out1_clk_wiz_0 = PERIOD TIMEGRP
        "clk_wiz_0_inst_U0_clk_out1_clk_wiz_0" TS_sys_clk_pin * 1.08 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.667ns (period - min period limit)
  Period: 9.259ns
  Min period limit: 1.592ns (628.141MHz) (Tbcper_I(Fmax))
  Physical resource: clk_wiz_0_inst/U0/clkout1_buf/I0
  Logical resource: clk_wiz_0_inst/U0/clkout1_buf/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_wiz_0_inst/U0/clk_out1_clk_wiz_0
--------------------------------------------------------------------------------
Slack: 8.259ns (period - (min low pulse limit / (low pulse / period)))
  Period: 9.259ns
  Low pulse: 4.629ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: Inst_MouseCtl/periodic_check_cnt<3>/CLK
  Logical resource: Inst_MouseCtl/periodic_check_cnt_0/CK
  Location pin: SLICE_X65Y125.CLK
  Clock network: pxl_clk
--------------------------------------------------------------------------------
Slack: 8.259ns (period - (min high pulse limit / (high pulse / period)))
  Period: 9.259ns
  High pulse: 4.629ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: Inst_MouseCtl/periodic_check_cnt<3>/CLK
  Logical resource: Inst_MouseCtl/periodic_check_cnt_0/CK
  Location pin: SLICE_X65Y125.CLK
  Clock network: pxl_clk
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_sys_clk_pin
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_sys_clk_pin                 |     10.000ns|      4.000ns|      4.388ns|            0|            0|            0|         9419|
| TS_clk_wiz_0_inst_U0_clk_out1_|      9.259ns|      4.063ns|          N/A|            0|            0|         9419|            0|
| clk_wiz_0                     |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_I
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_I          |    4.063|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 9419 paths, 0 nets, and 1747 connections

Design statistics:
   Minimum period:   4.063ns{1}   (Maximum frequency: 246.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 01 15:48:10 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 631 MB



