
Motor.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000098  00800200  00001be4  00001c78  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00001be4  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          00000f13  00800298  00800298  00001d10  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  00001d10  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001d40  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000003f0  00000000  00000000  00001d80  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00007a8a  00000000  00000000  00002170  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001c92  00000000  00000000  00009bfa  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   000024e8  00000000  00000000  0000b88c  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000fd8  00000000  00000000  0000dd74  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00001469  00000000  00000000  0000ed4c  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00006851  00000000  00000000  000101b5  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000388  00000000  00000000  00016a06  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	71 c0       	rjmp	.+226    	; 0xe4 <__ctors_end>
       2:	00 00       	nop
       4:	90 c0       	rjmp	.+288    	; 0x126 <__bad_interrupt>
       6:	00 00       	nop
       8:	8e c0       	rjmp	.+284    	; 0x126 <__bad_interrupt>
       a:	00 00       	nop
       c:	8c c0       	rjmp	.+280    	; 0x126 <__bad_interrupt>
       e:	00 00       	nop
      10:	8a c0       	rjmp	.+276    	; 0x126 <__bad_interrupt>
      12:	00 00       	nop
      14:	88 c0       	rjmp	.+272    	; 0x126 <__bad_interrupt>
      16:	00 00       	nop
      18:	86 c0       	rjmp	.+268    	; 0x126 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	84 c0       	rjmp	.+264    	; 0x126 <__bad_interrupt>
      1e:	00 00       	nop
      20:	82 c0       	rjmp	.+260    	; 0x126 <__bad_interrupt>
      22:	00 00       	nop
      24:	80 c0       	rjmp	.+256    	; 0x126 <__bad_interrupt>
      26:	00 00       	nop
      28:	7e c0       	rjmp	.+252    	; 0x126 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	7c c0       	rjmp	.+248    	; 0x126 <__bad_interrupt>
      2e:	00 00       	nop
      30:	7a c0       	rjmp	.+244    	; 0x126 <__bad_interrupt>
      32:	00 00       	nop
      34:	78 c0       	rjmp	.+240    	; 0x126 <__bad_interrupt>
      36:	00 00       	nop
      38:	76 c0       	rjmp	.+236    	; 0x126 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	74 c0       	rjmp	.+232    	; 0x126 <__bad_interrupt>
      3e:	00 00       	nop
      40:	72 c0       	rjmp	.+228    	; 0x126 <__bad_interrupt>
      42:	00 00       	nop
      44:	70 c0       	rjmp	.+224    	; 0x126 <__bad_interrupt>
      46:	00 00       	nop
      48:	6e c0       	rjmp	.+220    	; 0x126 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	6c c0       	rjmp	.+216    	; 0x126 <__bad_interrupt>
      4e:	00 00       	nop
      50:	6a c0       	rjmp	.+212    	; 0x126 <__bad_interrupt>
      52:	00 00       	nop
      54:	68 c0       	rjmp	.+208    	; 0x126 <__bad_interrupt>
      56:	00 00       	nop
      58:	66 c0       	rjmp	.+204    	; 0x126 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	64 c0       	rjmp	.+200    	; 0x126 <__bad_interrupt>
      5e:	00 00       	nop
      60:	62 c0       	rjmp	.+196    	; 0x126 <__bad_interrupt>
      62:	00 00       	nop
      64:	0c 94 14 0a 	jmp	0x1428	; 0x1428 <__vector_25>
      68:	0c 94 d7 09 	jmp	0x13ae	; 0x13ae <__vector_26>
      6c:	5c c0       	rjmp	.+184    	; 0x126 <__bad_interrupt>
      6e:	00 00       	nop
      70:	5a c0       	rjmp	.+180    	; 0x126 <__bad_interrupt>
      72:	00 00       	nop
      74:	58 c0       	rjmp	.+176    	; 0x126 <__bad_interrupt>
      76:	00 00       	nop
      78:	56 c0       	rjmp	.+172    	; 0x126 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	54 c0       	rjmp	.+168    	; 0x126 <__bad_interrupt>
      7e:	00 00       	nop
      80:	52 c0       	rjmp	.+164    	; 0x126 <__bad_interrupt>
      82:	00 00       	nop
      84:	50 c0       	rjmp	.+160    	; 0x126 <__bad_interrupt>
      86:	00 00       	nop
      88:	4e c0       	rjmp	.+156    	; 0x126 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	4c c0       	rjmp	.+152    	; 0x126 <__bad_interrupt>
      8e:	00 00       	nop
      90:	4a c0       	rjmp	.+148    	; 0x126 <__bad_interrupt>
      92:	00 00       	nop
      94:	48 c0       	rjmp	.+144    	; 0x126 <__bad_interrupt>
      96:	00 00       	nop
      98:	46 c0       	rjmp	.+140    	; 0x126 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	44 c0       	rjmp	.+136    	; 0x126 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	42 c0       	rjmp	.+132    	; 0x126 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	40 c0       	rjmp	.+128    	; 0x126 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	3e c0       	rjmp	.+124    	; 0x126 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	3c c0       	rjmp	.+120    	; 0x126 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	3a c0       	rjmp	.+116    	; 0x126 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	38 c0       	rjmp	.+112    	; 0x126 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	36 c0       	rjmp	.+108    	; 0x126 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	34 c0       	rjmp	.+104    	; 0x126 <__bad_interrupt>
      be:	00 00       	nop
      c0:	32 c0       	rjmp	.+100    	; 0x126 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	30 c0       	rjmp	.+96     	; 0x126 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	2e c0       	rjmp	.+92     	; 0x126 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	2c c0       	rjmp	.+88     	; 0x126 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	2a c0       	rjmp	.+84     	; 0x126 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	28 c0       	rjmp	.+80     	; 0x126 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	26 c0       	rjmp	.+76     	; 0x126 <__bad_interrupt>
      da:	00 00       	nop
      dc:	24 c0       	rjmp	.+72     	; 0x126 <__bad_interrupt>
      de:	00 00       	nop
      e0:	22 c0       	rjmp	.+68     	; 0x126 <__bad_interrupt>
	...

000000e4 <__ctors_end>:
      e4:	11 24       	eor	r1, r1
      e6:	1f be       	out	0x3f, r1	; 63
      e8:	cf ef       	ldi	r28, 0xFF	; 255
      ea:	d1 e2       	ldi	r29, 0x21	; 33
      ec:	de bf       	out	0x3e, r29	; 62
      ee:	cd bf       	out	0x3d, r28	; 61
      f0:	00 e0       	ldi	r16, 0x00	; 0
      f2:	0c bf       	out	0x3c, r16	; 60

000000f4 <__do_copy_data>:
      f4:	12 e0       	ldi	r17, 0x02	; 2
      f6:	a0 e0       	ldi	r26, 0x00	; 0
      f8:	b2 e0       	ldi	r27, 0x02	; 2
      fa:	e4 ee       	ldi	r30, 0xE4	; 228
      fc:	fb e1       	ldi	r31, 0x1B	; 27
      fe:	00 e0       	ldi	r16, 0x00	; 0
     100:	0b bf       	out	0x3b, r16	; 59
     102:	02 c0       	rjmp	.+4      	; 0x108 <__do_copy_data+0x14>
     104:	07 90       	elpm	r0, Z+
     106:	0d 92       	st	X+, r0
     108:	a8 39       	cpi	r26, 0x98	; 152
     10a:	b1 07       	cpc	r27, r17
     10c:	d9 f7       	brne	.-10     	; 0x104 <__do_copy_data+0x10>

0000010e <__do_clear_bss>:
     10e:	21 e1       	ldi	r18, 0x11	; 17
     110:	a8 e9       	ldi	r26, 0x98	; 152
     112:	b2 e0       	ldi	r27, 0x02	; 2
     114:	01 c0       	rjmp	.+2      	; 0x118 <.do_clear_bss_start>

00000116 <.do_clear_bss_loop>:
     116:	1d 92       	st	X+, r1

00000118 <.do_clear_bss_start>:
     118:	ab 3a       	cpi	r26, 0xAB	; 171
     11a:	b2 07       	cpc	r27, r18
     11c:	e1 f7       	brne	.-8      	; 0x116 <.do_clear_bss_loop>
     11e:	0e 94 3f 0a 	call	0x147e	; 0x147e <main>
     122:	0c 94 f0 0d 	jmp	0x1be0	; 0x1be0 <_exit>

00000126 <__bad_interrupt>:
     126:	6c cf       	rjmp	.-296    	; 0x0 <__vectors>

00000128 <IO_init>:

//Init_IO

void IO_init(void)
{
	SPI_DDR = SPI_OUTPUT_MASK;
     128:	87 e0       	ldi	r24, 0x07	; 7
     12a:	84 b9       	out	0x04, r24	; 4
	SPI2_DDR = SPI2_OUTPUT_MASK;
     12c:	88 e4       	ldi	r24, 0x48	; 72
     12e:	80 93 01 01 	sts	0x0101, r24	; 0x800101 <__TEXT_REGION_LENGTH__+0x700101>
	SOFTSPI_DDR = SOFTSPI_OUTPUT_MASK;
     132:	8b e0       	ldi	r24, 0x0B	; 11
     134:	80 93 0a 01 	sts	0x010A, r24	; 0x80010a <__TEXT_REGION_LENGTH__+0x70010a>
	SOFTSPI_CLK_PORT |= SOFTSPI_CLK_BIT;
     138:	eb e0       	ldi	r30, 0x0B	; 11
     13a:	f1 e0       	ldi	r31, 0x01	; 1
     13c:	80 81       	ld	r24, Z
     13e:	88 60       	ori	r24, 0x08	; 8
     140:	80 83       	st	Z, r24
	
	Position = 0;
     142:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     146:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     14a:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     14e:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     152:	08 95       	ret

00000154 <check_Communication_Input_UART_0>:
}

char check_Communication_Input_UART_0(void)
{
     154:	1f 93       	push	r17
     156:	cf 93       	push	r28
     158:	df 93       	push	r29
	char ret = 0;
     15a:	d0 e0       	ldi	r29, 0x00	; 0
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
			cntr_UART_0++;
			ret = 0;
     15c:	c0 e0       	ldi	r28, 0x00	; 0
		if (ch == 13)
		{
			INPUT_UART_0[cntr_UART_0] = 0;
			cntr_UART_0 = 0;
			cntr_End_UART_0 = 0;
			ret = 1;
     15e:	11 e0       	ldi	r17, 0x01	; 1

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     160:	1c c0       	rjmp	.+56     	; 0x19a <check_Communication_Input_UART_0+0x46>
	{
		unsigned char ch = RB_readByte(&rb_rx_PC);
     162:	84 ea       	ldi	r24, 0xA4	; 164
     164:	9a e0       	ldi	r25, 0x0A	; 10
     166:	31 d2       	rcall	.+1122   	; 0x5ca <RB_readByte>
		if (ch == 13)
     168:	8d 30       	cpi	r24, 0x0D	; 13
     16a:	61 f4       	brne	.+24     	; 0x184 <check_Communication_Input_UART_0+0x30>
		{
			INPUT_UART_0[cntr_UART_0] = 0;
     16c:	e0 91 9a 02 	lds	r30, 0x029A	; 0x80029a <cntr_UART_0>
     170:	f0 e0       	ldi	r31, 0x00	; 0
     172:	e5 55       	subi	r30, 0x55	; 85
     174:	ff 4e       	sbci	r31, 0xEF	; 239
     176:	10 82       	st	Z, r1
			cntr_UART_0 = 0;
     178:	c0 93 9a 02 	sts	0x029A, r28	; 0x80029a <cntr_UART_0>
			cntr_End_UART_0 = 0;
     17c:	c0 93 99 02 	sts	0x0299, r28	; 0x800299 <cntr_End_UART_0>
			ret = 1;
     180:	d1 2f       	mov	r29, r17
     182:	0b c0       	rjmp	.+22     	; 0x19a <check_Communication_Input_UART_0+0x46>
		}
		else
		{
			INPUT_UART_0[cntr_UART_0]=ch;
     184:	90 91 9a 02 	lds	r25, 0x029A	; 0x80029a <cntr_UART_0>
     188:	e9 2f       	mov	r30, r25
     18a:	f0 e0       	ldi	r31, 0x00	; 0
     18c:	e5 55       	subi	r30, 0x55	; 85
     18e:	ff 4e       	sbci	r31, 0xEF	; 239
     190:	80 83       	st	Z, r24
			cntr_UART_0++;
     192:	9f 5f       	subi	r25, 0xFF	; 255
     194:	90 93 9a 02 	sts	0x029A, r25	; 0x80029a <cntr_UART_0>
			ret = 0;
     198:	dc 2f       	mov	r29, r28

char check_Communication_Input_UART_0(void)
{
	char ret = 0;
	// Check Buffer auf Einkommende Daten
	while(RB_length(&rb_rx_PC)>0)
     19a:	84 ea       	ldi	r24, 0xA4	; 164
     19c:	9a e0       	ldi	r25, 0x0A	; 10
     19e:	09 d2       	rcall	.+1042   	; 0x5b2 <RB_length>
     1a0:	81 11       	cpse	r24, r1
     1a2:	df cf       	rjmp	.-66     	; 0x162 <check_Communication_Input_UART_0+0xe>
			cntr_UART_0++;
			ret = 0;
		}
	}
	return ret;
}
     1a4:	8d 2f       	mov	r24, r29
     1a6:	df 91       	pop	r29
     1a8:	cf 91       	pop	r28
     1aa:	1f 91       	pop	r17
     1ac:	08 95       	ret

000001ae <my_itoa>:
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
	}
}

void my_itoa( int64_t z, char* buffer )
{
     1ae:	2f 92       	push	r2
     1b0:	3f 92       	push	r3
     1b2:	4f 92       	push	r4
     1b4:	5f 92       	push	r5
     1b6:	6f 92       	push	r6
     1b8:	7f 92       	push	r7
     1ba:	8f 92       	push	r8
     1bc:	9f 92       	push	r9
     1be:	af 92       	push	r10
     1c0:	bf 92       	push	r11
     1c2:	cf 92       	push	r12
     1c4:	df 92       	push	r13
     1c6:	ef 92       	push	r14
     1c8:	ff 92       	push	r15
     1ca:	0f 93       	push	r16
     1cc:	1f 93       	push	r17
     1ce:	cf 93       	push	r28
     1d0:	df 93       	push	r29
     1d2:	cd b7       	in	r28, 0x3d	; 61
     1d4:	de b7       	in	r29, 0x3e	; 62
     1d6:	2b 97       	sbiw	r28, 0x0b	; 11
     1d8:	0f b6       	in	r0, 0x3f	; 63
     1da:	f8 94       	cli
     1dc:	de bf       	out	0x3e, r29	; 62
     1de:	0f be       	out	0x3f, r0	; 63
     1e0:	cd bf       	out	0x3d, r28	; 61
     1e2:	29 83       	std	Y+1, r18	; 0x01
     1e4:	3a 83       	std	Y+2, r19	; 0x02
     1e6:	4b 83       	std	Y+3, r20	; 0x03
     1e8:	95 2e       	mov	r9, r21
     1ea:	56 2e       	mov	r5, r22
     1ec:	47 2e       	mov	r4, r23
     1ee:	38 2e       	mov	r3, r24
     1f0:	29 2e       	mov	r2, r25
     1f2:	1f 83       	std	Y+7, r17	; 0x07
     1f4:	0e 83       	std	Y+6, r16	; 0x06

	u= z;
	// ist die Zahl negativ?
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
     1f6:	a0 e0       	ldi	r26, 0x00	; 0
     1f8:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__cmpdi2_s8>
     1fc:	6c f4       	brge	.+26     	; 0x218 <my_itoa+0x6a>
	{
		u= u*(-1);
     1fe:	0e 94 6a 0d 	call	0x1ad4	; 0x1ad4 <__negdi2>
     202:	29 83       	std	Y+1, r18	; 0x01
     204:	3a 83       	std	Y+2, r19	; 0x02
     206:	4b 83       	std	Y+3, r20	; 0x03
     208:	95 2e       	mov	r9, r21
     20a:	56 2e       	mov	r5, r22
     20c:	47 2e       	mov	r4, r23
     20e:	38 2e       	mov	r3, r24
     210:	29 2e       	mov	r2, r25
		sflag= 1;
     212:	81 e0       	ldi	r24, 0x01	; 1
     214:	8a 87       	std	Y+10, r24	; 0x0a
     216:	01 c0       	rjmp	.+2      	; 0x21a <my_itoa+0x6c>

	int      i = 0;
	int      j;
	char     tmp;
	int64_t  u;    // In u bearbeiten wir den Absolutbetrag von z.
	char     sflag= 0;
     218:	1a 86       	std	Y+10, r1	; 0x0a
     21a:	ae 81       	ldd	r26, Y+6	; 0x06
     21c:	bf 81       	ldd	r27, Y+7	; 0x07
     21e:	b9 87       	std	Y+9, r27	; 0x09
     220:	a8 87       	std	Y+8, r26	; 0x08
	// gleich mal ein - hinterlassen und die Zahl positiv machen
	// die einzelnen Stellen der Zahl berechnen
	if (u< 0)
	{
		u= u*(-1);
		sflag= 1;
     222:	bd 83       	std	Y+5, r27	; 0x05
     224:	ac 83       	std	Y+4, r26	; 0x04
     226:	61 2c       	mov	r6, r1
     228:	71 2c       	mov	r7, r1
     22a:	4b 86       	std	Y+11, r4	; 0x0b
     22c:	42 2c       	mov	r4, r2
     22e:	25 2c       	mov	r2, r5
     230:	53 2c       	mov	r5, r3
     232:	39 2c       	mov	r3, r9
     234:	01 c0       	rjmp	.+2      	; 0x238 <my_itoa+0x8a>
	}
	do
	{
		buffer[i++] = '0' + (u % 10);
     236:	34 01       	movw	r6, r8
     238:	43 01       	movw	r8, r6
     23a:	bf ef       	ldi	r27, 0xFF	; 255
     23c:	8b 1a       	sub	r8, r27
     23e:	9b 0a       	sbc	r9, r27
     240:	0f 2e       	mov	r0, r31
     242:	fa e0       	ldi	r31, 0x0A	; 10
     244:	af 2e       	mov	r10, r31
     246:	f0 2d       	mov	r31, r0
     248:	b1 2c       	mov	r11, r1
     24a:	c1 2c       	mov	r12, r1
     24c:	d1 2c       	mov	r13, r1
     24e:	e1 2c       	mov	r14, r1
     250:	f1 2c       	mov	r15, r1
     252:	00 e0       	ldi	r16, 0x00	; 0
     254:	10 e0       	ldi	r17, 0x00	; 0
     256:	29 81       	ldd	r18, Y+1	; 0x01
     258:	3a 81       	ldd	r19, Y+2	; 0x02
     25a:	4b 81       	ldd	r20, Y+3	; 0x03
     25c:	53 2d       	mov	r21, r3
     25e:	62 2d       	mov	r22, r2
     260:	7b 85       	ldd	r23, Y+11	; 0x0b
     262:	85 2d       	mov	r24, r5
     264:	94 2d       	mov	r25, r4
     266:	0e 94 e1 0c 	call	0x19c2	; 0x19c2 <__moddi3>
     26a:	20 5d       	subi	r18, 0xD0	; 208
     26c:	ec 81       	ldd	r30, Y+4	; 0x04
     26e:	fd 81       	ldd	r31, Y+5	; 0x05
     270:	21 93       	st	Z+, r18
     272:	fd 83       	std	Y+5, r31	; 0x05
     274:	ec 83       	std	Y+4, r30	; 0x04
		u /= 10;
     276:	29 81       	ldd	r18, Y+1	; 0x01
     278:	3a 81       	ldd	r19, Y+2	; 0x02
     27a:	4b 81       	ldd	r20, Y+3	; 0x03
     27c:	53 2d       	mov	r21, r3
     27e:	62 2d       	mov	r22, r2
     280:	7b 85       	ldd	r23, Y+11	; 0x0b
     282:	85 2d       	mov	r24, r5
     284:	94 2d       	mov	r25, r4
     286:	0e 94 e3 0c 	call	0x19c6	; 0x19c6 <__divdi3>
     28a:	29 83       	std	Y+1, r18	; 0x01
     28c:	3a 83       	std	Y+2, r19	; 0x02
     28e:	4b 83       	std	Y+3, r20	; 0x03
     290:	35 2e       	mov	r3, r21
     292:	26 2e       	mov	r2, r22
     294:	7b 87       	std	Y+11, r23	; 0x0b
     296:	58 2e       	mov	r5, r24
     298:	49 2e       	mov	r4, r25
	}
	while( u > 0 );
     29a:	a0 e0       	ldi	r26, 0x00	; 0
     29c:	0e 94 b1 0d 	call	0x1b62	; 0x1b62 <__cmpdi2_s8>
     2a0:	09 f0       	breq	.+2      	; 0x2a4 <my_itoa+0xf6>
     2a2:	4c f6       	brge	.-110    	; 0x236 <my_itoa+0x88>
	if (sflag)  { buffer[i++]= '-'; }
     2a4:	9a 85       	ldd	r25, Y+10	; 0x0a
     2a6:	99 23       	and	r25, r25
     2a8:	49 f0       	breq	.+18     	; 0x2bc <my_itoa+0x10e>
     2aa:	ee 81       	ldd	r30, Y+6	; 0x06
     2ac:	ff 81       	ldd	r31, Y+7	; 0x07
     2ae:	e8 0d       	add	r30, r8
     2b0:	f9 1d       	adc	r31, r9
     2b2:	8d e2       	ldi	r24, 0x2D	; 45
     2b4:	80 83       	st	Z, r24
     2b6:	d3 01       	movw	r26, r6
     2b8:	12 96       	adiw	r26, 0x02	; 2
     2ba:	4d 01       	movw	r8, r26

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2bc:	94 01       	movw	r18, r8
     2be:	99 20       	and	r9, r9
     2c0:	14 f4       	brge	.+4      	; 0x2c6 <my_itoa+0x118>
     2c2:	2f 5f       	subi	r18, 0xFF	; 255
     2c4:	3f 4f       	sbci	r19, 0xFF	; 255
     2c6:	35 95       	asr	r19
     2c8:	27 95       	ror	r18
     2ca:	12 16       	cp	r1, r18
     2cc:	13 06       	cpc	r1, r19
     2ce:	9c f4       	brge	.+38     	; 0x2f6 <my_itoa+0x148>
     2d0:	ee 81       	ldd	r30, Y+6	; 0x06
     2d2:	ff 81       	ldd	r31, Y+7	; 0x07
     2d4:	e8 0d       	add	r30, r8
     2d6:	f9 1d       	adc	r31, r9
     2d8:	8e 81       	ldd	r24, Y+6	; 0x06
     2da:	9f 81       	ldd	r25, Y+7	; 0x07
     2dc:	28 0f       	add	r18, r24
     2de:	39 1f       	adc	r19, r25
	{
		tmp = buffer[j];
     2e0:	a8 85       	ldd	r26, Y+8	; 0x08
     2e2:	b9 85       	ldd	r27, Y+9	; 0x09
     2e4:	8c 91       	ld	r24, X
		buffer[j] = buffer[i-j-1];
     2e6:	92 91       	ld	r25, -Z
     2e8:	9d 93       	st	X+, r25
     2ea:	b9 87       	std	Y+9, r27	; 0x09
     2ec:	a8 87       	std	Y+8, r26	; 0x08
		buffer[i-j-1] = tmp;
     2ee:	80 83       	st	Z, r24
	}
	while( u > 0 );
	if (sflag)  { buffer[i++]= '-'; }

	// den String in sich spiegeln
	for( j = 0; j < i / 2; ++j )
     2f0:	a2 17       	cp	r26, r18
     2f2:	b3 07       	cpc	r27, r19
     2f4:	a9 f7       	brne	.-22     	; 0x2e0 <my_itoa+0x132>
		tmp = buffer[j];
		buffer[j] = buffer[i-j-1];
		buffer[i-j-1] = tmp;
	}

	buffer[i] = '\0';
     2f6:	ee 81       	ldd	r30, Y+6	; 0x06
     2f8:	ff 81       	ldd	r31, Y+7	; 0x07
     2fa:	e8 0d       	add	r30, r8
     2fc:	f9 1d       	adc	r31, r9
     2fe:	10 82       	st	Z, r1
}
     300:	2b 96       	adiw	r28, 0x0b	; 11
     302:	0f b6       	in	r0, 0x3f	; 63
     304:	f8 94       	cli
     306:	de bf       	out	0x3e, r29	; 62
     308:	0f be       	out	0x3f, r0	; 63
     30a:	cd bf       	out	0x3d, r28	; 61
     30c:	df 91       	pop	r29
     30e:	cf 91       	pop	r28
     310:	1f 91       	pop	r17
     312:	0f 91       	pop	r16
     314:	ff 90       	pop	r15
     316:	ef 90       	pop	r14
     318:	df 90       	pop	r13
     31a:	cf 90       	pop	r12
     31c:	bf 90       	pop	r11
     31e:	af 90       	pop	r10
     320:	9f 90       	pop	r9
     322:	8f 90       	pop	r8
     324:	7f 90       	pop	r7
     326:	6f 90       	pop	r6
     328:	5f 90       	pop	r5
     32a:	4f 90       	pop	r4
     32c:	3f 90       	pop	r3
     32e:	2f 90       	pop	r2
     330:	08 95       	ret

00000332 <read_Position_TMC4671>:

void read_Position_TMC4671(void)
{
     332:	8f 92       	push	r8
     334:	9f 92       	push	r9
     336:	af 92       	push	r10
     338:	bf 92       	push	r11
     33a:	ef 92       	push	r14
     33c:	ff 92       	push	r15
     33e:	0f 93       	push	r16
     340:	1f 93       	push	r17
     342:	cf 93       	push	r28
     344:	df 93       	push	r29
     346:	cd b7       	in	r28, 0x3d	; 61
     348:	de b7       	in	r29, 0x3e	; 62
     34a:	c4 56       	subi	r28, 0x64	; 100
     34c:	d1 09       	sbc	r29, r1
     34e:	0f b6       	in	r0, 0x3f	; 63
     350:	f8 94       	cli
     352:	de bf       	out	0x3e, r29	; 62
     354:	0f be       	out	0x3f, r0	; 63
     356:	cd bf       	out	0x3d, r28	; 61
	// +/- alle 100ms Position abfragen und über Seiriellen Port ausgeben
	static uint8_t cntrr = 0;
	if (cntrr == 10)
     358:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
     35c:	8a 30       	cpi	r24, 0x0A	; 10
     35e:	11 f5       	brne	.+68     	; 0x3a4 <read_Position_TMC4671+0x72>
	{
		cntrr = 0;
     360:	10 92 98 02 	sts	0x0298, r1	; 0x800298 <__data_end>
		int64_t val = tmc4671_getActualPosition(0);
     364:	80 e0       	ldi	r24, 0x00	; 0
     366:	1b d7       	rcall	.+3638   	; 0x119e <tmc4671_getActualPosition>
		char testarray[100] = {'\0'};
     368:	9e 01       	movw	r18, r28
     36a:	2f 5f       	subi	r18, 0xFF	; 255
     36c:	3f 4f       	sbci	r19, 0xFF	; 255
     36e:	79 01       	movw	r14, r18
     370:	24 e6       	ldi	r18, 0x64	; 100
     372:	f7 01       	movw	r30, r14
     374:	11 92       	st	Z+, r1
     376:	2a 95       	dec	r18
     378:	e9 f7       	brne	.-6      	; 0x374 <read_Position_TMC4671+0x42>
		my_itoa(val, (char *)testarray);
     37a:	4b 01       	movw	r8, r22
     37c:	5c 01       	movw	r10, r24
     37e:	bb 0c       	add	r11, r11
     380:	88 08       	sbc	r8, r8
     382:	98 2c       	mov	r9, r8
     384:	54 01       	movw	r10, r8
     386:	87 01       	movw	r16, r14
     388:	26 2f       	mov	r18, r22
     38a:	37 2f       	mov	r19, r23
     38c:	48 2f       	mov	r20, r24
     38e:	59 2f       	mov	r21, r25
     390:	68 2d       	mov	r22, r8
     392:	78 2d       	mov	r23, r8
     394:	88 2d       	mov	r24, r8
     396:	98 2d       	mov	r25, r8
     398:	0a df       	rcall	.-492    	; 0x1ae <my_itoa>
		Uart_Transmit_IT_PC((char *)testarray);
     39a:	c7 01       	movw	r24, r14
     39c:	f6 d7       	rcall	.+4076   	; 0x138a <Uart_Transmit_IT_PC>
		Uart_Transmit_IT_PC("\r");
     39e:	81 e1       	ldi	r24, 0x11	; 17
     3a0:	92 e0       	ldi	r25, 0x02	; 2
     3a2:	f3 d7       	rcall	.+4070   	; 0x138a <Uart_Transmit_IT_PC>
     3a4:	80 91 98 02 	lds	r24, 0x0298	; 0x800298 <__data_end>
	}
	cntrr++;
     3a8:	8f 5f       	subi	r24, 0xFF	; 255
     3aa:	80 93 98 02 	sts	0x0298, r24	; 0x800298 <__data_end>
     3ae:	8f e9       	ldi	r24, 0x9F	; 159
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     3b0:	9f e0       	ldi	r25, 0x0F	; 15
     3b2:	01 97       	sbiw	r24, 0x01	; 1
     3b4:	f1 f7       	brne	.-4      	; 0x3b2 <read_Position_TMC4671+0x80>
     3b6:	00 c0       	rjmp	.+0      	; 0x3b8 <read_Position_TMC4671+0x86>
     3b8:	00 00       	nop
     3ba:	cc 59       	subi	r28, 0x9C	; 156
	_delay_ms(1);
     3bc:	df 4f       	sbci	r29, 0xFF	; 255
     3be:	0f b6       	in	r0, 0x3f	; 63
     3c0:	f8 94       	cli
     3c2:	de bf       	out	0x3e, r29	; 62
     3c4:	0f be       	out	0x3f, r0	; 63
     3c6:	cd bf       	out	0x3d, r28	; 61
     3c8:	df 91       	pop	r29
     3ca:	cf 91       	pop	r28
     3cc:	1f 91       	pop	r17
     3ce:	0f 91       	pop	r16
     3d0:	ff 90       	pop	r15
     3d2:	ef 90       	pop	r14
     3d4:	bf 90       	pop	r11
     3d6:	af 90       	pop	r10
     3d8:	9f 90       	pop	r9
     3da:	8f 90       	pop	r8
     3dc:	08 95       	ret

000003de <proceed_Communication_Input_UART_0>:
     3de:	2f 92       	push	r2
	}
	return ret;
}

void proceed_Communication_Input_UART_0(void)
{
     3e0:	3f 92       	push	r3
     3e2:	4f 92       	push	r4
     3e4:	5f 92       	push	r5
     3e6:	6f 92       	push	r6
     3e8:	7f 92       	push	r7
     3ea:	8f 92       	push	r8
     3ec:	9f 92       	push	r9
     3ee:	af 92       	push	r10
     3f0:	bf 92       	push	r11
     3f2:	cf 92       	push	r12
     3f4:	df 92       	push	r13
     3f6:	ef 92       	push	r14
     3f8:	ff 92       	push	r15
     3fa:	0f 93       	push	r16
     3fc:	1f 93       	push	r17
     3fe:	cf 93       	push	r28
     400:	df 93       	push	r29
     402:	00 d0       	rcall	.+0      	; 0x404 <__LOCK_REGION_LENGTH__+0x4>
     404:	1f 92       	push	r1
     406:	1f 92       	push	r1
     408:	cd b7       	in	r28, 0x3d	; 61
     40a:	de b7       	in	r29, 0x3e	; 62
	char * ch = "Proceed UART 0: \n\r";
	Uart_Transmit_IT_PC(ch);
     40c:	80 e0       	ldi	r24, 0x00	; 0
     40e:	92 e0       	ldi	r25, 0x02	; 2
     410:	bc d7       	rcall	.+3960   	; 0x138a <Uart_Transmit_IT_PC>
	
	
	if (INPUT_UART_0[0]=='0')
     412:	80 91 ab 10 	lds	r24, 0x10AB	; 0x8010ab <INPUT_UART_0>
     416:	80 33       	cpi	r24, 0x30	; 48
     418:	71 f4       	brne	.+28     	; 0x436 <__LOCK_REGION_LENGTH__+0x36>
	{
		tmc4671_setAbsolutTargetPosition(0,0);
     41a:	40 e0       	ldi	r20, 0x00	; 0
     41c:	50 e0       	ldi	r21, 0x00	; 0
     41e:	ba 01       	movw	r22, r20
     420:	80 e0       	ldi	r24, 0x00	; 0
     422:	a7 d6       	rcall	.+3406   	; 0x1172 <tmc4671_setAbsolutTargetPosition>
		Position = 0;
     424:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
     428:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
     42c:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
     430:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
     434:	93 c0       	rjmp	.+294    	; 0x55c <__LOCK_REGION_LENGTH__+0x15c>
	}
	else if (INPUT_UART_0[0]=='1')
     436:	81 33       	cpi	r24, 0x31	; 49
     438:	09 f0       	breq	.+2      	; 0x43c <__LOCK_REGION_LENGTH__+0x3c>
     43a:	6a c0       	rjmp	.+212    	; 0x510 <__LOCK_REGION_LENGTH__+0x110>
     43c:	0f 2e       	mov	r0, r31
     43e:	f0 e4       	ldi	r31, 0x40	; 64
     440:	4f 2e       	mov	r4, r31
     442:	f2 e4       	ldi	r31, 0x42	; 66
     444:	5f 2e       	mov	r5, r31
     446:	ff e0       	ldi	r31, 0x0F	; 15
     448:	6f 2e       	mov	r6, r31
     44a:	71 2c       	mov	r7, r1
     44c:	f0 2d       	mov	r31, r0
     44e:	01 e0       	ldi	r16, 0x01	; 1
     450:	10 e0       	ldi	r17, 0x00	; 0
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
			char buff[5] = {'\0'};
     452:	ce 01       	movw	r24, r28
     454:	01 96       	adiw	r24, 0x01	; 1
     456:	1c 01       	movw	r2, r24

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
     458:	b3 01       	movw	r22, r6
     45a:	a2 01       	movw	r20, r4
     45c:	80 e0       	ldi	r24, 0x00	; 0
     45e:	89 d6       	rcall	.+3346   	; 0x1172 <tmc4671_setAbsolutTargetPosition>
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     460:	73 01       	movw	r14, r6
     462:	62 01       	movw	r12, r4
     464:	98 ec       	ldi	r25, 0xC8	; 200
     466:	c9 1a       	sub	r12, r25
     468:	d1 08       	sbc	r13, r1
     46a:	e1 08       	sbc	r14, r1
     46c:	f1 08       	sbc	r15, r1
     46e:	53 01       	movw	r10, r6
     470:	42 01       	movw	r8, r4
     472:	e8 ec       	ldi	r30, 0xC8	; 200
     474:	8e 0e       	add	r8, r30
     476:	91 1c       	adc	r9, r1
     478:	a1 1c       	adc	r10, r1
     47a:	b1 1c       	adc	r11, r1
			{
				read_Position_TMC4671();
     47c:	01 c0       	rjmp	.+2      	; 0x480 <__LOCK_REGION_LENGTH__+0x80>
	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
		{
			tmc4671_setAbsolutTargetPosition(0, i * Position);
			while(((tmc4671_getActualPosition(0) <= (i* Position-200))||(tmc4671_getActualPosition(0)>= (i*Position+200))))
     47e:	59 df       	rcall	.-334    	; 0x332 <read_Position_TMC4671>
     480:	80 e0       	ldi	r24, 0x00	; 0
     482:	8d d6       	rcall	.+3354   	; 0x119e <tmc4671_getActualPosition>
     484:	c6 16       	cp	r12, r22
     486:	d7 06       	cpc	r13, r23
     488:	e8 06       	cpc	r14, r24
     48a:	f9 06       	cpc	r15, r25
     48c:	c0 f7       	brcc	.-16     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
     48e:	80 e0       	ldi	r24, 0x00	; 0
     490:	86 d6       	rcall	.+3340   	; 0x119e <tmc4671_getActualPosition>
     492:	68 15       	cp	r22, r8
     494:	79 05       	cpc	r23, r9
     496:	8a 05       	cpc	r24, r10
     498:	9b 05       	cpc	r25, r11
			{
				read_Position_TMC4671();
			}
			
			Uart_Transmit_IT_PC("Position ");
     49a:	88 f7       	brcc	.-30     	; 0x47e <__LOCK_REGION_LENGTH__+0x7e>
     49c:	83 e1       	ldi	r24, 0x13	; 19
     49e:	92 e0       	ldi	r25, 0x02	; 2
     4a0:	74 d7       	rcall	.+3816   	; 0x138a <Uart_Transmit_IT_PC>
			char buff[5] = {'\0'};
     4a2:	f1 01       	movw	r30, r2
     4a4:	25 e0       	ldi	r18, 0x05	; 5
     4a6:	11 92       	st	Z+, r1
     4a8:	2a 95       	dec	r18
     4aa:	e9 f7       	brne	.-6      	; 0x4a6 <__LOCK_REGION_LENGTH__+0xa6>
    } else if (__radix < 2 || __radix > 36) {
	*__s = 0;
	return __s;
    } else {
	extern char *__itoa_ncheck (int, char *, unsigned char);
	return __itoa_ncheck (__val, __s, __radix);
     4ac:	4a e0       	ldi	r20, 0x0A	; 10
     4ae:	b1 01       	movw	r22, r2
     4b0:	c8 01       	movw	r24, r16
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
     4b2:	0e 94 bd 0d 	call	0x1b7a	; 0x1b7a <__itoa_ncheck>
     4b6:	c1 01       	movw	r24, r2
			Uart_Transmit_IT_PC(" erreicht\r");
     4b8:	68 d7       	rcall	.+3792   	; 0x138a <Uart_Transmit_IT_PC>
     4ba:	8d e1       	ldi	r24, 0x1D	; 29
     4bc:	92 e0       	ldi	r25, 0x02	; 2
     4be:	65 d7       	rcall	.+3786   	; 0x138a <Uart_Transmit_IT_PC>
     4c0:	8f ef       	ldi	r24, 0xFF	; 255
     4c2:	93 ed       	ldi	r25, 0xD3	; 211
     4c4:	e0 e3       	ldi	r30, 0x30	; 48
     4c6:	81 50       	subi	r24, 0x01	; 1
     4c8:	90 40       	sbci	r25, 0x00	; 0
     4ca:	e0 40       	sbci	r30, 0x00	; 0
     4cc:	e1 f7       	brne	.-8      	; 0x4c6 <__LOCK_REGION_LENGTH__+0xc6>
     4ce:	00 c0       	rjmp	.+0      	; 0x4d0 <__LOCK_REGION_LENGTH__+0xd0>
     4d0:	00 00       	nop
	}
	else if (INPUT_UART_0[0]=='1')

	{
		uint32_t Position = 1000000;
		for (int i = 1 ; i <= 12 ; i++)
     4d2:	0f 5f       	subi	r16, 0xFF	; 255
     4d4:	1f 4f       	sbci	r17, 0xFF	; 255
     4d6:	f0 e4       	ldi	r31, 0x40	; 64
     4d8:	4f 0e       	add	r4, r31
     4da:	f2 e4       	ldi	r31, 0x42	; 66
     4dc:	5f 1e       	adc	r5, r31
     4de:	ff e0       	ldi	r31, 0x0F	; 15
     4e0:	6f 1e       	adc	r6, r31
     4e2:	71 1c       	adc	r7, r1
     4e4:	0d 30       	cpi	r16, 0x0D	; 13
     4e6:	11 05       	cpc	r17, r1
			itoa(i, (char *)buff, 10);
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
     4e8:	09 f0       	breq	.+2      	; 0x4ec <__LOCK_REGION_LENGTH__+0xec>
     4ea:	b6 cf       	rjmp	.-148    	; 0x458 <__LOCK_REGION_LENGTH__+0x58>
     4ec:	40 e0       	ldi	r20, 0x00	; 0
     4ee:	50 e0       	ldi	r21, 0x00	; 0
     4f0:	ba 01       	movw	r22, r20
			while((tmc4671_getActualPosition(0) >= (200)))
     4f2:	80 e0       	ldi	r24, 0x00	; 0
			{
				read_Position_TMC4671();
     4f4:	3e d6       	rcall	.+3196   	; 0x1172 <tmc4671_setAbsolutTargetPosition>
			Uart_Transmit_IT_PC((char *)buff);
			Uart_Transmit_IT_PC(" erreicht\r");
			_delay_ms(1000);
		}
		tmc4671_setAbsolutTargetPosition(0,0);
			while((tmc4671_getActualPosition(0) >= (200)))
     4f6:	01 c0       	rjmp	.+2      	; 0x4fa <__LOCK_REGION_LENGTH__+0xfa>
     4f8:	1c df       	rcall	.-456    	; 0x332 <read_Position_TMC4671>
     4fa:	80 e0       	ldi	r24, 0x00	; 0
     4fc:	50 d6       	rcall	.+3232   	; 0x119e <tmc4671_getActualPosition>
     4fe:	68 3c       	cpi	r22, 0xC8	; 200
     500:	71 05       	cpc	r23, r1
     502:	81 05       	cpc	r24, r1
     504:	91 05       	cpc	r25, r1
			{
				read_Position_TMC4671();
			}
		Uart_Transmit_IT_PC("Ausgangspunkt erreicht.");
     506:	c4 f7       	brge	.-16     	; 0x4f8 <__LOCK_REGION_LENGTH__+0xf8>
     508:	88 e2       	ldi	r24, 0x28	; 40
     50a:	92 e0       	ldi	r25, 0x02	; 2
     50c:	3e d7       	rcall	.+3708   	; 0x138a <Uart_Transmit_IT_PC>
     50e:	26 c0       	rjmp	.+76     	; 0x55c <__LOCK_REGION_LENGTH__+0x15c>
	}
	else if (INPUT_UART_0[0] == '2')
     510:	82 33       	cpi	r24, 0x32	; 50
     512:	69 f4       	brne	.+26     	; 0x52e <__LOCK_REGION_LENGTH__+0x12e>
	{
		Position = 1;
     514:	81 e0       	ldi	r24, 0x01	; 1
     516:	90 e0       	ldi	r25, 0x00	; 0
     518:	a0 e0       	ldi	r26, 0x00	; 0
     51a:	b0 e0       	ldi	r27, 0x00	; 0
     51c:	80 93 9c 04 	sts	0x049C, r24	; 0x80049c <Position>
     520:	90 93 9d 04 	sts	0x049D, r25	; 0x80049d <Position+0x1>
     524:	a0 93 9e 04 	sts	0x049E, r26	; 0x80049e <Position+0x2>
     528:	b0 93 9f 04 	sts	0x049F, r27	; 0x80049f <Position+0x3>
     52c:	17 c0       	rjmp	.+46     	; 0x55c <__LOCK_REGION_LENGTH__+0x15c>
	}
	else if (INPUT_UART_0[0] == 0)
     52e:	81 11       	cpse	r24, r1
     530:	15 c0       	rjmp	.+42     	; 0x55c <__LOCK_REGION_LENGTH__+0x15c>
	{
		Position += 10000000;
     532:	40 91 9c 04 	lds	r20, 0x049C	; 0x80049c <Position>
     536:	50 91 9d 04 	lds	r21, 0x049D	; 0x80049d <Position+0x1>
     53a:	60 91 9e 04 	lds	r22, 0x049E	; 0x80049e <Position+0x2>
     53e:	70 91 9f 04 	lds	r23, 0x049F	; 0x80049f <Position+0x3>
     542:	40 58       	subi	r20, 0x80	; 128
     544:	59 46       	sbci	r21, 0x69	; 105
     546:	67 46       	sbci	r22, 0x67	; 103
     548:	7f 4f       	sbci	r23, 0xFF	; 255
     54a:	40 93 9c 04 	sts	0x049C, r20	; 0x80049c <Position>
     54e:	50 93 9d 04 	sts	0x049D, r21	; 0x80049d <Position+0x1>
     552:	60 93 9e 04 	sts	0x049E, r22	; 0x80049e <Position+0x2>
     556:	70 93 9f 04 	sts	0x049F, r23	; 0x80049f <Position+0x3>
		tmc4671_setAbsolutTargetPosition(0,Position);
     55a:	0b d6       	rcall	.+3094   	; 0x1172 <tmc4671_setAbsolutTargetPosition>
	}
}
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
     560:	0f 90       	pop	r0
     562:	0f 90       	pop	r0
     564:	0f 90       	pop	r0
     566:	df 91       	pop	r29
     568:	cf 91       	pop	r28
     56a:	1f 91       	pop	r17
     56c:	0f 91       	pop	r16
     56e:	ff 90       	pop	r15
     570:	ef 90       	pop	r14
     572:	df 90       	pop	r13
     574:	cf 90       	pop	r12
     576:	bf 90       	pop	r11
     578:	af 90       	pop	r10
     57a:	9f 90       	pop	r9
     57c:	8f 90       	pop	r8
     57e:	7f 90       	pop	r7
     580:	6f 90       	pop	r6
     582:	5f 90       	pop	r5
     584:	4f 90       	pop	r4
     586:	3f 90       	pop	r3
     588:	2f 90       	pop	r2
     58a:	08 95       	ret

0000058c <check_Communication_Input_UART>:


void check_Communication_Input_UART(void)
{
	if (check_Communication_Input_UART_0())				// Check UART_0 (USB), ob vollständige Übertragung stattgefunden hat (Ende = "\r")
     58c:	e3 dd       	rcall	.-1082   	; 0x154 <check_Communication_Input_UART_0>
     58e:	81 11       	cpse	r24, r1
	{
		proceed_Communication_Input_UART_0();				// Vollständige Übertragung des USB verarbeiten
     590:	26 cf       	rjmp	.-436    	; 0x3de <proceed_Communication_Input_UART_0>
     592:	08 95       	ret

00000594 <RB_init>:
     594:	fc 01       	movw	r30, r24
		}
	}
	rb->tail = tail;
	
	return 1;
}
     596:	11 82       	std	Z+1, r1	; 0x01
     598:	10 82       	st	Z, r1
     59a:	08 95       	ret

0000059c <RB_free>:
     59c:	fc 01       	movw	r30, r24
     59e:	90 81       	ld	r25, Z
     5a0:	81 81       	ldd	r24, Z+1	; 0x01
     5a2:	98 17       	cp	r25, r24
     5a4:	20 f0       	brcs	.+8      	; 0x5ae <RB_free+0x12>
     5a6:	98 1b       	sub	r25, r24
     5a8:	89 2f       	mov	r24, r25
     5aa:	80 95       	com	r24
     5ac:	08 95       	ret
     5ae:	89 1b       	sub	r24, r25
     5b0:	08 95       	ret

000005b2 <RB_length>:
     5b2:	fc 01       	movw	r30, r24
     5b4:	20 81       	ld	r18, Z
     5b6:	91 81       	ldd	r25, Z+1	; 0x01
     5b8:	29 17       	cp	r18, r25
     5ba:	18 f0       	brcs	.+6      	; 0x5c2 <RB_length+0x10>
     5bc:	82 2f       	mov	r24, r18
     5be:	89 1b       	sub	r24, r25
     5c0:	08 95       	ret
     5c2:	89 2f       	mov	r24, r25
     5c4:	82 1b       	sub	r24, r18
     5c6:	80 95       	com	r24
     5c8:	08 95       	ret

000005ca <RB_readByte>:
     5ca:	cf 93       	push	r28
     5cc:	df 93       	push	r29
     5ce:	ec 01       	movw	r28, r24
     5d0:	f0 df       	rcall	.-32     	; 0x5b2 <RB_length>
     5d2:	88 23       	and	r24, r24
     5d4:	39 f0       	breq	.+14     	; 0x5e4 <RB_readByte+0x1a>
     5d6:	99 81       	ldd	r25, Y+1	; 0x01
     5d8:	fe 01       	movw	r30, r28
     5da:	e9 0f       	add	r30, r25
     5dc:	f1 1d       	adc	r31, r1
     5de:	82 81       	ldd	r24, Z+2	; 0x02
     5e0:	9f 5f       	subi	r25, 0xFF	; 255
     5e2:	99 83       	std	Y+1, r25	; 0x01
     5e4:	df 91       	pop	r29
     5e6:	cf 91       	pop	r28
     5e8:	08 95       	ret

000005ea <RB_writeByte>:
     5ea:	0f 93       	push	r16
     5ec:	1f 93       	push	r17
     5ee:	cf 93       	push	r28
     5f0:	df 93       	push	r29
     5f2:	ec 01       	movw	r28, r24
     5f4:	06 2f       	mov	r16, r22
     5f6:	18 81       	ld	r17, Y
     5f8:	d1 df       	rcall	.-94     	; 0x59c <RB_free>
     5fa:	88 23       	and	r24, r24
     5fc:	f1 f3       	breq	.-4      	; 0x5fa <RB_writeByte+0x10>
     5fe:	01 11       	cpse	r16, r1
     600:	01 c0       	rjmp	.+2      	; 0x604 <RB_writeByte+0x1a>
     602:	0f ef       	ldi	r16, 0xFF	; 255
     604:	fe 01       	movw	r30, r28
     606:	e1 0f       	add	r30, r17
     608:	f1 1d       	adc	r31, r1
     60a:	02 83       	std	Z+2, r16	; 0x02
     60c:	1f 5f       	subi	r17, 0xFF	; 255
     60e:	18 83       	st	Y, r17
     610:	81 e0       	ldi	r24, 0x01	; 1
     612:	df 91       	pop	r29
     614:	cf 91       	pop	r28
     616:	1f 91       	pop	r17
     618:	0f 91       	pop	r16
     61a:	08 95       	ret

0000061c <RB_write>:

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
     61c:	ff 92       	push	r15
     61e:	0f 93       	push	r16
     620:	1f 93       	push	r17
     622:	cf 93       	push	r28
     624:	df 93       	push	r29
	unsigned char head;
	
	head = rb->head;
	
	if (datal == 0)
     626:	44 23       	and	r20, r20
     628:	c9 f0       	breq	.+50     	; 0x65c <RB_write+0x40>
     62a:	c4 2f       	mov	r28, r20
     62c:	d7 2f       	mov	r29, r23
     62e:	f6 2e       	mov	r15, r22
     630:	8c 01       	movw	r16, r24
	{
		return  0;
	}
	
	while(RB_free(rb) < datal);
     632:	b4 df       	rcall	.-152    	; 0x59c <RB_free>
     634:	8c 17       	cp	r24, r28
     636:	f0 f3       	brcs	.-4      	; 0x634 <RB_write+0x18>

unsigned char RB_write( ring_buffer_t *rb, char *data, unsigned char datal )
{
	unsigned char head;
	
	head = rb->head;
     638:	f8 01       	movw	r30, r16
     63a:	90 81       	ld	r25, Z
     63c:	ef 2d       	mov	r30, r15
     63e:	fd 2f       	mov	r31, r29
     640:	c9 0f       	add	r28, r25
	
	while(RB_free(rb) < datal);
	
	while(datal--)
	{
		rb->data[head++] = *data++;
     642:	21 91       	ld	r18, Z+
     644:	d8 01       	movw	r26, r16
     646:	a9 0f       	add	r26, r25
     648:	b1 1d       	adc	r27, r1
     64a:	12 96       	adiw	r26, 0x02	; 2
     64c:	2c 93       	st	X, r18
     64e:	9f 5f       	subi	r25, 0xFF	; 255
		return  0;
	}
	
	while(RB_free(rb) < datal);
	
	while(datal--)
     650:	9c 13       	cpse	r25, r28
     652:	f7 cf       	rjmp	.-18     	; 0x642 <RB_write+0x26>
		{
			head = 0;
		}
	}
	
	rb->head = head;
     654:	f8 01       	movw	r30, r16
     656:	c0 83       	st	Z, r28
	
	return 1;
     658:	81 e0       	ldi	r24, 0x01	; 1
     65a:	01 c0       	rjmp	.+2      	; 0x65e <RB_write+0x42>
	
	head = rb->head;
	
	if (datal == 0)
	{
		return  0;
     65c:	80 e0       	ldi	r24, 0x00	; 0
	}
	
	rb->head = head;
	
	return 1;
}
     65e:	df 91       	pop	r29
     660:	cf 91       	pop	r28
     662:	1f 91       	pop	r17
     664:	0f 91       	pop	r16
     666:	ff 90       	pop	r15
     668:	08 95       	ret

0000066a <linear_ramp_init>:
*  Author: kimsc
*/
#include "Ramp1.h"

void linear_ramp_init(linear_ramp_t * ramp)
{
     66a:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;
     66c:	10 82       	st	Z, r1

    ramp->ramp_timer = 0.0;
     66e:	11 82       	std	Z+1, r1	; 0x01
     670:	12 82       	std	Z+2, r1	; 0x02
     672:	13 82       	std	Z+3, r1	; 0x03
     674:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.0;
     676:	15 82       	std	Z+5, r1	; 0x05
     678:	16 82       	std	Z+6, r1	; 0x06
     67a:	17 82       	std	Z+7, r1	; 0x07
     67c:	10 86       	std	Z+8, r1	; 0x08

    ramp->ramp_acceleration_time = 0.0;
     67e:	11 86       	std	Z+9, r1	; 0x09
     680:	12 86       	std	Z+10, r1	; 0x0a
     682:	13 86       	std	Z+11, r1	; 0x0b
     684:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;
     686:	15 86       	std	Z+13, r1	; 0x0d
     688:	16 86       	std	Z+14, r1	; 0x0e
     68a:	17 86       	std	Z+15, r1	; 0x0f
     68c:	10 8a       	std	Z+16, r1	; 0x10
    ramp->ramp_x_0 = 0.0;
     68e:	15 8a       	std	Z+21, r1	; 0x15
     690:	16 8a       	std	Z+22, r1	; 0x16
     692:	17 8a       	std	Z+23, r1	; 0x17
     694:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     696:	11 8e       	std	Z+25, r1	; 0x19
     698:	12 8e       	std	Z+26, r1	; 0x1a
     69a:	13 8e       	std	Z+27, r1	; 0x1b
     69c:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->ramp_acceleration = 0.0;
     69e:	15 8e       	std	Z+29, r1	; 0x1d
     6a0:	16 8e       	std	Z+30, r1	; 0x1e
     6a2:	17 8e       	std	Z+31, r1	; 0x1f
     6a4:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;
     6a6:	11 a2       	std	Z+33, r1	; 0x21
     6a8:	12 a2       	std	Z+34, r1	; 0x22
     6aa:	13 a2       	std	Z+35, r1	; 0x23
     6ac:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;
     6ae:	15 a2       	std	Z+37, r1	; 0x25
     6b0:	16 a2       	std	Z+38, r1	; 0x26
     6b2:	17 a2       	std	Z+39, r1	; 0x27
     6b4:	10 a6       	std	Z+40, r1	; 0x28

    ramp->target_acceleration = 0.0;
     6b6:	11 a6       	std	Z+41, r1	; 0x29
     6b8:	12 a6       	std	Z+42, r1	; 0x2a
     6ba:	13 a6       	std	Z+43, r1	; 0x2b
     6bc:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     6be:	15 a6       	std	Z+45, r1	; 0x2d
     6c0:	16 a6       	std	Z+46, r1	; 0x2e
     6c2:	17 a6       	std	Z+47, r1	; 0x2f
     6c4:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;
     6c6:	11 aa       	std	Z+49, r1	; 0x31
     6c8:	12 aa       	std	Z+50, r1	; 0x32
     6ca:	13 aa       	std	Z+51, r1	; 0x33
     6cc:	14 aa       	std	Z+52, r1	; 0x34

    ramp->max_acceleration = 0.0;
     6ce:	11 ae       	std	Z+57, r1	; 0x39
     6d0:	12 ae       	std	Z+58, r1	; 0x3a
     6d2:	13 ae       	std	Z+59, r1	; 0x3b
     6d4:	14 ae       	std	Z+60, r1	; 0x3c
    ramp->max_velocity = 0.0;
     6d6:	15 aa       	std	Z+53, r1	; 0x35
     6d8:	16 aa       	std	Z+54, r1	; 0x36
     6da:	17 aa       	std	Z+55, r1	; 0x37
     6dc:	10 ae       	std	Z+56, r1	; 0x38
     6de:	08 95       	ret

000006e0 <linear_ramp_set_defaults>:
}
void linear_ramp_set_defaults(linear_ramp_t * ramp)
{
     6e0:	fc 01       	movw	r30, r24
    ramp->ramp_enable = 0;              // Status
     6e2:	10 82       	st	Z, r1

    // Following variables shouldn't be edited, they are used for the calculation of the ramp

    ramp->ramp_timer = 0.0;             // Iteration trough calculations
     6e4:	11 82       	std	Z+1, r1	; 0x01
     6e6:	12 82       	std	Z+2, r1	; 0x02
     6e8:	13 82       	std	Z+3, r1	; 0x03
     6ea:	14 82       	std	Z+4, r1	; 0x04
    ramp->ramp_timer_iteration = 0.001; // Timer interrupt each
     6ec:	8f e6       	ldi	r24, 0x6F	; 111
     6ee:	92 e1       	ldi	r25, 0x12	; 18
     6f0:	a3 e8       	ldi	r26, 0x83	; 131
     6f2:	ba e3       	ldi	r27, 0x3A	; 58
     6f4:	85 83       	std	Z+5, r24	; 0x05
     6f6:	96 83       	std	Z+6, r25	; 0x06
     6f8:	a7 83       	std	Z+7, r26	; 0x07
     6fa:	b0 87       	std	Z+8, r27	; 0x08

    ramp->ramp_acceleration_time = 0.0; // Acceleration time
     6fc:	11 86       	std	Z+9, r1	; 0x09
     6fe:	12 86       	std	Z+10, r1	; 0x0a
     700:	13 86       	std	Z+11, r1	; 0x0b
     702:	14 86       	std	Z+12, r1	; 0x0c
    ramp->ramp_fullspeed_time = 0.0;    // Fullspeed time
     704:	15 86       	std	Z+13, r1	; 0x0d
     706:	16 86       	std	Z+14, r1	; 0x0e
     708:	17 86       	std	Z+15, r1	; 0x0f
     70a:	10 8a       	std	Z+16, r1	; 0x10

    ramp->ramp_x_0 = 0.0;
     70c:	15 8a       	std	Z+21, r1	; 0x15
     70e:	16 8a       	std	Z+22, r1	; 0x16
     710:	17 8a       	std	Z+23, r1	; 0x17
     712:	10 8e       	std	Z+24, r1	; 0x18
    ramp->ramp_v_0 = 0.0;
     714:	11 8e       	std	Z+25, r1	; 0x19
     716:	12 8e       	std	Z+26, r1	; 0x1a
     718:	13 8e       	std	Z+27, r1	; 0x1b
     71a:	14 8e       	std	Z+28, r1	; 0x1c

    ramp->target_acceleration = 0.0;
     71c:	11 a6       	std	Z+41, r1	; 0x29
     71e:	12 a6       	std	Z+42, r1	; 0x2a
     720:	13 a6       	std	Z+43, r1	; 0x2b
     722:	14 a6       	std	Z+44, r1	; 0x2c
    ramp->target_velocity = 0.0;
     724:	15 a6       	std	Z+45, r1	; 0x2d
     726:	16 a6       	std	Z+46, r1	; 0x2e
     728:	17 a6       	std	Z+47, r1	; 0x2f
     72a:	10 aa       	std	Z+48, r1	; 0x30
    ramp->target_position_absolute = 0.0;       // Absolute target position
     72c:	11 aa       	std	Z+49, r1	; 0x31
     72e:	12 aa       	std	Z+50, r1	; 0x32
     730:	13 aa       	std	Z+51, r1	; 0x33
     732:	14 aa       	std	Z+52, r1	; 0x34

    // Following 2 variables determine maximum ratings

    ramp->max_acceleration = 500.0;
     734:	80 e0       	ldi	r24, 0x00	; 0
     736:	90 e0       	ldi	r25, 0x00	; 0
     738:	aa ef       	ldi	r26, 0xFA	; 250
     73a:	b3 e4       	ldi	r27, 0x43	; 67
     73c:	81 af       	std	Z+57, r24	; 0x39
     73e:	92 af       	std	Z+58, r25	; 0x3a
     740:	a3 af       	std	Z+59, r26	; 0x3b
     742:	b4 af       	std	Z+60, r27	; 0x3c
    ramp->max_velocity = 500.0;
     744:	85 ab       	std	Z+53, r24	; 0x35
     746:	96 ab       	std	Z+54, r25	; 0x36
     748:	a7 ab       	std	Z+55, r26	; 0x37
     74a:	b0 af       	std	Z+56, r27	; 0x38

    // Following 3 variables should be used as outputs to control the motor according to the ramp

    ramp->ramp_acceleration = 0.0;      // Ramp acceleration actual
     74c:	15 8e       	std	Z+29, r1	; 0x1d
     74e:	16 8e       	std	Z+30, r1	; 0x1e
     750:	17 8e       	std	Z+31, r1	; 0x1f
     752:	10 a2       	std	Z+32, r1	; 0x20
    ramp->ramp_velocity = 0.0;          // Ramp velocity actual
     754:	11 a2       	std	Z+33, r1	; 0x21
     756:	12 a2       	std	Z+34, r1	; 0x22
     758:	13 a2       	std	Z+35, r1	; 0x23
     75a:	14 a2       	std	Z+36, r1	; 0x24
    ramp->ramp_position = 0.0;          // Ramp position actual
     75c:	15 a2       	std	Z+37, r1	; 0x25
     75e:	16 a2       	std	Z+38, r1	; 0x26
     760:	17 a2       	std	Z+39, r1	; 0x27
     762:	10 a6       	std	Z+40, r1	; 0x28
     764:	08 95       	ret

00000766 <calculateRamp>:
}
void calculateRamp(float acceleration, float velocity, float position, linear_ramp_t * ramp)
{
     766:	cf 92       	push	r12
     768:	df 92       	push	r13
     76a:	ef 92       	push	r14
     76c:	ff 92       	push	r15
     76e:	0f 93       	push	r16
     770:	1f 93       	push	r17
     772:	f6 01       	movw	r30, r12
    // Beginn mit Setzen der Parameter, welche in die Funktion gegeben werden.
    ramp->target_acceleration = acceleration;
     774:	61 a7       	std	Z+41, r22	; 0x29
     776:	72 a7       	std	Z+42, r23	; 0x2a
     778:	83 a7       	std	Z+43, r24	; 0x2b
     77a:	94 a7       	std	Z+44, r25	; 0x2c
    ramp->target_velocity = velocity;
     77c:	25 a7       	std	Z+45, r18	; 0x2d
     77e:	36 a7       	std	Z+46, r19	; 0x2e
     780:	47 a7       	std	Z+47, r20	; 0x2f
     782:	50 ab       	std	Z+48, r21	; 0x30
    ramp->target_position_absolute = position;
     784:	e1 aa       	std	Z+49, r14	; 0x31
     786:	f2 aa       	std	Z+50, r15	; 0x32
     788:	03 ab       	std	Z+51, r16	; 0x33
     78a:	14 ab       	std	Z+52, r17	; 0x34
    ramp->ramp_enable = 1;
     78c:	81 e0       	ldi	r24, 0x01	; 1
     78e:	80 83       	st	Z, r24
}
     790:	1f 91       	pop	r17
     792:	0f 91       	pop	r16
     794:	ff 90       	pop	r15
     796:	ef 90       	pop	r14
     798:	df 90       	pop	r13
     79a:	cf 90       	pop	r12
     79c:	08 95       	ret

0000079e <iterate_timer>:
            break;
        }
    }
}
float iterate_timer(linear_ramp_t * ramp)
{
     79e:	cf 93       	push	r28
     7a0:	df 93       	push	r29
     7a2:	ec 01       	movw	r28, r24
    ramp->ramp_timer += ramp->ramp_timer_iteration;
     7a4:	2d 81       	ldd	r18, Y+5	; 0x05
     7a6:	3e 81       	ldd	r19, Y+6	; 0x06
     7a8:	4f 81       	ldd	r20, Y+7	; 0x07
     7aa:	58 85       	ldd	r21, Y+8	; 0x08
     7ac:	69 81       	ldd	r22, Y+1	; 0x01
     7ae:	7a 81       	ldd	r23, Y+2	; 0x02
     7b0:	8b 81       	ldd	r24, Y+3	; 0x03
     7b2:	9c 81       	ldd	r25, Y+4	; 0x04
     7b4:	d7 d6       	rcall	.+3502   	; 0x1564 <__addsf3>
     7b6:	69 83       	std	Y+1, r22	; 0x01
     7b8:	7a 83       	std	Y+2, r23	; 0x02
     7ba:	8b 83       	std	Y+3, r24	; 0x03
     7bc:	9c 83       	std	Y+4, r25	; 0x04
    return ramp->ramp_timer;
}
     7be:	df 91       	pop	r29
     7c0:	cf 91       	pop	r28
     7c2:	08 95       	ret

000007c4 <computeRamp>:
    Uart_Transmit_IT_PC(ptr);
    Uart_Transmit_IT_PC("\r");
    _delay_ms(10);
}
void computeRamp(linear_ramp_t * ramp)
{
     7c4:	4f 92       	push	r4
     7c6:	5f 92       	push	r5
     7c8:	6f 92       	push	r6
     7ca:	7f 92       	push	r7
     7cc:	8f 92       	push	r8
     7ce:	9f 92       	push	r9
     7d0:	af 92       	push	r10
     7d2:	bf 92       	push	r11
     7d4:	cf 92       	push	r12
     7d6:	df 92       	push	r13
     7d8:	ef 92       	push	r14
     7da:	ff 92       	push	r15
     7dc:	cf 93       	push	r28
     7de:	df 93       	push	r29
     7e0:	cd b7       	in	r28, 0x3d	; 61
     7e2:	de b7       	in	r29, 0x3e	; 62
     7e4:	2a 97       	sbiw	r28, 0x0a	; 10
     7e6:	0f b6       	in	r0, 0x3f	; 63
     7e8:	f8 94       	cli
     7ea:	de bf       	out	0x3e, r29	; 62
     7ec:	0f be       	out	0x3f, r0	; 63
     7ee:	cd bf       	out	0x3d, r28	; 61
    if (ramp->ramp_enable == 1)
     7f0:	dc 01       	movw	r26, r24
     7f2:	2c 91       	ld	r18, X
     7f4:	21 30       	cpi	r18, 0x01	; 1
     7f6:	09 f0       	breq	.+2      	; 0x7fa <computeRamp+0x36>
     7f8:	2e c2       	rjmp	.+1116   	; 0xc56 <computeRamp+0x492>
     7fa:	9a 87       	std	Y+10, r25	; 0x0a
     7fc:	89 87       	std	Y+9, r24	; 0x09
    {
        switch (states)
     7fe:	80 91 aa 10 	lds	r24, 0x10AA	; 0x8010aa <states>
     802:	81 30       	cpi	r24, 0x01	; 1
     804:	09 f4       	brne	.+2      	; 0x808 <computeRamp+0x44>
     806:	a9 c0       	rjmp	.+338    	; 0x95a <computeRamp+0x196>
     808:	38 f0       	brcs	.+14     	; 0x818 <computeRamp+0x54>
     80a:	82 30       	cpi	r24, 0x02	; 2
     80c:	09 f4       	brne	.+2      	; 0x810 <computeRamp+0x4c>
     80e:	28 c1       	rjmp	.+592    	; 0xa60 <computeRamp+0x29c>
     810:	83 30       	cpi	r24, 0x03	; 3
     812:	09 f4       	brne	.+2      	; 0x816 <computeRamp+0x52>
     814:	9a c1       	rjmp	.+820    	; 0xb4a <computeRamp+0x386>
     816:	1f c2       	rjmp	.+1086   	; 0xc56 <computeRamp+0x492>
        {
        case IDLE:
            // der Maximalwert eingesetzt.
            if (ramp->target_velocity > ramp->max_velocity)
     818:	e9 85       	ldd	r30, Y+9	; 0x09
     81a:	fa 85       	ldd	r31, Y+10	; 0x0a
     81c:	c5 a8       	ldd	r12, Z+53	; 0x35
     81e:	d6 a8       	ldd	r13, Z+54	; 0x36
     820:	e7 a8       	ldd	r14, Z+55	; 0x37
     822:	f0 ac       	ldd	r15, Z+56	; 0x38
     824:	a7 01       	movw	r20, r14
     826:	96 01       	movw	r18, r12
     828:	65 a5       	ldd	r22, Z+45	; 0x2d
     82a:	76 a5       	ldd	r23, Z+46	; 0x2e
     82c:	87 a5       	ldd	r24, Z+47	; 0x2f
     82e:	90 a9       	ldd	r25, Z+48	; 0x30
     830:	0e 94 23 0c 	call	0x1846	; 0x1846 <__gesf2>
     834:	18 16       	cp	r1, r24
     836:	44 f4       	brge	.+16     	; 0x848 <computeRamp+0x84>
            {
                //              Uart_Transmit_IT_PC("Geschwindigkeit über Maximum\r");
                ramp->target_velocity = ramp->max_velocity;
     838:	a9 85       	ldd	r26, Y+9	; 0x09
     83a:	ba 85       	ldd	r27, Y+10	; 0x0a
     83c:	9d 96       	adiw	r26, 0x2d	; 45
     83e:	cd 92       	st	X+, r12
     840:	dd 92       	st	X+, r13
     842:	ed 92       	st	X+, r14
     844:	fc 92       	st	X, r15
     846:	d0 97       	sbiw	r26, 0x30	; 48
            }
            if (ramp->target_acceleration > ramp->max_acceleration)
     848:	e9 85       	ldd	r30, Y+9	; 0x09
     84a:	fa 85       	ldd	r31, Y+10	; 0x0a
     84c:	c1 ac       	ldd	r12, Z+57	; 0x39
     84e:	d2 ac       	ldd	r13, Z+58	; 0x3a
     850:	e3 ac       	ldd	r14, Z+59	; 0x3b
     852:	f4 ac       	ldd	r15, Z+60	; 0x3c
     854:	a7 01       	movw	r20, r14
     856:	96 01       	movw	r18, r12
     858:	61 a5       	ldd	r22, Z+41	; 0x29
     85a:	72 a5       	ldd	r23, Z+42	; 0x2a
     85c:	83 a5       	ldd	r24, Z+43	; 0x2b
     85e:	94 a5       	ldd	r25, Z+44	; 0x2c
     860:	f2 d7       	rcall	.+4068   	; 0x1846 <__gesf2>
     862:	18 16       	cp	r1, r24
     864:	44 f4       	brge	.+16     	; 0x876 <computeRamp+0xb2>
            {
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
     866:	a9 85       	ldd	r26, Y+9	; 0x09
     868:	ba 85       	ldd	r27, Y+10	; 0x0a
     86a:	99 96       	adiw	r26, 0x29	; 41
     86c:	cd 92       	st	X+, r12
     86e:	dd 92       	st	X+, r13
     870:	ed 92       	st	X+, r14
     872:	fc 92       	st	X, r15
     874:	9c 97       	sbiw	r26, 0x2c	; 44
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     876:	e9 85       	ldd	r30, Y+9	; 0x09
     878:	fa 85       	ldd	r31, Y+10	; 0x0a
     87a:	41 a4       	ldd	r4, Z+41	; 0x29
     87c:	52 a4       	ldd	r5, Z+42	; 0x2a
     87e:	63 a4       	ldd	r6, Z+43	; 0x2b
     880:	74 a4       	ldd	r7, Z+44	; 0x2c
     882:	85 a4       	ldd	r8, Z+45	; 0x2d
     884:	96 a4       	ldd	r9, Z+46	; 0x2e
     886:	a7 a4       	ldd	r10, Z+47	; 0x2f
     888:	b0 a8       	ldd	r11, Z+48	; 0x30
{
    return v0 + a * t;
}
float get_beschleunigungszeit(float velocity, float acceleration)
{
    return velocity / acceleration;
     88a:	a3 01       	movw	r20, r6
     88c:	92 01       	movw	r18, r4
     88e:	c5 01       	movw	r24, r10
     890:	b4 01       	movw	r22, r8
     892:	d0 d6       	rcall	.+3488   	; 0x1634 <__divsf3>
     894:	6b 01       	movw	r12, r22
     896:	7c 01       	movw	r14, r24
                //              Uart_Transmit_IT_PC("Beschleunigung über Maximum\r");
                ramp->target_acceleration = ramp->max_acceleration;
            }

            // Berechnen der Beschleunigungszeit
            ramp->ramp_acceleration_time = get_beschleunigungszeit(ramp->target_velocity, ramp->target_acceleration); // Sek
     898:	a9 85       	ldd	r26, Y+9	; 0x09
     89a:	ba 85       	ldd	r27, Y+10	; 0x0a
     89c:	19 96       	adiw	r26, 0x09	; 9
     89e:	6d 93       	st	X+, r22
     8a0:	7d 93       	st	X+, r23
     8a2:	8d 93       	st	X+, r24
     8a4:	9c 93       	st	X, r25
     8a6:	1c 97       	sbiw	r26, 0x0c	; 12

            // Falls die Strecke nicht ausreicht, voll zu beschleunigen, ergibt es eine
            // triangulare Geschwindigkeitskurve, woraus die Beschleunigungszeit ermittelt wird.
            if (ramp->target_position_absolute < (ramp->ramp_acceleration_time * ramp->target_velocity))
     8a8:	d1 96       	adiw	r26, 0x31	; 49
     8aa:	8d 91       	ld	r24, X+
     8ac:	9d 91       	ld	r25, X+
     8ae:	0d 90       	ld	r0, X+
     8b0:	bc 91       	ld	r27, X
     8b2:	a0 2d       	mov	r26, r0
     8b4:	89 83       	std	Y+1, r24	; 0x01
     8b6:	9a 83       	std	Y+2, r25	; 0x02
     8b8:	ab 83       	std	Y+3, r26	; 0x03
     8ba:	bc 83       	std	Y+4, r27	; 0x04
     8bc:	a7 01       	movw	r20, r14
     8be:	96 01       	movw	r18, r12
     8c0:	c5 01       	movw	r24, r10
     8c2:	b4 01       	movw	r22, r8
     8c4:	c4 d7       	rcall	.+3976   	; 0x184e <__mulsf3>
     8c6:	9b 01       	movw	r18, r22
     8c8:	ac 01       	movw	r20, r24
     8ca:	69 81       	ldd	r22, Y+1	; 0x01
     8cc:	7a 81       	ldd	r23, Y+2	; 0x02
     8ce:	8b 81       	ldd	r24, Y+3	; 0x03
     8d0:	9c 81       	ldd	r25, Y+4	; 0x04
     8d2:	ac d6       	rcall	.+3416   	; 0x162c <__cmpsf2>
     8d4:	88 23       	and	r24, r24
     8d6:	c4 f4       	brge	.+48     	; 0x908 <computeRamp+0x144>
            {
                //              Uart_Transmit_IT_PC("Kein Fullspeed\r");
                ramp->ramp_fullspeed_time = 0.0;                                 // keine Zeit zur max_velocity
     8d8:	e9 85       	ldd	r30, Y+9	; 0x09
     8da:	fa 85       	ldd	r31, Y+10	; 0x0a
     8dc:	15 86       	std	Z+13, r1	; 0x0d
     8de:	16 86       	std	Z+14, r1	; 0x0e
     8e0:	17 86       	std	Z+15, r1	; 0x0f
     8e2:	10 8a       	std	Z+16, r1	; 0x10
                ramp->ramp_acceleration_time = (float) sqrt(ramp->target_position_absolute/ramp->target_acceleration);   // Beschleunigungszeiten
     8e4:	a3 01       	movw	r20, r6
     8e6:	92 01       	movw	r18, r4
     8e8:	69 81       	ldd	r22, Y+1	; 0x01
     8ea:	7a 81       	ldd	r23, Y+2	; 0x02
     8ec:	8b 81       	ldd	r24, Y+3	; 0x03
     8ee:	9c 81       	ldd	r25, Y+4	; 0x04
     8f0:	a1 d6       	rcall	.+3394   	; 0x1634 <__divsf3>
     8f2:	0e 94 8e 0c 	call	0x191c	; 0x191c <sqrt>
     8f6:	a9 85       	ldd	r26, Y+9	; 0x09
     8f8:	ba 85       	ldd	r27, Y+10	; 0x0a
     8fa:	19 96       	adiw	r26, 0x09	; 9
     8fc:	6d 93       	st	X+, r22
     8fe:	7d 93       	st	X+, r23
     900:	8d 93       	st	X+, r24
     902:	9c 93       	st	X, r25
     904:	1c 97       	sbiw	r26, 0x0c	; 12
     906:	18 c0       	rjmp	.+48     	; 0x938 <computeRamp+0x174>
            }
            else
            {
                // Falls die Strecke ausreicht, wird die gesamte Zeit auf Fullspeed berechnet.
                ramp->ramp_fullspeed_time = get_volle_geschwindigkeitszeit(ramp->target_position_absolute, ramp->target_acceleration, ramp->ramp_acceleration_time, ramp->target_velocity); // Sek
     908:	a7 01       	movw	r20, r14
     90a:	96 01       	movw	r18, r12
     90c:	c3 01       	movw	r24, r6
     90e:	b2 01       	movw	r22, r4
     910:	9e d7       	rcall	.+3900   	; 0x184e <__mulsf3>
     912:	a7 01       	movw	r20, r14
     914:	96 01       	movw	r18, r12
     916:	9b d7       	rcall	.+3894   	; 0x184e <__mulsf3>
     918:	9b 01       	movw	r18, r22
     91a:	ac 01       	movw	r20, r24
     91c:	69 81       	ldd	r22, Y+1	; 0x01
     91e:	7a 81       	ldd	r23, Y+2	; 0x02
     920:	8b 81       	ldd	r24, Y+3	; 0x03
     922:	9c 81       	ldd	r25, Y+4	; 0x04
     924:	1e d6       	rcall	.+3132   	; 0x1562 <__subsf3>
     926:	a5 01       	movw	r20, r10
     928:	94 01       	movw	r18, r8
     92a:	84 d6       	rcall	.+3336   	; 0x1634 <__divsf3>
     92c:	e9 85       	ldd	r30, Y+9	; 0x09
     92e:	fa 85       	ldd	r31, Y+10	; 0x0a
     930:	65 87       	std	Z+13, r22	; 0x0d
     932:	76 87       	std	Z+14, r23	; 0x0e
     934:	87 87       	std	Z+15, r24	; 0x0f
     936:	90 8b       	std	Z+16, r25	; 0x10
     938:	a9 85       	ldd	r26, Y+9	; 0x09
            }

            ramp->ramp_x_0 = 0.0;
     93a:	ba 85       	ldd	r27, Y+10	; 0x0a
     93c:	55 96       	adiw	r26, 0x15	; 21
     93e:	1d 92       	st	X+, r1
     940:	1d 92       	st	X+, r1
     942:	1d 92       	st	X+, r1
     944:	1c 92       	st	X, r1
     946:	58 97       	sbiw	r26, 0x18	; 24
     948:	fd 01       	movw	r30, r26
            ramp->ramp_v_0 = 0.0;
     94a:	11 8e       	std	Z+25, r1	; 0x19
     94c:	12 8e       	std	Z+26, r1	; 0x1a
     94e:	13 8e       	std	Z+27, r1	; 0x1b
     950:	14 8e       	std	Z+28, r1	; 0x1c
     952:	81 e0       	ldi	r24, 0x01	; 1

            // Nach den Berechnungen wechselt der Status auf Beschleunigen
            states = ACCELERATING;
     954:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
     958:	7e c1       	rjmp	.+764    	; 0xc56 <computeRamp+0x492>
            break;
     95a:	a9 85       	ldd	r26, Y+9	; 0x09
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     95c:	ba 85       	ldd	r27, Y+10	; 0x0a
     95e:	11 96       	adiw	r26, 0x01	; 1
     960:	cd 90       	ld	r12, X+
     962:	dd 90       	ld	r13, X+
     964:	ed 90       	ld	r14, X+
     966:	fc 90       	ld	r15, X
     968:	14 97       	sbiw	r26, 0x04	; 4
     96a:	99 96       	adiw	r26, 0x29	; 41
     96c:	4d 90       	ld	r4, X+
     96e:	5d 90       	ld	r5, X+
     970:	6d 90       	ld	r6, X+
     972:	7c 90       	ld	r7, X
     974:	9c 97       	sbiw	r26, 0x2c	; 44
     976:	59 96       	adiw	r26, 0x19	; 25
     978:	8d 90       	ld	r8, X+
     97a:	9d 90       	ld	r9, X+
     97c:	ad 90       	ld	r10, X+
     97e:	bc 90       	ld	r11, X
     980:	5c 97       	sbiw	r26, 0x1c	; 28
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     982:	a3 01       	movw	r20, r6
     984:	92 01       	movw	r18, r4
     986:	c7 01       	movw	r24, r14
     988:	b6 01       	movw	r22, r12
     98a:	61 d7       	rcall	.+3778   	; 0x184e <__mulsf3>
     98c:	69 83       	std	Y+1, r22	; 0x01
     98e:	7a 83       	std	Y+2, r23	; 0x02
     990:	8b 83       	std	Y+3, r24	; 0x03
     992:	9c 83       	std	Y+4, r25	; 0x04
        case ACCELERATING:

            // Über die berechneten Bewegungszeiten kann nun interiert werden. Die Beschleunigung bleibt konstant,
            // die Geschwindigkeit und Position werden mit den Formeln berechnet.

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     994:	a5 01       	movw	r20, r10
     996:	94 01       	movw	r18, r8
     998:	c7 01       	movw	r24, r14
     99a:	b6 01       	movw	r22, r12
     99c:	58 d7       	rcall	.+3760   	; 0x184e <__mulsf3>
     99e:	e9 85       	ldd	r30, Y+9	; 0x09
     9a0:	fa 85       	ldd	r31, Y+10	; 0x0a
     9a2:	25 89       	ldd	r18, Z+21	; 0x15
     9a4:	36 89       	ldd	r19, Z+22	; 0x16
     9a6:	47 89       	ldd	r20, Z+23	; 0x17
     9a8:	50 8d       	ldd	r21, Z+24	; 0x18
     9aa:	dc d5       	rcall	.+3000   	; 0x1564 <__addsf3>
     9ac:	6d 83       	std	Y+5, r22	; 0x05
     9ae:	7e 83       	std	Y+6, r23	; 0x06
     9b0:	8f 83       	std	Y+7, r24	; 0x07
     9b2:	98 87       	std	Y+8, r25	; 0x08
     9b4:	29 81       	ldd	r18, Y+1	; 0x01
     9b6:	3a 81       	ldd	r19, Y+2	; 0x02
     9b8:	4b 81       	ldd	r20, Y+3	; 0x03
     9ba:	5c 81       	ldd	r21, Y+4	; 0x04
     9bc:	c7 01       	movw	r24, r14
     9be:	b6 01       	movw	r22, r12
     9c0:	46 d7       	rcall	.+3724   	; 0x184e <__mulsf3>
     9c2:	20 e0       	ldi	r18, 0x00	; 0
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	40 e0       	ldi	r20, 0x00	; 0
     9c8:	5f e3       	ldi	r21, 0x3F	; 63
     9ca:	41 d7       	rcall	.+3714   	; 0x184e <__mulsf3>
     9cc:	9b 01       	movw	r18, r22
     9ce:	ac 01       	movw	r20, r24
     9d0:	6d 81       	ldd	r22, Y+5	; 0x05
     9d2:	7e 81       	ldd	r23, Y+6	; 0x06
     9d4:	8f 81       	ldd	r24, Y+7	; 0x07
     9d6:	98 85       	ldd	r25, Y+8	; 0x08
     9d8:	c5 d5       	rcall	.+2954   	; 0x1564 <__addsf3>
     9da:	a9 85       	ldd	r26, Y+9	; 0x09
     9dc:	ba 85       	ldd	r27, Y+10	; 0x0a
     9de:	95 96       	adiw	r26, 0x25	; 37
     9e0:	6d 93       	st	X+, r22
     9e2:	7d 93       	st	X+, r23
     9e4:	8d 93       	st	X+, r24
     9e6:	9c 93       	st	X, r25
     9e8:	98 97       	sbiw	r26, 0x28	; 40
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, ramp->target_acceleration, ramp->ramp_timer);
     9ea:	29 81       	ldd	r18, Y+1	; 0x01
     9ec:	3a 81       	ldd	r19, Y+2	; 0x02
     9ee:	4b 81       	ldd	r20, Y+3	; 0x03
     9f0:	5c 81       	ldd	r21, Y+4	; 0x04
     9f2:	c5 01       	movw	r24, r10
     9f4:	b4 01       	movw	r22, r8
     9f6:	b6 d5       	rcall	.+2924   	; 0x1564 <__addsf3>
     9f8:	e9 85       	ldd	r30, Y+9	; 0x09
     9fa:	fa 85       	ldd	r31, Y+10	; 0x0a
     9fc:	61 a3       	std	Z+33, r22	; 0x21
     9fe:	72 a3       	std	Z+34, r23	; 0x22
     a00:	83 a3       	std	Z+35, r24	; 0x23
     a02:	94 a3       	std	Z+36, r25	; 0x24
            ramp->ramp_acceleration = ramp->target_acceleration;
     a04:	45 8e       	std	Z+29, r4	; 0x1d
     a06:	56 8e       	std	Z+30, r5	; 0x1e
     a08:	67 8e       	std	Z+31, r6	; 0x1f
     a0a:	70 a2       	std	Z+32, r7	; 0x20
            iterate_timer(ramp);
     a0c:	cf 01       	movw	r24, r30
     a0e:	c7 de       	rcall	.-626    	; 0x79e <iterate_timer>

            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     a10:	e9 85       	ldd	r30, Y+9	; 0x09
     a12:	fa 85       	ldd	r31, Y+10	; 0x0a
     a14:	21 85       	ldd	r18, Z+9	; 0x09
     a16:	32 85       	ldd	r19, Z+10	; 0x0a
     a18:	43 85       	ldd	r20, Z+11	; 0x0b
     a1a:	54 85       	ldd	r21, Z+12	; 0x0c
     a1c:	61 81       	ldd	r22, Z+1	; 0x01
     a1e:	72 81       	ldd	r23, Z+2	; 0x02
     a20:	83 81       	ldd	r24, Z+3	; 0x03
     a22:	94 81       	ldd	r25, Z+4	; 0x04
     a24:	10 d7       	rcall	.+3616   	; 0x1846 <__gesf2>
     a26:	88 23       	and	r24, r24
     a28:	0c f4       	brge	.+2      	; 0xa2c <computeRamp+0x268>
     a2a:	15 c1       	rjmp	.+554    	; 0xc56 <computeRamp+0x492>
     a2c:	82 e0       	ldi	r24, 0x02	; 2
            {
                //              status_message(ramp);
                states = FULLSPEED;
     a2e:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
     a32:	e9 85       	ldd	r30, Y+9	; 0x09
                ramp->ramp_x_0 = ramp->ramp_position;
     a34:	fa 85       	ldd	r31, Y+10	; 0x0a
     a36:	85 a1       	ldd	r24, Z+37	; 0x25
     a38:	96 a1       	ldd	r25, Z+38	; 0x26
     a3a:	a7 a1       	ldd	r26, Z+39	; 0x27
     a3c:	b0 a5       	ldd	r27, Z+40	; 0x28
     a3e:	85 8b       	std	Z+21, r24	; 0x15
     a40:	96 8b       	std	Z+22, r25	; 0x16
     a42:	a7 8b       	std	Z+23, r26	; 0x17
     a44:	b0 8f       	std	Z+24, r27	; 0x18
     a46:	81 a1       	ldd	r24, Z+33	; 0x21
                ramp->ramp_v_0 = ramp->ramp_velocity;
     a48:	92 a1       	ldd	r25, Z+34	; 0x22
     a4a:	a3 a1       	ldd	r26, Z+35	; 0x23
     a4c:	b4 a1       	ldd	r27, Z+36	; 0x24
     a4e:	81 8f       	std	Z+25, r24	; 0x19
     a50:	92 8f       	std	Z+26, r25	; 0x1a
     a52:	a3 8f       	std	Z+27, r26	; 0x1b
     a54:	b4 8f       	std	Z+28, r27	; 0x1c
     a56:	11 82       	std	Z+1, r1	; 0x01
                ramp->ramp_timer = 0.0;
     a58:	12 82       	std	Z+2, r1	; 0x02
     a5a:	13 82       	std	Z+3, r1	; 0x03
     a5c:	14 82       	std	Z+4, r1	; 0x04
     a5e:	fb c0       	rjmp	.+502    	; 0xc56 <computeRamp+0x492>
     a60:	e9 85       	ldd	r30, Y+9	; 0x09
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     a62:	fa 85       	ldd	r31, Y+10	; 0x0a
     a64:	c1 80       	ldd	r12, Z+1	; 0x01
     a66:	d2 80       	ldd	r13, Z+2	; 0x02
     a68:	e3 80       	ldd	r14, Z+3	; 0x03
     a6a:	f4 80       	ldd	r15, Z+4	; 0x04
     a6c:	41 8c       	ldd	r4, Z+25	; 0x19
     a6e:	52 8c       	ldd	r5, Z+26	; 0x1a
     a70:	63 8c       	ldd	r6, Z+27	; 0x1b
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     a72:	74 8c       	ldd	r7, Z+28	; 0x1c
     a74:	20 e0       	ldi	r18, 0x00	; 0
     a76:	30 e0       	ldi	r19, 0x00	; 0
     a78:	a9 01       	movw	r20, r18
     a7a:	c7 01       	movw	r24, r14
     a7c:	b6 01       	movw	r22, r12
     a7e:	e7 d6       	rcall	.+3534   	; 0x184e <__mulsf3>
     a80:	4b 01       	movw	r8, r22
            }
            break;

        case FULLSPEED:

            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, 0, ramp->ramp_timer);
     a82:	5c 01       	movw	r10, r24
     a84:	a3 01       	movw	r20, r6
     a86:	92 01       	movw	r18, r4
     a88:	c7 01       	movw	r24, r14
     a8a:	b6 01       	movw	r22, r12
     a8c:	e0 d6       	rcall	.+3520   	; 0x184e <__mulsf3>
     a8e:	a9 85       	ldd	r26, Y+9	; 0x09
     a90:	ba 85       	ldd	r27, Y+10	; 0x0a
     a92:	55 96       	adiw	r26, 0x15	; 21
     a94:	2d 91       	ld	r18, X+
     a96:	3d 91       	ld	r19, X+
     a98:	4d 91       	ld	r20, X+
     a9a:	5c 91       	ld	r21, X
     a9c:	58 97       	sbiw	r26, 0x18	; 24
     a9e:	62 d5       	rcall	.+2756   	; 0x1564 <__addsf3>
     aa0:	69 83       	std	Y+1, r22	; 0x01
     aa2:	7a 83       	std	Y+2, r23	; 0x02
     aa4:	8b 83       	std	Y+3, r24	; 0x03
     aa6:	9c 83       	std	Y+4, r25	; 0x04
     aa8:	a5 01       	movw	r20, r10
     aaa:	94 01       	movw	r18, r8
     aac:	c7 01       	movw	r24, r14
     aae:	b6 01       	movw	r22, r12
     ab0:	ce d6       	rcall	.+3484   	; 0x184e <__mulsf3>
     ab2:	20 e0       	ldi	r18, 0x00	; 0
     ab4:	30 e0       	ldi	r19, 0x00	; 0
     ab6:	40 e0       	ldi	r20, 0x00	; 0
     ab8:	5f e3       	ldi	r21, 0x3F	; 63
     aba:	c9 d6       	rcall	.+3474   	; 0x184e <__mulsf3>
     abc:	9b 01       	movw	r18, r22
     abe:	ac 01       	movw	r20, r24
     ac0:	69 81       	ldd	r22, Y+1	; 0x01
     ac2:	7a 81       	ldd	r23, Y+2	; 0x02
     ac4:	8b 81       	ldd	r24, Y+3	; 0x03
     ac6:	9c 81       	ldd	r25, Y+4	; 0x04
     ac8:	4d d5       	rcall	.+2714   	; 0x1564 <__addsf3>
     aca:	e9 85       	ldd	r30, Y+9	; 0x09
     acc:	fa 85       	ldd	r31, Y+10	; 0x0a
     ace:	65 a3       	std	Z+37, r22	; 0x25
     ad0:	76 a3       	std	Z+38, r23	; 0x26
     ad2:	87 a3       	std	Z+39, r24	; 0x27
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, 0, ramp->ramp_timer);
     ad4:	90 a7       	std	Z+40, r25	; 0x28
     ad6:	a5 01       	movw	r20, r10
     ad8:	94 01       	movw	r18, r8
     ada:	c3 01       	movw	r24, r6
     adc:	b2 01       	movw	r22, r4
     ade:	42 d5       	rcall	.+2692   	; 0x1564 <__addsf3>
     ae0:	a9 85       	ldd	r26, Y+9	; 0x09
     ae2:	ba 85       	ldd	r27, Y+10	; 0x0a
     ae4:	91 96       	adiw	r26, 0x21	; 33
     ae6:	6d 93       	st	X+, r22
     ae8:	7d 93       	st	X+, r23
     aea:	8d 93       	st	X+, r24
     aec:	9c 93       	st	X, r25
            ramp->ramp_acceleration = ramp->ramp_acceleration;
            iterate_timer(ramp);
     aee:	94 97       	sbiw	r26, 0x24	; 36
     af0:	cd 01       	movw	r24, r26
     af2:	55 de       	rcall	.-854    	; 0x79e <iterate_timer>
            if (ramp->ramp_timer >= (ramp->ramp_fullspeed_time))
     af4:	e9 85       	ldd	r30, Y+9	; 0x09
     af6:	fa 85       	ldd	r31, Y+10	; 0x0a
     af8:	25 85       	ldd	r18, Z+13	; 0x0d
     afa:	36 85       	ldd	r19, Z+14	; 0x0e
     afc:	47 85       	ldd	r20, Z+15	; 0x0f
     afe:	50 89       	ldd	r21, Z+16	; 0x10
     b00:	61 81       	ldd	r22, Z+1	; 0x01
     b02:	72 81       	ldd	r23, Z+2	; 0x02
     b04:	83 81       	ldd	r24, Z+3	; 0x03
     b06:	94 81       	ldd	r25, Z+4	; 0x04
     b08:	9e d6       	rcall	.+3388   	; 0x1846 <__gesf2>
     b0a:	88 23       	and	r24, r24
     b0c:	0c f4       	brge	.+2      	; 0xb10 <computeRamp+0x34c>
     b0e:	a3 c0       	rjmp	.+326    	; 0xc56 <computeRamp+0x492>
     b10:	83 e0       	ldi	r24, 0x03	; 3
            {
                //                 status_message(ramp);
                states = BREAKING;
     b12:	80 93 aa 10 	sts	0x10AA, r24	; 0x8010aa <states>
     b16:	a9 85       	ldd	r26, Y+9	; 0x09
                ramp->ramp_timer = 0.0;
     b18:	ba 85       	ldd	r27, Y+10	; 0x0a
     b1a:	11 96       	adiw	r26, 0x01	; 1
     b1c:	1d 92       	st	X+, r1
     b1e:	1d 92       	st	X+, r1
     b20:	1d 92       	st	X+, r1
     b22:	1c 92       	st	X, r1
     b24:	14 97       	sbiw	r26, 0x04	; 4
     b26:	fd 01       	movw	r30, r26
                ramp->ramp_x_0 = ramp->ramp_position;
     b28:	85 a1       	ldd	r24, Z+37	; 0x25
     b2a:	96 a1       	ldd	r25, Z+38	; 0x26
     b2c:	a7 a1       	ldd	r26, Z+39	; 0x27
     b2e:	b0 a5       	ldd	r27, Z+40	; 0x28
     b30:	85 8b       	std	Z+21, r24	; 0x15
     b32:	96 8b       	std	Z+22, r25	; 0x16
     b34:	a7 8b       	std	Z+23, r26	; 0x17
     b36:	b0 8f       	std	Z+24, r27	; 0x18
     b38:	81 a1       	ldd	r24, Z+33	; 0x21
                ramp->ramp_v_0 = ramp->ramp_velocity;
     b3a:	92 a1       	ldd	r25, Z+34	; 0x22
     b3c:	a3 a1       	ldd	r26, Z+35	; 0x23
     b3e:	b4 a1       	ldd	r27, Z+36	; 0x24
     b40:	81 8f       	std	Z+25, r24	; 0x19
     b42:	92 8f       	std	Z+26, r25	; 0x1a
     b44:	a3 8f       	std	Z+27, r26	; 0x1b
     b46:	b4 8f       	std	Z+28, r27	; 0x1c
     b48:	86 c0       	rjmp	.+268    	; 0xc56 <computeRamp+0x492>
     b4a:	a9 85       	ldd	r26, Y+9	; 0x09
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     b4c:	ba 85       	ldd	r27, Y+10	; 0x0a
     b4e:	11 96       	adiw	r26, 0x01	; 1
     b50:	cd 90       	ld	r12, X+
     b52:	dd 90       	ld	r13, X+
     b54:	ed 90       	ld	r14, X+
     b56:	fc 90       	ld	r15, X
     b58:	14 97       	sbiw	r26, 0x04	; 4
     b5a:	99 96       	adiw	r26, 0x29	; 41
     b5c:	8d 91       	ld	r24, X+
     b5e:	9d 91       	ld	r25, X+
     b60:	0d 90       	ld	r0, X+
     b62:	bc 91       	ld	r27, X
     b64:	a0 2d       	mov	r26, r0
     b66:	2c 01       	movw	r4, r24
     b68:	3d 01       	movw	r6, r26
     b6a:	77 fa       	bst	r7, 7
     b6c:	70 94       	com	r7
     b6e:	77 f8       	bld	r7, 7
     b70:	70 94       	com	r7
     b72:	e9 85       	ldd	r30, Y+9	; 0x09
     b74:	fa 85       	ldd	r31, Y+10	; 0x0a
     b76:	81 8c       	ldd	r8, Z+25	; 0x19
     b78:	92 8c       	ldd	r9, Z+26	; 0x1a
     b7a:	a3 8c       	ldd	r10, Z+27	; 0x1b
    ramp->ramp_timer += ramp->ramp_timer_iteration;
    return ramp->ramp_timer;
}
float position_func(float x0, float v0, float a, float t)
{
    return x0 + v0 * t + a * t * t / 2;
     b7c:	b4 8c       	ldd	r11, Z+28	; 0x1c
     b7e:	a3 01       	movw	r20, r6
     b80:	92 01       	movw	r18, r4
     b82:	c7 01       	movw	r24, r14
     b84:	b6 01       	movw	r22, r12
     b86:	63 d6       	rcall	.+3270   	; 0x184e <__mulsf3>
     b88:	69 83       	std	Y+1, r22	; 0x01
     b8a:	7a 83       	std	Y+2, r23	; 0x02
     b8c:	8b 83       	std	Y+3, r24	; 0x03
     b8e:	9c 83       	std	Y+4, r25	; 0x04
            }

            break;

        case BREAKING:
            ramp->ramp_position = position_func(ramp->ramp_x_0, ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     b90:	a5 01       	movw	r20, r10
     b92:	94 01       	movw	r18, r8
     b94:	c7 01       	movw	r24, r14
     b96:	b6 01       	movw	r22, r12
     b98:	5a d6       	rcall	.+3252   	; 0x184e <__mulsf3>
     b9a:	a9 85       	ldd	r26, Y+9	; 0x09
     b9c:	ba 85       	ldd	r27, Y+10	; 0x0a
     b9e:	55 96       	adiw	r26, 0x15	; 21
     ba0:	2d 91       	ld	r18, X+
     ba2:	3d 91       	ld	r19, X+
     ba4:	4d 91       	ld	r20, X+
     ba6:	5c 91       	ld	r21, X
     ba8:	58 97       	sbiw	r26, 0x18	; 24
     baa:	dc d4       	rcall	.+2488   	; 0x1564 <__addsf3>
     bac:	6d 83       	std	Y+5, r22	; 0x05
     bae:	7e 83       	std	Y+6, r23	; 0x06
     bb0:	8f 83       	std	Y+7, r24	; 0x07
     bb2:	98 87       	std	Y+8, r25	; 0x08
     bb4:	29 81       	ldd	r18, Y+1	; 0x01
     bb6:	3a 81       	ldd	r19, Y+2	; 0x02
     bb8:	4b 81       	ldd	r20, Y+3	; 0x03
     bba:	5c 81       	ldd	r21, Y+4	; 0x04
     bbc:	c7 01       	movw	r24, r14
     bbe:	b6 01       	movw	r22, r12
     bc0:	46 d6       	rcall	.+3212   	; 0x184e <__mulsf3>
     bc2:	20 e0       	ldi	r18, 0x00	; 0
     bc4:	30 e0       	ldi	r19, 0x00	; 0
     bc6:	40 e0       	ldi	r20, 0x00	; 0
     bc8:	5f e3       	ldi	r21, 0x3F	; 63
     bca:	41 d6       	rcall	.+3202   	; 0x184e <__mulsf3>
     bcc:	9b 01       	movw	r18, r22
     bce:	ac 01       	movw	r20, r24
     bd0:	6d 81       	ldd	r22, Y+5	; 0x05
     bd2:	7e 81       	ldd	r23, Y+6	; 0x06
     bd4:	8f 81       	ldd	r24, Y+7	; 0x07
     bd6:	98 85       	ldd	r25, Y+8	; 0x08
     bd8:	c5 d4       	rcall	.+2442   	; 0x1564 <__addsf3>
     bda:	e9 85       	ldd	r30, Y+9	; 0x09
     bdc:	fa 85       	ldd	r31, Y+10	; 0x0a
     bde:	65 a3       	std	Z+37, r22	; 0x25
     be0:	76 a3       	std	Z+38, r23	; 0x26
     be2:	87 a3       	std	Z+39, r24	; 0x27
     be4:	90 a7       	std	Z+40, r25	; 0x28
            ramp->ramp_velocity = velocity_func(ramp->ramp_v_0, -ramp->target_acceleration, ramp->ramp_timer);
     be6:	29 81       	ldd	r18, Y+1	; 0x01
     be8:	3a 81       	ldd	r19, Y+2	; 0x02
     bea:	4b 81       	ldd	r20, Y+3	; 0x03
     bec:	5c 81       	ldd	r21, Y+4	; 0x04
     bee:	c5 01       	movw	r24, r10
     bf0:	b4 01       	movw	r22, r8
     bf2:	b8 d4       	rcall	.+2416   	; 0x1564 <__addsf3>
     bf4:	a9 85       	ldd	r26, Y+9	; 0x09
     bf6:	ba 85       	ldd	r27, Y+10	; 0x0a
     bf8:	91 96       	adiw	r26, 0x21	; 33
     bfa:	6d 93       	st	X+, r22
     bfc:	7d 93       	st	X+, r23
     bfe:	8d 93       	st	X+, r24
     c00:	9c 93       	st	X, r25
     c02:	94 97       	sbiw	r26, 0x24	; 36
            ramp->ramp_acceleration = -ramp->target_acceleration;
     c04:	fd 01       	movw	r30, r26
     c06:	45 8e       	std	Z+29, r4	; 0x1d
     c08:	56 8e       	std	Z+30, r5	; 0x1e
     c0a:	67 8e       	std	Z+31, r6	; 0x1f
     c0c:	70 a2       	std	Z+32, r7	; 0x20

            iterate_timer(ramp);
     c0e:	cd 01       	movw	r24, r26
     c10:	c6 dd       	rcall	.-1140   	; 0x79e <iterate_timer>
     c12:	a9 85       	ldd	r26, Y+9	; 0x09
            if (ramp->ramp_timer >= (ramp->ramp_acceleration_time))
     c14:	ba 85       	ldd	r27, Y+10	; 0x0a
     c16:	19 96       	adiw	r26, 0x09	; 9
     c18:	2d 91       	ld	r18, X+
     c1a:	3d 91       	ld	r19, X+
     c1c:	4d 91       	ld	r20, X+
     c1e:	5c 91       	ld	r21, X
     c20:	1c 97       	sbiw	r26, 0x0c	; 12
     c22:	11 96       	adiw	r26, 0x01	; 1
     c24:	6d 91       	ld	r22, X+
     c26:	7d 91       	ld	r23, X+
     c28:	8d 91       	ld	r24, X+
     c2a:	9c 91       	ld	r25, X
     c2c:	14 97       	sbiw	r26, 0x04	; 4
     c2e:	0b d6       	rcall	.+3094   	; 0x1846 <__gesf2>
     c30:	88 23       	and	r24, r24
     c32:	8c f0       	brlt	.+34     	; 0xc56 <computeRamp+0x492>
     c34:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
            {
                //                 status_message(ramp);
                states = IDLE;
     c38:	e9 85       	ldd	r30, Y+9	; 0x09
     c3a:	fa 85       	ldd	r31, Y+10	; 0x0a
                ramp->ramp_timer =0.0;
     c3c:	11 82       	std	Z+1, r1	; 0x01
     c3e:	12 82       	std	Z+2, r1	; 0x02
     c40:	13 82       	std	Z+3, r1	; 0x03
     c42:	14 82       	std	Z+4, r1	; 0x04
     c44:	10 82       	st	Z, r1
     c46:	11 a6       	std	Z+41, r1	; 0x29
                ramp->ramp_enable = 0.0;
     c48:	12 a6       	std	Z+42, r1	; 0x2a
                ramp->target_acceleration = 0.0;
     c4a:	13 a6       	std	Z+43, r1	; 0x2b
     c4c:	14 a6       	std	Z+44, r1	; 0x2c
     c4e:	15 a6       	std	Z+45, r1	; 0x2d
     c50:	16 a6       	std	Z+46, r1	; 0x2e
                ramp->target_velocity = 0.0;
     c52:	17 a6       	std	Z+47, r1	; 0x2f
     c54:	10 aa       	std	Z+48, r1	; 0x30
     c56:	2a 96       	adiw	r28, 0x0a	; 10
     c58:	0f b6       	in	r0, 0x3f	; 63
                ramp->target_acceleration = 0.0;
            }
            break;
        }
    }
}
     c5a:	f8 94       	cli
     c5c:	de bf       	out	0x3e, r29	; 62
     c5e:	0f be       	out	0x3f, r0	; 63
     c60:	cd bf       	out	0x3d, r28	; 61
     c62:	df 91       	pop	r29
     c64:	cf 91       	pop	r28
     c66:	ff 90       	pop	r15
     c68:	ef 90       	pop	r14
     c6a:	df 90       	pop	r13
     c6c:	cf 90       	pop	r12
     c6e:	bf 90       	pop	r11
     c70:	af 90       	pop	r10
     c72:	9f 90       	pop	r9
     c74:	8f 90       	pop	r8
     c76:	7f 90       	pop	r7
     c78:	6f 90       	pop	r6
     c7a:	5f 90       	pop	r5
     c7c:	4f 90       	pop	r4
     c7e:	08 95       	ret

00000c80 <SPI_init>:

void SPI_init(void)
{
	// Einstellungen für TMC4671: CLK = 1MHz, SPI-Mode = 3, MSB first)

	SPCR = ((1<<SPE)|       // SPI Enable					(1 = Enable, 0 = Disable)					Datasheet S. 197 (Kapitel 21.2.1)
     c80:	8f e5       	ldi	r24, 0x5F	; 95
     c82:	8c bd       	out	0x2c, r24	; 44
	(1<<MSTR)|              // Master/Slave select			(0 = Slave, 1 = Master)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<SPR1)|(1<<SPR0)|    // SPI Clock Rate				(Divider Systemclock 16MHz)					Datasheet S. 198 (Kapitel 21.2.1)
	(1<<CPOL)|              // Clock Polarity when idle		(0 = low, 1 = SCK high)						Datasheet S. 197 (Kapitel 21.2.1)
	(1<<CPHA));             // Clock Phase edge sampling	(0 = leading, 1 = trailing edge sampling)	Datasheet S. 197 (Kapitel 21.2.1)

	SPSR = (0<<SPI2X);      // Double Clock Rate			(0 = Disable, 1 = Enable)					Datasheet S. 198 (Kapitel 21.2.1)
     c84:	1d bc       	out	0x2d, r1	; 45
void disable_Slave(uint8_t Slave)
{
	switch (Slave)
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     c86:	28 9a       	sbi	0x05, 0	; 5
		break;
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     c88:	e2 e0       	ldi	r30, 0x02	; 2
     c8a:	f1 e0       	ldi	r31, 0x01	; 1
     c8c:	80 81       	ld	r24, Z
     c8e:	80 64       	ori	r24, 0x40	; 64
     c90:	80 83       	st	Z, r24
     c92:	08 95       	ret

00000c94 <spi_transmit_IT>:
	disable_Slave(TMC6200);	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     c94:	66 23       	and	r22, r22
     c96:	61 f0       	breq	.+24     	; 0xcb0 <spi_transmit_IT+0x1c>
     c98:	fc 01       	movw	r30, r24
     c9a:	9c 01       	movw	r18, r24
     c9c:	26 0f       	add	r18, r22
     c9e:	31 1d       	adc	r19, r1
	{
		SPDR = *(uint8_t *)(data + i);
     ca0:	91 91       	ld	r25, Z+
     ca2:	9e bd       	out	0x2e, r25	; 46
		while(!(SPSR & (1<<SPIF)));
     ca4:	0d b4       	in	r0, 0x2d	; 45
     ca6:	07 fe       	sbrs	r0, 7
     ca8:	fd cf       	rjmp	.-6      	; 0xca4 <spi_transmit_IT+0x10>
	disable_Slave(TMC6200);	
}

void spi_transmit_IT( unsigned char *data, unsigned char nbytes, uint8_t Slave)
{
	for (int i = 0 ; i < nbytes ; i++)
     caa:	e2 17       	cp	r30, r18
     cac:	f3 07       	cpc	r31, r19
     cae:	c1 f7       	brne	.-16     	; 0xca0 <spi_transmit_IT+0xc>
     cb0:	08 95       	ret

00000cb2 <spi_transmit>:
	}
}

uint8_t spi_transmit(uint8_t data)
{
	SPDR = data;
     cb2:	8e bd       	out	0x2e, r24	; 46
	while(!(SPSR & (1<<SPIF)));
     cb4:	0d b4       	in	r0, 0x2d	; 45
     cb6:	07 fe       	sbrs	r0, 7
     cb8:	fd cf       	rjmp	.-6      	; 0xcb4 <spi_transmit+0x2>
	return data;
}
     cba:	08 95       	ret

00000cbc <spi_receive>:

char spi_receive(void)
{
	char data;
	// Wait for reception complete
	SPDR = 0x00;
     cbc:	1e bc       	out	0x2e, r1	; 46
	while(!(SPSR & (1<<SPIF)));
     cbe:	0d b4       	in	r0, 0x2d	; 45
     cc0:	07 fe       	sbrs	r0, 7
     cc2:	fd cf       	rjmp	.-6      	; 0xcbe <spi_receive+0x2>
	data = SPDR;
     cc4:	8e b5       	in	r24, 0x2e	; 46
	// Return data register
	return data;
}
     cc6:	08 95       	ret

00000cc8 <enable_Slave>:

void enable_Slave(uint8_t Slave)
{
	switch (Slave)
     cc8:	88 23       	and	r24, r24
     cca:	19 f0       	breq	.+6      	; 0xcd2 <enable_Slave+0xa>
     ccc:	81 30       	cpi	r24, 0x01	; 1
     cce:	19 f0       	breq	.+6      	; 0xcd6 <enable_Slave+0xe>
     cd0:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT &= ~SPI_CS_TMC4671_BIT;
     cd2:	28 98       	cbi	0x05, 0	; 5
		break;
     cd4:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT &= ~SPI_CS_TMC6200_BIT;
     cd6:	e2 e0       	ldi	r30, 0x02	; 2
     cd8:	f1 e0       	ldi	r31, 0x01	; 1
     cda:	80 81       	ld	r24, Z
     cdc:	8f 7b       	andi	r24, 0xBF	; 191
     cde:	80 83       	st	Z, r24
     ce0:	08 95       	ret

00000ce2 <disable_Slave>:
	}
}

void disable_Slave(uint8_t Slave)
{
	switch (Slave)
     ce2:	88 23       	and	r24, r24
     ce4:	19 f0       	breq	.+6      	; 0xcec <disable_Slave+0xa>
     ce6:	81 30       	cpi	r24, 0x01	; 1
     ce8:	19 f0       	breq	.+6      	; 0xcf0 <disable_Slave+0xe>
     cea:	08 95       	ret
	{
		case TMC4671:
		SPI_CS_TMC4671_PORT |= SPI_CS_TMC4671_BIT;
     cec:	28 9a       	sbi	0x05, 0	; 5
		break;
     cee:	08 95       	ret
		
		case TMC6200:
		SPI_CS_TMC6200_PORT |= SPI_CS_TMC6200_BIT;
     cf0:	e2 e0       	ldi	r30, 0x02	; 2
     cf2:	f1 e0       	ldi	r31, 0x01	; 1
     cf4:	80 81       	ld	r24, Z
     cf6:	80 64       	ori	r24, 0x40	; 64
     cf8:	80 83       	st	Z, r24
     cfa:	08 95       	ret

00000cfc <tmc40bit_writeInt>:
    tmc40bit_writeInt(motor, address, value);
}

void tmc4671_writeInt(unsigned int motor, unsigned char address, unsigned long value)
{
    tmc40bit_writeInt(motor, address, value);
     cfc:	cf 92       	push	r12
     cfe:	df 92       	push	r13
     d00:	ef 92       	push	r14
     d02:	ff 92       	push	r15
     d04:	0f 93       	push	r16
     d06:	1f 93       	push	r17
     d08:	cf 93       	push	r28
     d0a:	df 93       	push	r29
     d0c:	cd b7       	in	r28, 0x3d	; 61
     d0e:	de b7       	in	r29, 0x3e	; 62
     d10:	2b 97       	sbiw	r28, 0x0b	; 11
     d12:	0f b6       	in	r0, 0x3f	; 63
     d14:	f8 94       	cli
     d16:	de bf       	out	0x3e, r29	; 62
     d18:	0f be       	out	0x3f, r0	; 63
     d1a:	cd bf       	out	0x3d, r28	; 61
     d1c:	fe 01       	movw	r30, r28
     d1e:	31 96       	adiw	r30, 0x01	; 1
     d20:	76 e0       	ldi	r23, 0x06	; 6
     d22:	df 01       	movw	r26, r30
     d24:	1d 92       	st	X+, r1
     d26:	7a 95       	dec	r23
     d28:	e9 f7       	brne	.-6      	; 0xd24 <tmc40bit_writeInt+0x28>
     d2a:	60 68       	ori	r22, 0x80	; 128
     d2c:	69 83       	std	Y+1, r22	; 0x01
     d2e:	5a 83       	std	Y+2, r21	; 0x02
     d30:	4b 83       	std	Y+3, r20	; 0x03
     d32:	3c 83       	std	Y+4, r19	; 0x04
     d34:	2d 83       	std	Y+5, r18	; 0x05
     d36:	01 97       	sbiw	r24, 0x01	; 1
     d38:	09 f0       	breq	.+2      	; 0xd3c <tmc40bit_writeInt+0x40>
     d3a:	46 c0       	rjmp	.+140    	; 0xdc8 <tmc40bit_writeInt+0xcc>
     d3c:	36 96       	adiw	r30, 0x06	; 6
     d3e:	85 e0       	ldi	r24, 0x05	; 5
     d40:	df 01       	movw	r26, r30
     d42:	1d 92       	st	X+, r1
     d44:	8a 95       	dec	r24
     d46:	e9 f7       	brne	.-6      	; 0xd42 <tmc40bit_writeInt+0x46>
     d48:	80 e4       	ldi	r24, 0x40	; 64
     d4a:	92 e0       	ldi	r25, 0x02	; 2
     d4c:	1e d3       	rcall	.+1596   	; 0x138a <Uart_Transmit_IT_PC>
     d4e:	fe 01       	movw	r30, r28
     d50:	31 96       	adiw	r30, 0x01	; 1
     d52:	6f 01       	movw	r12, r30
     d54:	00 e0       	ldi	r16, 0x00	; 0
     d56:	10 e0       	ldi	r17, 0x00	; 0
     d58:	d6 01       	movw	r26, r12
     d5a:	fd 90       	ld	r15, X+
     d5c:	6d 01       	movw	r12, r26
     d5e:	f1 10       	cpse	r15, r1
     d60:	04 c0       	rjmp	.+8      	; 0xd6a <tmc40bit_writeInt+0x6e>
     d62:	85 e5       	ldi	r24, 0x55	; 85
     d64:	92 e0       	ldi	r25, 0x02	; 2
     d66:	11 d3       	rcall	.+1570   	; 0x138a <Uart_Transmit_IT_PC>
     d68:	1b c0       	rjmp	.+54     	; 0xda0 <tmc40bit_writeInt+0xa4>
     d6a:	bf e0       	ldi	r27, 0x0F	; 15
     d6c:	bf 15       	cp	r27, r15
     d6e:	70 f0       	brcs	.+28     	; 0xd8c <tmc40bit_writeInt+0x90>
     d70:	86 e5       	ldi	r24, 0x56	; 86
     d72:	92 e0       	ldi	r25, 0x02	; 2
     d74:	0a d3       	rcall	.+1556   	; 0x138a <Uart_Transmit_IT_PC>
     d76:	40 e1       	ldi	r20, 0x10	; 16
     d78:	be 01       	movw	r22, r28
     d7a:	69 5f       	subi	r22, 0xF9	; 249
     d7c:	7f 4f       	sbci	r23, 0xFF	; 255
     d7e:	8f 2d       	mov	r24, r15
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	fb d6       	rcall	.+3574   	; 0x1b7a <__itoa_ncheck>
     d84:	ce 01       	movw	r24, r28
     d86:	07 96       	adiw	r24, 0x07	; 7
     d88:	00 d3       	rcall	.+1536   	; 0x138a <Uart_Transmit_IT_PC>
     d8a:	0a c0       	rjmp	.+20     	; 0xda0 <tmc40bit_writeInt+0xa4>
     d8c:	40 e1       	ldi	r20, 0x10	; 16
     d8e:	be 01       	movw	r22, r28
     d90:	69 5f       	subi	r22, 0xF9	; 249
     d92:	7f 4f       	sbci	r23, 0xFF	; 255
     d94:	8f 2d       	mov	r24, r15
     d96:	90 e0       	ldi	r25, 0x00	; 0
     d98:	f0 d6       	rcall	.+3552   	; 0x1b7a <__itoa_ncheck>
     d9a:	ce 01       	movw	r24, r28
     d9c:	07 96       	adiw	r24, 0x07	; 7
     d9e:	f5 d2       	rcall	.+1514   	; 0x138a <Uart_Transmit_IT_PC>
     da0:	04 30       	cpi	r16, 0x04	; 4
     da2:	11 05       	cpc	r17, r1
     da4:	1c f4       	brge	.+6      	; 0xdac <tmc40bit_writeInt+0xb0>
     da6:	88 e5       	ldi	r24, 0x58	; 88
     da8:	92 e0       	ldi	r25, 0x02	; 2
     daa:	ef d2       	rcall	.+1502   	; 0x138a <Uart_Transmit_IT_PC>
     dac:	0f 5f       	subi	r16, 0xFF	; 255
     dae:	1f 4f       	sbci	r17, 0xFF	; 255
     db0:	05 30       	cpi	r16, 0x05	; 5
     db2:	11 05       	cpc	r17, r1
     db4:	89 f6       	brne	.-94     	; 0xd58 <tmc40bit_writeInt+0x5c>
     db6:	ef e3       	ldi	r30, 0x3F	; 63
     db8:	fc e9       	ldi	r31, 0x9C	; 156
     dba:	31 97       	sbiw	r30, 0x01	; 1
     dbc:	f1 f7       	brne	.-4      	; 0xdba <tmc40bit_writeInt+0xbe>
     dbe:	00 c0       	rjmp	.+0      	; 0xdc0 <tmc40bit_writeInt+0xc4>
     dc0:	00 00       	nop
     dc2:	81 e1       	ldi	r24, 0x11	; 17
     dc4:	92 e0       	ldi	r25, 0x02	; 2
     dc6:	e1 d2       	rcall	.+1474   	; 0x138a <Uart_Transmit_IT_PC>
     dc8:	80 e0       	ldi	r24, 0x00	; 0
     dca:	7e df       	rcall	.-260    	; 0xcc8 <enable_Slave>
     dcc:	8e 01       	movw	r16, r28
     dce:	0f 5f       	subi	r16, 0xFF	; 255
     dd0:	1f 4f       	sbci	r17, 0xFF	; 255
     dd2:	7e 01       	movw	r14, r28
     dd4:	f6 e0       	ldi	r31, 0x06	; 6
     dd6:	ef 0e       	add	r14, r31
     dd8:	f1 1c       	adc	r15, r1
     dda:	d8 01       	movw	r26, r16
     ddc:	8d 91       	ld	r24, X+
     dde:	8d 01       	movw	r16, r26
     de0:	68 df       	rcall	.-304    	; 0xcb2 <spi_transmit>
     de2:	0e 15       	cp	r16, r14
     de4:	1f 05       	cpc	r17, r15
     de6:	c9 f7       	brne	.-14     	; 0xdda <tmc40bit_writeInt+0xde>
     de8:	80 e0       	ldi	r24, 0x00	; 0
     dea:	7b df       	rcall	.-266    	; 0xce2 <disable_Slave>
     dec:	2b 96       	adiw	r28, 0x0b	; 11
     dee:	0f b6       	in	r0, 0x3f	; 63
     df0:	f8 94       	cli
     df2:	de bf       	out	0x3e, r29	; 62
     df4:	0f be       	out	0x3f, r0	; 63
     df6:	cd bf       	out	0x3d, r28	; 61
     df8:	df 91       	pop	r29
     dfa:	cf 91       	pop	r28
     dfc:	1f 91       	pop	r17
     dfe:	0f 91       	pop	r16
     e00:	ff 90       	pop	r15
     e02:	ef 90       	pop	r14
     e04:	df 90       	pop	r13
     e06:	cf 90       	pop	r12
     e08:	08 95       	ret

00000e0a <tmc4671_writeInt>:
     e0a:	78 cf       	rjmp	.-272    	; 0xcfc <tmc40bit_writeInt>
     e0c:	08 95       	ret

00000e0e <tmc40bit_readInt>:
     e0e:	5f 92       	push	r5
     e10:	6f 92       	push	r6
     e12:	7f 92       	push	r7
     e14:	8f 92       	push	r8
     e16:	9f 92       	push	r9
     e18:	af 92       	push	r10
     e1a:	bf 92       	push	r11
     e1c:	cf 92       	push	r12
     e1e:	df 92       	push	r13
     e20:	ef 92       	push	r14
     e22:	ff 92       	push	r15
     e24:	0f 93       	push	r16
     e26:	1f 93       	push	r17
     e28:	cf 93       	push	r28
     e2a:	df 93       	push	r29
     e2c:	cd b7       	in	r28, 0x3d	; 61
     e2e:	de b7       	in	r29, 0x3e	; 62
     e30:	2b 97       	sbiw	r28, 0x0b	; 11
     e32:	0f b6       	in	r0, 0x3f	; 63
     e34:	f8 94       	cli
     e36:	de bf       	out	0x3e, r29	; 62
     e38:	0f be       	out	0x3f, r0	; 63
     e3a:	cd bf       	out	0x3d, r28	; 61
     e3c:	8c 01       	movw	r16, r24
     e3e:	fe 01       	movw	r30, r28
     e40:	31 96       	adiw	r30, 0x01	; 1
     e42:	86 e0       	ldi	r24, 0x06	; 6
     e44:	df 01       	movw	r26, r30
     e46:	1d 92       	st	X+, r1
     e48:	8a 95       	dec	r24
     e4a:	e9 f7       	brne	.-6      	; 0xe46 <tmc40bit_readInt+0x38>
     e4c:	6f 77       	andi	r22, 0x7F	; 127
     e4e:	f6 2e       	mov	r15, r22
     e50:	69 83       	std	Y+1, r22	; 0x01
     e52:	80 e0       	ldi	r24, 0x00	; 0
     e54:	39 df       	rcall	.-398    	; 0xcc8 <enable_Slave>
     e56:	8f 2d       	mov	r24, r15
     e58:	2c df       	rcall	.-424    	; 0xcb2 <spi_transmit>
     e5a:	7e 01       	movw	r14, r28
     e5c:	b2 e0       	ldi	r27, 0x02	; 2
     e5e:	eb 0e       	add	r14, r27
     e60:	f1 1c       	adc	r15, r1
     e62:	6e 01       	movw	r12, r28
     e64:	e6 e0       	ldi	r30, 0x06	; 6
     e66:	ce 0e       	add	r12, r30
     e68:	d1 1c       	adc	r13, r1
     e6a:	28 df       	rcall	.-432    	; 0xcbc <spi_receive>
     e6c:	d7 01       	movw	r26, r14
     e6e:	8d 93       	st	X+, r24
     e70:	7d 01       	movw	r14, r26
     e72:	ac 15       	cp	r26, r12
     e74:	bd 05       	cpc	r27, r13
     e76:	c9 f7       	brne	.-14     	; 0xe6a <tmc40bit_readInt+0x5c>
     e78:	80 e0       	ldi	r24, 0x00	; 0
     e7a:	33 df       	rcall	.-410    	; 0xce2 <disable_Slave>
     e7c:	8a 80       	ldd	r8, Y+2	; 0x02
     e7e:	91 2c       	mov	r9, r1
     e80:	a1 2c       	mov	r10, r1
     e82:	b1 2c       	mov	r11, r1
     e84:	ba 2c       	mov	r11, r10
     e86:	a9 2c       	mov	r10, r9
     e88:	98 2c       	mov	r9, r8
     e8a:	88 24       	eor	r8, r8
     e8c:	8b 81       	ldd	r24, Y+3	; 0x03
     e8e:	88 2a       	or	r8, r24
     e90:	ba 2c       	mov	r11, r10
     e92:	a9 2c       	mov	r10, r9
     e94:	98 2c       	mov	r9, r8
     e96:	88 24       	eor	r8, r8
     e98:	8c 81       	ldd	r24, Y+4	; 0x04
     e9a:	88 2a       	or	r8, r24
     e9c:	ba 2c       	mov	r11, r10
     e9e:	a9 2c       	mov	r10, r9
     ea0:	98 2c       	mov	r9, r8
     ea2:	88 24       	eor	r8, r8
     ea4:	8d 81       	ldd	r24, Y+5	; 0x05
     ea6:	88 2a       	or	r8, r24
     ea8:	01 30       	cpi	r16, 0x01	; 1
     eaa:	11 05       	cpc	r17, r1
     eac:	09 f0       	breq	.+2      	; 0xeb0 <tmc40bit_readInt+0xa2>
     eae:	4c c0       	rjmp	.+152    	; 0xf48 <tmc40bit_readInt+0x13a>
     eb0:	8a e5       	ldi	r24, 0x5A	; 90
     eb2:	92 e0       	ldi	r25, 0x02	; 2
     eb4:	6a d2       	rcall	.+1236   	; 0x138a <Uart_Transmit_IT_PC>
     eb6:	fe 01       	movw	r30, r28
     eb8:	31 96       	adiw	r30, 0x01	; 1
     eba:	6f 01       	movw	r12, r30
     ebc:	00 e0       	ldi	r16, 0x00	; 0
     ebe:	10 e0       	ldi	r17, 0x00	; 0
     ec0:	0f 2e       	mov	r0, r31
     ec2:	f5 e0       	ldi	r31, 0x05	; 5
     ec4:	5f 2e       	mov	r5, r31
     ec6:	f0 2d       	mov	r31, r0
     ec8:	7e 01       	movw	r14, r28
     eca:	f7 e0       	ldi	r31, 0x07	; 7
     ecc:	ef 0e       	add	r14, r31
     ece:	f1 1c       	adc	r15, r1
     ed0:	0f 2e       	mov	r0, r31
     ed2:	f0 e3       	ldi	r31, 0x30	; 48
     ed4:	6f 2e       	mov	r6, r31
     ed6:	f0 2d       	mov	r31, r0
     ed8:	d7 01       	movw	r26, r14
     eda:	e5 2d       	mov	r30, r5
     edc:	1d 92       	st	X+, r1
     ede:	ea 95       	dec	r30
     ee0:	e9 f7       	brne	.-6      	; 0xedc <tmc40bit_readInt+0xce>
     ee2:	6f 82       	std	Y+7, r6	; 0x07
     ee4:	d6 01       	movw	r26, r12
     ee6:	7d 90       	ld	r7, X+
     ee8:	6d 01       	movw	r12, r26
     eea:	71 10       	cpse	r7, r1
     eec:	04 c0       	rjmp	.+8      	; 0xef6 <tmc40bit_readInt+0xe8>
     eee:	85 e5       	ldi	r24, 0x55	; 85
     ef0:	92 e0       	ldi	r25, 0x02	; 2
     ef2:	4b d2       	rcall	.+1174   	; 0x138a <Uart_Transmit_IT_PC>
     ef4:	15 c0       	rjmp	.+42     	; 0xf20 <tmc40bit_readInt+0x112>
     ef6:	bf e0       	ldi	r27, 0x0F	; 15
     ef8:	b7 15       	cp	r27, r7
     efa:	58 f0       	brcs	.+22     	; 0xf12 <tmc40bit_readInt+0x104>
     efc:	86 e5       	ldi	r24, 0x56	; 86
     efe:	92 e0       	ldi	r25, 0x02	; 2
     f00:	44 d2       	rcall	.+1160   	; 0x138a <Uart_Transmit_IT_PC>
     f02:	40 e1       	ldi	r20, 0x10	; 16
     f04:	b7 01       	movw	r22, r14
     f06:	87 2d       	mov	r24, r7
     f08:	90 e0       	ldi	r25, 0x00	; 0
     f0a:	37 d6       	rcall	.+3182   	; 0x1b7a <__itoa_ncheck>
     f0c:	c7 01       	movw	r24, r14
     f0e:	3d d2       	rcall	.+1146   	; 0x138a <Uart_Transmit_IT_PC>
     f10:	07 c0       	rjmp	.+14     	; 0xf20 <tmc40bit_readInt+0x112>
     f12:	40 e1       	ldi	r20, 0x10	; 16
     f14:	b7 01       	movw	r22, r14
     f16:	87 2d       	mov	r24, r7
     f18:	90 e0       	ldi	r25, 0x00	; 0
     f1a:	2f d6       	rcall	.+3166   	; 0x1b7a <__itoa_ncheck>
     f1c:	c7 01       	movw	r24, r14
     f1e:	35 d2       	rcall	.+1130   	; 0x138a <Uart_Transmit_IT_PC>
     f20:	04 30       	cpi	r16, 0x04	; 4
     f22:	11 05       	cpc	r17, r1
     f24:	1c f4       	brge	.+6      	; 0xf2c <tmc40bit_readInt+0x11e>
     f26:	88 e5       	ldi	r24, 0x58	; 88
     f28:	92 e0       	ldi	r25, 0x02	; 2
     f2a:	2f d2       	rcall	.+1118   	; 0x138a <Uart_Transmit_IT_PC>
     f2c:	0f 5f       	subi	r16, 0xFF	; 255
     f2e:	1f 4f       	sbci	r17, 0xFF	; 255
     f30:	05 30       	cpi	r16, 0x05	; 5
     f32:	11 05       	cpc	r17, r1
     f34:	89 f6       	brne	.-94     	; 0xed8 <tmc40bit_readInt+0xca>
     f36:	ef e3       	ldi	r30, 0x3F	; 63
     f38:	fc e9       	ldi	r31, 0x9C	; 156
     f3a:	31 97       	sbiw	r30, 0x01	; 1
     f3c:	f1 f7       	brne	.-4      	; 0xf3a <tmc40bit_readInt+0x12c>
     f3e:	00 c0       	rjmp	.+0      	; 0xf40 <tmc40bit_readInt+0x132>
     f40:	00 00       	nop
     f42:	81 e1       	ldi	r24, 0x11	; 17
     f44:	92 e0       	ldi	r25, 0x02	; 2
     f46:	21 d2       	rcall	.+1090   	; 0x138a <Uart_Transmit_IT_PC>
     f48:	c5 01       	movw	r24, r10
     f4a:	b4 01       	movw	r22, r8
     f4c:	2b 96       	adiw	r28, 0x0b	; 11
     f4e:	0f b6       	in	r0, 0x3f	; 63
     f50:	f8 94       	cli
     f52:	de bf       	out	0x3e, r29	; 62
     f54:	0f be       	out	0x3f, r0	; 63
     f56:	cd bf       	out	0x3d, r28	; 61
     f58:	df 91       	pop	r29
     f5a:	cf 91       	pop	r28
     f5c:	1f 91       	pop	r17
     f5e:	0f 91       	pop	r16
     f60:	ff 90       	pop	r15
     f62:	ef 90       	pop	r14
     f64:	df 90       	pop	r13
     f66:	cf 90       	pop	r12
     f68:	bf 90       	pop	r11
     f6a:	af 90       	pop	r10
     f6c:	9f 90       	pop	r9
     f6e:	8f 90       	pop	r8
     f70:	7f 90       	pop	r7
     f72:	6f 90       	pop	r6
     f74:	5f 90       	pop	r5
     f76:	08 95       	ret

00000f78 <tmc4671_readInt>:
     f78:	4a cf       	rjmp	.-364    	; 0xe0e <tmc40bit_readInt>
     f7a:	08 95       	ret

00000f7c <initTMC4671_Openloop>:
     f7c:	20 e0       	ldi	r18, 0x00	; 0
     f7e:	30 e0       	ldi	r19, 0x00	; 0
     f80:	a9 01       	movw	r20, r18
     f82:	67 e1       	ldi	r22, 0x17	; 23
     f84:	81 e0       	ldi	r24, 0x01	; 1
     f86:	90 e0       	ldi	r25, 0x00	; 0
     f88:	b9 de       	rcall	.-654    	; 0xcfc <tmc40bit_writeInt>
     f8a:	23 e0       	ldi	r18, 0x03	; 3
     f8c:	30 e0       	ldi	r19, 0x00	; 0
     f8e:	a9 01       	movw	r20, r18
     f90:	6b e1       	ldi	r22, 0x1B	; 27
     f92:	81 e0       	ldi	r24, 0x01	; 1
     f94:	90 e0       	ldi	r25, 0x00	; 0
     f96:	b2 de       	rcall	.-668    	; 0xcfc <tmc40bit_writeInt>
     f98:	2f e9       	ldi	r18, 0x9F	; 159
     f9a:	3f e0       	ldi	r19, 0x0F	; 15
     f9c:	40 e0       	ldi	r20, 0x00	; 0
     f9e:	50 e0       	ldi	r21, 0x00	; 0
     fa0:	68 e1       	ldi	r22, 0x18	; 24
     fa2:	81 e0       	ldi	r24, 0x01	; 1
     fa4:	90 e0       	ldi	r25, 0x00	; 0
     fa6:	aa de       	rcall	.-684    	; 0xcfc <tmc40bit_writeInt>
     fa8:	29 e1       	ldi	r18, 0x19	; 25
     faa:	39 e1       	ldi	r19, 0x19	; 25
     fac:	40 e0       	ldi	r20, 0x00	; 0
     fae:	50 e0       	ldi	r21, 0x00	; 0
     fb0:	69 e1       	ldi	r22, 0x19	; 25
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	a2 de       	rcall	.-700    	; 0xcfc <tmc40bit_writeInt>
     fb8:	27 e0       	ldi	r18, 0x07	; 7
     fba:	30 e0       	ldi	r19, 0x00	; 0
     fbc:	40 e0       	ldi	r20, 0x00	; 0
     fbe:	50 e0       	ldi	r21, 0x00	; 0
     fc0:	6a e1       	ldi	r22, 0x1A	; 26
     fc2:	81 e0       	ldi	r24, 0x01	; 1
     fc4:	90 e0       	ldi	r25, 0x00	; 0
     fc6:	9a de       	rcall	.-716    	; 0xcfc <tmc40bit_writeInt>
     fc8:	20 e0       	ldi	r18, 0x00	; 0
     fca:	31 e0       	ldi	r19, 0x01	; 1
     fcc:	40 e0       	ldi	r20, 0x00	; 0
     fce:	54 e2       	ldi	r21, 0x24	; 36
     fd0:	6a e0       	ldi	r22, 0x0A	; 10
     fd2:	80 e0       	ldi	r24, 0x00	; 0
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	92 de       	rcall	.-732    	; 0xcfc <tmc40bit_writeInt>
     fd8:	20 e1       	ldi	r18, 0x10	; 16
     fda:	30 e0       	ldi	r19, 0x00	; 0
     fdc:	a9 01       	movw	r20, r18
     fde:	64 e0       	ldi	r22, 0x04	; 4
     fe0:	80 e0       	ldi	r24, 0x00	; 0
     fe2:	90 e0       	ldi	r25, 0x00	; 0
     fe4:	8b de       	rcall	.-746    	; 0xcfc <tmc40bit_writeInt>
     fe6:	20 e0       	ldi	r18, 0x00	; 0
     fe8:	30 e0       	ldi	r19, 0x00	; 0
     fea:	40 e0       	ldi	r20, 0x00	; 0
     fec:	50 e2       	ldi	r21, 0x20	; 32
     fee:	65 e0       	ldi	r22, 0x05	; 5
     ff0:	80 e0       	ldi	r24, 0x00	; 0
     ff2:	90 e0       	ldi	r25, 0x00	; 0
     ff4:	83 de       	rcall	.-762    	; 0xcfc <tmc40bit_writeInt>
     ff6:	20 e0       	ldi	r18, 0x00	; 0
     ff8:	30 e0       	ldi	r19, 0x00	; 0
     ffa:	a9 01       	movw	r20, r18
     ffc:	66 e0       	ldi	r22, 0x06	; 6
     ffe:	80 e0       	ldi	r24, 0x00	; 0
    1000:	90 e0       	ldi	r25, 0x00	; 0
    1002:	7c de       	rcall	.-776    	; 0xcfc <tmc40bit_writeInt>
    1004:	2e e4       	ldi	r18, 0x4E	; 78
    1006:	31 e0       	ldi	r19, 0x01	; 1
    1008:	a9 01       	movw	r20, r18
    100a:	67 e0       	ldi	r22, 0x07	; 7
    100c:	80 e0       	ldi	r24, 0x00	; 0
    100e:	90 e0       	ldi	r25, 0x00	; 0
    1010:	75 de       	rcall	.-790    	; 0xcfc <tmc40bit_writeInt>
    1012:	2f ec       	ldi	r18, 0xCF	; 207
    1014:	30 e8       	ldi	r19, 0x80	; 128
    1016:	40 e0       	ldi	r20, 0x00	; 0
    1018:	5f ef       	ldi	r21, 0xFF	; 255
    101a:	69 e0       	ldi	r22, 0x09	; 9
    101c:	80 e0       	ldi	r24, 0x00	; 0
    101e:	90 e0       	ldi	r25, 0x00	; 0
    1020:	6d de       	rcall	.-806    	; 0xcfc <tmc40bit_writeInt>
    1022:	24 e0       	ldi	r18, 0x04	; 4
    1024:	3e e8       	ldi	r19, 0x8E	; 142
    1026:	40 e0       	ldi	r20, 0x00	; 0
    1028:	5f ef       	ldi	r21, 0xFF	; 255
    102a:	68 e0       	ldi	r22, 0x08	; 8
    102c:	80 e0       	ldi	r24, 0x00	; 0
    102e:	90 e0       	ldi	r25, 0x00	; 0
    1030:	65 de       	rcall	.-822    	; 0xcfc <tmc40bit_writeInt>
    1032:	20 e0       	ldi	r18, 0x00	; 0
    1034:	30 e0       	ldi	r19, 0x00	; 0
    1036:	a9 01       	movw	r20, r18
    1038:	6f e1       	ldi	r22, 0x1F	; 31
    103a:	80 e0       	ldi	r24, 0x00	; 0
    103c:	90 e0       	ldi	r25, 0x00	; 0
    103e:	5e de       	rcall	.-836    	; 0xcfc <tmc40bit_writeInt>
    1040:	2c e3       	ldi	r18, 0x3C	; 60
    1042:	30 e0       	ldi	r19, 0x00	; 0
    1044:	40 e0       	ldi	r20, 0x00	; 0
    1046:	50 e0       	ldi	r21, 0x00	; 0
    1048:	60 e2       	ldi	r22, 0x20	; 32
    104a:	80 e0       	ldi	r24, 0x00	; 0
    104c:	90 e0       	ldi	r25, 0x00	; 0
    104e:	56 de       	rcall	.-852    	; 0xcfc <tmc40bit_writeInt>
    1050:	2b ef       	ldi	r18, 0xFB	; 251
    1052:	3f ef       	ldi	r19, 0xFF	; 255
    1054:	4f ef       	ldi	r20, 0xFF	; 255
    1056:	5f ef       	ldi	r21, 0xFF	; 255
    1058:	61 e2       	ldi	r22, 0x21	; 33
    105a:	80 e0       	ldi	r24, 0x00	; 0
    105c:	90 e0       	ldi	r25, 0x00	; 0
    105e:	4e de       	rcall	.-868    	; 0xcfc <tmc40bit_writeInt>
    1060:	22 e0       	ldi	r18, 0x02	; 2
    1062:	30 e0       	ldi	r19, 0x00	; 0
    1064:	40 e0       	ldi	r20, 0x00	; 0
    1066:	50 e0       	ldi	r21, 0x00	; 0
    1068:	62 e5       	ldi	r22, 0x52	; 82
    106a:	80 e0       	ldi	r24, 0x00	; 0
    106c:	90 e0       	ldi	r25, 0x00	; 0
    106e:	46 de       	rcall	.-884    	; 0xcfc <tmc40bit_writeInt>
    1070:	20 ea       	ldi	r18, 0xA0	; 160
    1072:	3f e0       	ldi	r19, 0x0F	; 15
    1074:	40 e0       	ldi	r20, 0x00	; 0
    1076:	50 e0       	ldi	r21, 0x00	; 0
    1078:	64 e2       	ldi	r22, 0x24	; 36
    107a:	80 e0       	ldi	r24, 0x00	; 0
    107c:	90 e0       	ldi	r25, 0x00	; 0
    107e:	3e de       	rcall	.-900    	; 0xcfc <tmc40bit_writeInt>
    1080:	28 e0       	ldi	r18, 0x08	; 8
    1082:	30 e0       	ldi	r19, 0x00	; 0
    1084:	40 e0       	ldi	r20, 0x00	; 0
    1086:	50 e0       	ldi	r21, 0x00	; 0
    1088:	63 e6       	ldi	r22, 0x63	; 99
    108a:	80 e0       	ldi	r24, 0x00	; 0
    108c:	90 e0       	ldi	r25, 0x00	; 0
    108e:	36 de       	rcall	.-916    	; 0xcfc <tmc40bit_writeInt>
    1090:	2c e3       	ldi	r18, 0x3C	; 60
    1092:	30 e0       	ldi	r19, 0x00	; 0
    1094:	40 e0       	ldi	r20, 0x00	; 0
    1096:	50 e0       	ldi	r21, 0x00	; 0
    1098:	61 e2       	ldi	r22, 0x21	; 33
    109a:	80 e0       	ldi	r24, 0x00	; 0
    109c:	90 e0       	ldi	r25, 0x00	; 0
    109e:	2e de       	rcall	.-932    	; 0xcfc <tmc40bit_writeInt>
    10a0:	2f ef       	ldi	r18, 0xFF	; 255
    10a2:	87 ea       	ldi	r24, 0xA7	; 167
    10a4:	91 e6       	ldi	r25, 0x61	; 97
    10a6:	21 50       	subi	r18, 0x01	; 1
    10a8:	80 40       	sbci	r24, 0x00	; 0
    10aa:	90 40       	sbci	r25, 0x00	; 0
    10ac:	e1 f7       	brne	.-8      	; 0x10a6 <initTMC4671_Openloop+0x12a>
    10ae:	00 c0       	rjmp	.+0      	; 0x10b0 <initTMC4671_Openloop+0x134>
    10b0:	00 00       	nop
    10b2:	24 ec       	ldi	r18, 0xC4	; 196
    10b4:	3f ef       	ldi	r19, 0xFF	; 255
    10b6:	4f ef       	ldi	r20, 0xFF	; 255
    10b8:	5f ef       	ldi	r21, 0xFF	; 255
    10ba:	61 e2       	ldi	r22, 0x21	; 33
    10bc:	80 e0       	ldi	r24, 0x00	; 0
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	1d de       	rcall	.-966    	; 0xcfc <tmc40bit_writeInt>
    10c2:	2f ef       	ldi	r18, 0xFF	; 255
    10c4:	8f e4       	ldi	r24, 0x4F	; 79
    10c6:	93 ec       	ldi	r25, 0xC3	; 195
    10c8:	21 50       	subi	r18, 0x01	; 1
    10ca:	80 40       	sbci	r24, 0x00	; 0
    10cc:	90 40       	sbci	r25, 0x00	; 0
    10ce:	e1 f7       	brne	.-8      	; 0x10c8 <initTMC4671_Openloop+0x14c>
    10d0:	00 c0       	rjmp	.+0      	; 0x10d2 <initTMC4671_Openloop+0x156>
    10d2:	00 00       	nop
    10d4:	20 e0       	ldi	r18, 0x00	; 0
    10d6:	30 e0       	ldi	r19, 0x00	; 0
    10d8:	a9 01       	movw	r20, r18
    10da:	61 e2       	ldi	r22, 0x21	; 33
    10dc:	80 e0       	ldi	r24, 0x00	; 0
    10de:	90 e0       	ldi	r25, 0x00	; 0
    10e0:	0d de       	rcall	.-998    	; 0xcfc <tmc40bit_writeInt>
    10e2:	2f ef       	ldi	r18, 0xFF	; 255
    10e4:	87 ea       	ldi	r24, 0xA7	; 167
    10e6:	91 e6       	ldi	r25, 0x61	; 97
    10e8:	21 50       	subi	r18, 0x01	; 1
    10ea:	80 40       	sbci	r24, 0x00	; 0
    10ec:	90 40       	sbci	r25, 0x00	; 0
    10ee:	e1 f7       	brne	.-8      	; 0x10e8 <initTMC4671_Openloop+0x16c>
    10f0:	00 c0       	rjmp	.+0      	; 0x10f2 <initTMC4671_Openloop+0x176>
    10f2:	00 00       	nop
    10f4:	20 e0       	ldi	r18, 0x00	; 0
    10f6:	30 e0       	ldi	r19, 0x00	; 0
    10f8:	a9 01       	movw	r20, r18
    10fa:	64 e2       	ldi	r22, 0x24	; 36
    10fc:	80 e0       	ldi	r24, 0x00	; 0
    10fe:	90 e0       	ldi	r25, 0x00	; 0
    1100:	fd cd       	rjmp	.-1030   	; 0xcfc <tmc40bit_writeInt>
    1102:	08 95       	ret

00001104 <read_registers_TMC4671>:
    1104:	6b e1       	ldi	r22, 0x1B	; 27
    1106:	81 e0       	ldi	r24, 0x01	; 1
    1108:	90 e0       	ldi	r25, 0x00	; 0
    110a:	36 df       	rcall	.-404    	; 0xf78 <tmc4671_readInt>
    110c:	67 e1       	ldi	r22, 0x17	; 23
    110e:	81 e0       	ldi	r24, 0x01	; 1
    1110:	90 e0       	ldi	r25, 0x00	; 0
    1112:	32 df       	rcall	.-412    	; 0xf78 <tmc4671_readInt>
    1114:	68 e1       	ldi	r22, 0x18	; 24
    1116:	81 e0       	ldi	r24, 0x01	; 1
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	2e df       	rcall	.-420    	; 0xf78 <tmc4671_readInt>
    111c:	69 e1       	ldi	r22, 0x19	; 25
    111e:	81 e0       	ldi	r24, 0x01	; 1
    1120:	90 e0       	ldi	r25, 0x00	; 0
    1122:	2a df       	rcall	.-428    	; 0xf78 <tmc4671_readInt>
    1124:	6a e1       	ldi	r22, 0x1A	; 26
    1126:	81 e0       	ldi	r24, 0x01	; 1
    1128:	90 e0       	ldi	r25, 0x00	; 0
    112a:	26 df       	rcall	.-436    	; 0xf78 <tmc4671_readInt>
    112c:	6f e1       	ldi	r22, 0x1F	; 31
    112e:	81 e0       	ldi	r24, 0x01	; 1
    1130:	90 e0       	ldi	r25, 0x00	; 0
    1132:	22 df       	rcall	.-444    	; 0xf78 <tmc4671_readInt>
    1134:	60 e2       	ldi	r22, 0x20	; 32
    1136:	81 e0       	ldi	r24, 0x01	; 1
    1138:	90 e0       	ldi	r25, 0x00	; 0
    113a:	1e df       	rcall	.-452    	; 0xf78 <tmc4671_readInt>
    113c:	61 e2       	ldi	r22, 0x21	; 33
    113e:	81 e0       	ldi	r24, 0x01	; 1
    1140:	90 e0       	ldi	r25, 0x00	; 0
    1142:	1a cf       	rjmp	.-460    	; 0xf78 <tmc4671_readInt>
    1144:	08 95       	ret

00001146 <tmc4671_switchToMotionMode>:
    1146:	1f 93       	push	r17
    1148:	cf 93       	push	r28
    114a:	df 93       	push	r29
    114c:	16 2f       	mov	r17, r22
    114e:	c8 2f       	mov	r28, r24
    1150:	d0 e0       	ldi	r29, 0x00	; 0
    1152:	63 e6       	ldi	r22, 0x63	; 99
    1154:	ce 01       	movw	r24, r28
    1156:	10 df       	rcall	.-480    	; 0xf78 <tmc4671_readInt>
    1158:	dc 01       	movw	r26, r24
    115a:	cb 01       	movw	r24, r22
    115c:	88 27       	eor	r24, r24
    115e:	9c 01       	movw	r18, r24
    1160:	ad 01       	movw	r20, r26
    1162:	21 2b       	or	r18, r17
    1164:	63 e6       	ldi	r22, 0x63	; 99
    1166:	ce 01       	movw	r24, r28
    1168:	c9 dd       	rcall	.-1134   	; 0xcfc <tmc40bit_writeInt>
    116a:	df 91       	pop	r29
    116c:	cf 91       	pop	r28
    116e:	1f 91       	pop	r17
    1170:	08 95       	ret

00001172 <tmc4671_setAbsolutTargetPosition>:
    1172:	cf 92       	push	r12
    1174:	df 92       	push	r13
    1176:	ef 92       	push	r14
    1178:	ff 92       	push	r15
    117a:	cf 93       	push	r28
    117c:	c8 2f       	mov	r28, r24
    117e:	6a 01       	movw	r12, r20
    1180:	7b 01       	movw	r14, r22
    1182:	63 e0       	ldi	r22, 0x03	; 3
    1184:	e0 df       	rcall	.-64     	; 0x1146 <tmc4671_switchToMotionMode>
    1186:	a7 01       	movw	r20, r14
    1188:	96 01       	movw	r18, r12
    118a:	68 e6       	ldi	r22, 0x68	; 104
    118c:	8c 2f       	mov	r24, r28
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	b5 dd       	rcall	.-1174   	; 0xcfc <tmc40bit_writeInt>
    1192:	cf 91       	pop	r28
    1194:	ff 90       	pop	r15
    1196:	ef 90       	pop	r14
    1198:	df 90       	pop	r13
    119a:	cf 90       	pop	r12
    119c:	08 95       	ret

0000119e <tmc4671_getActualPosition>:
    tmc4671_writeInt(motor, TMC4671_PID_POSITION_ACTUAL, actualPosition);
}

int32_t tmc4671_getActualPosition(uint8_t motor)
{
    return tmc4671_readInt(motor, TMC4671_PID_POSITION_ACTUAL);
    119e:	6b e6       	ldi	r22, 0x6B	; 107
    11a0:	90 e0       	ldi	r25, 0x00	; 0
    11a2:	ea ce       	rjmp	.-556    	; 0xf78 <tmc4671_readInt>
}
    11a4:	08 95       	ret

000011a6 <tmc6200_writeInt>:
	// Return int32_t value
	return value;
}

void tmc6200_writeInt(uint8_t debug_message, uint8_t address, uint32_t value)
{
    11a6:	cf 92       	push	r12
    11a8:	df 92       	push	r13
    11aa:	ef 92       	push	r14
    11ac:	ff 92       	push	r15
    11ae:	0f 93       	push	r16
    11b0:	1f 93       	push	r17
    11b2:	cf 93       	push	r28
    11b4:	df 93       	push	r29
    11b6:	cd b7       	in	r28, 0x3d	; 61
    11b8:	de b7       	in	r29, 0x3e	; 62
    11ba:	2b 97       	sbiw	r28, 0x0b	; 11
    11bc:	0f b6       	in	r0, 0x3f	; 63
    11be:	f8 94       	cli
    11c0:	de bf       	out	0x3e, r29	; 62
    11c2:	0f be       	out	0x3f, r0	; 63
    11c4:	cd bf       	out	0x3d, r28	; 61
	// Buffer transmit Data
	char tbuf[6] = {'\0'};
    11c6:	fe 01       	movw	r30, r28
    11c8:	31 96       	adiw	r30, 0x01	; 1
    11ca:	96 e0       	ldi	r25, 0x06	; 6
    11cc:	df 01       	movw	r26, r30
    11ce:	1d 92       	st	X+, r1
    11d0:	9a 95       	dec	r25
    11d2:	e9 f7       	brne	.-6      	; 0x11ce <tmc6200_writeInt+0x28>
		
	// Write-mode (first Bit = 1)
	address |= 0x80;
	
	// Write address at first place
	tbuf[0] = address;
    11d4:	60 68       	ori	r22, 0x80	; 128
    11d6:	69 83       	std	Y+1, r22	; 0x01
	
	// Generate Array out of data
	tbuf[1] = 0xFF & (value>>24);
    11d8:	5a 83       	std	Y+2, r21	; 0x02
	tbuf[2] = 0xFF & (value>>16);
    11da:	4b 83       	std	Y+3, r20	; 0x03
	tbuf[3] = 0xFF & (value>>8);
    11dc:	3c 83       	std	Y+4, r19	; 0x04
	tbuf[4] = 0xFF & value;
    11de:	2d 83       	std	Y+5, r18	; 0x05
		
	// Show transmitted data via serial port

	if (debug_message==1)
    11e0:	81 30       	cpi	r24, 0x01	; 1
    11e2:	09 f0       	breq	.+2      	; 0x11e6 <tmc6200_writeInt+0x40>
    11e4:	47 c0       	rjmp	.+142    	; 0x1274 <tmc6200_writeInt+0xce>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
    11e6:	36 96       	adiw	r30, 0x06	; 6
    11e8:	85 e0       	ldi	r24, 0x05	; 5
    11ea:	df 01       	movw	r26, r30
    11ec:	1d 92       	st	X+, r1
    11ee:	8a 95       	dec	r24
    11f0:	e9 f7       	brne	.-6      	; 0x11ec <tmc6200_writeInt+0x46>
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
    11f2:	82 e8       	ldi	r24, 0x82	; 130
    11f4:	92 e0       	ldi	r25, 0x02	; 2
    11f6:	c9 d0       	rcall	.+402    	; 0x138a <Uart_Transmit_IT_PC>
    11f8:	fe 01       	movw	r30, r28
    11fa:	31 96       	adiw	r30, 0x01	; 1
    11fc:	7f 01       	movw	r14, r30
		for (int count = 0 ; count < 5 ; count++)
    11fe:	00 e0       	ldi	r16, 0x00	; 0
    1200:	10 e0       	ldi	r17, 0x00	; 0
		{
			if (tbuf[count] == 0)
    1202:	d7 01       	movw	r26, r14
    1204:	8c 91       	ld	r24, X
    1206:	81 11       	cpse	r24, r1
    1208:	04 c0       	rjmp	.+8      	; 0x1212 <tmc6200_writeInt+0x6c>
			{
				Uart_Transmit_IT_PC("00");
    120a:	85 e5       	ldi	r24, 0x55	; 85
    120c:	92 e0       	ldi	r25, 0x02	; 2
    120e:	bd d0       	rcall	.+378    	; 0x138a <Uart_Transmit_IT_PC>
    1210:	1a c0       	rjmp	.+52     	; 0x1246 <tmc6200_writeInt+0xa0>
			}
			else if (tbuf[count] < 0x10)
    1212:	80 31       	cpi	r24, 0x10	; 16
    1214:	78 f4       	brcc	.+30     	; 0x1234 <tmc6200_writeInt+0x8e>
			{
				Uart_Transmit_IT_PC("0");
    1216:	86 e5       	ldi	r24, 0x56	; 86
    1218:	92 e0       	ldi	r25, 0x02	; 2
    121a:	b7 d0       	rcall	.+366    	; 0x138a <Uart_Transmit_IT_PC>
    121c:	f7 01       	movw	r30, r14
    121e:	80 81       	ld	r24, Z
    1220:	40 e1       	ldi	r20, 0x10	; 16
    1222:	be 01       	movw	r22, r28
    1224:	69 5f       	subi	r22, 0xF9	; 249
    1226:	7f 4f       	sbci	r23, 0xFF	; 255
    1228:	90 e0       	ldi	r25, 0x00	; 0
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    122a:	a7 d4       	rcall	.+2382   	; 0x1b7a <__itoa_ncheck>
    122c:	ce 01       	movw	r24, r28
    122e:	07 96       	adiw	r24, 0x07	; 7
    1230:	ac d0       	rcall	.+344    	; 0x138a <Uart_Transmit_IT_PC>
    1232:	09 c0       	rjmp	.+18     	; 0x1246 <tmc6200_writeInt+0xa0>
    1234:	40 e1       	ldi	r20, 0x10	; 16
    1236:	be 01       	movw	r22, r28
    1238:	69 5f       	subi	r22, 0xF9	; 249
    123a:	7f 4f       	sbci	r23, 0xFF	; 255
    123c:	90 e0       	ldi	r25, 0x00	; 0
			}
			else
			{
				itoa(tbuf[count],(char *)buff, 16);
				Uart_Transmit_IT_PC((char *)buff);
    123e:	9d d4       	rcall	.+2362   	; 0x1b7a <__itoa_ncheck>
    1240:	ce 01       	movw	r24, r28
    1242:	07 96       	adiw	r24, 0x07	; 7
			}
			if (count <4)
    1244:	a2 d0       	rcall	.+324    	; 0x138a <Uart_Transmit_IT_PC>
    1246:	04 30       	cpi	r16, 0x04	; 4
    1248:	11 05       	cpc	r17, r1
			{
				Uart_Transmit_IT_PC(",");
    124a:	1c f4       	brge	.+6      	; 0x1252 <tmc6200_writeInt+0xac>
    124c:	88 e5       	ldi	r24, 0x58	; 88
    124e:	92 e0       	ldi	r25, 0x02	; 2
    1250:	9c d0       	rcall	.+312    	; 0x138a <Uart_Transmit_IT_PC>
	{
		// itoa-Buffer (Debug)
		char buff[5] = {'\0'};
		
		Uart_Transmit_IT_PC("Write TMC6200 data: ");
		for (int count = 0 ; count < 5 ; count++)
    1252:	0f 5f       	subi	r16, 0xFF	; 255
    1254:	1f 4f       	sbci	r17, 0xFF	; 255
    1256:	ff ef       	ldi	r31, 0xFF	; 255
    1258:	ef 1a       	sub	r14, r31
    125a:	ff 0a       	sbc	r15, r31
    125c:	05 30       	cpi	r16, 0x05	; 5
    125e:	11 05       	cpc	r17, r1
    1260:	81 f6       	brne	.-96     	; 0x1202 <tmc6200_writeInt+0x5c>
    1262:	8f e3       	ldi	r24, 0x3F	; 63
    1264:	9c e9       	ldi	r25, 0x9C	; 156
    1266:	01 97       	sbiw	r24, 0x01	; 1
    1268:	f1 f7       	brne	.-4      	; 0x1266 <tmc6200_writeInt+0xc0>
			{
				Uart_Transmit_IT_PC(",");
			}
		}
		_delay_ms(10);
		Uart_Transmit_IT_PC("\r");
    126a:	00 c0       	rjmp	.+0      	; 0x126c <tmc6200_writeInt+0xc6>
    126c:	00 00       	nop
    126e:	81 e1       	ldi	r24, 0x11	; 17
	}

	// CS TMC6200 LOW
	enable_Slave(TMC6200);
    1270:	92 e0       	ldi	r25, 0x02	; 2
    1272:	8b d0       	rcall	.+278    	; 0x138a <Uart_Transmit_IT_PC>
    1274:	81 e0       	ldi	r24, 0x01	; 1
	
	// Transmit address and data
	spi_transmit_IT((unsigned char *)tbuf, 5, TMC6200);
    1276:	28 dd       	rcall	.-1456   	; 0xcc8 <enable_Slave>
    1278:	41 e0       	ldi	r20, 0x01	; 1
    127a:	65 e0       	ldi	r22, 0x05	; 5
    127c:	ce 01       	movw	r24, r28
    127e:	01 96       	adiw	r24, 0x01	; 1
    1280:	09 dd       	rcall	.-1518   	; 0xc94 <spi_transmit_IT>
	
	// CS TMC6200 HIGH
	disable_Slave(TMC6200);
    1282:	81 e0       	ldi	r24, 0x01	; 1
    1284:	2e dd       	rcall	.-1444   	; 0xce2 <disable_Slave>
    1286:	2b 96       	adiw	r28, 0x0b	; 11
}
    1288:	0f b6       	in	r0, 0x3f	; 63
    128a:	f8 94       	cli
    128c:	de bf       	out	0x3e, r29	; 62
    128e:	0f be       	out	0x3f, r0	; 63
    1290:	cd bf       	out	0x3d, r28	; 61
    1292:	df 91       	pop	r29
    1294:	cf 91       	pop	r28
    1296:	1f 91       	pop	r17
    1298:	0f 91       	pop	r16
    129a:	ff 90       	pop	r15
    129c:	ef 90       	pop	r14
    129e:	df 90       	pop	r13
    12a0:	cf 90       	pop	r12
    12a2:	08 95       	ret

000012a4 <initTMC6200>:
    12a4:	e2 e0       	ldi	r30, 0x02	; 2

void initTMC6200(void)
{
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    12a6:	f1 e0       	ldi	r31, 0x01	; 1
    12a8:	80 81       	ld	r24, Z
    12aa:	88 60       	ori	r24, 0x08	; 8
    12ac:	80 83       	st	Z, r24
    12ae:	2f ef       	ldi	r18, 0xFF	; 255
    12b0:	81 ee       	ldi	r24, 0xE1	; 225
    12b2:	94 e0       	ldi	r25, 0x04	; 4
    12b4:	21 50       	subi	r18, 0x01	; 1
    12b6:	80 40       	sbci	r24, 0x00	; 0
    12b8:	90 40       	sbci	r25, 0x00	; 0
    12ba:	e1 f7       	brne	.-8      	; 0x12b4 <initTMC6200+0x10>
    12bc:	00 c0       	rjmp	.+0      	; 0x12be <initTMC6200+0x1a>
    12be:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT &= ~EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    12c0:	80 81       	ld	r24, Z
    12c2:	87 7f       	andi	r24, 0xF7	; 247
    12c4:	80 83       	st	Z, r24
    12c6:	2f ef       	ldi	r18, 0xFF	; 255
    12c8:	81 ee       	ldi	r24, 0xE1	; 225
    12ca:	94 e0       	ldi	r25, 0x04	; 4
    12cc:	21 50       	subi	r18, 0x01	; 1
    12ce:	80 40       	sbci	r24, 0x00	; 0
    12d0:	90 40       	sbci	r25, 0x00	; 0
    12d2:	e1 f7       	brne	.-8      	; 0x12cc <initTMC6200+0x28>
    12d4:	00 c0       	rjmp	.+0      	; 0x12d6 <initTMC6200+0x32>
    12d6:	00 00       	nop
	_delay_ms(100);
	EN_TMC6200_PORT |= EN_TMC6200_BIT;						// Enable TMC6200 (Active High)
    12d8:	80 81       	ld	r24, Z
    12da:	88 60       	ori	r24, 0x08	; 8
    12dc:	80 83       	st	Z, r24
    12de:	2f ef       	ldi	r18, 0xFF	; 255
    12e0:	83 ed       	ldi	r24, 0xD3	; 211
    12e2:	90 e3       	ldi	r25, 0x30	; 48
    12e4:	21 50       	subi	r18, 0x01	; 1
    12e6:	80 40       	sbci	r24, 0x00	; 0
    12e8:	90 40       	sbci	r25, 0x00	; 0
    12ea:	e1 f7       	brne	.-8      	; 0x12e4 <initTMC6200+0x40>
    12ec:	00 c0       	rjmp	.+0      	; 0x12ee <initTMC6200+0x4a>
    12ee:	00 00       	nop
	_delay_ms(1000);
	
	tmc6200_writeInt(0, TMC6200_GCONF, 0x00000010);		// current amplification: 10
    12f0:	20 e1       	ldi	r18, 0x10	; 16
    12f2:	30 e0       	ldi	r19, 0x00	; 0
    12f4:	40 e0       	ldi	r20, 0x00	; 0
    12f6:	50 e0       	ldi	r21, 0x00	; 0
    12f8:	60 e0       	ldi	r22, 0x00	; 0
    12fa:	80 e0       	ldi	r24, 0x00	; 0
    12fc:	54 df       	rcall	.-344    	; 0x11a6 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_GSTAT, 0x00000000);
    12fe:	20 e0       	ldi	r18, 0x00	; 0
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	a9 01       	movw	r20, r18
    1304:	61 e0       	ldi	r22, 0x01	; 1
    1306:	80 e0       	ldi	r24, 0x00	; 0
    1308:	4e df       	rcall	.-356    	; 0x11a6 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_OTP_PROG, 0x00000000);     //
    130a:	20 e0       	ldi	r18, 0x00	; 0
    130c:	30 e0       	ldi	r19, 0x00	; 0
    130e:	a9 01       	movw	r20, r18
    1310:	66 e0       	ldi	r22, 0x06	; 6
    1312:	80 e0       	ldi	r24, 0x00	; 0
    1314:	48 df       	rcall	.-368    	; 0x11a6 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_FACTORY_CONF, 0x0000000F); // clock frequency: 12MHz
    1316:	2f e0       	ldi	r18, 0x0F	; 15
    1318:	30 e0       	ldi	r19, 0x00	; 0
    131a:	40 e0       	ldi	r20, 0x00	; 0
    131c:	50 e0       	ldi	r21, 0x00	; 0
    131e:	68 e0       	ldi	r22, 0x08	; 8
    1320:	80 e0       	ldi	r24, 0x00	; 0
    1322:	41 df       	rcall	.-382    	; 0x11a6 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_SHORT_CONF, 0x13010606);	// default
    1324:	26 e0       	ldi	r18, 0x06	; 6
    1326:	36 e0       	ldi	r19, 0x06	; 6
    1328:	41 e0       	ldi	r20, 0x01	; 1
    132a:	53 e1       	ldi	r21, 0x13	; 19
    132c:	69 e0       	ldi	r22, 0x09	; 9
    132e:	80 e0       	ldi	r24, 0x00	; 0
    1330:	3a df       	rcall	.-396    	; 0x11a6 <tmc6200_writeInt>
	tmc6200_writeInt(0, TMC6200_DRV_CONF, 0x00080004);		// DRVSTRENGTH = 2 (medium), BBMCLKS: 4
    1332:	24 e0       	ldi	r18, 0x04	; 4
    1334:	30 e0       	ldi	r19, 0x00	; 0
    1336:	48 e0       	ldi	r20, 0x08	; 8
    1338:	50 e0       	ldi	r21, 0x00	; 0
    133a:	6a e0       	ldi	r22, 0x0A	; 10
    133c:	80 e0       	ldi	r24, 0x00	; 0
    133e:	33 cf       	rjmp	.-410    	; 0x11a6 <tmc6200_writeInt>
    1340:	08 95       	ret

00001342 <tx_completed>:
void tx_completed()
{
/*
	- Warte zwei Arbeitsschritte (Nulloperation) wenn Übertragung zu Ende
*/
	asm("nop");
    1342:	00 00       	nop
	asm("nop");
    1344:	00 00       	nop
    1346:	08 95       	ret

00001348 <UART_init>:
#define F_CPU 16000000UL



void UART_init()
{
    1348:	cf 93       	push	r28
    134a:	df 93       	push	r29
#define BRC9600 ((F_CPU/16/BAUD9600) -1)				// Define für Baudrate-Register
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	UBRR0H = (BRC9600>>8);										// Baudrate Register1 (9600) UART0
    134c:	10 92 c5 00 	sts	0x00C5, r1	; 0x8000c5 <__TEXT_REGION_LENGTH__+0x7000c5>
	UBRR0L = (BRC9600);											// Baudrate Register2 (9600) UART0
    1350:	80 e1       	ldi	r24, 0x10	; 16
    1352:	80 93 c4 00 	sts	0x00C4, r24	; 0x8000c4 <__TEXT_REGION_LENGTH__+0x7000c4>
	UCSR0B = (1<<RXEN0)|(1<<TXEN0);								// Enable RX und TX UART 0
    1356:	c1 ec       	ldi	r28, 0xC1	; 193
    1358:	d0 e0       	ldi	r29, 0x00	; 0
    135a:	88 e1       	ldi	r24, 0x18	; 24
    135c:	88 83       	st	Y, r24
	UCSR0C = (1<<UCSZ00)|(1<<UCSZ01);							// Übertragene Bits: 8 und parity disabled UART0
    135e:	86 e0       	ldi	r24, 0x06	; 6
    1360:	80 93 c2 00 	sts	0x00C2, r24	; 0x8000c2 <__TEXT_REGION_LENGTH__+0x7000c2>
/******************************************************************************************************************************/


/******************************************************************************************************************************/
	RB_init(&rb_tx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) TX UART0
    1364:	8b e9       	ldi	r24, 0x9B	; 155
    1366:	92 e0       	ldi	r25, 0x02	; 2
    1368:	15 d9       	rcall	.-3542   	; 0x594 <RB_init>
	RB_init(&rb_rx_PC);											// Initialisiere Ring-Buffer (head = 0, tail = 0) RX UART0
    136a:	84 ea       	ldi	r24, 0xA4	; 164
    136c:	9a e0       	ldi	r25, 0x0A	; 10
    136e:	12 d9       	rcall	.-3548   	; 0x594 <RB_init>
	
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	Uart_EnableRxIT_0();										// Enable RX-Interrupt: Receive Complete UART 0
    1370:	88 81       	ld	r24, Y
    1372:	80 68       	ori	r24, 0x80	; 128
    1374:	88 83       	st	Y, r24

/******************************************************************************************************************************/
	sei();														// Enable globale Interrupts
    1376:	78 94       	sei
/******************************************************************************************************************************/

	
/******************************************************************************************************************************/
	ptr_tx_completed_0=tx_completed;							// Pointer tx Completed UART0 auf Funktion (Kurz warten) setzen
    1378:	81 ea       	ldi	r24, 0xA1	; 161
    137a:	99 e0       	ldi	r25, 0x09	; 9
    137c:	90 93 a8 10 	sts	0x10A8, r25	; 0x8010a8 <ptr_tx_completed_0+0x1>
    1380:	80 93 a7 10 	sts	0x10A7, r24	; 0x8010a7 <ptr_tx_completed_0>
/******************************************************************************************************************************/

}
    1384:	df 91       	pop	r29
    1386:	cf 91       	pop	r28
    1388:	08 95       	ret

0000138a <Uart_Transmit_IT_PC>:
	- Schreibe n Bytes in den Buffer für PC
	- Enable Interrupt wenn Datenregister leer ist
	
	PROBLEM: Buffer overflow wenn lange Strings gesendet werden.
*/
	uint8_t nbytes = strlen((const char *)data);
    138a:	fc 01       	movw	r30, r24
    138c:	01 90       	ld	r0, Z+
    138e:	00 20       	and	r0, r0
    1390:	e9 f7       	brne	.-6      	; 0x138c <Uart_Transmit_IT_PC+0x2>
    1392:	31 97       	sbiw	r30, 0x01	; 1
    1394:	af 01       	movw	r20, r30
    1396:	48 1b       	sub	r20, r24
    1398:	59 0b       	sbc	r21, r25
	RB_write(&rb_tx_PC, data, nbytes);
    139a:	bc 01       	movw	r22, r24
    139c:	8b e9       	ldi	r24, 0x9B	; 155
    139e:	92 e0       	ldi	r25, 0x02	; 2
    13a0:	3d d9       	rcall	.-3462   	; 0x61c <RB_write>
	Uart_EnableTransmitIT_0();
    13a2:	e1 ec       	ldi	r30, 0xC1	; 193
    13a4:	f0 e0       	ldi	r31, 0x00	; 0
    13a6:	80 81       	ld	r24, Z
    13a8:	80 62       	ori	r24, 0x20	; 32
    13aa:	80 83       	st	Z, r24
    13ac:	08 95       	ret

000013ae <__vector_26>:
	asm("nop");
	asm("nop");
}

ISR(USART0_UDRE_vect)
{
    13ae:	1f 92       	push	r1
    13b0:	0f 92       	push	r0
    13b2:	0f b6       	in	r0, 0x3f	; 63
    13b4:	0f 92       	push	r0
    13b6:	11 24       	eor	r1, r1
    13b8:	0b b6       	in	r0, 0x3b	; 59
    13ba:	0f 92       	push	r0
    13bc:	2f 93       	push	r18
    13be:	3f 93       	push	r19
    13c0:	4f 93       	push	r20
    13c2:	5f 93       	push	r21
    13c4:	6f 93       	push	r22
    13c6:	7f 93       	push	r23
    13c8:	8f 93       	push	r24
    13ca:	9f 93       	push	r25
    13cc:	af 93       	push	r26
    13ce:	bf 93       	push	r27
    13d0:	ef 93       	push	r30
    13d2:	ff 93       	push	r31
/*
	- Befinden sich Daten im Buffer, wird das nächste Byte aus dem Buffer gesendet
	- Ansonsten wird das Interrupt deaktiviert und zwei Schritte gewartet	
*/
	if (RB_length(&rb_tx_PC) > 0)
    13d4:	8b e9       	ldi	r24, 0x9B	; 155
    13d6:	92 e0       	ldi	r25, 0x02	; 2
    13d8:	ec d8       	rcall	.-3624   	; 0x5b2 <RB_length>
    13da:	88 23       	and	r24, r24
    13dc:	31 f0       	breq	.+12     	; 0x13ea <__vector_26+0x3c>
	{
		UDR0 = RB_readByte(&rb_tx_PC);
    13de:	8b e9       	ldi	r24, 0x9B	; 155
    13e0:	92 e0       	ldi	r25, 0x02	; 2
    13e2:	f3 d8       	rcall	.-3610   	; 0x5ca <RB_readByte>
    13e4:	80 93 c6 00 	sts	0x00C6, r24	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
    13e8:	0c c0       	rjmp	.+24     	; 0x1402 <__vector_26+0x54>
	}
	else
	{
		Uart_DisableTransmitIT_0();
    13ea:	e1 ec       	ldi	r30, 0xC1	; 193
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	8f 7d       	andi	r24, 0xDF	; 223
    13f2:	80 83       	st	Z, r24
		if(ptr_tx_completed_0 != 0)
    13f4:	e0 91 a7 10 	lds	r30, 0x10A7	; 0x8010a7 <ptr_tx_completed_0>
    13f8:	f0 91 a8 10 	lds	r31, 0x10A8	; 0x8010a8 <ptr_tx_completed_0+0x1>
    13fc:	30 97       	sbiw	r30, 0x00	; 0
    13fe:	09 f0       	breq	.+2      	; 0x1402 <__vector_26+0x54>
			ptr_tx_completed_0();
    1400:	19 95       	eicall
	}
}
    1402:	ff 91       	pop	r31
    1404:	ef 91       	pop	r30
    1406:	bf 91       	pop	r27
    1408:	af 91       	pop	r26
    140a:	9f 91       	pop	r25
    140c:	8f 91       	pop	r24
    140e:	7f 91       	pop	r23
    1410:	6f 91       	pop	r22
    1412:	5f 91       	pop	r21
    1414:	4f 91       	pop	r20
    1416:	3f 91       	pop	r19
    1418:	2f 91       	pop	r18
    141a:	0f 90       	pop	r0
    141c:	0b be       	out	0x3b, r0	; 59
    141e:	0f 90       	pop	r0
    1420:	0f be       	out	0x3f, r0	; 63
    1422:	0f 90       	pop	r0
    1424:	1f 90       	pop	r1
    1426:	18 95       	reti

00001428 <__vector_25>:

ISR(USART0_RX_vect)
{	
    1428:	1f 92       	push	r1
    142a:	0f 92       	push	r0
    142c:	0f b6       	in	r0, 0x3f	; 63
    142e:	0f 92       	push	r0
    1430:	11 24       	eor	r1, r1
    1432:	0b b6       	in	r0, 0x3b	; 59
    1434:	0f 92       	push	r0
    1436:	2f 93       	push	r18
    1438:	3f 93       	push	r19
    143a:	4f 93       	push	r20
    143c:	5f 93       	push	r21
    143e:	6f 93       	push	r22
    1440:	7f 93       	push	r23
    1442:	8f 93       	push	r24
    1444:	9f 93       	push	r25
    1446:	af 93       	push	r26
    1448:	bf 93       	push	r27
    144a:	ef 93       	push	r30
    144c:	ff 93       	push	r31
/*
	- Wird ein Empfangs-Interrupt seitens PC ausgelöst, wird das empfangene Byte in den PC-Buffer geschrieben
*/
	char ch = UDR0;
    144e:	60 91 c6 00 	lds	r22, 0x00C6	; 0x8000c6 <__TEXT_REGION_LENGTH__+0x7000c6>
	RB_writeByte(&rb_rx_PC,ch);
    1452:	84 ea       	ldi	r24, 0xA4	; 164
    1454:	9a e0       	ldi	r25, 0x0A	; 10
    1456:	c9 d8       	rcall	.-3694   	; 0x5ea <RB_writeByte>
    1458:	ff 91       	pop	r31
    145a:	ef 91       	pop	r30
    145c:	bf 91       	pop	r27
    145e:	af 91       	pop	r26
    1460:	9f 91       	pop	r25
    1462:	8f 91       	pop	r24
    1464:	7f 91       	pop	r23
    1466:	6f 91       	pop	r22
    1468:	5f 91       	pop	r21
    146a:	4f 91       	pop	r20
    146c:	3f 91       	pop	r19
    146e:	2f 91       	pop	r18
    1470:	0f 90       	pop	r0
    1472:	0b be       	out	0x3b, r0	; 59
    1474:	0f 90       	pop	r0
    1476:	0f be       	out	0x3f, r0	; 63
    1478:	0f 90       	pop	r0
    147a:	1f 90       	pop	r1
    147c:	18 95       	reti

0000147e <main>:
#include "libraries/TMC6200/TMC6200.h"
#include "libraries/TMC4671/TMC4671.h"
#include "libraries/Software_Ramp/ramp1.h"

int main(void)
{
    147e:	cf 93       	push	r28
    1480:	df 93       	push	r29
    1482:	cd b7       	in	r28, 0x3d	; 61
    1484:	de b7       	in	r29, 0x3e	; 62
    1486:	ed 97       	sbiw	r28, 0x3d	; 61
    1488:	0f b6       	in	r0, 0x3f	; 63
    148a:	f8 94       	cli
    148c:	de bf       	out	0x3e, r29	; 62
    148e:	0f be       	out	0x3f, r0	; 63
    1490:	cd bf       	out	0x3d, r28	; 61
    IO_init();                                              // Ein-/Ausgangspins initialisieren
    1492:	0e 94 94 00 	call	0x128	; 0x128 <IO_init>
    SPI_init();                                             // SPI-Schnittstelle initialisieren
    1496:	f4 db       	rcall	.-2072   	; 0xc80 <SPI_init>
    UART_init();                                            // UART-Schnittstelle initialisieren
    1498:	57 df       	rcall	.-338    	; 0x1348 <UART_init>
    initTMC6200();                                          // Gate-Treiber initialisieren
    149a:	04 df       	rcall	.-504    	; 0x12a4 <initTMC6200>
    149c:	6f dd       	rcall	.-1314   	; 0xf7c <initTMC4671_Openloop>
    initTMC4671_Openloop();                                  // FOC-Treiber initialisieren
    149e:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>

    Position = 0;
    14a2:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
    14a6:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    14aa:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    14ae:	ce 01       	movw	r24, r28

    linear_ramp_t Ramp;
    linear_ramp_t * ramp = &Ramp;

    linear_ramp_init(ramp);
    14b0:	01 96       	adiw	r24, 0x01	; 1
    14b2:	db d8       	rcall	.-3658   	; 0x66a <linear_ramp_init>
    14b4:	ce 01       	movw	r24, r28
    linear_ramp_set_defaults(ramp);
    14b6:	01 96       	adiw	r24, 0x01	; 1
    14b8:	13 d9       	rcall	.-3546   	; 0x6e0 <linear_ramp_set_defaults>
    14ba:	10 92 aa 10 	sts	0x10AA, r1	; 0x8010aa <states>
    states = IDLE;
    14be:	80 91 9c 04 	lds	r24, 0x049C	; 0x80049c <Position>
    {
        // Wird ein CR eingegeben durch dücken der Enter-Taste, inkrementiert die Position
        // Wird '0' eingegeben, so Springt der Motor auf Position 0 wie zu Beginn.
        // WIrd '1' eingegeben, so läuft ein Testskript durch 12 Positionen und dann wieder an die Startposition.

        if ((Position == 1) && (ramp->ramp_enable == 0))
    14c2:	90 91 9d 04 	lds	r25, 0x049D	; 0x80049d <Position+0x1>
    14c6:	a0 91 9e 04 	lds	r26, 0x049E	; 0x80049e <Position+0x2>
    14ca:	b0 91 9f 04 	lds	r27, 0x049F	; 0x80049f <Position+0x3>
    14ce:	01 97       	sbiw	r24, 0x01	; 1
    14d0:	a1 05       	cpc	r26, r1
    14d2:	b1 05       	cpc	r27, r1
    14d4:	31 f5       	brne	.+76     	; 0x1522 <main+0xa4>
    14d6:	89 81       	ldd	r24, Y+1	; 0x01
    14d8:	81 11       	cpse	r24, r1
    14da:	26 c0       	rjmp	.+76     	; 0x1528 <main+0xaa>
    14dc:	20 e0       	ldi	r18, 0x00	; 0
    14de:	30 e0       	ldi	r19, 0x00	; 0
        {
            tmc4671_writeInt(0, 0x6B,                0x00000000);        // writing value 0x00000003 = 3 = 0.0 to address 67 = 0x63(MODE_RAMP_MODE_MOTION)
    14e0:	a9 01       	movw	r20, r18
    14e2:	6b e6       	ldi	r22, 0x6B	; 107
    14e4:	80 e0       	ldi	r24, 0x00	; 0
    14e6:	90 e0       	ldi	r25, 0x00	; 0
    14e8:	90 dc       	rcall	.-1760   	; 0xe0a <tmc4671_writeInt>
    14ea:	40 e0       	ldi	r20, 0x00	; 0
            tmc4671_setAbsolutTargetPosition(0, 0x00000000);            // Überprüfen der Maximalwerte, bei zu hohen Eingaben wird automatisch
    14ec:	50 e0       	ldi	r21, 0x00	; 0
    14ee:	ba 01       	movw	r22, r20
    14f0:	80 e0       	ldi	r24, 0x00	; 0
    14f2:	3f de       	rcall	.-898    	; 0x1172 <tmc4671_setAbsolutTargetPosition>
    14f4:	ce 01       	movw	r24, r28
    14f6:	01 96       	adiw	r24, 0x01	; 1
            calculateRamp(1000, 1000, 5000, ramp);
    14f8:	6c 01       	movw	r12, r24
    14fa:	e1 2c       	mov	r14, r1
    14fc:	10 e4       	ldi	r17, 0x40	; 64
    14fe:	f1 2e       	mov	r15, r17
    1500:	0c e9       	ldi	r16, 0x9C	; 156
    1502:	15 e4       	ldi	r17, 0x45	; 69
    1504:	20 e0       	ldi	r18, 0x00	; 0
    1506:	30 e0       	ldi	r19, 0x00	; 0
    1508:	4a e7       	ldi	r20, 0x7A	; 122
    150a:	54 e4       	ldi	r21, 0x44	; 68
    150c:	ca 01       	movw	r24, r20
    150e:	b9 01       	movw	r22, r18
    1510:	2a d9       	rcall	.-3500   	; 0x766 <calculateRamp>
    1512:	10 92 9c 04 	sts	0x049C, r1	; 0x80049c <Position>
            Position = 0;
    1516:	10 92 9d 04 	sts	0x049D, r1	; 0x80049d <Position+0x1>
    151a:	10 92 9e 04 	sts	0x049E, r1	; 0x80049e <Position+0x2>
    151e:	10 92 9f 04 	sts	0x049F, r1	; 0x80049f <Position+0x3>
    1522:	89 81       	ldd	r24, Y+1	; 0x01
        }
		if (ramp->ramp_enable)
    1524:	88 23       	and	r24, r24
    1526:	89 f0       	breq	.+34     	; 0x154a <main+0xcc>
    1528:	ce 01       	movw	r24, r28
		{
	       computeRamp(ramp);
    152a:	01 96       	adiw	r24, 0x01	; 1
    152c:	4b d9       	rcall	.-3434   	; 0x7c4 <computeRamp>
    152e:	20 e0       	ldi	r18, 0x00	; 0
	       tmc4671_setAbsolutTargetPosition(0, (uint32_t)(ramp->ramp_position * 1000));
    1530:	30 e0       	ldi	r19, 0x00	; 0
    1532:	4a e7       	ldi	r20, 0x7A	; 122
    1534:	54 e4       	ldi	r21, 0x44	; 68
    1536:	6e a1       	ldd	r22, Y+38	; 0x26
    1538:	7f a1       	ldd	r23, Y+39	; 0x27
    153a:	88 a5       	ldd	r24, Y+40	; 0x28
    153c:	99 a5       	ldd	r25, Y+41	; 0x29
    153e:	87 d1       	rcall	.+782    	; 0x184e <__mulsf3>
    1540:	e1 d0       	rcall	.+450    	; 0x1704 <__fixunssfsi>
    1542:	ab 01       	movw	r20, r22
    1544:	bc 01       	movw	r22, r24
    1546:	80 e0       	ldi	r24, 0x00	; 0
    1548:	14 de       	rcall	.-984    	; 0x1172 <tmc4671_setAbsolutTargetPosition>
    154a:	dc dd       	rcall	.-1096   	; 0x1104 <read_registers_TMC4671>
		}
		read_registers_TMC4671();
    154c:	1f d8       	rcall	.-4034   	; 0x58c <check_Communication_Input_UART>
    154e:	9f ef       	ldi	r25, 0xFF	; 255
        check_Communication_Input_UART();
    1550:	27 ea       	ldi	r18, 0xA7	; 167
    1552:	81 e6       	ldi	r24, 0x61	; 97
    1554:	91 50       	subi	r25, 0x01	; 1
    1556:	20 40       	sbci	r18, 0x00	; 0
    1558:	80 40       	sbci	r24, 0x00	; 0
    155a:	e1 f7       	brne	.-8      	; 0x1554 <main+0xd6>
    155c:	00 c0       	rjmp	.+0      	; 0x155e <main+0xe0>
    155e:	00 00       	nop
    1560:	ae cf       	rjmp	.-164    	; 0x14be <main+0x40>

00001562 <__subsf3>:
    1562:	50 58       	subi	r21, 0x80	; 128

00001564 <__addsf3>:
    1564:	bb 27       	eor	r27, r27
    1566:	aa 27       	eor	r26, r26
    1568:	0e d0       	rcall	.+28     	; 0x1586 <__addsf3x>
    156a:	33 c1       	rjmp	.+614    	; 0x17d2 <__fp_round>
    156c:	24 d1       	rcall	.+584    	; 0x17b6 <__fp_pscA>
    156e:	30 f0       	brcs	.+12     	; 0x157c <__addsf3+0x18>
    1570:	29 d1       	rcall	.+594    	; 0x17c4 <__fp_pscB>
    1572:	20 f0       	brcs	.+8      	; 0x157c <__addsf3+0x18>
    1574:	31 f4       	brne	.+12     	; 0x1582 <__addsf3+0x1e>
    1576:	9f 3f       	cpi	r25, 0xFF	; 255
    1578:	11 f4       	brne	.+4      	; 0x157e <__addsf3+0x1a>
    157a:	1e f4       	brtc	.+6      	; 0x1582 <__addsf3+0x1e>
    157c:	19 c1       	rjmp	.+562    	; 0x17b0 <__fp_nan>
    157e:	0e f4       	brtc	.+2      	; 0x1582 <__addsf3+0x1e>
    1580:	e0 95       	com	r30
    1582:	e7 fb       	bst	r30, 7
    1584:	0f c1       	rjmp	.+542    	; 0x17a4 <__fp_inf>

00001586 <__addsf3x>:
    1586:	e9 2f       	mov	r30, r25
    1588:	35 d1       	rcall	.+618    	; 0x17f4 <__fp_split3>
    158a:	80 f3       	brcs	.-32     	; 0x156c <__addsf3+0x8>
    158c:	ba 17       	cp	r27, r26
    158e:	62 07       	cpc	r22, r18
    1590:	73 07       	cpc	r23, r19
    1592:	84 07       	cpc	r24, r20
    1594:	95 07       	cpc	r25, r21
    1596:	18 f0       	brcs	.+6      	; 0x159e <__addsf3x+0x18>
    1598:	71 f4       	brne	.+28     	; 0x15b6 <__addsf3x+0x30>
    159a:	9e f5       	brtc	.+102    	; 0x1602 <__addsf3x+0x7c>
    159c:	4d c1       	rjmp	.+666    	; 0x1838 <__fp_zero>
    159e:	0e f4       	brtc	.+2      	; 0x15a2 <__addsf3x+0x1c>
    15a0:	e0 95       	com	r30
    15a2:	0b 2e       	mov	r0, r27
    15a4:	ba 2f       	mov	r27, r26
    15a6:	a0 2d       	mov	r26, r0
    15a8:	0b 01       	movw	r0, r22
    15aa:	b9 01       	movw	r22, r18
    15ac:	90 01       	movw	r18, r0
    15ae:	0c 01       	movw	r0, r24
    15b0:	ca 01       	movw	r24, r20
    15b2:	a0 01       	movw	r20, r0
    15b4:	11 24       	eor	r1, r1
    15b6:	ff 27       	eor	r31, r31
    15b8:	59 1b       	sub	r21, r25
    15ba:	99 f0       	breq	.+38     	; 0x15e2 <__addsf3x+0x5c>
    15bc:	59 3f       	cpi	r21, 0xF9	; 249
    15be:	50 f4       	brcc	.+20     	; 0x15d4 <__addsf3x+0x4e>
    15c0:	50 3e       	cpi	r21, 0xE0	; 224
    15c2:	68 f1       	brcs	.+90     	; 0x161e <__addsf3x+0x98>
    15c4:	1a 16       	cp	r1, r26
    15c6:	f0 40       	sbci	r31, 0x00	; 0
    15c8:	a2 2f       	mov	r26, r18
    15ca:	23 2f       	mov	r18, r19
    15cc:	34 2f       	mov	r19, r20
    15ce:	44 27       	eor	r20, r20
    15d0:	58 5f       	subi	r21, 0xF8	; 248
    15d2:	f3 cf       	rjmp	.-26     	; 0x15ba <__addsf3x+0x34>
    15d4:	46 95       	lsr	r20
    15d6:	37 95       	ror	r19
    15d8:	27 95       	ror	r18
    15da:	a7 95       	ror	r26
    15dc:	f0 40       	sbci	r31, 0x00	; 0
    15de:	53 95       	inc	r21
    15e0:	c9 f7       	brne	.-14     	; 0x15d4 <__addsf3x+0x4e>
    15e2:	7e f4       	brtc	.+30     	; 0x1602 <__addsf3x+0x7c>
    15e4:	1f 16       	cp	r1, r31
    15e6:	ba 0b       	sbc	r27, r26
    15e8:	62 0b       	sbc	r22, r18
    15ea:	73 0b       	sbc	r23, r19
    15ec:	84 0b       	sbc	r24, r20
    15ee:	ba f0       	brmi	.+46     	; 0x161e <__addsf3x+0x98>
    15f0:	91 50       	subi	r25, 0x01	; 1
    15f2:	a1 f0       	breq	.+40     	; 0x161c <__addsf3x+0x96>
    15f4:	ff 0f       	add	r31, r31
    15f6:	bb 1f       	adc	r27, r27
    15f8:	66 1f       	adc	r22, r22
    15fa:	77 1f       	adc	r23, r23
    15fc:	88 1f       	adc	r24, r24
    15fe:	c2 f7       	brpl	.-16     	; 0x15f0 <__addsf3x+0x6a>
    1600:	0e c0       	rjmp	.+28     	; 0x161e <__addsf3x+0x98>
    1602:	ba 0f       	add	r27, r26
    1604:	62 1f       	adc	r22, r18
    1606:	73 1f       	adc	r23, r19
    1608:	84 1f       	adc	r24, r20
    160a:	48 f4       	brcc	.+18     	; 0x161e <__addsf3x+0x98>
    160c:	87 95       	ror	r24
    160e:	77 95       	ror	r23
    1610:	67 95       	ror	r22
    1612:	b7 95       	ror	r27
    1614:	f7 95       	ror	r31
    1616:	9e 3f       	cpi	r25, 0xFE	; 254
    1618:	08 f0       	brcs	.+2      	; 0x161c <__addsf3x+0x96>
    161a:	b3 cf       	rjmp	.-154    	; 0x1582 <__addsf3+0x1e>
    161c:	93 95       	inc	r25
    161e:	88 0f       	add	r24, r24
    1620:	08 f0       	brcs	.+2      	; 0x1624 <__addsf3x+0x9e>
    1622:	99 27       	eor	r25, r25
    1624:	ee 0f       	add	r30, r30
    1626:	97 95       	ror	r25
    1628:	87 95       	ror	r24
    162a:	08 95       	ret

0000162c <__cmpsf2>:
    162c:	97 d0       	rcall	.+302    	; 0x175c <__fp_cmp>
    162e:	08 f4       	brcc	.+2      	; 0x1632 <__cmpsf2+0x6>
    1630:	81 e0       	ldi	r24, 0x01	; 1
    1632:	08 95       	ret

00001634 <__divsf3>:
    1634:	0c d0       	rcall	.+24     	; 0x164e <__divsf3x>
    1636:	cd c0       	rjmp	.+410    	; 0x17d2 <__fp_round>
    1638:	c5 d0       	rcall	.+394    	; 0x17c4 <__fp_pscB>
    163a:	40 f0       	brcs	.+16     	; 0x164c <__divsf3+0x18>
    163c:	bc d0       	rcall	.+376    	; 0x17b6 <__fp_pscA>
    163e:	30 f0       	brcs	.+12     	; 0x164c <__divsf3+0x18>
    1640:	21 f4       	brne	.+8      	; 0x164a <__divsf3+0x16>
    1642:	5f 3f       	cpi	r21, 0xFF	; 255
    1644:	19 f0       	breq	.+6      	; 0x164c <__divsf3+0x18>
    1646:	ae c0       	rjmp	.+348    	; 0x17a4 <__fp_inf>
    1648:	51 11       	cpse	r21, r1
    164a:	f7 c0       	rjmp	.+494    	; 0x183a <__fp_szero>
    164c:	b1 c0       	rjmp	.+354    	; 0x17b0 <__fp_nan>

0000164e <__divsf3x>:
    164e:	d2 d0       	rcall	.+420    	; 0x17f4 <__fp_split3>
    1650:	98 f3       	brcs	.-26     	; 0x1638 <__divsf3+0x4>

00001652 <__divsf3_pse>:
    1652:	99 23       	and	r25, r25
    1654:	c9 f3       	breq	.-14     	; 0x1648 <__divsf3+0x14>
    1656:	55 23       	and	r21, r21
    1658:	b1 f3       	breq	.-20     	; 0x1646 <__divsf3+0x12>
    165a:	95 1b       	sub	r25, r21
    165c:	55 0b       	sbc	r21, r21
    165e:	bb 27       	eor	r27, r27
    1660:	aa 27       	eor	r26, r26
    1662:	62 17       	cp	r22, r18
    1664:	73 07       	cpc	r23, r19
    1666:	84 07       	cpc	r24, r20
    1668:	38 f0       	brcs	.+14     	; 0x1678 <__divsf3_pse+0x26>
    166a:	9f 5f       	subi	r25, 0xFF	; 255
    166c:	5f 4f       	sbci	r21, 0xFF	; 255
    166e:	22 0f       	add	r18, r18
    1670:	33 1f       	adc	r19, r19
    1672:	44 1f       	adc	r20, r20
    1674:	aa 1f       	adc	r26, r26
    1676:	a9 f3       	breq	.-22     	; 0x1662 <__divsf3_pse+0x10>
    1678:	33 d0       	rcall	.+102    	; 0x16e0 <__divsf3_pse+0x8e>
    167a:	0e 2e       	mov	r0, r30
    167c:	3a f0       	brmi	.+14     	; 0x168c <__divsf3_pse+0x3a>
    167e:	e0 e8       	ldi	r30, 0x80	; 128
    1680:	30 d0       	rcall	.+96     	; 0x16e2 <__divsf3_pse+0x90>
    1682:	91 50       	subi	r25, 0x01	; 1
    1684:	50 40       	sbci	r21, 0x00	; 0
    1686:	e6 95       	lsr	r30
    1688:	00 1c       	adc	r0, r0
    168a:	ca f7       	brpl	.-14     	; 0x167e <__divsf3_pse+0x2c>
    168c:	29 d0       	rcall	.+82     	; 0x16e0 <__divsf3_pse+0x8e>
    168e:	fe 2f       	mov	r31, r30
    1690:	27 d0       	rcall	.+78     	; 0x16e0 <__divsf3_pse+0x8e>
    1692:	66 0f       	add	r22, r22
    1694:	77 1f       	adc	r23, r23
    1696:	88 1f       	adc	r24, r24
    1698:	bb 1f       	adc	r27, r27
    169a:	26 17       	cp	r18, r22
    169c:	37 07       	cpc	r19, r23
    169e:	48 07       	cpc	r20, r24
    16a0:	ab 07       	cpc	r26, r27
    16a2:	b0 e8       	ldi	r27, 0x80	; 128
    16a4:	09 f0       	breq	.+2      	; 0x16a8 <__divsf3_pse+0x56>
    16a6:	bb 0b       	sbc	r27, r27
    16a8:	80 2d       	mov	r24, r0
    16aa:	bf 01       	movw	r22, r30
    16ac:	ff 27       	eor	r31, r31
    16ae:	93 58       	subi	r25, 0x83	; 131
    16b0:	5f 4f       	sbci	r21, 0xFF	; 255
    16b2:	2a f0       	brmi	.+10     	; 0x16be <__divsf3_pse+0x6c>
    16b4:	9e 3f       	cpi	r25, 0xFE	; 254
    16b6:	51 05       	cpc	r21, r1
    16b8:	68 f0       	brcs	.+26     	; 0x16d4 <__divsf3_pse+0x82>
    16ba:	74 c0       	rjmp	.+232    	; 0x17a4 <__fp_inf>
    16bc:	be c0       	rjmp	.+380    	; 0x183a <__fp_szero>
    16be:	5f 3f       	cpi	r21, 0xFF	; 255
    16c0:	ec f3       	brlt	.-6      	; 0x16bc <__divsf3_pse+0x6a>
    16c2:	98 3e       	cpi	r25, 0xE8	; 232
    16c4:	dc f3       	brlt	.-10     	; 0x16bc <__divsf3_pse+0x6a>
    16c6:	86 95       	lsr	r24
    16c8:	77 95       	ror	r23
    16ca:	67 95       	ror	r22
    16cc:	b7 95       	ror	r27
    16ce:	f7 95       	ror	r31
    16d0:	9f 5f       	subi	r25, 0xFF	; 255
    16d2:	c9 f7       	brne	.-14     	; 0x16c6 <__divsf3_pse+0x74>
    16d4:	88 0f       	add	r24, r24
    16d6:	91 1d       	adc	r25, r1
    16d8:	96 95       	lsr	r25
    16da:	87 95       	ror	r24
    16dc:	97 f9       	bld	r25, 7
    16de:	08 95       	ret
    16e0:	e1 e0       	ldi	r30, 0x01	; 1
    16e2:	66 0f       	add	r22, r22
    16e4:	77 1f       	adc	r23, r23
    16e6:	88 1f       	adc	r24, r24
    16e8:	bb 1f       	adc	r27, r27
    16ea:	62 17       	cp	r22, r18
    16ec:	73 07       	cpc	r23, r19
    16ee:	84 07       	cpc	r24, r20
    16f0:	ba 07       	cpc	r27, r26
    16f2:	20 f0       	brcs	.+8      	; 0x16fc <__divsf3_pse+0xaa>
    16f4:	62 1b       	sub	r22, r18
    16f6:	73 0b       	sbc	r23, r19
    16f8:	84 0b       	sbc	r24, r20
    16fa:	ba 0b       	sbc	r27, r26
    16fc:	ee 1f       	adc	r30, r30
    16fe:	88 f7       	brcc	.-30     	; 0x16e2 <__divsf3_pse+0x90>
    1700:	e0 95       	com	r30
    1702:	08 95       	ret

00001704 <__fixunssfsi>:
    1704:	7f d0       	rcall	.+254    	; 0x1804 <__fp_splitA>
    1706:	88 f0       	brcs	.+34     	; 0x172a <__fixunssfsi+0x26>
    1708:	9f 57       	subi	r25, 0x7F	; 127
    170a:	90 f0       	brcs	.+36     	; 0x1730 <__fixunssfsi+0x2c>
    170c:	b9 2f       	mov	r27, r25
    170e:	99 27       	eor	r25, r25
    1710:	b7 51       	subi	r27, 0x17	; 23
    1712:	a0 f0       	brcs	.+40     	; 0x173c <__fixunssfsi+0x38>
    1714:	d1 f0       	breq	.+52     	; 0x174a <__fixunssfsi+0x46>
    1716:	66 0f       	add	r22, r22
    1718:	77 1f       	adc	r23, r23
    171a:	88 1f       	adc	r24, r24
    171c:	99 1f       	adc	r25, r25
    171e:	1a f0       	brmi	.+6      	; 0x1726 <__fixunssfsi+0x22>
    1720:	ba 95       	dec	r27
    1722:	c9 f7       	brne	.-14     	; 0x1716 <__fixunssfsi+0x12>
    1724:	12 c0       	rjmp	.+36     	; 0x174a <__fixunssfsi+0x46>
    1726:	b1 30       	cpi	r27, 0x01	; 1
    1728:	81 f0       	breq	.+32     	; 0x174a <__fixunssfsi+0x46>
    172a:	86 d0       	rcall	.+268    	; 0x1838 <__fp_zero>
    172c:	b1 e0       	ldi	r27, 0x01	; 1
    172e:	08 95       	ret
    1730:	83 c0       	rjmp	.+262    	; 0x1838 <__fp_zero>
    1732:	67 2f       	mov	r22, r23
    1734:	78 2f       	mov	r23, r24
    1736:	88 27       	eor	r24, r24
    1738:	b8 5f       	subi	r27, 0xF8	; 248
    173a:	39 f0       	breq	.+14     	; 0x174a <__fixunssfsi+0x46>
    173c:	b9 3f       	cpi	r27, 0xF9	; 249
    173e:	cc f3       	brlt	.-14     	; 0x1732 <__fixunssfsi+0x2e>
    1740:	86 95       	lsr	r24
    1742:	77 95       	ror	r23
    1744:	67 95       	ror	r22
    1746:	b3 95       	inc	r27
    1748:	d9 f7       	brne	.-10     	; 0x1740 <__fixunssfsi+0x3c>
    174a:	3e f4       	brtc	.+14     	; 0x175a <__fixunssfsi+0x56>
    174c:	90 95       	com	r25
    174e:	80 95       	com	r24
    1750:	70 95       	com	r23
    1752:	61 95       	neg	r22
    1754:	7f 4f       	sbci	r23, 0xFF	; 255
    1756:	8f 4f       	sbci	r24, 0xFF	; 255
    1758:	9f 4f       	sbci	r25, 0xFF	; 255
    175a:	08 95       	ret

0000175c <__fp_cmp>:
    175c:	99 0f       	add	r25, r25
    175e:	00 08       	sbc	r0, r0
    1760:	55 0f       	add	r21, r21
    1762:	aa 0b       	sbc	r26, r26
    1764:	e0 e8       	ldi	r30, 0x80	; 128
    1766:	fe ef       	ldi	r31, 0xFE	; 254
    1768:	16 16       	cp	r1, r22
    176a:	17 06       	cpc	r1, r23
    176c:	e8 07       	cpc	r30, r24
    176e:	f9 07       	cpc	r31, r25
    1770:	c0 f0       	brcs	.+48     	; 0x17a2 <__fp_cmp+0x46>
    1772:	12 16       	cp	r1, r18
    1774:	13 06       	cpc	r1, r19
    1776:	e4 07       	cpc	r30, r20
    1778:	f5 07       	cpc	r31, r21
    177a:	98 f0       	brcs	.+38     	; 0x17a2 <__fp_cmp+0x46>
    177c:	62 1b       	sub	r22, r18
    177e:	73 0b       	sbc	r23, r19
    1780:	84 0b       	sbc	r24, r20
    1782:	95 0b       	sbc	r25, r21
    1784:	39 f4       	brne	.+14     	; 0x1794 <__fp_cmp+0x38>
    1786:	0a 26       	eor	r0, r26
    1788:	61 f0       	breq	.+24     	; 0x17a2 <__fp_cmp+0x46>
    178a:	23 2b       	or	r18, r19
    178c:	24 2b       	or	r18, r20
    178e:	25 2b       	or	r18, r21
    1790:	21 f4       	brne	.+8      	; 0x179a <__fp_cmp+0x3e>
    1792:	08 95       	ret
    1794:	0a 26       	eor	r0, r26
    1796:	09 f4       	brne	.+2      	; 0x179a <__fp_cmp+0x3e>
    1798:	a1 40       	sbci	r26, 0x01	; 1
    179a:	a6 95       	lsr	r26
    179c:	8f ef       	ldi	r24, 0xFF	; 255
    179e:	81 1d       	adc	r24, r1
    17a0:	81 1d       	adc	r24, r1
    17a2:	08 95       	ret

000017a4 <__fp_inf>:
    17a4:	97 f9       	bld	r25, 7
    17a6:	9f 67       	ori	r25, 0x7F	; 127
    17a8:	80 e8       	ldi	r24, 0x80	; 128
    17aa:	70 e0       	ldi	r23, 0x00	; 0
    17ac:	60 e0       	ldi	r22, 0x00	; 0
    17ae:	08 95       	ret

000017b0 <__fp_nan>:
    17b0:	9f ef       	ldi	r25, 0xFF	; 255
    17b2:	80 ec       	ldi	r24, 0xC0	; 192
    17b4:	08 95       	ret

000017b6 <__fp_pscA>:
    17b6:	00 24       	eor	r0, r0
    17b8:	0a 94       	dec	r0
    17ba:	16 16       	cp	r1, r22
    17bc:	17 06       	cpc	r1, r23
    17be:	18 06       	cpc	r1, r24
    17c0:	09 06       	cpc	r0, r25
    17c2:	08 95       	ret

000017c4 <__fp_pscB>:
    17c4:	00 24       	eor	r0, r0
    17c6:	0a 94       	dec	r0
    17c8:	12 16       	cp	r1, r18
    17ca:	13 06       	cpc	r1, r19
    17cc:	14 06       	cpc	r1, r20
    17ce:	05 06       	cpc	r0, r21
    17d0:	08 95       	ret

000017d2 <__fp_round>:
    17d2:	09 2e       	mov	r0, r25
    17d4:	03 94       	inc	r0
    17d6:	00 0c       	add	r0, r0
    17d8:	11 f4       	brne	.+4      	; 0x17de <__fp_round+0xc>
    17da:	88 23       	and	r24, r24
    17dc:	52 f0       	brmi	.+20     	; 0x17f2 <__fp_round+0x20>
    17de:	bb 0f       	add	r27, r27
    17e0:	40 f4       	brcc	.+16     	; 0x17f2 <__fp_round+0x20>
    17e2:	bf 2b       	or	r27, r31
    17e4:	11 f4       	brne	.+4      	; 0x17ea <__fp_round+0x18>
    17e6:	60 ff       	sbrs	r22, 0
    17e8:	04 c0       	rjmp	.+8      	; 0x17f2 <__fp_round+0x20>
    17ea:	6f 5f       	subi	r22, 0xFF	; 255
    17ec:	7f 4f       	sbci	r23, 0xFF	; 255
    17ee:	8f 4f       	sbci	r24, 0xFF	; 255
    17f0:	9f 4f       	sbci	r25, 0xFF	; 255
    17f2:	08 95       	ret

000017f4 <__fp_split3>:
    17f4:	57 fd       	sbrc	r21, 7
    17f6:	90 58       	subi	r25, 0x80	; 128
    17f8:	44 0f       	add	r20, r20
    17fa:	55 1f       	adc	r21, r21
    17fc:	59 f0       	breq	.+22     	; 0x1814 <__fp_splitA+0x10>
    17fe:	5f 3f       	cpi	r21, 0xFF	; 255
    1800:	71 f0       	breq	.+28     	; 0x181e <__fp_splitA+0x1a>
    1802:	47 95       	ror	r20

00001804 <__fp_splitA>:
    1804:	88 0f       	add	r24, r24
    1806:	97 fb       	bst	r25, 7
    1808:	99 1f       	adc	r25, r25
    180a:	61 f0       	breq	.+24     	; 0x1824 <__fp_splitA+0x20>
    180c:	9f 3f       	cpi	r25, 0xFF	; 255
    180e:	79 f0       	breq	.+30     	; 0x182e <__fp_splitA+0x2a>
    1810:	87 95       	ror	r24
    1812:	08 95       	ret
    1814:	12 16       	cp	r1, r18
    1816:	13 06       	cpc	r1, r19
    1818:	14 06       	cpc	r1, r20
    181a:	55 1f       	adc	r21, r21
    181c:	f2 cf       	rjmp	.-28     	; 0x1802 <__fp_split3+0xe>
    181e:	46 95       	lsr	r20
    1820:	f1 df       	rcall	.-30     	; 0x1804 <__fp_splitA>
    1822:	08 c0       	rjmp	.+16     	; 0x1834 <__fp_splitA+0x30>
    1824:	16 16       	cp	r1, r22
    1826:	17 06       	cpc	r1, r23
    1828:	18 06       	cpc	r1, r24
    182a:	99 1f       	adc	r25, r25
    182c:	f1 cf       	rjmp	.-30     	; 0x1810 <__fp_splitA+0xc>
    182e:	86 95       	lsr	r24
    1830:	71 05       	cpc	r23, r1
    1832:	61 05       	cpc	r22, r1
    1834:	08 94       	sec
    1836:	08 95       	ret

00001838 <__fp_zero>:
    1838:	e8 94       	clt

0000183a <__fp_szero>:
    183a:	bb 27       	eor	r27, r27
    183c:	66 27       	eor	r22, r22
    183e:	77 27       	eor	r23, r23
    1840:	cb 01       	movw	r24, r22
    1842:	97 f9       	bld	r25, 7
    1844:	08 95       	ret

00001846 <__gesf2>:
    1846:	8a df       	rcall	.-236    	; 0x175c <__fp_cmp>
    1848:	08 f4       	brcc	.+2      	; 0x184c <__gesf2+0x6>
    184a:	8f ef       	ldi	r24, 0xFF	; 255
    184c:	08 95       	ret

0000184e <__mulsf3>:
    184e:	0b d0       	rcall	.+22     	; 0x1866 <__mulsf3x>
    1850:	c0 cf       	rjmp	.-128    	; 0x17d2 <__fp_round>
    1852:	b1 df       	rcall	.-158    	; 0x17b6 <__fp_pscA>
    1854:	28 f0       	brcs	.+10     	; 0x1860 <__mulsf3+0x12>
    1856:	b6 df       	rcall	.-148    	; 0x17c4 <__fp_pscB>
    1858:	18 f0       	brcs	.+6      	; 0x1860 <__mulsf3+0x12>
    185a:	95 23       	and	r25, r21
    185c:	09 f0       	breq	.+2      	; 0x1860 <__mulsf3+0x12>
    185e:	a2 cf       	rjmp	.-188    	; 0x17a4 <__fp_inf>
    1860:	a7 cf       	rjmp	.-178    	; 0x17b0 <__fp_nan>
    1862:	11 24       	eor	r1, r1
    1864:	ea cf       	rjmp	.-44     	; 0x183a <__fp_szero>

00001866 <__mulsf3x>:
    1866:	c6 df       	rcall	.-116    	; 0x17f4 <__fp_split3>
    1868:	a0 f3       	brcs	.-24     	; 0x1852 <__mulsf3+0x4>

0000186a <__mulsf3_pse>:
    186a:	95 9f       	mul	r25, r21
    186c:	d1 f3       	breq	.-12     	; 0x1862 <__mulsf3+0x14>
    186e:	95 0f       	add	r25, r21
    1870:	50 e0       	ldi	r21, 0x00	; 0
    1872:	55 1f       	adc	r21, r21
    1874:	62 9f       	mul	r22, r18
    1876:	f0 01       	movw	r30, r0
    1878:	72 9f       	mul	r23, r18
    187a:	bb 27       	eor	r27, r27
    187c:	f0 0d       	add	r31, r0
    187e:	b1 1d       	adc	r27, r1
    1880:	63 9f       	mul	r22, r19
    1882:	aa 27       	eor	r26, r26
    1884:	f0 0d       	add	r31, r0
    1886:	b1 1d       	adc	r27, r1
    1888:	aa 1f       	adc	r26, r26
    188a:	64 9f       	mul	r22, r20
    188c:	66 27       	eor	r22, r22
    188e:	b0 0d       	add	r27, r0
    1890:	a1 1d       	adc	r26, r1
    1892:	66 1f       	adc	r22, r22
    1894:	82 9f       	mul	r24, r18
    1896:	22 27       	eor	r18, r18
    1898:	b0 0d       	add	r27, r0
    189a:	a1 1d       	adc	r26, r1
    189c:	62 1f       	adc	r22, r18
    189e:	73 9f       	mul	r23, r19
    18a0:	b0 0d       	add	r27, r0
    18a2:	a1 1d       	adc	r26, r1
    18a4:	62 1f       	adc	r22, r18
    18a6:	83 9f       	mul	r24, r19
    18a8:	a0 0d       	add	r26, r0
    18aa:	61 1d       	adc	r22, r1
    18ac:	22 1f       	adc	r18, r18
    18ae:	74 9f       	mul	r23, r20
    18b0:	33 27       	eor	r19, r19
    18b2:	a0 0d       	add	r26, r0
    18b4:	61 1d       	adc	r22, r1
    18b6:	23 1f       	adc	r18, r19
    18b8:	84 9f       	mul	r24, r20
    18ba:	60 0d       	add	r22, r0
    18bc:	21 1d       	adc	r18, r1
    18be:	82 2f       	mov	r24, r18
    18c0:	76 2f       	mov	r23, r22
    18c2:	6a 2f       	mov	r22, r26
    18c4:	11 24       	eor	r1, r1
    18c6:	9f 57       	subi	r25, 0x7F	; 127
    18c8:	50 40       	sbci	r21, 0x00	; 0
    18ca:	8a f0       	brmi	.+34     	; 0x18ee <__mulsf3_pse+0x84>
    18cc:	e1 f0       	breq	.+56     	; 0x1906 <__mulsf3_pse+0x9c>
    18ce:	88 23       	and	r24, r24
    18d0:	4a f0       	brmi	.+18     	; 0x18e4 <__mulsf3_pse+0x7a>
    18d2:	ee 0f       	add	r30, r30
    18d4:	ff 1f       	adc	r31, r31
    18d6:	bb 1f       	adc	r27, r27
    18d8:	66 1f       	adc	r22, r22
    18da:	77 1f       	adc	r23, r23
    18dc:	88 1f       	adc	r24, r24
    18de:	91 50       	subi	r25, 0x01	; 1
    18e0:	50 40       	sbci	r21, 0x00	; 0
    18e2:	a9 f7       	brne	.-22     	; 0x18ce <__mulsf3_pse+0x64>
    18e4:	9e 3f       	cpi	r25, 0xFE	; 254
    18e6:	51 05       	cpc	r21, r1
    18e8:	70 f0       	brcs	.+28     	; 0x1906 <__mulsf3_pse+0x9c>
    18ea:	5c cf       	rjmp	.-328    	; 0x17a4 <__fp_inf>
    18ec:	a6 cf       	rjmp	.-180    	; 0x183a <__fp_szero>
    18ee:	5f 3f       	cpi	r21, 0xFF	; 255
    18f0:	ec f3       	brlt	.-6      	; 0x18ec <__mulsf3_pse+0x82>
    18f2:	98 3e       	cpi	r25, 0xE8	; 232
    18f4:	dc f3       	brlt	.-10     	; 0x18ec <__mulsf3_pse+0x82>
    18f6:	86 95       	lsr	r24
    18f8:	77 95       	ror	r23
    18fa:	67 95       	ror	r22
    18fc:	b7 95       	ror	r27
    18fe:	f7 95       	ror	r31
    1900:	e7 95       	ror	r30
    1902:	9f 5f       	subi	r25, 0xFF	; 255
    1904:	c1 f7       	brne	.-16     	; 0x18f6 <__mulsf3_pse+0x8c>
    1906:	fe 2b       	or	r31, r30
    1908:	88 0f       	add	r24, r24
    190a:	91 1d       	adc	r25, r1
    190c:	96 95       	lsr	r25
    190e:	87 95       	ror	r24
    1910:	97 f9       	bld	r25, 7
    1912:	08 95       	ret
    1914:	11 f4       	brne	.+4      	; 0x191a <__mulsf3_pse+0xb0>
    1916:	0e f4       	brtc	.+2      	; 0x191a <__mulsf3_pse+0xb0>
    1918:	4b cf       	rjmp	.-362    	; 0x17b0 <__fp_nan>
    191a:	3e c0       	rjmp	.+124    	; 0x1998 <__fp_mpack>

0000191c <sqrt>:
    191c:	73 df       	rcall	.-282    	; 0x1804 <__fp_splitA>
    191e:	d0 f3       	brcs	.-12     	; 0x1914 <__mulsf3_pse+0xaa>
    1920:	99 23       	and	r25, r25
    1922:	d9 f3       	breq	.-10     	; 0x191a <__mulsf3_pse+0xb0>
    1924:	ce f3       	brts	.-14     	; 0x1918 <__mulsf3_pse+0xae>
    1926:	9f 57       	subi	r25, 0x7F	; 127
    1928:	55 0b       	sbc	r21, r21
    192a:	87 ff       	sbrs	r24, 7
    192c:	43 d0       	rcall	.+134    	; 0x19b4 <__fp_norm2>
    192e:	00 24       	eor	r0, r0
    1930:	a0 e6       	ldi	r26, 0x60	; 96
    1932:	40 ea       	ldi	r20, 0xA0	; 160
    1934:	90 01       	movw	r18, r0
    1936:	80 58       	subi	r24, 0x80	; 128
    1938:	56 95       	lsr	r21
    193a:	97 95       	ror	r25
    193c:	28 f4       	brcc	.+10     	; 0x1948 <sqrt+0x2c>
    193e:	80 5c       	subi	r24, 0xC0	; 192
    1940:	66 0f       	add	r22, r22
    1942:	77 1f       	adc	r23, r23
    1944:	88 1f       	adc	r24, r24
    1946:	20 f0       	brcs	.+8      	; 0x1950 <sqrt+0x34>
    1948:	26 17       	cp	r18, r22
    194a:	37 07       	cpc	r19, r23
    194c:	48 07       	cpc	r20, r24
    194e:	30 f4       	brcc	.+12     	; 0x195c <sqrt+0x40>
    1950:	62 1b       	sub	r22, r18
    1952:	73 0b       	sbc	r23, r19
    1954:	84 0b       	sbc	r24, r20
    1956:	20 29       	or	r18, r0
    1958:	31 29       	or	r19, r1
    195a:	4a 2b       	or	r20, r26
    195c:	a6 95       	lsr	r26
    195e:	17 94       	ror	r1
    1960:	07 94       	ror	r0
    1962:	20 25       	eor	r18, r0
    1964:	31 25       	eor	r19, r1
    1966:	4a 27       	eor	r20, r26
    1968:	58 f7       	brcc	.-42     	; 0x1940 <sqrt+0x24>
    196a:	66 0f       	add	r22, r22
    196c:	77 1f       	adc	r23, r23
    196e:	88 1f       	adc	r24, r24
    1970:	20 f0       	brcs	.+8      	; 0x197a <sqrt+0x5e>
    1972:	26 17       	cp	r18, r22
    1974:	37 07       	cpc	r19, r23
    1976:	48 07       	cpc	r20, r24
    1978:	30 f4       	brcc	.+12     	; 0x1986 <sqrt+0x6a>
    197a:	62 0b       	sbc	r22, r18
    197c:	73 0b       	sbc	r23, r19
    197e:	84 0b       	sbc	r24, r20
    1980:	20 0d       	add	r18, r0
    1982:	31 1d       	adc	r19, r1
    1984:	41 1d       	adc	r20, r1
    1986:	a0 95       	com	r26
    1988:	81 f7       	brne	.-32     	; 0x196a <sqrt+0x4e>
    198a:	b9 01       	movw	r22, r18
    198c:	84 2f       	mov	r24, r20
    198e:	91 58       	subi	r25, 0x81	; 129
    1990:	88 0f       	add	r24, r24
    1992:	96 95       	lsr	r25
    1994:	87 95       	ror	r24
    1996:	08 95       	ret

00001998 <__fp_mpack>:
    1998:	9f 3f       	cpi	r25, 0xFF	; 255
    199a:	31 f0       	breq	.+12     	; 0x19a8 <__fp_mpack_finite+0xc>

0000199c <__fp_mpack_finite>:
    199c:	91 50       	subi	r25, 0x01	; 1
    199e:	20 f4       	brcc	.+8      	; 0x19a8 <__fp_mpack_finite+0xc>
    19a0:	87 95       	ror	r24
    19a2:	77 95       	ror	r23
    19a4:	67 95       	ror	r22
    19a6:	b7 95       	ror	r27
    19a8:	88 0f       	add	r24, r24
    19aa:	91 1d       	adc	r25, r1
    19ac:	96 95       	lsr	r25
    19ae:	87 95       	ror	r24
    19b0:	97 f9       	bld	r25, 7
    19b2:	08 95       	ret

000019b4 <__fp_norm2>:
    19b4:	91 50       	subi	r25, 0x01	; 1
    19b6:	50 40       	sbci	r21, 0x00	; 0
    19b8:	66 0f       	add	r22, r22
    19ba:	77 1f       	adc	r23, r23
    19bc:	88 1f       	adc	r24, r24
    19be:	d2 f7       	brpl	.-12     	; 0x19b4 <__fp_norm2>
    19c0:	08 95       	ret

000019c2 <__moddi3>:
    19c2:	68 94       	set
    19c4:	01 c0       	rjmp	.+2      	; 0x19c8 <__divdi3_moddi3>

000019c6 <__divdi3>:
    19c6:	e8 94       	clt

000019c8 <__divdi3_moddi3>:
    19c8:	f9 2f       	mov	r31, r25
    19ca:	f1 2b       	or	r31, r17
    19cc:	0a f0       	brmi	.+2      	; 0x19d0 <__divdi3_moddi3+0x8>
    19ce:	27 c0       	rjmp	.+78     	; 0x1a1e <__udivdi3_umoddi3>
    19d0:	a0 e0       	ldi	r26, 0x00	; 0
    19d2:	b0 e0       	ldi	r27, 0x00	; 0
    19d4:	ed ee       	ldi	r30, 0xED	; 237
    19d6:	fc e0       	ldi	r31, 0x0C	; 12
    19d8:	93 c0       	rjmp	.+294    	; 0x1b00 <__prologue_saves__+0xc>
    19da:	09 2e       	mov	r0, r25
    19dc:	05 94       	asr	r0
    19de:	1a f4       	brpl	.+6      	; 0x19e6 <__divdi3_moddi3+0x1e>
    19e0:	79 d0       	rcall	.+242    	; 0x1ad4 <__negdi2>
    19e2:	11 23       	and	r17, r17
    19e4:	92 f4       	brpl	.+36     	; 0x1a0a <__divdi3_moddi3+0x42>
    19e6:	f0 e8       	ldi	r31, 0x80	; 128
    19e8:	0f 26       	eor	r0, r31
    19ea:	ff ef       	ldi	r31, 0xFF	; 255
    19ec:	e0 94       	com	r14
    19ee:	f0 94       	com	r15
    19f0:	00 95       	com	r16
    19f2:	10 95       	com	r17
    19f4:	b0 94       	com	r11
    19f6:	c0 94       	com	r12
    19f8:	d0 94       	com	r13
    19fa:	a1 94       	neg	r10
    19fc:	bf 0a       	sbc	r11, r31
    19fe:	cf 0a       	sbc	r12, r31
    1a00:	df 0a       	sbc	r13, r31
    1a02:	ef 0a       	sbc	r14, r31
    1a04:	ff 0a       	sbc	r15, r31
    1a06:	0f 0b       	sbc	r16, r31
    1a08:	1f 0b       	sbc	r17, r31
    1a0a:	13 d0       	rcall	.+38     	; 0x1a32 <__udivmod64>
    1a0c:	07 fc       	sbrc	r0, 7
    1a0e:	62 d0       	rcall	.+196    	; 0x1ad4 <__negdi2>
    1a10:	cd b7       	in	r28, 0x3d	; 61
    1a12:	de b7       	in	r29, 0x3e	; 62
    1a14:	ec e0       	ldi	r30, 0x0C	; 12
    1a16:	90 c0       	rjmp	.+288    	; 0x1b38 <__epilogue_restores__+0xc>

00001a18 <__umoddi3>:
    1a18:	68 94       	set
    1a1a:	01 c0       	rjmp	.+2      	; 0x1a1e <__udivdi3_umoddi3>

00001a1c <__udivdi3>:
    1a1c:	e8 94       	clt

00001a1e <__udivdi3_umoddi3>:
    1a1e:	8f 92       	push	r8
    1a20:	9f 92       	push	r9
    1a22:	cf 93       	push	r28
    1a24:	df 93       	push	r29
    1a26:	05 d0       	rcall	.+10     	; 0x1a32 <__udivmod64>
    1a28:	df 91       	pop	r29
    1a2a:	cf 91       	pop	r28
    1a2c:	9f 90       	pop	r9
    1a2e:	8f 90       	pop	r8
    1a30:	08 95       	ret

00001a32 <__udivmod64>:
    1a32:	88 24       	eor	r8, r8
    1a34:	99 24       	eor	r9, r9
    1a36:	f4 01       	movw	r30, r8
    1a38:	e4 01       	movw	r28, r8
    1a3a:	b0 e4       	ldi	r27, 0x40	; 64
    1a3c:	9f 93       	push	r25
    1a3e:	aa 27       	eor	r26, r26
    1a40:	9a 15       	cp	r25, r10
    1a42:	8b 04       	cpc	r8, r11
    1a44:	9c 04       	cpc	r9, r12
    1a46:	ed 05       	cpc	r30, r13
    1a48:	fe 05       	cpc	r31, r14
    1a4a:	cf 05       	cpc	r28, r15
    1a4c:	d0 07       	cpc	r29, r16
    1a4e:	a1 07       	cpc	r26, r17
    1a50:	98 f4       	brcc	.+38     	; 0x1a78 <__udivmod64+0x46>
    1a52:	ad 2f       	mov	r26, r29
    1a54:	dc 2f       	mov	r29, r28
    1a56:	cf 2f       	mov	r28, r31
    1a58:	fe 2f       	mov	r31, r30
    1a5a:	e9 2d       	mov	r30, r9
    1a5c:	98 2c       	mov	r9, r8
    1a5e:	89 2e       	mov	r8, r25
    1a60:	98 2f       	mov	r25, r24
    1a62:	87 2f       	mov	r24, r23
    1a64:	76 2f       	mov	r23, r22
    1a66:	65 2f       	mov	r22, r21
    1a68:	54 2f       	mov	r21, r20
    1a6a:	43 2f       	mov	r20, r19
    1a6c:	32 2f       	mov	r19, r18
    1a6e:	22 27       	eor	r18, r18
    1a70:	b8 50       	subi	r27, 0x08	; 8
    1a72:	31 f7       	brne	.-52     	; 0x1a40 <__udivmod64+0xe>
    1a74:	bf 91       	pop	r27
    1a76:	27 c0       	rjmp	.+78     	; 0x1ac6 <__udivmod64+0x94>
    1a78:	1b 2e       	mov	r1, r27
    1a7a:	bf 91       	pop	r27
    1a7c:	bb 27       	eor	r27, r27
    1a7e:	22 0f       	add	r18, r18
    1a80:	33 1f       	adc	r19, r19
    1a82:	44 1f       	adc	r20, r20
    1a84:	55 1f       	adc	r21, r21
    1a86:	66 1f       	adc	r22, r22
    1a88:	77 1f       	adc	r23, r23
    1a8a:	88 1f       	adc	r24, r24
    1a8c:	99 1f       	adc	r25, r25
    1a8e:	88 1c       	adc	r8, r8
    1a90:	99 1c       	adc	r9, r9
    1a92:	ee 1f       	adc	r30, r30
    1a94:	ff 1f       	adc	r31, r31
    1a96:	cc 1f       	adc	r28, r28
    1a98:	dd 1f       	adc	r29, r29
    1a9a:	aa 1f       	adc	r26, r26
    1a9c:	bb 1f       	adc	r27, r27
    1a9e:	8a 14       	cp	r8, r10
    1aa0:	9b 04       	cpc	r9, r11
    1aa2:	ec 05       	cpc	r30, r12
    1aa4:	fd 05       	cpc	r31, r13
    1aa6:	ce 05       	cpc	r28, r14
    1aa8:	df 05       	cpc	r29, r15
    1aaa:	a0 07       	cpc	r26, r16
    1aac:	b1 07       	cpc	r27, r17
    1aae:	48 f0       	brcs	.+18     	; 0x1ac2 <__udivmod64+0x90>
    1ab0:	8a 18       	sub	r8, r10
    1ab2:	9b 08       	sbc	r9, r11
    1ab4:	ec 09       	sbc	r30, r12
    1ab6:	fd 09       	sbc	r31, r13
    1ab8:	ce 09       	sbc	r28, r14
    1aba:	df 09       	sbc	r29, r15
    1abc:	a0 0b       	sbc	r26, r16
    1abe:	b1 0b       	sbc	r27, r17
    1ac0:	21 60       	ori	r18, 0x01	; 1
    1ac2:	1a 94       	dec	r1
    1ac4:	e1 f6       	brne	.-72     	; 0x1a7e <__udivmod64+0x4c>
    1ac6:	2e f4       	brtc	.+10     	; 0x1ad2 <__udivmod64+0xa0>
    1ac8:	94 01       	movw	r18, r8
    1aca:	af 01       	movw	r20, r30
    1acc:	be 01       	movw	r22, r28
    1ace:	cd 01       	movw	r24, r26
    1ad0:	00 0c       	add	r0, r0
    1ad2:	08 95       	ret

00001ad4 <__negdi2>:
    1ad4:	60 95       	com	r22
    1ad6:	70 95       	com	r23
    1ad8:	80 95       	com	r24
    1ada:	90 95       	com	r25
    1adc:	30 95       	com	r19
    1ade:	40 95       	com	r20
    1ae0:	50 95       	com	r21
    1ae2:	21 95       	neg	r18
    1ae4:	3f 4f       	sbci	r19, 0xFF	; 255
    1ae6:	4f 4f       	sbci	r20, 0xFF	; 255
    1ae8:	5f 4f       	sbci	r21, 0xFF	; 255
    1aea:	6f 4f       	sbci	r22, 0xFF	; 255
    1aec:	7f 4f       	sbci	r23, 0xFF	; 255
    1aee:	8f 4f       	sbci	r24, 0xFF	; 255
    1af0:	9f 4f       	sbci	r25, 0xFF	; 255
    1af2:	08 95       	ret

00001af4 <__prologue_saves__>:
    1af4:	2f 92       	push	r2
    1af6:	3f 92       	push	r3
    1af8:	4f 92       	push	r4
    1afa:	5f 92       	push	r5
    1afc:	6f 92       	push	r6
    1afe:	7f 92       	push	r7
    1b00:	8f 92       	push	r8
    1b02:	9f 92       	push	r9
    1b04:	af 92       	push	r10
    1b06:	bf 92       	push	r11
    1b08:	cf 92       	push	r12
    1b0a:	df 92       	push	r13
    1b0c:	ef 92       	push	r14
    1b0e:	ff 92       	push	r15
    1b10:	0f 93       	push	r16
    1b12:	1f 93       	push	r17
    1b14:	cf 93       	push	r28
    1b16:	df 93       	push	r29
    1b18:	cd b7       	in	r28, 0x3d	; 61
    1b1a:	de b7       	in	r29, 0x3e	; 62
    1b1c:	ca 1b       	sub	r28, r26
    1b1e:	db 0b       	sbc	r29, r27
    1b20:	0f b6       	in	r0, 0x3f	; 63
    1b22:	f8 94       	cli
    1b24:	de bf       	out	0x3e, r29	; 62
    1b26:	0f be       	out	0x3f, r0	; 63
    1b28:	cd bf       	out	0x3d, r28	; 61
    1b2a:	19 94       	eijmp

00001b2c <__epilogue_restores__>:
    1b2c:	2a 88       	ldd	r2, Y+18	; 0x12
    1b2e:	39 88       	ldd	r3, Y+17	; 0x11
    1b30:	48 88       	ldd	r4, Y+16	; 0x10
    1b32:	5f 84       	ldd	r5, Y+15	; 0x0f
    1b34:	6e 84       	ldd	r6, Y+14	; 0x0e
    1b36:	7d 84       	ldd	r7, Y+13	; 0x0d
    1b38:	8c 84       	ldd	r8, Y+12	; 0x0c
    1b3a:	9b 84       	ldd	r9, Y+11	; 0x0b
    1b3c:	aa 84       	ldd	r10, Y+10	; 0x0a
    1b3e:	b9 84       	ldd	r11, Y+9	; 0x09
    1b40:	c8 84       	ldd	r12, Y+8	; 0x08
    1b42:	df 80       	ldd	r13, Y+7	; 0x07
    1b44:	ee 80       	ldd	r14, Y+6	; 0x06
    1b46:	fd 80       	ldd	r15, Y+5	; 0x05
    1b48:	0c 81       	ldd	r16, Y+4	; 0x04
    1b4a:	1b 81       	ldd	r17, Y+3	; 0x03
    1b4c:	aa 81       	ldd	r26, Y+2	; 0x02
    1b4e:	b9 81       	ldd	r27, Y+1	; 0x01
    1b50:	ce 0f       	add	r28, r30
    1b52:	d1 1d       	adc	r29, r1
    1b54:	0f b6       	in	r0, 0x3f	; 63
    1b56:	f8 94       	cli
    1b58:	de bf       	out	0x3e, r29	; 62
    1b5a:	0f be       	out	0x3f, r0	; 63
    1b5c:	cd bf       	out	0x3d, r28	; 61
    1b5e:	ed 01       	movw	r28, r26
    1b60:	08 95       	ret

00001b62 <__cmpdi2_s8>:
    1b62:	00 24       	eor	r0, r0
    1b64:	a7 fd       	sbrc	r26, 7
    1b66:	00 94       	com	r0
    1b68:	2a 17       	cp	r18, r26
    1b6a:	30 05       	cpc	r19, r0
    1b6c:	40 05       	cpc	r20, r0
    1b6e:	50 05       	cpc	r21, r0
    1b70:	60 05       	cpc	r22, r0
    1b72:	70 05       	cpc	r23, r0
    1b74:	80 05       	cpc	r24, r0
    1b76:	90 05       	cpc	r25, r0
    1b78:	08 95       	ret

00001b7a <__itoa_ncheck>:
    1b7a:	bb 27       	eor	r27, r27
    1b7c:	4a 30       	cpi	r20, 0x0A	; 10
    1b7e:	31 f4       	brne	.+12     	; 0x1b8c <__itoa_ncheck+0x12>
    1b80:	99 23       	and	r25, r25
    1b82:	22 f4       	brpl	.+8      	; 0x1b8c <__itoa_ncheck+0x12>
    1b84:	bd e2       	ldi	r27, 0x2D	; 45
    1b86:	90 95       	com	r25
    1b88:	81 95       	neg	r24
    1b8a:	9f 4f       	sbci	r25, 0xFF	; 255
    1b8c:	01 c0       	rjmp	.+2      	; 0x1b90 <__utoa_common>

00001b8e <__utoa_ncheck>:
    1b8e:	bb 27       	eor	r27, r27

00001b90 <__utoa_common>:
    1b90:	fb 01       	movw	r30, r22
    1b92:	55 27       	eor	r21, r21
    1b94:	aa 27       	eor	r26, r26
    1b96:	88 0f       	add	r24, r24
    1b98:	99 1f       	adc	r25, r25
    1b9a:	aa 1f       	adc	r26, r26
    1b9c:	a4 17       	cp	r26, r20
    1b9e:	10 f0       	brcs	.+4      	; 0x1ba4 <__utoa_common+0x14>
    1ba0:	a4 1b       	sub	r26, r20
    1ba2:	83 95       	inc	r24
    1ba4:	50 51       	subi	r21, 0x10	; 16
    1ba6:	b9 f7       	brne	.-18     	; 0x1b96 <__utoa_common+0x6>
    1ba8:	a0 5d       	subi	r26, 0xD0	; 208
    1baa:	aa 33       	cpi	r26, 0x3A	; 58
    1bac:	08 f0       	brcs	.+2      	; 0x1bb0 <__utoa_common+0x20>
    1bae:	a9 5d       	subi	r26, 0xD9	; 217
    1bb0:	a1 93       	st	Z+, r26
    1bb2:	00 97       	sbiw	r24, 0x00	; 0
    1bb4:	79 f7       	brne	.-34     	; 0x1b94 <__utoa_common+0x4>
    1bb6:	b1 11       	cpse	r27, r1
    1bb8:	b1 93       	st	Z+, r27
    1bba:	11 92       	st	Z+, r1
    1bbc:	cb 01       	movw	r24, r22
    1bbe:	00 c0       	rjmp	.+0      	; 0x1bc0 <strrev>

00001bc0 <strrev>:
    1bc0:	dc 01       	movw	r26, r24
    1bc2:	fc 01       	movw	r30, r24
    1bc4:	67 2f       	mov	r22, r23
    1bc6:	71 91       	ld	r23, Z+
    1bc8:	77 23       	and	r23, r23
    1bca:	e1 f7       	brne	.-8      	; 0x1bc4 <strrev+0x4>
    1bcc:	32 97       	sbiw	r30, 0x02	; 2
    1bce:	04 c0       	rjmp	.+8      	; 0x1bd8 <strrev+0x18>
    1bd0:	7c 91       	ld	r23, X
    1bd2:	6d 93       	st	X+, r22
    1bd4:	70 83       	st	Z, r23
    1bd6:	62 91       	ld	r22, -Z
    1bd8:	ae 17       	cp	r26, r30
    1bda:	bf 07       	cpc	r27, r31
    1bdc:	c8 f3       	brcs	.-14     	; 0x1bd0 <strrev+0x10>
    1bde:	08 95       	ret

00001be0 <_exit>:
    1be0:	f8 94       	cli

00001be2 <__stop_program>:
    1be2:	ff cf       	rjmp	.-2      	; 0x1be2 <__stop_program>
