---
structs:
  dma0:
    description: DMA
    instances:
      - name: DMA0
        address: '0x40070000'
    fields:
      - name: CR
        type: uint32_t
        expected_size: 4
        expected_offset: 0
        description: (read-write) Control
        fields:
          - name: ACTIVE
            description: eDMA Active Status
            index: 31
            width: 1
            read: true
            write: false
          - name: VERSION
            description: eDMA version number
            index: 24
            width: 7
            read: true
            write: false
          - name: CX
            description: Cancel Transfer
            index: 17
            width: 1
            read: true
            write: true
          - name: ECX
            description: Error Cancel Transfer
            index: 16
            width: 1
            read: true
            write: true
          - name: GRP1PRI
            description: Channel Group 1 Priority
            index: 10
            width: 1
            read: true
            write: true
          - name: GRP0PRI
            description: Channel Group 0 Priority
            index: 8
            width: 1
            read: true
            write: true
          - name: EMLM
            description: Enable Minor Loop Mapping
            index: 7
            width: 1
            read: true
            write: true
          - name: CLM
            description: Continuous Link Mode
            index: 6
            width: 1
            read: true
            write: true
          - name: HALT
            description: Halt eDMA Operations
            index: 5
            width: 1
            read: true
            write: true
          - name: HOE
            description: Halt On Error
            index: 4
            width: 1
            read: true
            write: true
          - name: ERGA
            description: Enable Round Robin Group Arbitration
            index: 3
            width: 1
            read: true
            write: true
          - name: ERCA
            description: Enable Round Robin Channel Arbitration
            index: 2
            width: 1
            read: true
            write: true
          - name: EDBG
            description: Enable Debug
            index: 1
            width: 1
            read: true
            write: true
      - name: ES
        type: uint32_t
        expected_size: 4
        expected_offset: 4
        description: (read-write) Error Status
        fields:
          - name: VLD
            description: Logical OR of all ERR status fields
            index: 31
            width: 1
            read: true
            write: false
          - name: ECX
            description: Transfer Canceled
            index: 16
            width: 1
            read: true
            write: false
          - name: GPE
            description: Group Priority Error
            index: 15
            width: 1
            read: true
            write: false
          - name: CPE
            description: Channel Priority Error
            index: 14
            width: 1
            read: true
            write: false
          - name: ERRCHN
            description: Error Channel Number or Canceled Channel Number
            index: 8
            width: 5
            read: true
            write: false
          - name: SAE
            description: Source Address Error
            index: 7
            width: 1
            read: true
            write: false
          - name: SOE
            description: Source Offset Error
            index: 6
            width: 1
            read: true
            write: false
          - name: DAE
            description: Destination Address Error
            index: 5
            width: 1
            read: true
            write: false
          - name: DOE
            description: Destination Offset Error
            index: 4
            width: 1
            read: true
            write: false
          - name: NCE
            description: NBYTES/CITER Configuration Error
            index: 3
            width: 1
            read: true
            write: false
          - name: SGE
            description: Scatter/Gather Configuration Error
            index: 2
            width: 1
            read: true
            write: false
          - name: SBE
            description: Source Bus Error
            index: 1
            width: 1
            read: true
            write: false
          - name: DBE
            description: Destination Bus Error
            index: 0
            width: 1
            read: true
            write: false
      - name: ERQ
        type: uint32_t
        expected_size: 4
        expected_offset: 12
        description: (read-write) Enable Request
        fields:
          - name: ERQ31
            description: Enable DMA Request 31
            index: 31
            width: 1
            read: true
            write: true
          - name: ERQ30
            description: Enable DMA Request 30
            index: 30
            width: 1
            read: true
            write: true
          - name: ERQ29
            description: Enable DMA Request 29
            index: 29
            width: 1
            read: true
            write: true
          - name: ERQ28
            description: Enable DMA Request 28
            index: 28
            width: 1
            read: true
            write: true
          - name: ERQ27
            description: Enable DMA Request 27
            index: 27
            width: 1
            read: true
            write: true
          - name: ERQ26
            description: Enable DMA Request 26
            index: 26
            width: 1
            read: true
            write: true
          - name: ERQ25
            description: Enable DMA Request 25
            index: 25
            width: 1
            read: true
            write: true
          - name: ERQ24
            description: Enable DMA Request 24
            index: 24
            width: 1
            read: true
            write: true
          - name: ERQ23
            description: Enable DMA Request 23
            index: 23
            width: 1
            read: true
            write: true
          - name: ERQ22
            description: Enable DMA Request 22
            index: 22
            width: 1
            read: true
            write: true
          - name: ERQ21
            description: Enable DMA Request 21
            index: 21
            width: 1
            read: true
            write: true
          - name: ERQ20
            description: Enable DMA Request 20
            index: 20
            width: 1
            read: true
            write: true
          - name: ERQ19
            description: Enable DMA Request 19
            index: 19
            width: 1
            read: true
            write: true
          - name: ERQ18
            description: Enable DMA Request 18
            index: 18
            width: 1
            read: true
            write: true
          - name: ERQ17
            description: Enable DMA Request 17
            index: 17
            width: 1
            read: true
            write: true
          - name: ERQ16
            description: Enable DMA Request 16
            index: 16
            width: 1
            read: true
            write: true
          - name: ERQ15
            description: Enable DMA Request 15
            index: 15
            width: 1
            read: true
            write: true
          - name: ERQ14
            description: Enable DMA Request 14
            index: 14
            width: 1
            read: true
            write: true
          - name: ERQ13
            description: Enable DMA Request 13
            index: 13
            width: 1
            read: true
            write: true
          - name: ERQ12
            description: Enable DMA Request 12
            index: 12
            width: 1
            read: true
            write: true
          - name: ERQ11
            description: Enable DMA Request 11
            index: 11
            width: 1
            read: true
            write: true
          - name: ERQ10
            description: Enable DMA Request 10
            index: 10
            width: 1
            read: true
            write: true
          - name: ERQ9
            description: Enable DMA Request 9
            index: 9
            width: 1
            read: true
            write: true
          - name: ERQ8
            description: Enable DMA Request 8
            index: 8
            width: 1
            read: true
            write: true
          - name: ERQ7
            description: Enable DMA Request 7
            index: 7
            width: 1
            read: true
            write: true
          - name: ERQ6
            description: Enable DMA Request 6
            index: 6
            width: 1
            read: true
            write: true
          - name: ERQ5
            description: Enable DMA Request 5
            index: 5
            width: 1
            read: true
            write: true
          - name: ERQ4
            description: Enable DMA Request 4
            index: 4
            width: 1
            read: true
            write: true
          - name: ERQ3
            description: Enable DMA Request 3
            index: 3
            width: 1
            read: true
            write: true
          - name: ERQ2
            description: Enable DMA Request 2
            index: 2
            width: 1
            read: true
            write: true
          - name: ERQ1
            description: Enable DMA Request 1
            index: 1
            width: 1
            read: true
            write: true
          - name: ERQ0
            description: Enable DMA Request 0
            index: 0
            width: 1
            read: true
            write: true
      - name: EEI
        type: uint32_t
        expected_size: 4
        expected_offset: 20
        description: (read-write) Enable Error Interrupt
        fields:
          - name: EEI31
            description: Enable Error Interrupt 31
            index: 31
            width: 1
            read: true
            write: true
          - name: EEI30
            description: Enable Error Interrupt 30
            index: 30
            width: 1
            read: true
            write: true
          - name: EEI29
            description: Enable Error Interrupt 29
            index: 29
            width: 1
            read: true
            write: true
          - name: EEI28
            description: Enable Error Interrupt 28
            index: 28
            width: 1
            read: true
            write: true
          - name: EEI27
            description: Enable Error Interrupt 27
            index: 27
            width: 1
            read: true
            write: true
          - name: EEI26
            description: Enable Error Interrupt 26
            index: 26
            width: 1
            read: true
            write: true
          - name: EEI25
            description: Enable Error Interrupt 25
            index: 25
            width: 1
            read: true
            write: true
          - name: EEI24
            description: Enable Error Interrupt 24
            index: 24
            width: 1
            read: true
            write: true
          - name: EEI23
            description: Enable Error Interrupt 23
            index: 23
            width: 1
            read: true
            write: true
          - name: EEI22
            description: Enable Error Interrupt 22
            index: 22
            width: 1
            read: true
            write: true
          - name: EEI21
            description: Enable Error Interrupt 21
            index: 21
            width: 1
            read: true
            write: true
          - name: EEI20
            description: Enable Error Interrupt 20
            index: 20
            width: 1
            read: true
            write: true
          - name: EEI19
            description: Enable Error Interrupt 19
            index: 19
            width: 1
            read: true
            write: true
          - name: EEI18
            description: Enable Error Interrupt 18
            index: 18
            width: 1
            read: true
            write: true
          - name: EEI17
            description: Enable Error Interrupt 17
            index: 17
            width: 1
            read: true
            write: true
          - name: EEI16
            description: Enable Error Interrupt 16
            index: 16
            width: 1
            read: true
            write: true
          - name: EEI15
            description: Enable Error Interrupt 15
            index: 15
            width: 1
            read: true
            write: true
          - name: EEI14
            description: Enable Error Interrupt 14
            index: 14
            width: 1
            read: true
            write: true
          - name: EEI13
            description: Enable Error Interrupt 13
            index: 13
            width: 1
            read: true
            write: true
          - name: EEI12
            description: Enable Error Interrupt 12
            index: 12
            width: 1
            read: true
            write: true
          - name: EEI11
            description: Enable Error Interrupt 11
            index: 11
            width: 1
            read: true
            write: true
          - name: EEI10
            description: Enable Error Interrupt 10
            index: 10
            width: 1
            read: true
            write: true
          - name: EEI9
            description: Enable Error Interrupt 9
            index: 9
            width: 1
            read: true
            write: true
          - name: EEI8
            description: Enable Error Interrupt 8
            index: 8
            width: 1
            read: true
            write: true
          - name: EEI7
            description: Enable Error Interrupt 7
            index: 7
            width: 1
            read: true
            write: true
          - name: EEI6
            description: Enable Error Interrupt 6
            index: 6
            width: 1
            read: true
            write: true
          - name: EEI5
            description: Enable Error Interrupt 5
            index: 5
            width: 1
            read: true
            write: true
          - name: EEI4
            description: Enable Error Interrupt 4
            index: 4
            width: 1
            read: true
            write: true
          - name: EEI3
            description: Enable Error Interrupt 3
            index: 3
            width: 1
            read: true
            write: true
          - name: EEI2
            description: Enable Error Interrupt 2
            index: 2
            width: 1
            read: true
            write: true
          - name: EEI1
            description: Enable Error Interrupt 1
            index: 1
            width: 1
            read: true
            write: true
          - name: EEI0
            description: Enable Error Interrupt 0
            index: 0
            width: 1
            read: true
            write: true
      - name: CEEI
        type: uint8_t
        expected_size: 1
        expected_offset: 24
        description: (read-write) Clear Enable Error Interrupt
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: CAEE
            description: Clear All Enable Error Interrupts
            index: 6
            width: 1
            read: true
            write: true
          - name: CEEI
            description: Clear Enable Error Interrupt
            index: 0
            width: 5
            read: true
            write: true
      - name: SEEI
        type: uint8_t
        expected_size: 1
        expected_offset: 25
        description: (read-write) Set Enable Error Interrupt
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: SAEE
            description: Set All Enable Error Interrupts
            index: 6
            width: 1
            read: true
            write: true
          - name: SEEI
            description: Set Enable Error Interrupt
            index: 0
            width: 5
            read: true
            write: true
      - name: CERQ
        type: uint8_t
        expected_size: 1
        expected_offset: 26
        description: (read-write) Clear Enable Request
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: CAER
            description: Clear All Enable Requests
            index: 6
            width: 1
            read: true
            write: true
          - name: CERQ
            description: Clear Enable Request
            index: 0
            width: 5
            read: true
            write: true
      - name: SERQ
        type: uint8_t
        expected_size: 1
        expected_offset: 27
        description: (read-write) Set Enable Request
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: SAER
            description: Set All Enable Requests
            index: 6
            width: 1
            read: true
            write: true
          - name: SERQ
            description: Set Enable Request
            index: 0
            width: 5
            read: true
            write: true
      - name: CDNE
        type: uint8_t
        expected_size: 1
        expected_offset: 28
        description: (read-write) Clear DONE Status Bit
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: CADN
            description: Clears All DONE fields
            index: 6
            width: 1
            read: true
            write: true
          - name: CDNE
            description: Clear DONE field
            index: 0
            width: 5
            read: true
            write: true
      - name: SSRT
        type: uint8_t
        expected_size: 1
        expected_offset: 29
        description: (read-write) Set START Bit
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: SAST
            description: Set All START fields (activates all channels)
            index: 6
            width: 1
            read: true
            write: true
          - name: SSRT
            description: Set START field
            index: 0
            width: 5
            read: true
            write: true
      - name: CERR
        type: uint8_t
        expected_size: 1
        expected_offset: 30
        description: (read-write) Clear Error
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: CAEI
            description: Clear All Error Indicators
            index: 6
            width: 1
            read: true
            write: true
          - name: CERR
            description: Clear Error Indicator
            index: 0
            width: 5
            read: true
            write: true
      - name: CINT
        type: uint8_t
        expected_size: 1
        expected_offset: 31
        description: (read-write) Clear Interrupt Request
        fields:
          - name: NOP
            description: No Op Enable
            index: 7
            width: 1
            read: true
            write: true
          - name: CAIR
            description: Clear All Interrupt Requests
            index: 6
            width: 1
            read: true
            write: true
          - name: CINT
            description: Clear Interrupt Request
            index: 0
            width: 5
            read: true
            write: true
      - name: INT
        type: uint32_t
        expected_size: 4
        expected_offset: 36
        description: (read-write) Interrupt Request
        fields:
          - name: INT31
            description: Interrupt Request 31
            index: 31
            width: 1
            read: true
            write: true
          - name: INT30
            description: Interrupt Request 30
            index: 30
            width: 1
            read: true
            write: true
          - name: INT29
            description: Interrupt Request 29
            index: 29
            width: 1
            read: true
            write: true
          - name: INT28
            description: Interrupt Request 28
            index: 28
            width: 1
            read: true
            write: true
          - name: INT27
            description: Interrupt Request 27
            index: 27
            width: 1
            read: true
            write: true
          - name: INT26
            description: Interrupt Request 26
            index: 26
            width: 1
            read: true
            write: true
          - name: INT25
            description: Interrupt Request 25
            index: 25
            width: 1
            read: true
            write: true
          - name: INT24
            description: Interrupt Request 24
            index: 24
            width: 1
            read: true
            write: true
          - name: INT23
            description: Interrupt Request 23
            index: 23
            width: 1
            read: true
            write: true
          - name: INT22
            description: Interrupt Request 22
            index: 22
            width: 1
            read: true
            write: true
          - name: INT21
            description: Interrupt Request 21
            index: 21
            width: 1
            read: true
            write: true
          - name: INT20
            description: Interrupt Request 20
            index: 20
            width: 1
            read: true
            write: true
          - name: INT19
            description: Interrupt Request 19
            index: 19
            width: 1
            read: true
            write: true
          - name: INT18
            description: Interrupt Request 18
            index: 18
            width: 1
            read: true
            write: true
          - name: INT17
            description: Interrupt Request 17
            index: 17
            width: 1
            read: true
            write: true
          - name: INT16
            description: Interrupt Request 16
            index: 16
            width: 1
            read: true
            write: true
          - name: INT15
            description: Interrupt Request 15
            index: 15
            width: 1
            read: true
            write: true
          - name: INT14
            description: Interrupt Request 14
            index: 14
            width: 1
            read: true
            write: true
          - name: INT13
            description: Interrupt Request 13
            index: 13
            width: 1
            read: true
            write: true
          - name: INT12
            description: Interrupt Request 12
            index: 12
            width: 1
            read: true
            write: true
          - name: INT11
            description: Interrupt Request 11
            index: 11
            width: 1
            read: true
            write: true
          - name: INT10
            description: Interrupt Request 10
            index: 10
            width: 1
            read: true
            write: true
          - name: INT9
            description: Interrupt Request 9
            index: 9
            width: 1
            read: true
            write: true
          - name: INT8
            description: Interrupt Request 8
            index: 8
            width: 1
            read: true
            write: true
          - name: INT7
            description: Interrupt Request 7
            index: 7
            width: 1
            read: true
            write: true
          - name: INT6
            description: Interrupt Request 6
            index: 6
            width: 1
            read: true
            write: true
          - name: INT5
            description: Interrupt Request 5
            index: 5
            width: 1
            read: true
            write: true
          - name: INT4
            description: Interrupt Request 4
            index: 4
            width: 1
            read: true
            write: true
          - name: INT3
            description: Interrupt Request 3
            index: 3
            width: 1
            read: true
            write: true
          - name: INT2
            description: Interrupt Request 2
            index: 2
            width: 1
            read: true
            write: true
          - name: INT1
            description: Interrupt Request 1
            index: 1
            width: 1
            read: true
            write: true
          - name: INT0
            description: Interrupt Request 0
            index: 0
            width: 1
            read: true
            write: true
      - name: ERR
        type: uint32_t
        expected_size: 4
        expected_offset: 44
        description: (read-write) Error
        fields:
          - name: ERR31
            description: Error In Channel 31
            index: 31
            width: 1
            read: true
            write: true
          - name: ERR30
            description: Error In Channel 30
            index: 30
            width: 1
            read: true
            write: true
          - name: ERR29
            description: Error In Channel 29
            index: 29
            width: 1
            read: true
            write: true
          - name: ERR28
            description: Error In Channel 28
            index: 28
            width: 1
            read: true
            write: true
          - name: ERR27
            description: Error In Channel 27
            index: 27
            width: 1
            read: true
            write: true
          - name: ERR26
            description: Error In Channel 26
            index: 26
            width: 1
            read: true
            write: true
          - name: ERR25
            description: Error In Channel 25
            index: 25
            width: 1
            read: true
            write: true
          - name: ERR24
            description: Error In Channel 24
            index: 24
            width: 1
            read: true
            write: true
          - name: ERR23
            description: Error In Channel 23
            index: 23
            width: 1
            read: true
            write: true
          - name: ERR22
            description: Error In Channel 22
            index: 22
            width: 1
            read: true
            write: true
          - name: ERR21
            description: Error In Channel 21
            index: 21
            width: 1
            read: true
            write: true
          - name: ERR20
            description: Error In Channel 20
            index: 20
            width: 1
            read: true
            write: true
          - name: ERR19
            description: Error In Channel 19
            index: 19
            width: 1
            read: true
            write: true
          - name: ERR18
            description: Error In Channel 18
            index: 18
            width: 1
            read: true
            write: true
          - name: ERR17
            description: Error In Channel 17
            index: 17
            width: 1
            read: true
            write: true
          - name: ERR16
            description: Error In Channel 16
            index: 16
            width: 1
            read: true
            write: true
          - name: ERR15
            description: Error In Channel 15
            index: 15
            width: 1
            read: true
            write: true
          - name: ERR14
            description: Error In Channel 14
            index: 14
            width: 1
            read: true
            write: true
          - name: ERR13
            description: Error In Channel 13
            index: 13
            width: 1
            read: true
            write: true
          - name: ERR12
            description: Error In Channel 12
            index: 12
            width: 1
            read: true
            write: true
          - name: ERR11
            description: Error In Channel 11
            index: 11
            width: 1
            read: true
            write: true
          - name: ERR10
            description: Error In Channel 10
            index: 10
            width: 1
            read: true
            write: true
          - name: ERR9
            description: Error In Channel 9
            index: 9
            width: 1
            read: true
            write: true
          - name: ERR8
            description: Error In Channel 8
            index: 8
            width: 1
            read: true
            write: true
          - name: ERR7
            description: Error In Channel 7
            index: 7
            width: 1
            read: true
            write: true
          - name: ERR6
            description: Error In Channel 6
            index: 6
            width: 1
            read: true
            write: true
          - name: ERR5
            description: Error In Channel 5
            index: 5
            width: 1
            read: true
            write: true
          - name: ERR4
            description: Error In Channel 4
            index: 4
            width: 1
            read: true
            write: true
          - name: ERR3
            description: Error In Channel 3
            index: 3
            width: 1
            read: true
            write: true
          - name: ERR2
            description: Error In Channel 2
            index: 2
            width: 1
            read: true
            write: true
          - name: ERR1
            description: Error In Channel 1
            index: 1
            width: 1
            read: true
            write: true
          - name: ERR0
            description: Error In Channel 0
            index: 0
            width: 1
            read: true
            write: true
      - name: HRS
        type: uint32_t
        expected_size: 4
        expected_offset: 52
        description: (read-write) Hardware Request Status
        fields:
          - name: HRS31
            description: Hardware Request Status Channel 31
            index: 31
            width: 1
            read: true
            write: false
          - name: HRS30
            description: Hardware Request Status Channel 30
            index: 30
            width: 1
            read: true
            write: false
          - name: HRS29
            description: Hardware Request Status Channel 29
            index: 29
            width: 1
            read: true
            write: false
          - name: HRS28
            description: Hardware Request Status Channel 28
            index: 28
            width: 1
            read: true
            write: false
          - name: HRS27
            description: Hardware Request Status Channel 27
            index: 27
            width: 1
            read: true
            write: false
          - name: HRS26
            description: Hardware Request Status Channel 26
            index: 26
            width: 1
            read: true
            write: false
          - name: HRS25
            description: Hardware Request Status Channel 25
            index: 25
            width: 1
            read: true
            write: false
          - name: HRS24
            description: Hardware Request Status Channel 24
            index: 24
            width: 1
            read: true
            write: false
          - name: HRS23
            description: Hardware Request Status Channel 23
            index: 23
            width: 1
            read: true
            write: false
          - name: HRS22
            description: Hardware Request Status Channel 22
            index: 22
            width: 1
            read: true
            write: false
          - name: HRS21
            description: Hardware Request Status Channel 21
            index: 21
            width: 1
            read: true
            write: false
          - name: HRS20
            description: Hardware Request Status Channel 20
            index: 20
            width: 1
            read: true
            write: false
          - name: HRS19
            description: Hardware Request Status Channel 19
            index: 19
            width: 1
            read: true
            write: false
          - name: HRS18
            description: Hardware Request Status Channel 18
            index: 18
            width: 1
            read: true
            write: false
          - name: HRS17
            description: Hardware Request Status Channel 17
            index: 17
            width: 1
            read: true
            write: false
          - name: HRS16
            description: Hardware Request Status Channel 16
            index: 16
            width: 1
            read: true
            write: false
          - name: HRS15
            description: Hardware Request Status Channel 15
            index: 15
            width: 1
            read: true
            write: false
          - name: HRS14
            description: Hardware Request Status Channel 14
            index: 14
            width: 1
            read: true
            write: false
          - name: HRS13
            description: Hardware Request Status Channel 13
            index: 13
            width: 1
            read: true
            write: false
          - name: HRS12
            description: Hardware Request Status Channel 12
            index: 12
            width: 1
            read: true
            write: false
          - name: HRS11
            description: Hardware Request Status Channel 11
            index: 11
            width: 1
            read: true
            write: false
          - name: HRS10
            description: Hardware Request Status Channel 10
            index: 10
            width: 1
            read: true
            write: false
          - name: HRS9
            description: Hardware Request Status Channel 9
            index: 9
            width: 1
            read: true
            write: false
          - name: HRS8
            description: Hardware Request Status Channel 8
            index: 8
            width: 1
            read: true
            write: false
          - name: HRS7
            description: Hardware Request Status Channel 7
            index: 7
            width: 1
            read: true
            write: false
          - name: HRS6
            description: Hardware Request Status Channel 6
            index: 6
            width: 1
            read: true
            write: false
          - name: HRS5
            description: Hardware Request Status Channel 5
            index: 5
            width: 1
            read: true
            write: false
          - name: HRS4
            description: Hardware Request Status Channel 4
            index: 4
            width: 1
            read: true
            write: false
          - name: HRS3
            description: Hardware Request Status Channel 3
            index: 3
            width: 1
            read: true
            write: false
          - name: HRS2
            description: Hardware Request Status Channel 2
            index: 2
            width: 1
            read: true
            write: false
          - name: HRS1
            description: Hardware Request Status Channel 1
            index: 1
            width: 1
            read: true
            write: false
          - name: HRS0
            description: Hardware Request Status Channel 0
            index: 0
            width: 1
            read: true
            write: false
      - name: EARS
        type: uint32_t
        expected_size: 4
        expected_offset: 68
        description: (read-write) Enable Asynchronous Request in Stop
        fields:
          - name: EDREQ_31
            description: Enable asynchronous DMA request in stop mode for channel
              31.
            index: 31
            width: 1
            read: true
            write: true
          - name: EDREQ_30
            description: Enable asynchronous DMA request in stop mode for channel
              30.
            index: 30
            width: 1
            read: true
            write: true
          - name: EDREQ_29
            description: Enable asynchronous DMA request in stop mode for channel
              29.
            index: 29
            width: 1
            read: true
            write: true
          - name: EDREQ_28
            description: Enable asynchronous DMA request in stop mode for channel
              28.
            index: 28
            width: 1
            read: true
            write: true
          - name: EDREQ_27
            description: Enable asynchronous DMA request in stop mode for channel
              27.
            index: 27
            width: 1
            read: true
            write: true
          - name: EDREQ_26
            description: Enable asynchronous DMA request in stop mode for channel
              26.
            index: 26
            width: 1
            read: true
            write: true
          - name: EDREQ_25
            description: Enable asynchronous DMA request in stop mode for channel
              25.
            index: 25
            width: 1
            read: true
            write: true
          - name: EDREQ_24
            description: Enable asynchronous DMA request in stop mode for channel
              24.
            index: 24
            width: 1
            read: true
            write: true
          - name: EDREQ_23
            description: Enable asynchronous DMA request in stop mode for channel
              23.
            index: 23
            width: 1
            read: true
            write: true
          - name: EDREQ_22
            description: Enable asynchronous DMA request in stop mode for channel
              22.
            index: 22
            width: 1
            read: true
            write: true
          - name: EDREQ_21
            description: Enable asynchronous DMA request in stop mode for channel
              21.
            index: 21
            width: 1
            read: true
            write: true
          - name: EDREQ_20
            description: Enable asynchronous DMA request in stop mode for channel
              20.
            index: 20
            width: 1
            read: true
            write: true
          - name: EDREQ_19
            description: Enable asynchronous DMA request in stop mode for channel
              19.
            index: 19
            width: 1
            read: true
            write: true
          - name: EDREQ_18
            description: Enable asynchronous DMA request in stop mode for channel
              18.
            index: 18
            width: 1
            read: true
            write: true
          - name: EDREQ_17
            description: Enable asynchronous DMA request in stop mode for channel
              17.
            index: 17
            width: 1
            read: true
            write: true
          - name: EDREQ_16
            description: Enable asynchronous DMA request in stop mode for channel
              16.
            index: 16
            width: 1
            read: true
            write: true
          - name: EDREQ_15
            description: Enable asynchronous DMA request in stop mode for channel
              15.
            index: 15
            width: 1
            read: true
            write: true
          - name: EDREQ_14
            description: Enable asynchronous DMA request in stop mode for channel
              14.
            index: 14
            width: 1
            read: true
            write: true
          - name: EDREQ_13
            description: Enable asynchronous DMA request in stop mode for channel
              13.
            index: 13
            width: 1
            read: true
            write: true
          - name: EDREQ_12
            description: Enable asynchronous DMA request in stop mode for channel
              12.
            index: 12
            width: 1
            read: true
            write: true
          - name: EDREQ_11
            description: Enable asynchronous DMA request in stop mode for channel
              11.
            index: 11
            width: 1
            read: true
            write: true
          - name: EDREQ_10
            description: Enable asynchronous DMA request in stop mode for channel
              10.
            index: 10
            width: 1
            read: true
            write: true
          - name: EDREQ_9
            description: Enable asynchronous DMA request in stop mode for channel
              9.
            index: 9
            width: 1
            read: true
            write: true
          - name: EDREQ_8
            description: Enable asynchronous DMA request in stop mode for channel
              8.
            index: 8
            width: 1
            read: true
            write: true
          - name: EDREQ_7
            description: Enable asynchronous DMA request in stop mode for channel
              7.
            index: 7
            width: 1
            read: true
            write: true
          - name: EDREQ_6
            description: Enable asynchronous DMA request in stop mode for channel
              6.
            index: 6
            width: 1
            read: true
            write: true
          - name: EDREQ_5
            description: Enable asynchronous DMA request in stop mode for channel
              5.
            index: 5
            width: 1
            read: true
            write: true
          - name: EDREQ_4
            description: Enable asynchronous DMA request in stop mode for channel
              4.
            index: 4
            width: 1
            read: true
            write: true
          - name: EDREQ_3
            description: Enable asynchronous DMA request in stop mode for channel
              3.
            index: 3
            width: 1
            read: true
            write: true
          - name: EDREQ_2
            description: Enable asynchronous DMA request in stop mode for channel
              2.
            index: 2
            width: 1
            read: true
            write: true
          - name: EDREQ_1
            description: Enable asynchronous DMA request in stop mode for channel
              1.
            index: 1
            width: 1
            read: true
            write: true
          - name: EDREQ_0
            description: Enable asynchronous DMA request in stop mode for channel
              0.
            index: 0
            width: 1
            read: true
            write: true
      - name: DCHPRI3
        type: uint8_t
        expected_size: 1
        expected_offset: 256
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI2
        type: uint8_t
        expected_size: 1
        expected_offset: 257
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI1
        type: uint8_t
        expected_size: 1
        expected_offset: 258
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI0
        type: uint8_t
        expected_size: 1
        expected_offset: 259
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI7
        type: uint8_t
        expected_size: 1
        expected_offset: 260
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI6
        type: uint8_t
        expected_size: 1
        expected_offset: 261
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI5
        type: uint8_t
        expected_size: 1
        expected_offset: 262
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI4
        type: uint8_t
        expected_size: 1
        expected_offset: 263
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI11
        type: uint8_t
        expected_size: 1
        expected_offset: 264
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI10
        type: uint8_t
        expected_size: 1
        expected_offset: 265
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI9
        type: uint8_t
        expected_size: 1
        expected_offset: 266
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI8
        type: uint8_t
        expected_size: 1
        expected_offset: 267
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI15
        type: uint8_t
        expected_size: 1
        expected_offset: 268
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI14
        type: uint8_t
        expected_size: 1
        expected_offset: 269
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI13
        type: uint8_t
        expected_size: 1
        expected_offset: 270
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI12
        type: uint8_t
        expected_size: 1
        expected_offset: 271
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI19
        type: uint8_t
        expected_size: 1
        expected_offset: 272
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI18
        type: uint8_t
        expected_size: 1
        expected_offset: 273
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI17
        type: uint8_t
        expected_size: 1
        expected_offset: 274
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI16
        type: uint8_t
        expected_size: 1
        expected_offset: 275
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI23
        type: uint8_t
        expected_size: 1
        expected_offset: 276
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI22
        type: uint8_t
        expected_size: 1
        expected_offset: 277
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI21
        type: uint8_t
        expected_size: 1
        expected_offset: 278
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI20
        type: uint8_t
        expected_size: 1
        expected_offset: 279
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI27
        type: uint8_t
        expected_size: 1
        expected_offset: 280
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI26
        type: uint8_t
        expected_size: 1
        expected_offset: 281
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI25
        type: uint8_t
        expected_size: 1
        expected_offset: 282
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI24
        type: uint8_t
        expected_size: 1
        expected_offset: 283
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI31
        type: uint8_t
        expected_size: 1
        expected_offset: 284
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI30
        type: uint8_t
        expected_size: 1
        expected_offset: 285
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI29
        type: uint8_t
        expected_size: 1
        expected_offset: 286
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: DCHPRI28
        type: uint8_t
        expected_size: 1
        expected_offset: 287
        description: (read-write) Channel Priority
        fields:
          - name: ECP
            description: Enable Channel Preemption. This field resets to 0.
            index: 7
            width: 1
            read: true
            write: true
          - name: DPA
            description: Disable Preempt Ability. This field resets to 0.
            index: 6
            width: 1
            read: true
            write: true
          - name: GRPPRI
            description: Channel n Current Group Priority
            index: 4
            width: 2
            read: true
            write: false
          - name: CHPRI
            description: Channel n Arbitration Priority
            index: 0
            width: 4
            read: true
            write: true
      - name: TCD0_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4096
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD0_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4100
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD0_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4102
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD0_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD0_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD0_NBYTES_MLNO
        type: uint32_t
        expected_size: 4
        expected_offset: 4104
        description: (read-write) TCD Minor Byte Count (Minor Loop Mapping Disabled)
        fields:
          - name: NBYTES
            description: Minor Byte Transfer Count
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD0_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4108
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD0_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4112
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD0_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4116
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD0_CITER_ELINKNO
        type: uint16_t
        expected_size: 2
        expected_offset: 4118
        description: (read-write) TCD Current Minor Loop Link, Major Loop Count (Channel
          Linking Disabled)
        fields:
          - name: ELINK
            description: Enable channel-to-channel linking on minor-loop complete
            index: 15
            width: 1
            read: true
            write: true
          - name: CITER
            description: Current Major Iteration Count
            index: 0
            width: 15
            read: true
            write: true
      - name: TCD0_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4120
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD0_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4124
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD0_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD0_BITER_ELINKNO
        type: uint16_t
        expected_size: 2
        expected_offset: 4126
        description: (read-write) TCD Beginning Minor Loop Link, Major Loop Count
          (Channel Linking Disabled)
        fields:
          - name: ELINK
            description: Enables channel-to-channel linking on minor loop complete
            index: 15
            width: 1
            read: true
            write: true
          - name: BITER
            description: Starting Major Iteration Count
            index: 0
            width: 15
            read: true
            write: true
      - name: TCD1_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4128
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD1_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4132
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD1_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4134
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD1_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD1_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD1_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4140
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD1_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4144
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD1_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4148
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD1_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4152
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD1_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4156
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD1_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD2_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4160
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD2_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4164
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD2_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4166
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD2_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD2_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD2_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4172
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD2_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4176
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD2_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4180
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD2_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4184
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD2_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4188
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD2_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD3_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4192
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD3_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4196
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD3_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4198
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD3_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD3_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD3_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4204
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD3_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4208
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD3_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4212
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD3_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4216
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD3_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4220
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD3_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD4_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4224
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD4_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4228
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD4_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4230
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD4_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD4_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD4_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4236
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD4_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4240
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD4_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4244
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD4_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4248
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD4_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4252
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD4_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD5_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4256
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD5_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4260
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD5_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4262
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD5_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD5_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD5_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4268
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD5_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4272
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD5_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4276
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD5_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4280
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD5_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4284
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD5_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD6_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4288
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD6_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4292
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD6_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4294
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD6_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD6_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD6_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4300
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD6_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4304
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD6_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4308
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD6_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4312
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD6_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4316
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD6_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD7_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4320
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD7_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4324
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD7_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4326
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD7_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD7_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD7_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4332
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD7_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4336
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD7_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4340
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD7_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4344
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD7_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4348
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD7_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD8_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4352
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD8_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4356
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD8_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4358
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD8_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD8_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD8_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4364
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD8_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4368
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD8_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4372
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD8_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4376
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD8_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4380
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD8_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD9_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4384
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD9_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4388
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD9_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4390
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD9_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD9_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD9_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4396
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD9_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4400
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD9_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4404
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD9_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4408
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD9_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4412
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD9_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD10_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4416
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD10_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4420
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD10_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4422
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD10_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD10_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD10_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4428
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD10_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4432
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD10_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4436
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD10_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4440
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD10_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4444
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD10_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD11_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4448
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD11_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4452
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD11_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4454
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD11_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD11_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD11_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4460
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD11_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4464
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD11_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4468
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD11_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4472
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD11_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4476
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD11_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD12_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4480
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD12_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4484
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD12_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4486
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD12_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD12_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD12_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4492
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD12_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4496
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD12_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4500
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD12_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4504
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD12_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4508
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD12_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD13_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4512
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD13_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4516
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD13_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4518
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD13_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD13_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD13_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4524
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD13_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4528
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD13_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4532
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD13_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4536
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD13_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4540
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD13_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD14_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4544
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD14_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4548
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD14_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4550
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD14_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD14_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD14_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4556
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD14_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4560
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD14_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4564
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD14_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4568
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD14_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4572
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD14_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD15_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4576
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD15_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4580
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD15_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4582
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD15_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD15_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD15_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4588
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD15_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4592
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD15_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4596
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD15_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4600
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD15_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4604
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD15_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD16_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4608
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD16_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4612
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD16_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4614
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD16_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD16_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD16_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4620
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD16_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4624
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD16_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4628
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD16_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4632
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD16_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4636
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD16_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD17_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4640
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD17_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4644
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD17_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4646
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD17_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD17_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD17_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4652
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD17_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4656
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD17_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4660
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD17_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4664
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD17_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4668
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD17_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD18_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4672
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD18_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4676
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD18_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4678
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD18_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD18_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD18_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4684
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD18_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4688
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD18_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4692
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD18_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4696
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD18_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4700
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD18_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD19_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4704
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD19_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4708
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD19_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4710
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD19_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD19_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD19_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4716
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD19_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4720
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD19_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4724
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD19_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4728
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD19_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4732
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD19_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD20_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4736
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD20_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4740
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD20_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4742
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD20_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD20_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD20_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4748
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD20_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4752
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD20_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4756
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD20_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4760
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD20_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4764
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD20_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD21_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4768
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD21_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4772
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD21_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4774
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD21_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD21_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD21_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4780
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD21_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4784
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD21_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4788
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD21_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4792
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD21_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4796
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD21_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD22_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4800
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD22_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4804
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD22_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4806
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD22_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD22_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD22_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4812
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD22_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4816
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD22_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4820
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD22_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4824
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD22_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4828
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD22_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD23_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4832
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD23_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4836
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD23_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4838
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD23_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD23_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD23_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4844
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD23_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4848
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD23_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4852
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD23_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4856
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD23_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4860
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD23_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD24_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4864
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD24_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4868
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD24_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4870
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD24_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD24_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD24_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4876
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD24_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4880
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD24_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4884
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD24_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4888
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD24_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4892
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD24_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD25_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4896
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD25_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4900
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD25_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4902
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD25_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD25_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD25_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4908
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD25_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4912
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD25_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4916
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD25_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4920
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD25_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4924
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD25_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD26_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4928
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD26_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4932
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD26_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4934
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD26_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD26_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD26_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4940
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD26_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4944
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD26_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4948
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD26_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4952
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD26_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4956
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD26_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD27_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4960
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD27_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4964
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD27_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4966
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD27_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD27_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD27_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 4972
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD27_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4976
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD27_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4980
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD27_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 4984
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD27_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 4988
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD27_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD28_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 4992
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD28_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 4996
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD28_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 4998
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD28_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD28_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD28_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 5004
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD28_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5008
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD28_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5012
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD28_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 5016
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD28_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 5020
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD28_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD29_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5024
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD29_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5028
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD29_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 5030
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD29_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD29_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD29_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 5036
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD29_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5040
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD29_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5044
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD29_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 5048
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD29_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 5052
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD29_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD30_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5056
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD30_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5060
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD30_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 5062
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD30_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD30_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD30_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 5068
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD30_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5072
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD30_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5076
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD30_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 5080
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD30_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 5084
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD30_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
      - name: TCD31_SADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5088
        description: (read-write) TCD Source Address
        fields:
          - name: SADDR
            description: Source Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD31_SOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5092
        description: (read-write) TCD Signed Source Address Offset
        fields:
          - name: SOFF
            description: Source address signed offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD31_ATTR
        type: uint16_t
        expected_size: 2
        expected_offset: 5094
        description: (read-write) TCD Transfer Attributes
        fields:
          - name: SMOD
            description: Source Address Modulo
            index: 11
            width: 5
            read: true
            write: true
            type: DMA0_TCD31_ATTR_SMOD
          - name: SSIZE
            description: Source data transfer size
            index: 8
            width: 3
            read: true
            write: true
            type: DMA0_TCD31_ATTR_SSIZE
          - name: DMOD
            description: Destination Address Modulo
            index: 3
            width: 5
            read: true
            write: true
          - name: DSIZE
            description: Destination data transfer size
            index: 0
            width: 3
            read: true
            write: true
      - name: TCD31_SLAST
        type: uint32_t
        expected_size: 4
        expected_offset: 5100
        description: (read-write) TCD Last Source Address Adjustment
        fields:
          - name: SLAST
            description: Last Source Address Adjustment
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD31_DADDR
        type: uint32_t
        expected_size: 4
        expected_offset: 5104
        description: (read-write) TCD Destination Address
        fields:
          - name: DADDR
            description: Destination Address
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD31_DOFF
        type: uint16_t
        expected_size: 2
        expected_offset: 5108
        description: (read-write) TCD Signed Destination Address Offset
        fields:
          - name: DOFF
            description: Destination Address Signed Offset
            index: 0
            width: 16
            read: true
            write: true
      - name: TCD31_DLASTSGA
        type: uint32_t
        expected_size: 4
        expected_offset: 5112
        description: (read-write) TCD Last Destination Address Adjustment/Scatter
          Gather Address
        fields:
          - name: DLASTSGA
            description: Destination last address adjustment, or next memory address
              TCD for channel (scatter/gather)
            index: 0
            width: 32
            read: true
            write: true
      - name: TCD31_CSR
        type: uint16_t
        expected_size: 2
        expected_offset: 5116
        description: (read-write) TCD Control and Status
        fields:
          - name: BWC
            description: Bandwidth Control
            index: 14
            width: 2
            read: true
            write: true
            type: DMA0_TCD31_CSR_BWC
          - name: MAJORLINKCH
            description: Major Loop Link Channel Number
            index: 8
            width: 5
            read: true
            write: true
          - name: DONE
            description: Channel Done
            index: 7
            width: 1
            read: true
            write: true
          - name: ACTIVE
            description: Channel Active
            index: 6
            width: 1
            read: true
            write: false
          - name: MAJORELINK
            description: Enable channel-to-channel linking on major loop complete
            index: 5
            width: 1
            read: true
            write: true
          - name: ESG
            description: Enable Scatter/Gather Processing
            index: 4
            width: 1
            read: true
            write: true
          - name: DREQ
            description: Disable Request
            index: 3
            width: 1
            read: true
            write: true
          - name: INTHALF
            description: Enable an interrupt when major counter is half complete.
            index: 2
            width: 1
            read: true
            write: true
          - name: INTMAJOR
            description: Enable an interrupt when major iteration count completes.
            index: 1
            width: 1
            read: true
            write: true
          - name: START
            description: Channel Start
            index: 0
            width: 1
            read: true
            write: true
    stream: false
    codec: false
    methods: false
    unit_test: false
    identifier: false
enums:
  DMA0_TCD0_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD0_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD0_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD1_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD1_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD1_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD2_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD2_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD2_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD3_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD3_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD3_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD4_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD4_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD4_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD5_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD5_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD5_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD6_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD6_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD6_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD7_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD7_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD7_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD8_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD8_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD8_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD9_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD9_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD9_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD10_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD10_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD10_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD11_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD11_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD11_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD12_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD12_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD12_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD13_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD13_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD13_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD14_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD14_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD14_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD15_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD15_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD15_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD16_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD16_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD16_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD17_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD17_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD17_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD18_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD18_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD18_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD19_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD19_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD19_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD20_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD20_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD20_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD21_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD21_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD21_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD22_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD22_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD22_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD23_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD23_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD23_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD24_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD24_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD24_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD25_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD25_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD25_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD26_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD26_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD26_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD27_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD27_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD27_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD28_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD28_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD28_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD29_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD29_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD29_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD30_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD30_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD30_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD31_ATTR_SMOD:
    enum:
      DISABLED:
        description: Source address modulo feature is disabled
        value: 0
      ENABLED:
        description: Value defines address range used to set up circular data queue
        value: 9
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD31_ATTR_SSIZE:
    enum:
      EIGHT:
        description: 8-bit
        value: 0
      SIXTEEN_BIT:
        description: 16-bit
        value: 1
      THIRTYTWO_BIT:
        description: 32-bit
        value: 2
      SIXTYFOUR:
        description: 64-bit
        value: 3
      THIRTYTWO_BYTE:
        description: 32-byte burst (4 beats of 64 bits)
        value: 5
    unit_test: false
    json: false
    use_map: false
    identifier: false
  DMA0_TCD31_CSR_BWC:
    enum:
      DISABLED:
        description: No eDMA engine stalls
        value: 0
      STALL4:
        description: eDMA engine stalls for 4 cycles after each R/W
        value: 2
      STALL8:
        description: eDMA engine stalls for 8 cycles after each R/W
        value: 3
    unit_test: false
    json: false
    use_map: false
    identifier: false
