/** ###################################################################
**     THIS BEAN MODULE IS GENERATED BY THE TOOL. DO NOT MODIFY IT.
**     Filename  : IO_Map.H
**     Project   : demo_serial_bootloader
**     Processor : 56F807
**     Beantype  : IO_Map
**     Version   : Driver 01.00
**     Compiler  : Metrowerks DSP C Compiler
**     Date/Time : 04/02/2005, 12.58
**     Abstract  :
**         IO_Map.h - implements an IO device's mapping. 
**         This module contains symbol definitions of all peripheral 
**         registers and bits. 
**     Settings  :
**
**     Contents  :
**         No public methods
**
**     (c) Copyright UNIS, spol. s r.o. 1997-2004
**     UNIS, spol. s r.o.
**     Jundrovska 33
**     624 00 Brno
**     Czech Republic
**     http      : www.processorexpert.com
**     mail      : info@processorexpert.com
** ###################################################################*/

#ifndef __IO_Map_H
#define __IO_Map_H

/* Based on CPU DB 56F807, version 2.71.218 (RegistersPrg V1.092) */
/* DataSheet : DSP56F807/D Rev. 11.0, DSP56F801-7UM/D - Rev. 4.0 */

#include "PE_Types.h"

/******************************************
*** Peripheral SIM
*******************************************/
typedef volatile struct {
  /*** SYS_CNTL - System Control Register; 0x00001000 ***/
  union {
    word Word;
  } SYS_CNTL_STR;
  
  #define SYS_CNTL_RPD_MASK             1U
  #define SYS_CNTL_PD_MASK              2U
  #define SYS_CNTL_LVIE22_MASK          4U
  #define SYS_CNTL_LVIE27_MASK          8U
  #define SYS_CNTL_BOOTMAP_B_MASK       16U
  #define SYS_CNTL_DATA_PD_MASK         256U
  #define SYS_CNTL_ADR_PD_MASK          512U
  #define SYS_CNTL_CTRL_PD_MASK         1024U
  #define SYS_CNTL_TMR_PD_MASK          2048U
  #define SYS_CNTL                      *((volatile word *)0x00001000)


  /*** SYS_STS - System Status Register; 0x00001001 ***/
  union {
    word Word;
  } SYS_STS_STR;
  
  #define SYS_STS_LVIS_22_MASK          1U
  #define SYS_STS_LVIS27_MASK           2U
  #define SYS_STS_POR_MASK              4U
  #define SYS_STS_EXTR_MASK             8U
  #define SYS_STS_COPR_MASK             16U
  #define SYS_STS                       *((volatile word *)0x00001001)


  word Reserved0[4];                   /* Reserved (unused) registers */
  
  /*** MSH_ID - Most Significant Half of JTAG ID; 0x00001006 ***/
  union {
    word Word;
  } MSH_ID_STR;
  
  #define MSH_ID_MSH_ID0_MASK           1U
  #define MSH_ID_MSH_ID1_MASK           2U
  #define MSH_ID_MSH_ID2_MASK           4U
  #define MSH_ID_MSH_ID3_MASK           8U
  #define MSH_ID_MSH_ID4_MASK           16U
  #define MSH_ID_MSH_ID5_MASK           32U
  #define MSH_ID_MSH_ID6_MASK           64U
  #define MSH_ID_MSH_ID7_MASK           128U
  #define MSH_ID_MSH_ID8_MASK           256U
  #define MSH_ID_MSH_ID9_MASK           512U
  #define MSH_ID_MSH_ID10_MASK          1024U
  #define MSH_ID_MSH_ID11_MASK          2048U
  #define MSH_ID_MSH_ID12_MASK          4096U
  #define MSH_ID_MSH_ID13_MASK          8192U
  #define MSH_ID_MSH_ID14_MASK          16384U
  #define MSH_ID_MSH_ID15_MASK          32768U
  #define MSH_ID                        *((volatile word *)0x00001006)


  /*** LSH_ID - Least Significant Half of JTAG ID; 0x00001007 ***/
  union {
    word Word;
  } LSH_ID_STR;
  
  #define LSH_ID_LSH_ID0_MASK           1U
  #define LSH_ID_LSH_ID1_MASK           2U
  #define LSH_ID_LSH_ID2_MASK           4U
  #define LSH_ID_LSH_ID3_MASK           8U
  #define LSH_ID_LSH_ID4_MASK           16U
  #define LSH_ID_LSH_ID5_MASK           32U
  #define LSH_ID_LSH_ID6_MASK           64U
  #define LSH_ID_LSH_ID7_MASK           128U
  #define LSH_ID_LSH_ID8_MASK           256U
  #define LSH_ID_LSH_ID9_MASK           512U
  #define LSH_ID_LSH_ID10_MASK          1024U
  #define LSH_ID_LSH_ID11_MASK          2048U
  #define LSH_ID_LSH_ID12_MASK          4096U
  #define LSH_ID_LSH_ID13_MASK          8192U
  #define LSH_ID_LSH_ID14_MASK          16384U
  #define LSH_ID_LSH_ID15_MASK          32768U
  #define LSH_ID                        *((volatile word *)0x00001007)


  word Reserved1[248];                 /* Reserved (unused) registers */

} SIM_PRPH;

/******************************************
*** Peripheral TMRA0
*******************************************/
typedef volatile struct {
  /*** TMRA0_CMP1 - Timer A Channel 0 Compare Register #1; 0x00001100 ***/
  union {
    word Word;
  } TMRA0_CMP1_STR;
  
  #define TMRA0_CMP1_COMPARISON_10_MASK 1U
  #define TMRA0_CMP1_COMPARISON_11_MASK 2U
  #define TMRA0_CMP1_COMPARISON_12_MASK 4U
  #define TMRA0_CMP1_COMPARISON_13_MASK 8U
  #define TMRA0_CMP1_COMPARISON_14_MASK 16U
  #define TMRA0_CMP1_COMPARISON_15_MASK 32U
  #define TMRA0_CMP1_COMPARISON_16_MASK 64U
  #define TMRA0_CMP1_COMPARISON_17_MASK 128U
  #define TMRA0_CMP1_COMPARISON_18_MASK 256U
  #define TMRA0_CMP1_COMPARISON_19_MASK 512U
  #define TMRA0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA0_CMP1                    *((volatile word *)0x00001100)


  /*** TMRA0_CMP2 - Timer A Channel 0 Compare Register #2; 0x00001101 ***/
  union {
    word Word;
  } TMRA0_CMP2_STR;
  
  #define TMRA0_CMP2_COMPARISON_20_MASK 1U
  #define TMRA0_CMP2_COMPARISON_21_MASK 2U
  #define TMRA0_CMP2_COMPARISON_22_MASK 4U
  #define TMRA0_CMP2_COMPARISON_23_MASK 8U
  #define TMRA0_CMP2_COMPARISON_24_MASK 16U
  #define TMRA0_CMP2_COMPARISON_25_MASK 32U
  #define TMRA0_CMP2_COMPARISON_26_MASK 64U
  #define TMRA0_CMP2_COMPARISON_27_MASK 128U
  #define TMRA0_CMP2_COMPARISON_28_MASK 256U
  #define TMRA0_CMP2_COMPARISON_29_MASK 512U
  #define TMRA0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA0_CMP2                    *((volatile word *)0x00001101)


  /*** TMRA0_CAP - Timer A Channel 0 Capture Register; 0x00001102 ***/
  union {
    word Word;
  } TMRA0_CAP_STR;
  
  #define TMRA0_CAP                     *((volatile word *)0x00001102)


  /*** TMRA0_LOAD - Timer A Channel 0 Load Register; 0x00001103 ***/
  union {
    word Word;
  } TMRA0_LOAD_STR;
  
  #define TMRA0_LOAD_LOAD0_MASK         1U
  #define TMRA0_LOAD_LOAD1_MASK         2U
  #define TMRA0_LOAD_LOAD2_MASK         4U
  #define TMRA0_LOAD_LOAD3_MASK         8U
  #define TMRA0_LOAD_LOAD4_MASK         16U
  #define TMRA0_LOAD_LOAD5_MASK         32U
  #define TMRA0_LOAD_LOAD6_MASK         64U
  #define TMRA0_LOAD_LOAD7_MASK         128U
  #define TMRA0_LOAD_LOAD8_MASK         256U
  #define TMRA0_LOAD_LOAD9_MASK         512U
  #define TMRA0_LOAD_LOAD10_MASK        1024U
  #define TMRA0_LOAD_LOAD11_MASK        2048U
  #define TMRA0_LOAD_LOAD12_MASK        4096U
  #define TMRA0_LOAD_LOAD13_MASK        8192U
  #define TMRA0_LOAD_LOAD14_MASK        16384U
  #define TMRA0_LOAD_LOAD15_MASK        32768U
  #define TMRA0_LOAD                    *((volatile word *)0x00001103)


  /*** TMRA0_HOLD - Timer A Channel 0 Hold Register; 0x00001104 ***/
  union {
    word Word;
  } TMRA0_HOLD_STR;
  
  #define TMRA0_HOLD_HOLD0_MASK         1U
  #define TMRA0_HOLD_HOLD1_MASK         2U
  #define TMRA0_HOLD_HOLD2_MASK         4U
  #define TMRA0_HOLD_HOLD3_MASK         8U
  #define TMRA0_HOLD_HOLD4_MASK         16U
  #define TMRA0_HOLD_HOLD5_MASK         32U
  #define TMRA0_HOLD_HOLD6_MASK         64U
  #define TMRA0_HOLD_HOLD7_MASK         128U
  #define TMRA0_HOLD_HOLD8_MASK         256U
  #define TMRA0_HOLD_HOLD9_MASK         512U
  #define TMRA0_HOLD_HOLD10_MASK        1024U
  #define TMRA0_HOLD_HOLD11_MASK        2048U
  #define TMRA0_HOLD_HOLD12_MASK        4096U
  #define TMRA0_HOLD_HOLD13_MASK        8192U
  #define TMRA0_HOLD_HOLD14_MASK        16384U
  #define TMRA0_HOLD_HOLD15_MASK        32768U
  #define TMRA0_HOLD                    *((volatile word *)0x00001104)


  /*** TMRA0_CNTR - Timer A Channel 0 Counter Register; 0x00001105 ***/
  union {
    word Word;
  } TMRA0_CNTR_STR;
  
  #define TMRA0_CNTR                    *((volatile word *)0x00001105)


  /*** TMRA0_CTRL - Timer A Channel 0 Control Register; 0x00001106 ***/
  union {
    word Word;
  } TMRA0_CTRL_STR;
  
  #define TMRA0_CTRL_OM0_MASK           1U
  #define TMRA0_CTRL_OM1_MASK           2U
  #define TMRA0_CTRL_OM2_MASK           4U
  #define TMRA0_CTRL_Co_INIT_MASK       8U
  #define TMRA0_CTRL_DIR_MASK           16U
  #define TMRA0_CTRL_LENGTH_MASK        32U
  #define TMRA0_CTRL_ONCE_MASK          64U
  #define TMRA0_CTRL_SCS0_MASK          128U
  #define TMRA0_CTRL_SCS1_MASK          256U
  #define TMRA0_CTRL_PCS0_MASK          512U
  #define TMRA0_CTRL_PCS1_MASK          1024U
  #define TMRA0_CTRL_PCS2_MASK          2048U
  #define TMRA0_CTRL_PCS3_MASK          4096U
  #define TMRA0_CTRL_CM0_MASK           8192U
  #define TMRA0_CTRL_CM1_MASK           16384U
  #define TMRA0_CTRL_CM2_MASK           32768U
  #define TMRA0_CTRL_OM_MASK            7U
  #define TMRA0_CTRL_OM_BITNUM          0U
  #define TMRA0_CTRL_SCS_MASK           384U
  #define TMRA0_CTRL_SCS_BITNUM         7U
  #define TMRA0_CTRL_PCS_MASK           7680U
  #define TMRA0_CTRL_PCS_BITNUM         9U
  #define TMRA0_CTRL_CM_MASK            57344U
  #define TMRA0_CTRL_CM_BITNUM          13U
  #define TMRA0_CTRL                    *((volatile word *)0x00001106)


  /*** TMRA0_SCR - Timer A Channel 0 Status and Control Register; 0x00001107 ***/
  union {
    word Word;
  } TMRA0_SCR_STR;
  
  #define TMRA0_SCR_OEN_MASK            1U
  #define TMRA0_SCR_OPS_MASK            2U
  #define TMRA0_SCR_FORCE_MASK          4U
  #define TMRA0_SCR_VAL_MASK            8U
  #define TMRA0_SCR_EEOF_MASK           16U
  #define TMRA0_SCR_MSTR_MASK           32U
  #define TMRA0_SCR_Capture_Mode0_MASK  64U
  #define TMRA0_SCR_Capture_Mode1_MASK  128U
  #define TMRA0_SCR_INPUT_MASK          256U
  #define TMRA0_SCR_IPS_MASK            512U
  #define TMRA0_SCR_IEFIE_MASK          1024U
  #define TMRA0_SCR_IEF_MASK            2048U
  #define TMRA0_SCR_TOFIE_MASK          4096U
  #define TMRA0_SCR_TOF_MASK            8192U
  #define TMRA0_SCR_TCFIE_MASK          16384U
  #define TMRA0_SCR_TCF_MASK            32768U
  #define TMRA0_SCR_Capture_Mode_MASK   192U
  #define TMRA0_SCR_Capture_Mode_BITNUM 6U
  #define TMRA0_SCR                     *((volatile word *)0x00001107)


} TMRA0_PRPH;

/******************************************
*** Peripheral TMRA1
*******************************************/
typedef volatile struct {
  /*** TMRA1_CMP1 - Timer A Channel 1 Compare Register #1; 0x00001108 ***/
  union {
    word Word;
  } TMRA1_CMP1_STR;
  
  #define TMRA1_CMP1_COMPARISON_10_MASK 1U
  #define TMRA1_CMP1_COMPARISON_11_MASK 2U
  #define TMRA1_CMP1_COMPARISON_12_MASK 4U
  #define TMRA1_CMP1_COMPARISON_13_MASK 8U
  #define TMRA1_CMP1_COMPARISON_14_MASK 16U
  #define TMRA1_CMP1_COMPARISON_15_MASK 32U
  #define TMRA1_CMP1_COMPARISON_16_MASK 64U
  #define TMRA1_CMP1_COMPARISON_17_MASK 128U
  #define TMRA1_CMP1_COMPARISON_18_MASK 256U
  #define TMRA1_CMP1_COMPARISON_19_MASK 512U
  #define TMRA1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA1_CMP1                    *((volatile word *)0x00001108)


  /*** TMRA1_CMP2 - Timer A Channel 1 Compare Register #2; 0x00001109 ***/
  union {
    word Word;
  } TMRA1_CMP2_STR;
  
  #define TMRA1_CMP2_COMPARISON_20_MASK 1U
  #define TMRA1_CMP2_COMPARISON_21_MASK 2U
  #define TMRA1_CMP2_COMPARISON_22_MASK 4U
  #define TMRA1_CMP2_COMPARISON_23_MASK 8U
  #define TMRA1_CMP2_COMPARISON_24_MASK 16U
  #define TMRA1_CMP2_COMPARISON_25_MASK 32U
  #define TMRA1_CMP2_COMPARISON_26_MASK 64U
  #define TMRA1_CMP2_COMPARISON_27_MASK 128U
  #define TMRA1_CMP2_COMPARISON_28_MASK 256U
  #define TMRA1_CMP2_COMPARISON_29_MASK 512U
  #define TMRA1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA1_CMP2                    *((volatile word *)0x00001109)


  /*** TMRA1_CAP - Timer A Channel 1 Capture Register; 0x0000110A ***/
  union {
    word Word;
  } TMRA1_CAP_STR;
  
  #define TMRA1_CAP                     *((volatile word *)0x0000110A)


  /*** TMRA1_LOAD - Timer A Channel 1 Load Register; 0x0000110B ***/
  union {
    word Word;
  } TMRA1_LOAD_STR;
  
  #define TMRA1_LOAD_LOAD0_MASK         1U
  #define TMRA1_LOAD_LOAD1_MASK         2U
  #define TMRA1_LOAD_LOAD2_MASK         4U
  #define TMRA1_LOAD_LOAD3_MASK         8U
  #define TMRA1_LOAD_LOAD4_MASK         16U
  #define TMRA1_LOAD_LOAD5_MASK         32U
  #define TMRA1_LOAD_LOAD6_MASK         64U
  #define TMRA1_LOAD_LOAD7_MASK         128U
  #define TMRA1_LOAD_LOAD8_MASK         256U
  #define TMRA1_LOAD_LOAD9_MASK         512U
  #define TMRA1_LOAD_LOAD10_MASK        1024U
  #define TMRA1_LOAD_LOAD11_MASK        2048U
  #define TMRA1_LOAD_LOAD12_MASK        4096U
  #define TMRA1_LOAD_LOAD13_MASK        8192U
  #define TMRA1_LOAD_LOAD14_MASK        16384U
  #define TMRA1_LOAD_LOAD15_MASK        32768U
  #define TMRA1_LOAD                    *((volatile word *)0x0000110B)


  /*** TMRA1_HOLD - Timer A Channel 1 Hold Register; 0x0000110C ***/
  union {
    word Word;
  } TMRA1_HOLD_STR;
  
  #define TMRA1_HOLD_HOLD0_MASK         1U
  #define TMRA1_HOLD_HOLD1_MASK         2U
  #define TMRA1_HOLD_HOLD2_MASK         4U
  #define TMRA1_HOLD_HOLD3_MASK         8U
  #define TMRA1_HOLD_HOLD4_MASK         16U
  #define TMRA1_HOLD_HOLD5_MASK         32U
  #define TMRA1_HOLD_HOLD6_MASK         64U
  #define TMRA1_HOLD_HOLD7_MASK         128U
  #define TMRA1_HOLD_HOLD8_MASK         256U
  #define TMRA1_HOLD_HOLD9_MASK         512U
  #define TMRA1_HOLD_HOLD10_MASK        1024U
  #define TMRA1_HOLD_HOLD11_MASK        2048U
  #define TMRA1_HOLD_HOLD12_MASK        4096U
  #define TMRA1_HOLD_HOLD13_MASK        8192U
  #define TMRA1_HOLD_HOLD14_MASK        16384U
  #define TMRA1_HOLD_HOLD15_MASK        32768U
  #define TMRA1_HOLD                    *((volatile word *)0x0000110C)


  /*** TMRA1_CNTR - Timer A Channel 1 Counter Register; 0x0000110D ***/
  union {
    word Word;
  } TMRA1_CNTR_STR;
  
  #define TMRA1_CNTR                    *((volatile word *)0x0000110D)


  /*** TMRA1_CTRL - Timer A Channel 1 Control Register; 0x0000110E ***/
  union {
    word Word;
  } TMRA1_CTRL_STR;
  
  #define TMRA1_CTRL_OM0_MASK           1U
  #define TMRA1_CTRL_OM1_MASK           2U
  #define TMRA1_CTRL_OM2_MASK           4U
  #define TMRA1_CTRL_Co_INIT_MASK       8U
  #define TMRA1_CTRL_DIR_MASK           16U
  #define TMRA1_CTRL_LENGTH_MASK        32U
  #define TMRA1_CTRL_ONCE_MASK          64U
  #define TMRA1_CTRL_SCS0_MASK          128U
  #define TMRA1_CTRL_SCS1_MASK          256U
  #define TMRA1_CTRL_PCS0_MASK          512U
  #define TMRA1_CTRL_PCS1_MASK          1024U
  #define TMRA1_CTRL_PCS2_MASK          2048U
  #define TMRA1_CTRL_PCS3_MASK          4096U
  #define TMRA1_CTRL_CM0_MASK           8192U
  #define TMRA1_CTRL_CM1_MASK           16384U
  #define TMRA1_CTRL_CM2_MASK           32768U
  #define TMRA1_CTRL_OM_MASK            7U
  #define TMRA1_CTRL_OM_BITNUM          0U
  #define TMRA1_CTRL_SCS_MASK           384U
  #define TMRA1_CTRL_SCS_BITNUM         7U
  #define TMRA1_CTRL_PCS_MASK           7680U
  #define TMRA1_CTRL_PCS_BITNUM         9U
  #define TMRA1_CTRL_CM_MASK            57344U
  #define TMRA1_CTRL_CM_BITNUM          13U
  #define TMRA1_CTRL                    *((volatile word *)0x0000110E)


  /*** TMRA1_SCR - Timer A Channel 1 Status and Control Register; 0x0000110F ***/
  union {
    word Word;
  } TMRA1_SCR_STR;
  
  #define TMRA1_SCR_OEN_MASK            1U
  #define TMRA1_SCR_OPS_MASK            2U
  #define TMRA1_SCR_FORCE_MASK          4U
  #define TMRA1_SCR_VAL_MASK            8U
  #define TMRA1_SCR_EEOF_MASK           16U
  #define TMRA1_SCR_MSTR_MASK           32U
  #define TMRA1_SCR_Capture_Mode0_MASK  64U
  #define TMRA1_SCR_Capture_Mode1_MASK  128U
  #define TMRA1_SCR_INPUT_MASK          256U
  #define TMRA1_SCR_IPS_MASK            512U
  #define TMRA1_SCR_IEFIE_MASK          1024U
  #define TMRA1_SCR_IEF_MASK            2048U
  #define TMRA1_SCR_TOFIE_MASK          4096U
  #define TMRA1_SCR_TOF_MASK            8192U
  #define TMRA1_SCR_TCFIE_MASK          16384U
  #define TMRA1_SCR_TCF_MASK            32768U
  #define TMRA1_SCR_Capture_Mode_MASK   192U
  #define TMRA1_SCR_Capture_Mode_BITNUM 6U
  #define TMRA1_SCR                     *((volatile word *)0x0000110F)


} TMRA1_PRPH;

/******************************************
*** Peripheral TMRA2
*******************************************/
typedef volatile struct {
  /*** TMRA2_CMP1 - Timer A Channel 2 Compare Register #1; 0x00001110 ***/
  union {
    word Word;
  } TMRA2_CMP1_STR;
  
  #define TMRA2_CMP1_COMPARISON_10_MASK 1U
  #define TMRA2_CMP1_COMPARISON_11_MASK 2U
  #define TMRA2_CMP1_COMPARISON_12_MASK 4U
  #define TMRA2_CMP1_COMPARISON_13_MASK 8U
  #define TMRA2_CMP1_COMPARISON_14_MASK 16U
  #define TMRA2_CMP1_COMPARISON_15_MASK 32U
  #define TMRA2_CMP1_COMPARISON_16_MASK 64U
  #define TMRA2_CMP1_COMPARISON_17_MASK 128U
  #define TMRA2_CMP1_COMPARISON_18_MASK 256U
  #define TMRA2_CMP1_COMPARISON_19_MASK 512U
  #define TMRA2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA2_CMP1                    *((volatile word *)0x00001110)


  /*** TMRA2_CMP2 - Timer A Channel 2 Compare Register #2; 0x00001111 ***/
  union {
    word Word;
  } TMRA2_CMP2_STR;
  
  #define TMRA2_CMP2_COMPARISON_20_MASK 1U
  #define TMRA2_CMP2_COMPARISON_21_MASK 2U
  #define TMRA2_CMP2_COMPARISON_22_MASK 4U
  #define TMRA2_CMP2_COMPARISON_23_MASK 8U
  #define TMRA2_CMP2_COMPARISON_24_MASK 16U
  #define TMRA2_CMP2_COMPARISON_25_MASK 32U
  #define TMRA2_CMP2_COMPARISON_26_MASK 64U
  #define TMRA2_CMP2_COMPARISON_27_MASK 128U
  #define TMRA2_CMP2_COMPARISON_28_MASK 256U
  #define TMRA2_CMP2_COMPARISON_29_MASK 512U
  #define TMRA2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA2_CMP2                    *((volatile word *)0x00001111)


  /*** TMRA2_CAP - Timer A Channel 2 Capture Register; 0x00001112 ***/
  union {
    word Word;
  } TMRA2_CAP_STR;
  
  #define TMRA2_CAP                     *((volatile word *)0x00001112)


  /*** TMRA2_LOAD - Timer A Channel 2 Load Register; 0x00001113 ***/
  union {
    word Word;
  } TMRA2_LOAD_STR;
  
  #define TMRA2_LOAD_LOAD0_MASK         1U
  #define TMRA2_LOAD_LOAD1_MASK         2U
  #define TMRA2_LOAD_LOAD2_MASK         4U
  #define TMRA2_LOAD_LOAD3_MASK         8U
  #define TMRA2_LOAD_LOAD4_MASK         16U
  #define TMRA2_LOAD_LOAD5_MASK         32U
  #define TMRA2_LOAD_LOAD6_MASK         64U
  #define TMRA2_LOAD_LOAD7_MASK         128U
  #define TMRA2_LOAD_LOAD8_MASK         256U
  #define TMRA2_LOAD_LOAD9_MASK         512U
  #define TMRA2_LOAD_LOAD10_MASK        1024U
  #define TMRA2_LOAD_LOAD11_MASK        2048U
  #define TMRA2_LOAD_LOAD12_MASK        4096U
  #define TMRA2_LOAD_LOAD13_MASK        8192U
  #define TMRA2_LOAD_LOAD14_MASK        16384U
  #define TMRA2_LOAD_LOAD15_MASK        32768U
  #define TMRA2_LOAD                    *((volatile word *)0x00001113)


  /*** TMRA2_HOLD - Timer A Channel 2 Hold Register; 0x00001114 ***/
  union {
    word Word;
  } TMRA2_HOLD_STR;
  
  #define TMRA2_HOLD_HOLD0_MASK         1U
  #define TMRA2_HOLD_HOLD1_MASK         2U
  #define TMRA2_HOLD_HOLD2_MASK         4U
  #define TMRA2_HOLD_HOLD3_MASK         8U
  #define TMRA2_HOLD_HOLD4_MASK         16U
  #define TMRA2_HOLD_HOLD5_MASK         32U
  #define TMRA2_HOLD_HOLD6_MASK         64U
  #define TMRA2_HOLD_HOLD7_MASK         128U
  #define TMRA2_HOLD_HOLD8_MASK         256U
  #define TMRA2_HOLD_HOLD9_MASK         512U
  #define TMRA2_HOLD_HOLD10_MASK        1024U
  #define TMRA2_HOLD_HOLD11_MASK        2048U
  #define TMRA2_HOLD_HOLD12_MASK        4096U
  #define TMRA2_HOLD_HOLD13_MASK        8192U
  #define TMRA2_HOLD_HOLD14_MASK        16384U
  #define TMRA2_HOLD_HOLD15_MASK        32768U
  #define TMRA2_HOLD                    *((volatile word *)0x00001114)


  /*** TMRA2_CNTR - Timer A Channel 2 Counter Register; 0x00001115 ***/
  union {
    word Word;
  } TMRA2_CNTR_STR;
  
  #define TMRA2_CNTR                    *((volatile word *)0x00001115)


  /*** TMRA2_CTRL - Timer A Channel 2 Control Register; 0x00001116 ***/
  union {
    word Word;
  } TMRA2_CTRL_STR;
  
  #define TMRA2_CTRL_OM0_MASK           1U
  #define TMRA2_CTRL_OM1_MASK           2U
  #define TMRA2_CTRL_OM2_MASK           4U
  #define TMRA2_CTRL_Co_INIT_MASK       8U
  #define TMRA2_CTRL_DIR_MASK           16U
  #define TMRA2_CTRL_LENGTH_MASK        32U
  #define TMRA2_CTRL_ONCE_MASK          64U
  #define TMRA2_CTRL_SCS0_MASK          128U
  #define TMRA2_CTRL_SCS1_MASK          256U
  #define TMRA2_CTRL_PCS0_MASK          512U
  #define TMRA2_CTRL_PCS1_MASK          1024U
  #define TMRA2_CTRL_PCS2_MASK          2048U
  #define TMRA2_CTRL_PCS3_MASK          4096U
  #define TMRA2_CTRL_CM0_MASK           8192U
  #define TMRA2_CTRL_CM1_MASK           16384U
  #define TMRA2_CTRL_CM2_MASK           32768U
  #define TMRA2_CTRL_OM_MASK            7U
  #define TMRA2_CTRL_OM_BITNUM          0U
  #define TMRA2_CTRL_SCS_MASK           384U
  #define TMRA2_CTRL_SCS_BITNUM         7U
  #define TMRA2_CTRL_PCS_MASK           7680U
  #define TMRA2_CTRL_PCS_BITNUM         9U
  #define TMRA2_CTRL_CM_MASK            57344U
  #define TMRA2_CTRL_CM_BITNUM          13U
  #define TMRA2_CTRL                    *((volatile word *)0x00001116)


  /*** TMRA2_SCR - Timer A Channel 2 Status and Control Register; 0x00001117 ***/
  union {
    word Word;
  } TMRA2_SCR_STR;
  
  #define TMRA2_SCR_OEN_MASK            1U
  #define TMRA2_SCR_OPS_MASK            2U
  #define TMRA2_SCR_FORCE_MASK          4U
  #define TMRA2_SCR_VAL_MASK            8U
  #define TMRA2_SCR_EEOF_MASK           16U
  #define TMRA2_SCR_MSTR_MASK           32U
  #define TMRA2_SCR_Capture_Mode0_MASK  64U
  #define TMRA2_SCR_Capture_Mode1_MASK  128U
  #define TMRA2_SCR_INPUT_MASK          256U
  #define TMRA2_SCR_IPS_MASK            512U
  #define TMRA2_SCR_IEFIE_MASK          1024U
  #define TMRA2_SCR_IEF_MASK            2048U
  #define TMRA2_SCR_TOFIE_MASK          4096U
  #define TMRA2_SCR_TOF_MASK            8192U
  #define TMRA2_SCR_TCFIE_MASK          16384U
  #define TMRA2_SCR_TCF_MASK            32768U
  #define TMRA2_SCR_Capture_Mode_MASK   192U
  #define TMRA2_SCR_Capture_Mode_BITNUM 6U
  #define TMRA2_SCR                     *((volatile word *)0x00001117)


} TMRA2_PRPH;

/******************************************
*** Peripheral TMRA3
*******************************************/
typedef volatile struct {
  /*** TMRA3_CMP1 - Timer A Channel 3 Compare Register #1; 0x00001118 ***/
  union {
    word Word;
  } TMRA3_CMP1_STR;
  
  #define TMRA3_CMP1_COMPARISON_10_MASK 1U
  #define TMRA3_CMP1_COMPARISON_11_MASK 2U
  #define TMRA3_CMP1_COMPARISON_12_MASK 4U
  #define TMRA3_CMP1_COMPARISON_13_MASK 8U
  #define TMRA3_CMP1_COMPARISON_14_MASK 16U
  #define TMRA3_CMP1_COMPARISON_15_MASK 32U
  #define TMRA3_CMP1_COMPARISON_16_MASK 64U
  #define TMRA3_CMP1_COMPARISON_17_MASK 128U
  #define TMRA3_CMP1_COMPARISON_18_MASK 256U
  #define TMRA3_CMP1_COMPARISON_19_MASK 512U
  #define TMRA3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRA3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRA3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRA3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRA3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRA3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRA3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRA3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRA3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRA3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRA3_CMP1                    *((volatile word *)0x00001118)


  /*** TMRA3_CMP2 - Timer A Channel 3 Compare Register #2; 0x00001119 ***/
  union {
    word Word;
  } TMRA3_CMP2_STR;
  
  #define TMRA3_CMP2_COMPARISON_20_MASK 1U
  #define TMRA3_CMP2_COMPARISON_21_MASK 2U
  #define TMRA3_CMP2_COMPARISON_22_MASK 4U
  #define TMRA3_CMP2_COMPARISON_23_MASK 8U
  #define TMRA3_CMP2_COMPARISON_24_MASK 16U
  #define TMRA3_CMP2_COMPARISON_25_MASK 32U
  #define TMRA3_CMP2_COMPARISON_26_MASK 64U
  #define TMRA3_CMP2_COMPARISON_27_MASK 128U
  #define TMRA3_CMP2_COMPARISON_28_MASK 256U
  #define TMRA3_CMP2_COMPARISON_29_MASK 512U
  #define TMRA3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRA3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRA3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRA3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRA3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRA3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRA3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRA3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRA3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRA3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRA3_CMP2                    *((volatile word *)0x00001119)


  /*** TMRA3_CAP - Timer A Channel 3 Capture Register; 0x0000111A ***/
  union {
    word Word;
  } TMRA3_CAP_STR;
  
  #define TMRA3_CAP                     *((volatile word *)0x0000111A)


  /*** TMRA3_LOAD - Timer A Channel 3 Load Register; 0x0000111B ***/
  union {
    word Word;
  } TMRA3_LOAD_STR;
  
  #define TMRA3_LOAD_LOAD0_MASK         1U
  #define TMRA3_LOAD_LOAD1_MASK         2U
  #define TMRA3_LOAD_LOAD2_MASK         4U
  #define TMRA3_LOAD_LOAD3_MASK         8U
  #define TMRA3_LOAD_LOAD4_MASK         16U
  #define TMRA3_LOAD_LOAD5_MASK         32U
  #define TMRA3_LOAD_LOAD6_MASK         64U
  #define TMRA3_LOAD_LOAD7_MASK         128U
  #define TMRA3_LOAD_LOAD8_MASK         256U
  #define TMRA3_LOAD_LOAD9_MASK         512U
  #define TMRA3_LOAD_LOAD10_MASK        1024U
  #define TMRA3_LOAD_LOAD11_MASK        2048U
  #define TMRA3_LOAD_LOAD12_MASK        4096U
  #define TMRA3_LOAD_LOAD13_MASK        8192U
  #define TMRA3_LOAD_LOAD14_MASK        16384U
  #define TMRA3_LOAD_LOAD15_MASK        32768U
  #define TMRA3_LOAD                    *((volatile word *)0x0000111B)


  /*** TMRA3_HOLD - Timer A Channel 3 Hold Register; 0x0000111C ***/
  union {
    word Word;
  } TMRA3_HOLD_STR;
  
  #define TMRA3_HOLD_HOLD0_MASK         1U
  #define TMRA3_HOLD_HOLD1_MASK         2U
  #define TMRA3_HOLD_HOLD2_MASK         4U
  #define TMRA3_HOLD_HOLD3_MASK         8U
  #define TMRA3_HOLD_HOLD4_MASK         16U
  #define TMRA3_HOLD_HOLD5_MASK         32U
  #define TMRA3_HOLD_HOLD6_MASK         64U
  #define TMRA3_HOLD_HOLD7_MASK         128U
  #define TMRA3_HOLD_HOLD8_MASK         256U
  #define TMRA3_HOLD_HOLD9_MASK         512U
  #define TMRA3_HOLD_HOLD10_MASK        1024U
  #define TMRA3_HOLD_HOLD11_MASK        2048U
  #define TMRA3_HOLD_HOLD12_MASK        4096U
  #define TMRA3_HOLD_HOLD13_MASK        8192U
  #define TMRA3_HOLD_HOLD14_MASK        16384U
  #define TMRA3_HOLD_HOLD15_MASK        32768U
  #define TMRA3_HOLD                    *((volatile word *)0x0000111C)


  /*** TMRA3_CNTR - Timer A Channel 3 Counter Register; 0x0000111D ***/
  union {
    word Word;
  } TMRA3_CNTR_STR;
  
  #define TMRA3_CNTR                    *((volatile word *)0x0000111D)


  /*** TMRA3_CTRL - Timer A Channel 3 Control Register; 0x0000111E ***/
  union {
    word Word;
  } TMRA3_CTRL_STR;
  
  #define TMRA3_CTRL_OM0_MASK           1U
  #define TMRA3_CTRL_OM1_MASK           2U
  #define TMRA3_CTRL_OM2_MASK           4U
  #define TMRA3_CTRL_Co_INIT_MASK       8U
  #define TMRA3_CTRL_DIR_MASK           16U
  #define TMRA3_CTRL_LENGTH_MASK        32U
  #define TMRA3_CTRL_ONCE_MASK          64U
  #define TMRA3_CTRL_SCS0_MASK          128U
  #define TMRA3_CTRL_SCS1_MASK          256U
  #define TMRA3_CTRL_PCS0_MASK          512U
  #define TMRA3_CTRL_PCS1_MASK          1024U
  #define TMRA3_CTRL_PCS2_MASK          2048U
  #define TMRA3_CTRL_PCS3_MASK          4096U
  #define TMRA3_CTRL_CM0_MASK           8192U
  #define TMRA3_CTRL_CM1_MASK           16384U
  #define TMRA3_CTRL_CM2_MASK           32768U
  #define TMRA3_CTRL_OM_MASK            7U
  #define TMRA3_CTRL_OM_BITNUM          0U
  #define TMRA3_CTRL_SCS_MASK           384U
  #define TMRA3_CTRL_SCS_BITNUM         7U
  #define TMRA3_CTRL_PCS_MASK           7680U
  #define TMRA3_CTRL_PCS_BITNUM         9U
  #define TMRA3_CTRL_CM_MASK            57344U
  #define TMRA3_CTRL_CM_BITNUM          13U
  #define TMRA3_CTRL                    *((volatile word *)0x0000111E)


  /*** TMRA3_SCR - Timer A Channel 3 Status and Control Register; 0x0000111F ***/
  union {
    word Word;
  } TMRA3_SCR_STR;
  
  #define TMRA3_SCR_OEN_MASK            1U
  #define TMRA3_SCR_OPS_MASK            2U
  #define TMRA3_SCR_FORCE_MASK          4U
  #define TMRA3_SCR_VAL_MASK            8U
  #define TMRA3_SCR_EEOF_MASK           16U
  #define TMRA3_SCR_MSTR_MASK           32U
  #define TMRA3_SCR_Capture_Mode0_MASK  64U
  #define TMRA3_SCR_Capture_Mode1_MASK  128U
  #define TMRA3_SCR_INPUT_MASK          256U
  #define TMRA3_SCR_IPS_MASK            512U
  #define TMRA3_SCR_IEFIE_MASK          1024U
  #define TMRA3_SCR_IEF_MASK            2048U
  #define TMRA3_SCR_TOFIE_MASK          4096U
  #define TMRA3_SCR_TOF_MASK            8192U
  #define TMRA3_SCR_TCFIE_MASK          16384U
  #define TMRA3_SCR_TCF_MASK            32768U
  #define TMRA3_SCR_Capture_Mode_MASK   192U
  #define TMRA3_SCR_Capture_Mode_BITNUM 6U
  #define TMRA3_SCR                     *((volatile word *)0x0000111F)


} TMRA3_PRPH;

/******************************************
*** Peripheral TMRB0
*******************************************/
typedef volatile struct {
  /*** TMRB0_CMP1 - Timer B Channel 0 Compare Register #1; 0x00001120 ***/
  union {
    word Word;
  } TMRB0_CMP1_STR;
  
  #define TMRB0_CMP1_COMPARISON_10_MASK 1U
  #define TMRB0_CMP1_COMPARISON_11_MASK 2U
  #define TMRB0_CMP1_COMPARISON_12_MASK 4U
  #define TMRB0_CMP1_COMPARISON_13_MASK 8U
  #define TMRB0_CMP1_COMPARISON_14_MASK 16U
  #define TMRB0_CMP1_COMPARISON_15_MASK 32U
  #define TMRB0_CMP1_COMPARISON_16_MASK 64U
  #define TMRB0_CMP1_COMPARISON_17_MASK 128U
  #define TMRB0_CMP1_COMPARISON_18_MASK 256U
  #define TMRB0_CMP1_COMPARISON_19_MASK 512U
  #define TMRB0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRB0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRB0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRB0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRB0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRB0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRB0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRB0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRB0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRB0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRB0_CMP1                    *((volatile word *)0x00001120)


  /*** TMRB0_CMP2 - Timer B Channel 0 Compare Register #2; 0x00001121 ***/
  union {
    word Word;
  } TMRB0_CMP2_STR;
  
  #define TMRB0_CMP2_COMPARISON_20_MASK 1U
  #define TMRB0_CMP2_COMPARISON_21_MASK 2U
  #define TMRB0_CMP2_COMPARISON_22_MASK 4U
  #define TMRB0_CMP2_COMPARISON_23_MASK 8U
  #define TMRB0_CMP2_COMPARISON_24_MASK 16U
  #define TMRB0_CMP2_COMPARISON_25_MASK 32U
  #define TMRB0_CMP2_COMPARISON_26_MASK 64U
  #define TMRB0_CMP2_COMPARISON_27_MASK 128U
  #define TMRB0_CMP2_COMPARISON_28_MASK 256U
  #define TMRB0_CMP2_COMPARISON_29_MASK 512U
  #define TMRB0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRB0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRB0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRB0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRB0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRB0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRB0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRB0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRB0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRB0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRB0_CMP2                    *((volatile word *)0x00001121)


  /*** TMRB0_CAP - Timer B Channel 0 Capture Register; 0x00001122 ***/
  union {
    word Word;
  } TMRB0_CAP_STR;
  
  #define TMRB0_CAP                     *((volatile word *)0x00001122)


  /*** TMRB0_LOAD - Timer B Channel 0 Load Register; 0x00001123 ***/
  union {
    word Word;
  } TMRB0_LOAD_STR;
  
  #define TMRB0_LOAD_LOAD0_MASK         1U
  #define TMRB0_LOAD_LOAD1_MASK         2U
  #define TMRB0_LOAD_LOAD2_MASK         4U
  #define TMRB0_LOAD_LOAD3_MASK         8U
  #define TMRB0_LOAD_LOAD4_MASK         16U
  #define TMRB0_LOAD_LOAD5_MASK         32U
  #define TMRB0_LOAD_LOAD6_MASK         64U
  #define TMRB0_LOAD_LOAD7_MASK         128U
  #define TMRB0_LOAD_LOAD8_MASK         256U
  #define TMRB0_LOAD_LOAD9_MASK         512U
  #define TMRB0_LOAD_LOAD10_MASK        1024U
  #define TMRB0_LOAD_LOAD11_MASK        2048U
  #define TMRB0_LOAD_LOAD12_MASK        4096U
  #define TMRB0_LOAD_LOAD13_MASK        8192U
  #define TMRB0_LOAD_LOAD14_MASK        16384U
  #define TMRB0_LOAD_LOAD15_MASK        32768U
  #define TMRB0_LOAD                    *((volatile word *)0x00001123)


  /*** TMRB0_HOLD - Timer B Channel 0 Hold Register; 0x00001124 ***/
  union {
    word Word;
  } TMRB0_HOLD_STR;
  
  #define TMRB0_HOLD_HOLD0_MASK         1U
  #define TMRB0_HOLD_HOLD1_MASK         2U
  #define TMRB0_HOLD_HOLD2_MASK         4U
  #define TMRB0_HOLD_HOLD3_MASK         8U
  #define TMRB0_HOLD_HOLD4_MASK         16U
  #define TMRB0_HOLD_HOLD5_MASK         32U
  #define TMRB0_HOLD_HOLD6_MASK         64U
  #define TMRB0_HOLD_HOLD7_MASK         128U
  #define TMRB0_HOLD_HOLD8_MASK         256U
  #define TMRB0_HOLD_HOLD9_MASK         512U
  #define TMRB0_HOLD_HOLD10_MASK        1024U
  #define TMRB0_HOLD_HOLD11_MASK        2048U
  #define TMRB0_HOLD_HOLD12_MASK        4096U
  #define TMRB0_HOLD_HOLD13_MASK        8192U
  #define TMRB0_HOLD_HOLD14_MASK        16384U
  #define TMRB0_HOLD_HOLD15_MASK        32768U
  #define TMRB0_HOLD                    *((volatile word *)0x00001124)


  /*** TMRB0_CNTR - Timer B Channel 0 Counter Register; 0x00001125 ***/
  union {
    word Word;
  } TMRB0_CNTR_STR;
  
  #define TMRB0_CNTR                    *((volatile word *)0x00001125)


  /*** TMRB0_CTRL - Timer B Channel 0 Control Register; 0x00001126 ***/
  union {
    word Word;
  } TMRB0_CTRL_STR;
  
  #define TMRB0_CTRL_OM0_MASK           1U
  #define TMRB0_CTRL_OM1_MASK           2U
  #define TMRB0_CTRL_OM2_MASK           4U
  #define TMRB0_CTRL_Co_INIT_MASK       8U
  #define TMRB0_CTRL_DIR_MASK           16U
  #define TMRB0_CTRL_LENGTH_MASK        32U
  #define TMRB0_CTRL_ONCE_MASK          64U
  #define TMRB0_CTRL_SCS0_MASK          128U
  #define TMRB0_CTRL_SCS1_MASK          256U
  #define TMRB0_CTRL_PCS0_MASK          512U
  #define TMRB0_CTRL_PCS1_MASK          1024U
  #define TMRB0_CTRL_PCS2_MASK          2048U
  #define TMRB0_CTRL_PCS3_MASK          4096U
  #define TMRB0_CTRL_CM0_MASK           8192U
  #define TMRB0_CTRL_CM1_MASK           16384U
  #define TMRB0_CTRL_CM2_MASK           32768U
  #define TMRB0_CTRL_OM_MASK            7U
  #define TMRB0_CTRL_OM_BITNUM          0U
  #define TMRB0_CTRL_SCS_MASK           384U
  #define TMRB0_CTRL_SCS_BITNUM         7U
  #define TMRB0_CTRL_PCS_MASK           7680U
  #define TMRB0_CTRL_PCS_BITNUM         9U
  #define TMRB0_CTRL_CM_MASK            57344U
  #define TMRB0_CTRL_CM_BITNUM          13U
  #define TMRB0_CTRL                    *((volatile word *)0x00001126)


  /*** TMRB0_SCR - Timer B Channel 0 Status and Control Register; 0x00001127 ***/
  union {
    word Word;
  } TMRB0_SCR_STR;
  
  #define TMRB0_SCR_OEN_MASK            1U
  #define TMRB0_SCR_OPS_MASK            2U
  #define TMRB0_SCR_FORCE_MASK          4U
  #define TMRB0_SCR_VAL_MASK            8U
  #define TMRB0_SCR_EEOF_MASK           16U
  #define TMRB0_SCR_MSTR_MASK           32U
  #define TMRB0_SCR_Capture_Mode0_MASK  64U
  #define TMRB0_SCR_Capture_Mode1_MASK  128U
  #define TMRB0_SCR_INPUT_MASK          256U
  #define TMRB0_SCR_IPS_MASK            512U
  #define TMRB0_SCR_IEFIE_MASK          1024U
  #define TMRB0_SCR_IEF_MASK            2048U
  #define TMRB0_SCR_TOFIE_MASK          4096U
  #define TMRB0_SCR_TOF_MASK            8192U
  #define TMRB0_SCR_TCFIE_MASK          16384U
  #define TMRB0_SCR_TCF_MASK            32768U
  #define TMRB0_SCR_Capture_Mode_MASK   192U
  #define TMRB0_SCR_Capture_Mode_BITNUM 6U
  #define TMRB0_SCR                     *((volatile word *)0x00001127)


} TMRB0_PRPH;

/******************************************
*** Peripheral TMRB1
*******************************************/
typedef volatile struct {
  /*** TMRB1_CMP1 - Timer B Channel 1 Compare Register #1; 0x00001128 ***/
  union {
    word Word;
  } TMRB1_CMP1_STR;
  
  #define TMRB1_CMP1_COMPARISON_10_MASK 1U
  #define TMRB1_CMP1_COMPARISON_11_MASK 2U
  #define TMRB1_CMP1_COMPARISON_12_MASK 4U
  #define TMRB1_CMP1_COMPARISON_13_MASK 8U
  #define TMRB1_CMP1_COMPARISON_14_MASK 16U
  #define TMRB1_CMP1_COMPARISON_15_MASK 32U
  #define TMRB1_CMP1_COMPARISON_16_MASK 64U
  #define TMRB1_CMP1_COMPARISON_17_MASK 128U
  #define TMRB1_CMP1_COMPARISON_18_MASK 256U
  #define TMRB1_CMP1_COMPARISON_19_MASK 512U
  #define TMRB1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRB1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRB1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRB1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRB1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRB1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRB1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRB1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRB1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRB1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRB1_CMP1                    *((volatile word *)0x00001128)


  /*** TMRB1_CMP2 - Timer B Channel 1 Compare Register #2; 0x00001129 ***/
  union {
    word Word;
  } TMRB1_CMP2_STR;
  
  #define TMRB1_CMP2_COMPARISON_20_MASK 1U
  #define TMRB1_CMP2_COMPARISON_21_MASK 2U
  #define TMRB1_CMP2_COMPARISON_22_MASK 4U
  #define TMRB1_CMP2_COMPARISON_23_MASK 8U
  #define TMRB1_CMP2_COMPARISON_24_MASK 16U
  #define TMRB1_CMP2_COMPARISON_25_MASK 32U
  #define TMRB1_CMP2_COMPARISON_26_MASK 64U
  #define TMRB1_CMP2_COMPARISON_27_MASK 128U
  #define TMRB1_CMP2_COMPARISON_28_MASK 256U
  #define TMRB1_CMP2_COMPARISON_29_MASK 512U
  #define TMRB1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRB1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRB1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRB1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRB1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRB1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRB1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRB1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRB1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRB1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRB1_CMP2                    *((volatile word *)0x00001129)


  /*** TMRB1_CAP - Timer B Channel 1 Capture Register; 0x0000112A ***/
  union {
    word Word;
  } TMRB1_CAP_STR;
  
  #define TMRB1_CAP                     *((volatile word *)0x0000112A)


  /*** TMRB1_LOAD - Timer B Channel 1 Load Register; 0x0000112B ***/
  union {
    word Word;
  } TMRB1_LOAD_STR;
  
  #define TMRB1_LOAD_LOAD0_MASK         1U
  #define TMRB1_LOAD_LOAD1_MASK         2U
  #define TMRB1_LOAD_LOAD2_MASK         4U
  #define TMRB1_LOAD_LOAD3_MASK         8U
  #define TMRB1_LOAD_LOAD4_MASK         16U
  #define TMRB1_LOAD_LOAD5_MASK         32U
  #define TMRB1_LOAD_LOAD6_MASK         64U
  #define TMRB1_LOAD_LOAD7_MASK         128U
  #define TMRB1_LOAD_LOAD8_MASK         256U
  #define TMRB1_LOAD_LOAD9_MASK         512U
  #define TMRB1_LOAD_LOAD10_MASK        1024U
  #define TMRB1_LOAD_LOAD11_MASK        2048U
  #define TMRB1_LOAD_LOAD12_MASK        4096U
  #define TMRB1_LOAD_LOAD13_MASK        8192U
  #define TMRB1_LOAD_LOAD14_MASK        16384U
  #define TMRB1_LOAD_LOAD15_MASK        32768U
  #define TMRB1_LOAD                    *((volatile word *)0x0000112B)


  /*** TMRB1_HOLD - Timer B Channel 1 Hold Register; 0x0000112C ***/
  union {
    word Word;
  } TMRB1_HOLD_STR;
  
  #define TMRB1_HOLD_HOLD0_MASK         1U
  #define TMRB1_HOLD_HOLD1_MASK         2U
  #define TMRB1_HOLD_HOLD2_MASK         4U
  #define TMRB1_HOLD_HOLD3_MASK         8U
  #define TMRB1_HOLD_HOLD4_MASK         16U
  #define TMRB1_HOLD_HOLD5_MASK         32U
  #define TMRB1_HOLD_HOLD6_MASK         64U
  #define TMRB1_HOLD_HOLD7_MASK         128U
  #define TMRB1_HOLD_HOLD8_MASK         256U
  #define TMRB1_HOLD_HOLD9_MASK         512U
  #define TMRB1_HOLD_HOLD10_MASK        1024U
  #define TMRB1_HOLD_HOLD11_MASK        2048U
  #define TMRB1_HOLD_HOLD12_MASK        4096U
  #define TMRB1_HOLD_HOLD13_MASK        8192U
  #define TMRB1_HOLD_HOLD14_MASK        16384U
  #define TMRB1_HOLD_HOLD15_MASK        32768U
  #define TMRB1_HOLD                    *((volatile word *)0x0000112C)


  /*** TMRB1_CNTR - Timer B Channel 1 Counter Register; 0x0000112D ***/
  union {
    word Word;
  } TMRB1_CNTR_STR;
  
  #define TMRB1_CNTR                    *((volatile word *)0x0000112D)


  /*** TMRB1_CTRL - Timer B Channel 1 Control Register; 0x0000112E ***/
  union {
    word Word;
  } TMRB1_CTRL_STR;
  
  #define TMRB1_CTRL_OM0_MASK           1U
  #define TMRB1_CTRL_OM1_MASK           2U
  #define TMRB1_CTRL_OM2_MASK           4U
  #define TMRB1_CTRL_Co_INIT_MASK       8U
  #define TMRB1_CTRL_DIR_MASK           16U
  #define TMRB1_CTRL_LENGTH_MASK        32U
  #define TMRB1_CTRL_ONCE_MASK          64U
  #define TMRB1_CTRL_SCS0_MASK          128U
  #define TMRB1_CTRL_SCS1_MASK          256U
  #define TMRB1_CTRL_PCS0_MASK          512U
  #define TMRB1_CTRL_PCS1_MASK          1024U
  #define TMRB1_CTRL_PCS2_MASK          2048U
  #define TMRB1_CTRL_PCS3_MASK          4096U
  #define TMRB1_CTRL_CM0_MASK           8192U
  #define TMRB1_CTRL_CM1_MASK           16384U
  #define TMRB1_CTRL_CM2_MASK           32768U
  #define TMRB1_CTRL_OM_MASK            7U
  #define TMRB1_CTRL_OM_BITNUM          0U
  #define TMRB1_CTRL_SCS_MASK           384U
  #define TMRB1_CTRL_SCS_BITNUM         7U
  #define TMRB1_CTRL_PCS_MASK           7680U
  #define TMRB1_CTRL_PCS_BITNUM         9U
  #define TMRB1_CTRL_CM_MASK            57344U
  #define TMRB1_CTRL_CM_BITNUM          13U
  #define TMRB1_CTRL                    *((volatile word *)0x0000112E)


  /*** TMRB1_SCR - Timer B Channel 1 Status and Control Register; 0x0000112F ***/
  union {
    word Word;
  } TMRB1_SCR_STR;
  
  #define TMRB1_SCR_OEN_MASK            1U
  #define TMRB1_SCR_OPS_MASK            2U
  #define TMRB1_SCR_FORCE_MASK          4U
  #define TMRB1_SCR_VAL_MASK            8U
  #define TMRB1_SCR_EEOF_MASK           16U
  #define TMRB1_SCR_MSTR_MASK           32U
  #define TMRB1_SCR_Capture_Mode0_MASK  64U
  #define TMRB1_SCR_Capture_Mode1_MASK  128U
  #define TMRB1_SCR_INPUT_MASK          256U
  #define TMRB1_SCR_IPS_MASK            512U
  #define TMRB1_SCR_IEFIE_MASK          1024U
  #define TMRB1_SCR_IEF_MASK            2048U
  #define TMRB1_SCR_TOFIE_MASK          4096U
  #define TMRB1_SCR_TOF_MASK            8192U
  #define TMRB1_SCR_TCFIE_MASK          16384U
  #define TMRB1_SCR_TCF_MASK            32768U
  #define TMRB1_SCR_Capture_Mode_MASK   192U
  #define TMRB1_SCR_Capture_Mode_BITNUM 6U
  #define TMRB1_SCR                     *((volatile word *)0x0000112F)


} TMRB1_PRPH;

/******************************************
*** Peripheral TMRB2
*******************************************/
typedef volatile struct {
  /*** TMRB2_CMP1 - Timer B Channel 2 Compare Register #1; 0x00001130 ***/
  union {
    word Word;
  } TMRB2_CMP1_STR;
  
  #define TMRB2_CMP1_COMPARISON_10_MASK 1U
  #define TMRB2_CMP1_COMPARISON_11_MASK 2U
  #define TMRB2_CMP1_COMPARISON_12_MASK 4U
  #define TMRB2_CMP1_COMPARISON_13_MASK 8U
  #define TMRB2_CMP1_COMPARISON_14_MASK 16U
  #define TMRB2_CMP1_COMPARISON_15_MASK 32U
  #define TMRB2_CMP1_COMPARISON_16_MASK 64U
  #define TMRB2_CMP1_COMPARISON_17_MASK 128U
  #define TMRB2_CMP1_COMPARISON_18_MASK 256U
  #define TMRB2_CMP1_COMPARISON_19_MASK 512U
  #define TMRB2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRB2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRB2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRB2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRB2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRB2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRB2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRB2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRB2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRB2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRB2_CMP1                    *((volatile word *)0x00001130)


  /*** TMRB2_CMP2 - Timer B Channel 2 Compare Register #2; 0x00001131 ***/
  union {
    word Word;
  } TMRB2_CMP2_STR;
  
  #define TMRB2_CMP2_COMPARISON_20_MASK 1U
  #define TMRB2_CMP2_COMPARISON_21_MASK 2U
  #define TMRB2_CMP2_COMPARISON_22_MASK 4U
  #define TMRB2_CMP2_COMPARISON_23_MASK 8U
  #define TMRB2_CMP2_COMPARISON_24_MASK 16U
  #define TMRB2_CMP2_COMPARISON_25_MASK 32U
  #define TMRB2_CMP2_COMPARISON_26_MASK 64U
  #define TMRB2_CMP2_COMPARISON_27_MASK 128U
  #define TMRB2_CMP2_COMPARISON_28_MASK 256U
  #define TMRB2_CMP2_COMPARISON_29_MASK 512U
  #define TMRB2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRB2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRB2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRB2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRB2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRB2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRB2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRB2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRB2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRB2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRB2_CMP2                    *((volatile word *)0x00001131)


  /*** TMRB2_CAP - Timer B Channel 2 Capture Register; 0x00001132 ***/
  union {
    word Word;
  } TMRB2_CAP_STR;
  
  #define TMRB2_CAP                     *((volatile word *)0x00001132)


  /*** TMRB2_LOAD - Timer B Channel 2 Load Register; 0x00001133 ***/
  union {
    word Word;
  } TMRB2_LOAD_STR;
  
  #define TMRB2_LOAD_LOAD0_MASK         1U
  #define TMRB2_LOAD_LOAD1_MASK         2U
  #define TMRB2_LOAD_LOAD2_MASK         4U
  #define TMRB2_LOAD_LOAD3_MASK         8U
  #define TMRB2_LOAD_LOAD4_MASK         16U
  #define TMRB2_LOAD_LOAD5_MASK         32U
  #define TMRB2_LOAD_LOAD6_MASK         64U
  #define TMRB2_LOAD_LOAD7_MASK         128U
  #define TMRB2_LOAD_LOAD8_MASK         256U
  #define TMRB2_LOAD_LOAD9_MASK         512U
  #define TMRB2_LOAD_LOAD10_MASK        1024U
  #define TMRB2_LOAD_LOAD11_MASK        2048U
  #define TMRB2_LOAD_LOAD12_MASK        4096U
  #define TMRB2_LOAD_LOAD13_MASK        8192U
  #define TMRB2_LOAD_LOAD14_MASK        16384U
  #define TMRB2_LOAD_LOAD15_MASK        32768U
  #define TMRB2_LOAD                    *((volatile word *)0x00001133)


  /*** TMRB2_HOLD - Timer B Channel 2 Hold Register; 0x00001134 ***/
  union {
    word Word;
  } TMRB2_HOLD_STR;
  
  #define TMRB2_HOLD_HOLD0_MASK         1U
  #define TMRB2_HOLD_HOLD1_MASK         2U
  #define TMRB2_HOLD_HOLD2_MASK         4U
  #define TMRB2_HOLD_HOLD3_MASK         8U
  #define TMRB2_HOLD_HOLD4_MASK         16U
  #define TMRB2_HOLD_HOLD5_MASK         32U
  #define TMRB2_HOLD_HOLD6_MASK         64U
  #define TMRB2_HOLD_HOLD7_MASK         128U
  #define TMRB2_HOLD_HOLD8_MASK         256U
  #define TMRB2_HOLD_HOLD9_MASK         512U
  #define TMRB2_HOLD_HOLD10_MASK        1024U
  #define TMRB2_HOLD_HOLD11_MASK        2048U
  #define TMRB2_HOLD_HOLD12_MASK        4096U
  #define TMRB2_HOLD_HOLD13_MASK        8192U
  #define TMRB2_HOLD_HOLD14_MASK        16384U
  #define TMRB2_HOLD_HOLD15_MASK        32768U
  #define TMRB2_HOLD                    *((volatile word *)0x00001134)


  /*** TMRB2_CNTR - Timer B Channel 2 Counter Register; 0x00001135 ***/
  union {
    word Word;
  } TMRB2_CNTR_STR;
  
  #define TMRB2_CNTR                    *((volatile word *)0x00001135)


  /*** TMRB2_CTRL - Timer B Channel 2 Control Register; 0x00001136 ***/
  union {
    word Word;
  } TMRB2_CTRL_STR;
  
  #define TMRB2_CTRL_OM0_MASK           1U
  #define TMRB2_CTRL_OM1_MASK           2U
  #define TMRB2_CTRL_OM2_MASK           4U
  #define TMRB2_CTRL_Co_INIT_MASK       8U
  #define TMRB2_CTRL_DIR_MASK           16U
  #define TMRB2_CTRL_LENGTH_MASK        32U
  #define TMRB2_CTRL_ONCE_MASK          64U
  #define TMRB2_CTRL_SCS0_MASK          128U
  #define TMRB2_CTRL_SCS1_MASK          256U
  #define TMRB2_CTRL_PCS0_MASK          512U
  #define TMRB2_CTRL_PCS1_MASK          1024U
  #define TMRB2_CTRL_PCS2_MASK          2048U
  #define TMRB2_CTRL_PCS3_MASK          4096U
  #define TMRB2_CTRL_CM0_MASK           8192U
  #define TMRB2_CTRL_CM1_MASK           16384U
  #define TMRB2_CTRL_CM2_MASK           32768U
  #define TMRB2_CTRL_OM_MASK            7U
  #define TMRB2_CTRL_OM_BITNUM          0U
  #define TMRB2_CTRL_SCS_MASK           384U
  #define TMRB2_CTRL_SCS_BITNUM         7U
  #define TMRB2_CTRL_PCS_MASK           7680U
  #define TMRB2_CTRL_PCS_BITNUM         9U
  #define TMRB2_CTRL_CM_MASK            57344U
  #define TMRB2_CTRL_CM_BITNUM          13U
  #define TMRB2_CTRL                    *((volatile word *)0x00001136)


  /*** TMRB2_SCR - Timer B Channel 2 Status and Control Register; 0x00001137 ***/
  union {
    word Word;
  } TMRB2_SCR_STR;
  
  #define TMRB2_SCR_OEN_MASK            1U
  #define TMRB2_SCR_OPS_MASK            2U
  #define TMRB2_SCR_FORCE_MASK          4U
  #define TMRB2_SCR_VAL_MASK            8U
  #define TMRB2_SCR_EEOF_MASK           16U
  #define TMRB2_SCR_MSTR_MASK           32U
  #define TMRB2_SCR_Capture_Mode0_MASK  64U
  #define TMRB2_SCR_Capture_Mode1_MASK  128U
  #define TMRB2_SCR_INPUT_MASK          256U
  #define TMRB2_SCR_IPS_MASK            512U
  #define TMRB2_SCR_IEFIE_MASK          1024U
  #define TMRB2_SCR_IEF_MASK            2048U
  #define TMRB2_SCR_TOFIE_MASK          4096U
  #define TMRB2_SCR_TOF_MASK            8192U
  #define TMRB2_SCR_TCFIE_MASK          16384U
  #define TMRB2_SCR_TCF_MASK            32768U
  #define TMRB2_SCR_Capture_Mode_MASK   192U
  #define TMRB2_SCR_Capture_Mode_BITNUM 6U
  #define TMRB2_SCR                     *((volatile word *)0x00001137)


} TMRB2_PRPH;

/******************************************
*** Peripheral TMRB3
*******************************************/
typedef volatile struct {
  /*** TMRB3_CMP1 - Timer B Channel 3 Compare Register #1; 0x00001138 ***/
  union {
    word Word;
  } TMRB3_CMP1_STR;
  
  #define TMRB3_CMP1_COMPARISON_10_MASK 1U
  #define TMRB3_CMP1_COMPARISON_11_MASK 2U
  #define TMRB3_CMP1_COMPARISON_12_MASK 4U
  #define TMRB3_CMP1_COMPARISON_13_MASK 8U
  #define TMRB3_CMP1_COMPARISON_14_MASK 16U
  #define TMRB3_CMP1_COMPARISON_15_MASK 32U
  #define TMRB3_CMP1_COMPARISON_16_MASK 64U
  #define TMRB3_CMP1_COMPARISON_17_MASK 128U
  #define TMRB3_CMP1_COMPARISON_18_MASK 256U
  #define TMRB3_CMP1_COMPARISON_19_MASK 512U
  #define TMRB3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRB3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRB3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRB3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRB3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRB3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRB3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRB3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRB3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRB3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRB3_CMP1                    *((volatile word *)0x00001138)


  /*** TMRB3_CMP2 - Timer B Channel 3 Compare Register #2; 0x00001139 ***/
  union {
    word Word;
  } TMRB3_CMP2_STR;
  
  #define TMRB3_CMP2_COMPARISON_20_MASK 1U
  #define TMRB3_CMP2_COMPARISON_21_MASK 2U
  #define TMRB3_CMP2_COMPARISON_22_MASK 4U
  #define TMRB3_CMP2_COMPARISON_23_MASK 8U
  #define TMRB3_CMP2_COMPARISON_24_MASK 16U
  #define TMRB3_CMP2_COMPARISON_25_MASK 32U
  #define TMRB3_CMP2_COMPARISON_26_MASK 64U
  #define TMRB3_CMP2_COMPARISON_27_MASK 128U
  #define TMRB3_CMP2_COMPARISON_28_MASK 256U
  #define TMRB3_CMP2_COMPARISON_29_MASK 512U
  #define TMRB3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRB3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRB3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRB3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRB3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRB3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRB3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRB3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRB3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRB3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRB3_CMP2                    *((volatile word *)0x00001139)


  /*** TMRB3_CAP - Timer B Channel 3 Capture Register; 0x0000113A ***/
  union {
    word Word;
  } TMRB3_CAP_STR;
  
  #define TMRB3_CAP                     *((volatile word *)0x0000113A)


  /*** TMRB3_LOAD - Timer B Channel 3 Load Register; 0x0000113B ***/
  union {
    word Word;
  } TMRB3_LOAD_STR;
  
  #define TMRB3_LOAD_LOAD0_MASK         1U
  #define TMRB3_LOAD_LOAD1_MASK         2U
  #define TMRB3_LOAD_LOAD2_MASK         4U
  #define TMRB3_LOAD_LOAD3_MASK         8U
  #define TMRB3_LOAD_LOAD4_MASK         16U
  #define TMRB3_LOAD_LOAD5_MASK         32U
  #define TMRB3_LOAD_LOAD6_MASK         64U
  #define TMRB3_LOAD_LOAD7_MASK         128U
  #define TMRB3_LOAD_LOAD8_MASK         256U
  #define TMRB3_LOAD_LOAD9_MASK         512U
  #define TMRB3_LOAD_LOAD10_MASK        1024U
  #define TMRB3_LOAD_LOAD11_MASK        2048U
  #define TMRB3_LOAD_LOAD12_MASK        4096U
  #define TMRB3_LOAD_LOAD13_MASK        8192U
  #define TMRB3_LOAD_LOAD14_MASK        16384U
  #define TMRB3_LOAD_LOAD15_MASK        32768U
  #define TMRB3_LOAD                    *((volatile word *)0x0000113B)


  /*** TMRB3_HOLD - Timer B Channel 3 Hold Register; 0x0000113C ***/
  union {
    word Word;
  } TMRB3_HOLD_STR;
  
  #define TMRB3_HOLD_HOLD0_MASK         1U
  #define TMRB3_HOLD_HOLD1_MASK         2U
  #define TMRB3_HOLD_HOLD2_MASK         4U
  #define TMRB3_HOLD_HOLD3_MASK         8U
  #define TMRB3_HOLD_HOLD4_MASK         16U
  #define TMRB3_HOLD_HOLD5_MASK         32U
  #define TMRB3_HOLD_HOLD6_MASK         64U
  #define TMRB3_HOLD_HOLD7_MASK         128U
  #define TMRB3_HOLD_HOLD8_MASK         256U
  #define TMRB3_HOLD_HOLD9_MASK         512U
  #define TMRB3_HOLD_HOLD10_MASK        1024U
  #define TMRB3_HOLD_HOLD11_MASK        2048U
  #define TMRB3_HOLD_HOLD12_MASK        4096U
  #define TMRB3_HOLD_HOLD13_MASK        8192U
  #define TMRB3_HOLD_HOLD14_MASK        16384U
  #define TMRB3_HOLD_HOLD15_MASK        32768U
  #define TMRB3_HOLD                    *((volatile word *)0x0000113C)


  /*** TMRB3_CNTR - Timer B Channel 3 Counter Register; 0x0000113D ***/
  union {
    word Word;
  } TMRB3_CNTR_STR;
  
  #define TMRB3_CNTR                    *((volatile word *)0x0000113D)


  /*** TMRB3_CTRL - Timer B Channel 3 Control Register; 0x0000113E ***/
  union {
    word Word;
  } TMRB3_CTRL_STR;
  
  #define TMRB3_CTRL_OM0_MASK           1U
  #define TMRB3_CTRL_OM1_MASK           2U
  #define TMRB3_CTRL_OM2_MASK           4U
  #define TMRB3_CTRL_Co_INIT_MASK       8U
  #define TMRB3_CTRL_DIR_MASK           16U
  #define TMRB3_CTRL_LENGTH_MASK        32U
  #define TMRB3_CTRL_ONCE_MASK          64U
  #define TMRB3_CTRL_SCS0_MASK          128U
  #define TMRB3_CTRL_SCS1_MASK          256U
  #define TMRB3_CTRL_PCS0_MASK          512U
  #define TMRB3_CTRL_PCS1_MASK          1024U
  #define TMRB3_CTRL_PCS2_MASK          2048U
  #define TMRB3_CTRL_PCS3_MASK          4096U
  #define TMRB3_CTRL_CM0_MASK           8192U
  #define TMRB3_CTRL_CM1_MASK           16384U
  #define TMRB3_CTRL_CM2_MASK           32768U
  #define TMRB3_CTRL_OM_MASK            7U
  #define TMRB3_CTRL_OM_BITNUM          0U
  #define TMRB3_CTRL_SCS_MASK           384U
  #define TMRB3_CTRL_SCS_BITNUM         7U
  #define TMRB3_CTRL_PCS_MASK           7680U
  #define TMRB3_CTRL_PCS_BITNUM         9U
  #define TMRB3_CTRL_CM_MASK            57344U
  #define TMRB3_CTRL_CM_BITNUM          13U
  #define TMRB3_CTRL                    *((volatile word *)0x0000113E)


  /*** TMRB3_SCR - Timer B Channel 3 Status and Control Register; 0x0000113F ***/
  union {
    word Word;
  } TMRB3_SCR_STR;
  
  #define TMRB3_SCR_OEN_MASK            1U
  #define TMRB3_SCR_OPS_MASK            2U
  #define TMRB3_SCR_FORCE_MASK          4U
  #define TMRB3_SCR_VAL_MASK            8U
  #define TMRB3_SCR_EEOF_MASK           16U
  #define TMRB3_SCR_MSTR_MASK           32U
  #define TMRB3_SCR_Capture_Mode0_MASK  64U
  #define TMRB3_SCR_Capture_Mode1_MASK  128U
  #define TMRB3_SCR_INPUT_MASK          256U
  #define TMRB3_SCR_IPS_MASK            512U
  #define TMRB3_SCR_IEFIE_MASK          1024U
  #define TMRB3_SCR_IEF_MASK            2048U
  #define TMRB3_SCR_TOFIE_MASK          4096U
  #define TMRB3_SCR_TOF_MASK            8192U
  #define TMRB3_SCR_TCFIE_MASK          16384U
  #define TMRB3_SCR_TCF_MASK            32768U
  #define TMRB3_SCR_Capture_Mode_MASK   192U
  #define TMRB3_SCR_Capture_Mode_BITNUM 6U
  #define TMRB3_SCR                     *((volatile word *)0x0000113F)


} TMRB3_PRPH;

/******************************************
*** Peripheral TMRC0
*******************************************/
typedef volatile struct {
  /*** TMRC0_CMP1 - Timer C Channel 0 Compare Register #1; 0x00001140 ***/
  union {
    word Word;
  } TMRC0_CMP1_STR;
  
  #define TMRC0_CMP1_COMPARISON_10_MASK 1U
  #define TMRC0_CMP1_COMPARISON_11_MASK 2U
  #define TMRC0_CMP1_COMPARISON_12_MASK 4U
  #define TMRC0_CMP1_COMPARISON_13_MASK 8U
  #define TMRC0_CMP1_COMPARISON_14_MASK 16U
  #define TMRC0_CMP1_COMPARISON_15_MASK 32U
  #define TMRC0_CMP1_COMPARISON_16_MASK 64U
  #define TMRC0_CMP1_COMPARISON_17_MASK 128U
  #define TMRC0_CMP1_COMPARISON_18_MASK 256U
  #define TMRC0_CMP1_COMPARISON_19_MASK 512U
  #define TMRC0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC0_CMP1                    *((volatile word *)0x00001140)


  /*** TMRC0_CMP2 - Timer C Channel 0 Compare Register #2; 0x00001141 ***/
  union {
    word Word;
  } TMRC0_CMP2_STR;
  
  #define TMRC0_CMP2_COMPARISON_20_MASK 1U
  #define TMRC0_CMP2_COMPARISON_21_MASK 2U
  #define TMRC0_CMP2_COMPARISON_22_MASK 4U
  #define TMRC0_CMP2_COMPARISON_23_MASK 8U
  #define TMRC0_CMP2_COMPARISON_24_MASK 16U
  #define TMRC0_CMP2_COMPARISON_25_MASK 32U
  #define TMRC0_CMP2_COMPARISON_26_MASK 64U
  #define TMRC0_CMP2_COMPARISON_27_MASK 128U
  #define TMRC0_CMP2_COMPARISON_28_MASK 256U
  #define TMRC0_CMP2_COMPARISON_29_MASK 512U
  #define TMRC0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC0_CMP2                    *((volatile word *)0x00001141)


  /*** TMRC0_CAP - Timer C Channel 0 Capture Register; 0x00001142 ***/
  union {
    word Word;
  } TMRC0_CAP_STR;
  
  #define TMRC0_CAP                     *((volatile word *)0x00001142)


  /*** TMRC0_LOAD - Timer C Channel 0 Load Register; 0x00001143 ***/
  union {
    word Word;
  } TMRC0_LOAD_STR;
  
  #define TMRC0_LOAD_LOAD0_MASK         1U
  #define TMRC0_LOAD_LOAD1_MASK         2U
  #define TMRC0_LOAD_LOAD2_MASK         4U
  #define TMRC0_LOAD_LOAD3_MASK         8U
  #define TMRC0_LOAD_LOAD4_MASK         16U
  #define TMRC0_LOAD_LOAD5_MASK         32U
  #define TMRC0_LOAD_LOAD6_MASK         64U
  #define TMRC0_LOAD_LOAD7_MASK         128U
  #define TMRC0_LOAD_LOAD8_MASK         256U
  #define TMRC0_LOAD_LOAD9_MASK         512U
  #define TMRC0_LOAD_LOAD10_MASK        1024U
  #define TMRC0_LOAD_LOAD11_MASK        2048U
  #define TMRC0_LOAD_LOAD12_MASK        4096U
  #define TMRC0_LOAD_LOAD13_MASK        8192U
  #define TMRC0_LOAD_LOAD14_MASK        16384U
  #define TMRC0_LOAD_LOAD15_MASK        32768U
  #define TMRC0_LOAD                    *((volatile word *)0x00001143)


  /*** TMRC0_HOLD - Timer C Channel 0 Hold Register; 0x00001144 ***/
  union {
    word Word;
  } TMRC0_HOLD_STR;
  
  #define TMRC0_HOLD_HOLD0_MASK         1U
  #define TMRC0_HOLD_HOLD1_MASK         2U
  #define TMRC0_HOLD_HOLD2_MASK         4U
  #define TMRC0_HOLD_HOLD3_MASK         8U
  #define TMRC0_HOLD_HOLD4_MASK         16U
  #define TMRC0_HOLD_HOLD5_MASK         32U
  #define TMRC0_HOLD_HOLD6_MASK         64U
  #define TMRC0_HOLD_HOLD7_MASK         128U
  #define TMRC0_HOLD_HOLD8_MASK         256U
  #define TMRC0_HOLD_HOLD9_MASK         512U
  #define TMRC0_HOLD_HOLD10_MASK        1024U
  #define TMRC0_HOLD_HOLD11_MASK        2048U
  #define TMRC0_HOLD_HOLD12_MASK        4096U
  #define TMRC0_HOLD_HOLD13_MASK        8192U
  #define TMRC0_HOLD_HOLD14_MASK        16384U
  #define TMRC0_HOLD_HOLD15_MASK        32768U
  #define TMRC0_HOLD                    *((volatile word *)0x00001144)


  /*** TMRC0_CNTR - Timer C Channel 0 Counter Register; 0x00001145 ***/
  union {
    word Word;
  } TMRC0_CNTR_STR;
  
  #define TMRC0_CNTR                    *((volatile word *)0x00001145)


  /*** TMRC0_CTRL - Timer C Channel 0 Control Register; 0x00001146 ***/
  union {
    word Word;
  } TMRC0_CTRL_STR;
  
  #define TMRC0_CTRL_OM0_MASK           1U
  #define TMRC0_CTRL_OM1_MASK           2U
  #define TMRC0_CTRL_OM2_MASK           4U
  #define TMRC0_CTRL_Co_INIT_MASK       8U
  #define TMRC0_CTRL_DIR_MASK           16U
  #define TMRC0_CTRL_LENGTH_MASK        32U
  #define TMRC0_CTRL_ONCE_MASK          64U
  #define TMRC0_CTRL_SCS0_MASK          128U
  #define TMRC0_CTRL_SCS1_MASK          256U
  #define TMRC0_CTRL_PCS0_MASK          512U
  #define TMRC0_CTRL_PCS1_MASK          1024U
  #define TMRC0_CTRL_PCS2_MASK          2048U
  #define TMRC0_CTRL_PCS3_MASK          4096U
  #define TMRC0_CTRL_CM0_MASK           8192U
  #define TMRC0_CTRL_CM1_MASK           16384U
  #define TMRC0_CTRL_CM2_MASK           32768U
  #define TMRC0_CTRL_OM_MASK            7U
  #define TMRC0_CTRL_OM_BITNUM          0U
  #define TMRC0_CTRL_SCS_MASK           384U
  #define TMRC0_CTRL_SCS_BITNUM         7U
  #define TMRC0_CTRL_PCS_MASK           7680U
  #define TMRC0_CTRL_PCS_BITNUM         9U
  #define TMRC0_CTRL_CM_MASK            57344U
  #define TMRC0_CTRL_CM_BITNUM          13U
  #define TMRC0_CTRL                    *((volatile word *)0x00001146)


  /*** TMRC0_SCR - Timer C Channel 0 Status and Control Register; 0x00001147 ***/
  union {
    word Word;
  } TMRC0_SCR_STR;
  
  #define TMRC0_SCR_OEN_MASK            1U
  #define TMRC0_SCR_OPS_MASK            2U
  #define TMRC0_SCR_FORCE_MASK          4U
  #define TMRC0_SCR_VAL_MASK            8U
  #define TMRC0_SCR_EEOF_MASK           16U
  #define TMRC0_SCR_MSTR_MASK           32U
  #define TMRC0_SCR_Capture_Mode0_MASK  64U
  #define TMRC0_SCR_Capture_Mode1_MASK  128U
  #define TMRC0_SCR_INPUT_MASK          256U
  #define TMRC0_SCR_IPS_MASK            512U
  #define TMRC0_SCR_IEFIE_MASK          1024U
  #define TMRC0_SCR_IEF_MASK            2048U
  #define TMRC0_SCR_TOFIE_MASK          4096U
  #define TMRC0_SCR_TOF_MASK            8192U
  #define TMRC0_SCR_TCFIE_MASK          16384U
  #define TMRC0_SCR_TCF_MASK            32768U
  #define TMRC0_SCR_Capture_Mode_MASK   192U
  #define TMRC0_SCR_Capture_Mode_BITNUM 6U
  #define TMRC0_SCR                     *((volatile word *)0x00001147)


} TMRC0_PRPH;

/******************************************
*** Peripheral TMRC1
*******************************************/
typedef volatile struct {
  /*** TMRC1_CMP1 - Timer C Channel 1 Compare Register #1; 0x00001148 ***/
  union {
    word Word;
  } TMRC1_CMP1_STR;
  
  #define TMRC1_CMP1_COMPARISON_10_MASK 1U
  #define TMRC1_CMP1_COMPARISON_11_MASK 2U
  #define TMRC1_CMP1_COMPARISON_12_MASK 4U
  #define TMRC1_CMP1_COMPARISON_13_MASK 8U
  #define TMRC1_CMP1_COMPARISON_14_MASK 16U
  #define TMRC1_CMP1_COMPARISON_15_MASK 32U
  #define TMRC1_CMP1_COMPARISON_16_MASK 64U
  #define TMRC1_CMP1_COMPARISON_17_MASK 128U
  #define TMRC1_CMP1_COMPARISON_18_MASK 256U
  #define TMRC1_CMP1_COMPARISON_19_MASK 512U
  #define TMRC1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC1_CMP1                    *((volatile word *)0x00001148)


  /*** TMRC1_CMP2 - Timer C Channel 1 Compare Register #2; 0x00001149 ***/
  union {
    word Word;
  } TMRC1_CMP2_STR;
  
  #define TMRC1_CMP2_COMPARISON_20_MASK 1U
  #define TMRC1_CMP2_COMPARISON_21_MASK 2U
  #define TMRC1_CMP2_COMPARISON_22_MASK 4U
  #define TMRC1_CMP2_COMPARISON_23_MASK 8U
  #define TMRC1_CMP2_COMPARISON_24_MASK 16U
  #define TMRC1_CMP2_COMPARISON_25_MASK 32U
  #define TMRC1_CMP2_COMPARISON_26_MASK 64U
  #define TMRC1_CMP2_COMPARISON_27_MASK 128U
  #define TMRC1_CMP2_COMPARISON_28_MASK 256U
  #define TMRC1_CMP2_COMPARISON_29_MASK 512U
  #define TMRC1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC1_CMP2                    *((volatile word *)0x00001149)


  /*** TMRC1_CAP - Timer C Channel 1 Capture Register; 0x0000114A ***/
  union {
    word Word;
  } TMRC1_CAP_STR;
  
  #define TMRC1_CAP                     *((volatile word *)0x0000114A)


  /*** TMRC1_LOAD - Timer C Channel 1 Load Register; 0x0000114B ***/
  union {
    word Word;
  } TMRC1_LOAD_STR;
  
  #define TMRC1_LOAD_LOAD0_MASK         1U
  #define TMRC1_LOAD_LOAD1_MASK         2U
  #define TMRC1_LOAD_LOAD2_MASK         4U
  #define TMRC1_LOAD_LOAD3_MASK         8U
  #define TMRC1_LOAD_LOAD4_MASK         16U
  #define TMRC1_LOAD_LOAD5_MASK         32U
  #define TMRC1_LOAD_LOAD6_MASK         64U
  #define TMRC1_LOAD_LOAD7_MASK         128U
  #define TMRC1_LOAD_LOAD8_MASK         256U
  #define TMRC1_LOAD_LOAD9_MASK         512U
  #define TMRC1_LOAD_LOAD10_MASK        1024U
  #define TMRC1_LOAD_LOAD11_MASK        2048U
  #define TMRC1_LOAD_LOAD12_MASK        4096U
  #define TMRC1_LOAD_LOAD13_MASK        8192U
  #define TMRC1_LOAD_LOAD14_MASK        16384U
  #define TMRC1_LOAD_LOAD15_MASK        32768U
  #define TMRC1_LOAD                    *((volatile word *)0x0000114B)


  /*** TMRC1_HOLD - Timer C Channel 1 Hold Register; 0x0000114C ***/
  union {
    word Word;
  } TMRC1_HOLD_STR;
  
  #define TMRC1_HOLD_HOLD0_MASK         1U
  #define TMRC1_HOLD_HOLD1_MASK         2U
  #define TMRC1_HOLD_HOLD2_MASK         4U
  #define TMRC1_HOLD_HOLD3_MASK         8U
  #define TMRC1_HOLD_HOLD4_MASK         16U
  #define TMRC1_HOLD_HOLD5_MASK         32U
  #define TMRC1_HOLD_HOLD6_MASK         64U
  #define TMRC1_HOLD_HOLD7_MASK         128U
  #define TMRC1_HOLD_HOLD8_MASK         256U
  #define TMRC1_HOLD_HOLD9_MASK         512U
  #define TMRC1_HOLD_HOLD10_MASK        1024U
  #define TMRC1_HOLD_HOLD11_MASK        2048U
  #define TMRC1_HOLD_HOLD12_MASK        4096U
  #define TMRC1_HOLD_HOLD13_MASK        8192U
  #define TMRC1_HOLD_HOLD14_MASK        16384U
  #define TMRC1_HOLD_HOLD15_MASK        32768U
  #define TMRC1_HOLD                    *((volatile word *)0x0000114C)


  /*** TMRC1_CNTR - Timer C Channel 1 Counter Register; 0x0000114D ***/
  union {
    word Word;
  } TMRC1_CNTR_STR;
  
  #define TMRC1_CNTR                    *((volatile word *)0x0000114D)


  /*** TMRC1_CTRL - Timer C Channel 1 Control Register; 0x0000114E ***/
  union {
    word Word;
  } TMRC1_CTRL_STR;
  
  #define TMRC1_CTRL_OM0_MASK           1U
  #define TMRC1_CTRL_OM1_MASK           2U
  #define TMRC1_CTRL_OM2_MASK           4U
  #define TMRC1_CTRL_Co_INIT_MASK       8U
  #define TMRC1_CTRL_DIR_MASK           16U
  #define TMRC1_CTRL_LENGTH_MASK        32U
  #define TMRC1_CTRL_ONCE_MASK          64U
  #define TMRC1_CTRL_SCS0_MASK          128U
  #define TMRC1_CTRL_SCS1_MASK          256U
  #define TMRC1_CTRL_PCS0_MASK          512U
  #define TMRC1_CTRL_PCS1_MASK          1024U
  #define TMRC1_CTRL_PCS2_MASK          2048U
  #define TMRC1_CTRL_PCS3_MASK          4096U
  #define TMRC1_CTRL_CM0_MASK           8192U
  #define TMRC1_CTRL_CM1_MASK           16384U
  #define TMRC1_CTRL_CM2_MASK           32768U
  #define TMRC1_CTRL_OM_MASK            7U
  #define TMRC1_CTRL_OM_BITNUM          0U
  #define TMRC1_CTRL_SCS_MASK           384U
  #define TMRC1_CTRL_SCS_BITNUM         7U
  #define TMRC1_CTRL_PCS_MASK           7680U
  #define TMRC1_CTRL_PCS_BITNUM         9U
  #define TMRC1_CTRL_CM_MASK            57344U
  #define TMRC1_CTRL_CM_BITNUM          13U
  #define TMRC1_CTRL                    *((volatile word *)0x0000114E)


  /*** TMRC1_SCR - Timer C Channel 1 Status and Control Register; 0x0000114F ***/
  union {
    word Word;
  } TMRC1_SCR_STR;
  
  #define TMRC1_SCR_OEN_MASK            1U
  #define TMRC1_SCR_OPS_MASK            2U
  #define TMRC1_SCR_FORCE_MASK          4U
  #define TMRC1_SCR_VAL_MASK            8U
  #define TMRC1_SCR_EEOF_MASK           16U
  #define TMRC1_SCR_MSTR_MASK           32U
  #define TMRC1_SCR_Capture_Mode0_MASK  64U
  #define TMRC1_SCR_Capture_Mode1_MASK  128U
  #define TMRC1_SCR_INPUT_MASK          256U
  #define TMRC1_SCR_IPS_MASK            512U
  #define TMRC1_SCR_IEFIE_MASK          1024U
  #define TMRC1_SCR_IEF_MASK            2048U
  #define TMRC1_SCR_TOFIE_MASK          4096U
  #define TMRC1_SCR_TOF_MASK            8192U
  #define TMRC1_SCR_TCFIE_MASK          16384U
  #define TMRC1_SCR_TCF_MASK            32768U
  #define TMRC1_SCR_Capture_Mode_MASK   192U
  #define TMRC1_SCR_Capture_Mode_BITNUM 6U
  #define TMRC1_SCR                     *((volatile word *)0x0000114F)


} TMRC1_PRPH;

/******************************************
*** Peripheral TMRC2
*******************************************/
typedef volatile struct {
  /*** TMRC2_CMP1 - Timer C Channel 2 Compare Register #1; 0x00001150 ***/
  union {
    word Word;
  } TMRC2_CMP1_STR;
  
  #define TMRC2_CMP1_COMPARISON_10_MASK 1U
  #define TMRC2_CMP1_COMPARISON_11_MASK 2U
  #define TMRC2_CMP1_COMPARISON_12_MASK 4U
  #define TMRC2_CMP1_COMPARISON_13_MASK 8U
  #define TMRC2_CMP1_COMPARISON_14_MASK 16U
  #define TMRC2_CMP1_COMPARISON_15_MASK 32U
  #define TMRC2_CMP1_COMPARISON_16_MASK 64U
  #define TMRC2_CMP1_COMPARISON_17_MASK 128U
  #define TMRC2_CMP1_COMPARISON_18_MASK 256U
  #define TMRC2_CMP1_COMPARISON_19_MASK 512U
  #define TMRC2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC2_CMP1                    *((volatile word *)0x00001150)


  /*** TMRC2_CMP2 - Timer C Channel 2 Compare Register #2; 0x00001151 ***/
  union {
    word Word;
  } TMRC2_CMP2_STR;
  
  #define TMRC2_CMP2_COMPARISON_20_MASK 1U
  #define TMRC2_CMP2_COMPARISON_21_MASK 2U
  #define TMRC2_CMP2_COMPARISON_22_MASK 4U
  #define TMRC2_CMP2_COMPARISON_23_MASK 8U
  #define TMRC2_CMP2_COMPARISON_24_MASK 16U
  #define TMRC2_CMP2_COMPARISON_25_MASK 32U
  #define TMRC2_CMP2_COMPARISON_26_MASK 64U
  #define TMRC2_CMP2_COMPARISON_27_MASK 128U
  #define TMRC2_CMP2_COMPARISON_28_MASK 256U
  #define TMRC2_CMP2_COMPARISON_29_MASK 512U
  #define TMRC2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC2_CMP2                    *((volatile word *)0x00001151)


  /*** TMRC2_CAP - Timer C Channel 2 Capture Register; 0x00001152 ***/
  union {
    word Word;
  } TMRC2_CAP_STR;
  
  #define TMRC2_CAP                     *((volatile word *)0x00001152)


  /*** TMRC2_LOAD - Timer C Channel 2 Load Register; 0x00001153 ***/
  union {
    word Word;
  } TMRC2_LOAD_STR;
  
  #define TMRC2_LOAD_LOAD0_MASK         1U
  #define TMRC2_LOAD_LOAD1_MASK         2U
  #define TMRC2_LOAD_LOAD2_MASK         4U
  #define TMRC2_LOAD_LOAD3_MASK         8U
  #define TMRC2_LOAD_LOAD4_MASK         16U
  #define TMRC2_LOAD_LOAD5_MASK         32U
  #define TMRC2_LOAD_LOAD6_MASK         64U
  #define TMRC2_LOAD_LOAD7_MASK         128U
  #define TMRC2_LOAD_LOAD8_MASK         256U
  #define TMRC2_LOAD_LOAD9_MASK         512U
  #define TMRC2_LOAD_LOAD10_MASK        1024U
  #define TMRC2_LOAD_LOAD11_MASK        2048U
  #define TMRC2_LOAD_LOAD12_MASK        4096U
  #define TMRC2_LOAD_LOAD13_MASK        8192U
  #define TMRC2_LOAD_LOAD14_MASK        16384U
  #define TMRC2_LOAD_LOAD15_MASK        32768U
  #define TMRC2_LOAD                    *((volatile word *)0x00001153)


  /*** TMRC2_HOLD - Timer C Channel 2 Hold Register; 0x00001154 ***/
  union {
    word Word;
  } TMRC2_HOLD_STR;
  
  #define TMRC2_HOLD_HOLD0_MASK         1U
  #define TMRC2_HOLD_HOLD1_MASK         2U
  #define TMRC2_HOLD_HOLD2_MASK         4U
  #define TMRC2_HOLD_HOLD3_MASK         8U
  #define TMRC2_HOLD_HOLD4_MASK         16U
  #define TMRC2_HOLD_HOLD5_MASK         32U
  #define TMRC2_HOLD_HOLD6_MASK         64U
  #define TMRC2_HOLD_HOLD7_MASK         128U
  #define TMRC2_HOLD_HOLD8_MASK         256U
  #define TMRC2_HOLD_HOLD9_MASK         512U
  #define TMRC2_HOLD_HOLD10_MASK        1024U
  #define TMRC2_HOLD_HOLD11_MASK        2048U
  #define TMRC2_HOLD_HOLD12_MASK        4096U
  #define TMRC2_HOLD_HOLD13_MASK        8192U
  #define TMRC2_HOLD_HOLD14_MASK        16384U
  #define TMRC2_HOLD_HOLD15_MASK        32768U
  #define TMRC2_HOLD                    *((volatile word *)0x00001154)


  /*** TMRC2_CNTR - Timer C Channel 2 Counter Register; 0x00001155 ***/
  union {
    word Word;
  } TMRC2_CNTR_STR;
  
  #define TMRC2_CNTR                    *((volatile word *)0x00001155)


  /*** TMRC2_CTRL - Timer C Channel 2 Control Register; 0x00001156 ***/
  union {
    word Word;
  } TMRC2_CTRL_STR;
  
  #define TMRC2_CTRL_OM0_MASK           1U
  #define TMRC2_CTRL_OM1_MASK           2U
  #define TMRC2_CTRL_OM2_MASK           4U
  #define TMRC2_CTRL_Co_INIT_MASK       8U
  #define TMRC2_CTRL_DIR_MASK           16U
  #define TMRC2_CTRL_LENGTH_MASK        32U
  #define TMRC2_CTRL_ONCE_MASK          64U
  #define TMRC2_CTRL_SCS0_MASK          128U
  #define TMRC2_CTRL_SCS1_MASK          256U
  #define TMRC2_CTRL_PCS0_MASK          512U
  #define TMRC2_CTRL_PCS1_MASK          1024U
  #define TMRC2_CTRL_PCS2_MASK          2048U
  #define TMRC2_CTRL_PCS3_MASK          4096U
  #define TMRC2_CTRL_CM0_MASK           8192U
  #define TMRC2_CTRL_CM1_MASK           16384U
  #define TMRC2_CTRL_CM2_MASK           32768U
  #define TMRC2_CTRL_OM_MASK            7U
  #define TMRC2_CTRL_OM_BITNUM          0U
  #define TMRC2_CTRL_SCS_MASK           384U
  #define TMRC2_CTRL_SCS_BITNUM         7U
  #define TMRC2_CTRL_PCS_MASK           7680U
  #define TMRC2_CTRL_PCS_BITNUM         9U
  #define TMRC2_CTRL_CM_MASK            57344U
  #define TMRC2_CTRL_CM_BITNUM          13U
  #define TMRC2_CTRL                    *((volatile word *)0x00001156)


  /*** TMRC2_SCR - Timer C Channel 2 Status and Control Register; 0x00001157 ***/
  union {
    word Word;
  } TMRC2_SCR_STR;
  
  #define TMRC2_SCR_OEN_MASK            1U
  #define TMRC2_SCR_OPS_MASK            2U
  #define TMRC2_SCR_FORCE_MASK          4U
  #define TMRC2_SCR_VAL_MASK            8U
  #define TMRC2_SCR_EEOF_MASK           16U
  #define TMRC2_SCR_MSTR_MASK           32U
  #define TMRC2_SCR_Capture_Mode0_MASK  64U
  #define TMRC2_SCR_Capture_Mode1_MASK  128U
  #define TMRC2_SCR_INPUT_MASK          256U
  #define TMRC2_SCR_IPS_MASK            512U
  #define TMRC2_SCR_IEFIE_MASK          1024U
  #define TMRC2_SCR_IEF_MASK            2048U
  #define TMRC2_SCR_TOFIE_MASK          4096U
  #define TMRC2_SCR_TOF_MASK            8192U
  #define TMRC2_SCR_TCFIE_MASK          16384U
  #define TMRC2_SCR_TCF_MASK            32768U
  #define TMRC2_SCR_Capture_Mode_MASK   192U
  #define TMRC2_SCR_Capture_Mode_BITNUM 6U
  #define TMRC2_SCR                     *((volatile word *)0x00001157)


} TMRC2_PRPH;

/******************************************
*** Peripheral TMRC3
*******************************************/
typedef volatile struct {
  /*** TMRC3_CMP1 - Timer C Channel 3 Compare Register #1; 0x00001158 ***/
  union {
    word Word;
  } TMRC3_CMP1_STR;
  
  #define TMRC3_CMP1_COMPARISON_10_MASK 1U
  #define TMRC3_CMP1_COMPARISON_11_MASK 2U
  #define TMRC3_CMP1_COMPARISON_12_MASK 4U
  #define TMRC3_CMP1_COMPARISON_13_MASK 8U
  #define TMRC3_CMP1_COMPARISON_14_MASK 16U
  #define TMRC3_CMP1_COMPARISON_15_MASK 32U
  #define TMRC3_CMP1_COMPARISON_16_MASK 64U
  #define TMRC3_CMP1_COMPARISON_17_MASK 128U
  #define TMRC3_CMP1_COMPARISON_18_MASK 256U
  #define TMRC3_CMP1_COMPARISON_19_MASK 512U
  #define TMRC3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRC3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRC3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRC3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRC3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRC3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRC3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRC3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRC3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRC3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRC3_CMP1                    *((volatile word *)0x00001158)


  /*** TMRC3_CMP2 - Timer C Channel 3 Compare Register #2; 0x00001159 ***/
  union {
    word Word;
  } TMRC3_CMP2_STR;
  
  #define TMRC3_CMP2_COMPARISON_20_MASK 1U
  #define TMRC3_CMP2_COMPARISON_21_MASK 2U
  #define TMRC3_CMP2_COMPARISON_22_MASK 4U
  #define TMRC3_CMP2_COMPARISON_23_MASK 8U
  #define TMRC3_CMP2_COMPARISON_24_MASK 16U
  #define TMRC3_CMP2_COMPARISON_25_MASK 32U
  #define TMRC3_CMP2_COMPARISON_26_MASK 64U
  #define TMRC3_CMP2_COMPARISON_27_MASK 128U
  #define TMRC3_CMP2_COMPARISON_28_MASK 256U
  #define TMRC3_CMP2_COMPARISON_29_MASK 512U
  #define TMRC3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRC3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRC3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRC3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRC3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRC3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRC3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRC3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRC3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRC3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRC3_CMP2                    *((volatile word *)0x00001159)


  /*** TMRC3_CAP - Timer C Channel 3 Capture Register; 0x0000115A ***/
  union {
    word Word;
  } TMRC3_CAP_STR;
  
  #define TMRC3_CAP                     *((volatile word *)0x0000115A)


  /*** TMRC3_LOAD - Timer C Channel 3 Load Register; 0x0000115B ***/
  union {
    word Word;
  } TMRC3_LOAD_STR;
  
  #define TMRC3_LOAD_LOAD0_MASK         1U
  #define TMRC3_LOAD_LOAD1_MASK         2U
  #define TMRC3_LOAD_LOAD2_MASK         4U
  #define TMRC3_LOAD_LOAD3_MASK         8U
  #define TMRC3_LOAD_LOAD4_MASK         16U
  #define TMRC3_LOAD_LOAD5_MASK         32U
  #define TMRC3_LOAD_LOAD6_MASK         64U
  #define TMRC3_LOAD_LOAD7_MASK         128U
  #define TMRC3_LOAD_LOAD8_MASK         256U
  #define TMRC3_LOAD_LOAD9_MASK         512U
  #define TMRC3_LOAD_LOAD10_MASK        1024U
  #define TMRC3_LOAD_LOAD11_MASK        2048U
  #define TMRC3_LOAD_LOAD12_MASK        4096U
  #define TMRC3_LOAD_LOAD13_MASK        8192U
  #define TMRC3_LOAD_LOAD14_MASK        16384U
  #define TMRC3_LOAD_LOAD15_MASK        32768U
  #define TMRC3_LOAD                    *((volatile word *)0x0000115B)


  /*** TMRC3_HOLD - Timer C Channel 3 Hold Register; 0x0000115C ***/
  union {
    word Word;
  } TMRC3_HOLD_STR;
  
  #define TMRC3_HOLD_HOLD0_MASK         1U
  #define TMRC3_HOLD_HOLD1_MASK         2U
  #define TMRC3_HOLD_HOLD2_MASK         4U
  #define TMRC3_HOLD_HOLD3_MASK         8U
  #define TMRC3_HOLD_HOLD4_MASK         16U
  #define TMRC3_HOLD_HOLD5_MASK         32U
  #define TMRC3_HOLD_HOLD6_MASK         64U
  #define TMRC3_HOLD_HOLD7_MASK         128U
  #define TMRC3_HOLD_HOLD8_MASK         256U
  #define TMRC3_HOLD_HOLD9_MASK         512U
  #define TMRC3_HOLD_HOLD10_MASK        1024U
  #define TMRC3_HOLD_HOLD11_MASK        2048U
  #define TMRC3_HOLD_HOLD12_MASK        4096U
  #define TMRC3_HOLD_HOLD13_MASK        8192U
  #define TMRC3_HOLD_HOLD14_MASK        16384U
  #define TMRC3_HOLD_HOLD15_MASK        32768U
  #define TMRC3_HOLD                    *((volatile word *)0x0000115C)


  /*** TMRC3_CNTR - Timer C Channel 3 Counter Register; 0x0000115D ***/
  union {
    word Word;
  } TMRC3_CNTR_STR;
  
  #define TMRC3_CNTR                    *((volatile word *)0x0000115D)


  /*** TMRC3_CTRL - Timer C Channel 3 Control Register; 0x0000115E ***/
  union {
    word Word;
  } TMRC3_CTRL_STR;
  
  #define TMRC3_CTRL_OM0_MASK           1U
  #define TMRC3_CTRL_OM1_MASK           2U
  #define TMRC3_CTRL_OM2_MASK           4U
  #define TMRC3_CTRL_Co_INIT_MASK       8U
  #define TMRC3_CTRL_DIR_MASK           16U
  #define TMRC3_CTRL_LENGTH_MASK        32U
  #define TMRC3_CTRL_ONCE_MASK          64U
  #define TMRC3_CTRL_SCS0_MASK          128U
  #define TMRC3_CTRL_SCS1_MASK          256U
  #define TMRC3_CTRL_PCS0_MASK          512U
  #define TMRC3_CTRL_PCS1_MASK          1024U
  #define TMRC3_CTRL_PCS2_MASK          2048U
  #define TMRC3_CTRL_PCS3_MASK          4096U
  #define TMRC3_CTRL_CM0_MASK           8192U
  #define TMRC3_CTRL_CM1_MASK           16384U
  #define TMRC3_CTRL_CM2_MASK           32768U
  #define TMRC3_CTRL_OM_MASK            7U
  #define TMRC3_CTRL_OM_BITNUM          0U
  #define TMRC3_CTRL_SCS_MASK           384U
  #define TMRC3_CTRL_SCS_BITNUM         7U
  #define TMRC3_CTRL_PCS_MASK           7680U
  #define TMRC3_CTRL_PCS_BITNUM         9U
  #define TMRC3_CTRL_CM_MASK            57344U
  #define TMRC3_CTRL_CM_BITNUM          13U
  #define TMRC3_CTRL                    *((volatile word *)0x0000115E)


  /*** TMRC3_SCR - Timer C Channel 3 Status and Control Register; 0x0000115F ***/
  union {
    word Word;
  } TMRC3_SCR_STR;
  
  #define TMRC3_SCR_OEN_MASK            1U
  #define TMRC3_SCR_OPS_MASK            2U
  #define TMRC3_SCR_FORCE_MASK          4U
  #define TMRC3_SCR_VAL_MASK            8U
  #define TMRC3_SCR_EEOF_MASK           16U
  #define TMRC3_SCR_MSTR_MASK           32U
  #define TMRC3_SCR_Capture_Mode0_MASK  64U
  #define TMRC3_SCR_Capture_Mode1_MASK  128U
  #define TMRC3_SCR_INPUT_MASK          256U
  #define TMRC3_SCR_IPS_MASK            512U
  #define TMRC3_SCR_IEFIE_MASK          1024U
  #define TMRC3_SCR_IEF_MASK            2048U
  #define TMRC3_SCR_TOFIE_MASK          4096U
  #define TMRC3_SCR_TOF_MASK            8192U
  #define TMRC3_SCR_TCFIE_MASK          16384U
  #define TMRC3_SCR_TCF_MASK            32768U
  #define TMRC3_SCR_Capture_Mode_MASK   192U
  #define TMRC3_SCR_Capture_Mode_BITNUM 6U
  #define TMRC3_SCR                     *((volatile word *)0x0000115F)


} TMRC3_PRPH;

/******************************************
*** Peripheral TMRD0
*******************************************/
typedef volatile struct {
  /*** TMRD0_CMP1 - Timer D Channel 0 Compare Register #1; 0x00001160 ***/
  union {
    word Word;
  } TMRD0_CMP1_STR;
  
  #define TMRD0_CMP1_COMPARISON_10_MASK 1U
  #define TMRD0_CMP1_COMPARISON_11_MASK 2U
  #define TMRD0_CMP1_COMPARISON_12_MASK 4U
  #define TMRD0_CMP1_COMPARISON_13_MASK 8U
  #define TMRD0_CMP1_COMPARISON_14_MASK 16U
  #define TMRD0_CMP1_COMPARISON_15_MASK 32U
  #define TMRD0_CMP1_COMPARISON_16_MASK 64U
  #define TMRD0_CMP1_COMPARISON_17_MASK 128U
  #define TMRD0_CMP1_COMPARISON_18_MASK 256U
  #define TMRD0_CMP1_COMPARISON_19_MASK 512U
  #define TMRD0_CMP1_COMPARISON_110_MASK 1024U
  #define TMRD0_CMP1_COMPARISON_111_MASK 2048U
  #define TMRD0_CMP1_COMPARISON_112_MASK 4096U
  #define TMRD0_CMP1_COMPARISON_113_MASK 8192U
  #define TMRD0_CMP1_COMPARISON_114_MASK 16384U
  #define TMRD0_CMP1_COMPARISON_115_MASK 32768U
  #define TMRD0_CMP1_COMPARISON__10_MASK 1023U
  #define TMRD0_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRD0_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRD0_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRD0_CMP1                    *((volatile word *)0x00001160)


  /*** TMRD0_CMP2 - Timer D Channel 0 Compare Register #2; 0x00001161 ***/
  union {
    word Word;
  } TMRD0_CMP2_STR;
  
  #define TMRD0_CMP2_COMPARISON_20_MASK 1U
  #define TMRD0_CMP2_COMPARISON_21_MASK 2U
  #define TMRD0_CMP2_COMPARISON_22_MASK 4U
  #define TMRD0_CMP2_COMPARISON_23_MASK 8U
  #define TMRD0_CMP2_COMPARISON_24_MASK 16U
  #define TMRD0_CMP2_COMPARISON_25_MASK 32U
  #define TMRD0_CMP2_COMPARISON_26_MASK 64U
  #define TMRD0_CMP2_COMPARISON_27_MASK 128U
  #define TMRD0_CMP2_COMPARISON_28_MASK 256U
  #define TMRD0_CMP2_COMPARISON_29_MASK 512U
  #define TMRD0_CMP2_COMPARISON_210_MASK 1024U
  #define TMRD0_CMP2_COMPARISON_211_MASK 2048U
  #define TMRD0_CMP2_COMPARISON_212_MASK 4096U
  #define TMRD0_CMP2_COMPARISON_213_MASK 8192U
  #define TMRD0_CMP2_COMPARISON_214_MASK 16384U
  #define TMRD0_CMP2_COMPARISON_215_MASK 32768U
  #define TMRD0_CMP2_COMPARISON__20_MASK 1023U
  #define TMRD0_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRD0_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRD0_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRD0_CMP2                    *((volatile word *)0x00001161)


  /*** TMRD0_CAP - Timer D Channel 0 Capture Register; 0x00001162 ***/
  union {
    word Word;
  } TMRD0_CAP_STR;
  
  #define TMRD0_CAP                     *((volatile word *)0x00001162)


  /*** TMRD0_LOAD - Timer D Channel 0 Load Register; 0x00001163 ***/
  union {
    word Word;
  } TMRD0_LOAD_STR;
  
  #define TMRD0_LOAD_LOAD0_MASK         1U
  #define TMRD0_LOAD_LOAD1_MASK         2U
  #define TMRD0_LOAD_LOAD2_MASK         4U
  #define TMRD0_LOAD_LOAD3_MASK         8U
  #define TMRD0_LOAD_LOAD4_MASK         16U
  #define TMRD0_LOAD_LOAD5_MASK         32U
  #define TMRD0_LOAD_LOAD6_MASK         64U
  #define TMRD0_LOAD_LOAD7_MASK         128U
  #define TMRD0_LOAD_LOAD8_MASK         256U
  #define TMRD0_LOAD_LOAD9_MASK         512U
  #define TMRD0_LOAD_LOAD10_MASK        1024U
  #define TMRD0_LOAD_LOAD11_MASK        2048U
  #define TMRD0_LOAD_LOAD12_MASK        4096U
  #define TMRD0_LOAD_LOAD13_MASK        8192U
  #define TMRD0_LOAD_LOAD14_MASK        16384U
  #define TMRD0_LOAD_LOAD15_MASK        32768U
  #define TMRD0_LOAD                    *((volatile word *)0x00001163)


  /*** TMRD0_HOLD - Timer D Channel 0 Hold Register; 0x00001164 ***/
  union {
    word Word;
  } TMRD0_HOLD_STR;
  
  #define TMRD0_HOLD_HOLD0_MASK         1U
  #define TMRD0_HOLD_HOLD1_MASK         2U
  #define TMRD0_HOLD_HOLD2_MASK         4U
  #define TMRD0_HOLD_HOLD3_MASK         8U
  #define TMRD0_HOLD_HOLD4_MASK         16U
  #define TMRD0_HOLD_HOLD5_MASK         32U
  #define TMRD0_HOLD_HOLD6_MASK         64U
  #define TMRD0_HOLD_HOLD7_MASK         128U
  #define TMRD0_HOLD_HOLD8_MASK         256U
  #define TMRD0_HOLD_HOLD9_MASK         512U
  #define TMRD0_HOLD_HOLD10_MASK        1024U
  #define TMRD0_HOLD_HOLD11_MASK        2048U
  #define TMRD0_HOLD_HOLD12_MASK        4096U
  #define TMRD0_HOLD_HOLD13_MASK        8192U
  #define TMRD0_HOLD_HOLD14_MASK        16384U
  #define TMRD0_HOLD_HOLD15_MASK        32768U
  #define TMRD0_HOLD                    *((volatile word *)0x00001164)


  /*** TMRD0_CNTR - Timer D Channel 0 Counter Register; 0x00001165 ***/
  union {
    word Word;
  } TMRD0_CNTR_STR;
  
  #define TMRD0_CNTR                    *((volatile word *)0x00001165)


  /*** TMRD0_CTRL - Timer D Channel 0 Control Register; 0x00001166 ***/
  union {
    word Word;
  } TMRD0_CTRL_STR;
  
  #define TMRD0_CTRL_OM0_MASK           1U
  #define TMRD0_CTRL_OM1_MASK           2U
  #define TMRD0_CTRL_OM2_MASK           4U
  #define TMRD0_CTRL_Co_INIT_MASK       8U
  #define TMRD0_CTRL_DIR_MASK           16U
  #define TMRD0_CTRL_LENGTH_MASK        32U
  #define TMRD0_CTRL_ONCE_MASK          64U
  #define TMRD0_CTRL_SCS0_MASK          128U
  #define TMRD0_CTRL_SCS1_MASK          256U
  #define TMRD0_CTRL_PCS0_MASK          512U
  #define TMRD0_CTRL_PCS1_MASK          1024U
  #define TMRD0_CTRL_PCS2_MASK          2048U
  #define TMRD0_CTRL_PCS3_MASK          4096U
  #define TMRD0_CTRL_CM0_MASK           8192U
  #define TMRD0_CTRL_CM1_MASK           16384U
  #define TMRD0_CTRL_CM2_MASK           32768U
  #define TMRD0_CTRL_OM_MASK            7U
  #define TMRD0_CTRL_OM_BITNUM          0U
  #define TMRD0_CTRL_SCS_MASK           384U
  #define TMRD0_CTRL_SCS_BITNUM         7U
  #define TMRD0_CTRL_PCS_MASK           7680U
  #define TMRD0_CTRL_PCS_BITNUM         9U
  #define TMRD0_CTRL_CM_MASK            57344U
  #define TMRD0_CTRL_CM_BITNUM          13U
  #define TMRD0_CTRL                    *((volatile word *)0x00001166)


  /*** TMRD0_SCR - Timer D Channel 0 Status and Control Register; 0x00001167 ***/
  union {
    word Word;
  } TMRD0_SCR_STR;
  
  #define TMRD0_SCR_OEN_MASK            1U
  #define TMRD0_SCR_OPS_MASK            2U
  #define TMRD0_SCR_FORCE_MASK          4U
  #define TMRD0_SCR_VAL_MASK            8U
  #define TMRD0_SCR_EEOF_MASK           16U
  #define TMRD0_SCR_MSTR_MASK           32U
  #define TMRD0_SCR_Capture_Mode0_MASK  64U
  #define TMRD0_SCR_Capture_Mode1_MASK  128U
  #define TMRD0_SCR_INPUT_MASK          256U
  #define TMRD0_SCR_IPS_MASK            512U
  #define TMRD0_SCR_IEFIE_MASK          1024U
  #define TMRD0_SCR_IEF_MASK            2048U
  #define TMRD0_SCR_TOFIE_MASK          4096U
  #define TMRD0_SCR_TOF_MASK            8192U
  #define TMRD0_SCR_TCFIE_MASK          16384U
  #define TMRD0_SCR_TCF_MASK            32768U
  #define TMRD0_SCR_Capture_Mode_MASK   192U
  #define TMRD0_SCR_Capture_Mode_BITNUM 6U
  #define TMRD0_SCR                     *((volatile word *)0x00001167)


} TMRD0_PRPH;

/******************************************
*** Peripheral TMRD1
*******************************************/
typedef volatile struct {
  /*** TMRD1_CMP1 - Timer D Channel 1 Compare Register #1; 0x00001168 ***/
  union {
    word Word;
  } TMRD1_CMP1_STR;
  
  #define TMRD1_CMP1_COMPARISON_10_MASK 1U
  #define TMRD1_CMP1_COMPARISON_11_MASK 2U
  #define TMRD1_CMP1_COMPARISON_12_MASK 4U
  #define TMRD1_CMP1_COMPARISON_13_MASK 8U
  #define TMRD1_CMP1_COMPARISON_14_MASK 16U
  #define TMRD1_CMP1_COMPARISON_15_MASK 32U
  #define TMRD1_CMP1_COMPARISON_16_MASK 64U
  #define TMRD1_CMP1_COMPARISON_17_MASK 128U
  #define TMRD1_CMP1_COMPARISON_18_MASK 256U
  #define TMRD1_CMP1_COMPARISON_19_MASK 512U
  #define TMRD1_CMP1_COMPARISON_110_MASK 1024U
  #define TMRD1_CMP1_COMPARISON_111_MASK 2048U
  #define TMRD1_CMP1_COMPARISON_112_MASK 4096U
  #define TMRD1_CMP1_COMPARISON_113_MASK 8192U
  #define TMRD1_CMP1_COMPARISON_114_MASK 16384U
  #define TMRD1_CMP1_COMPARISON_115_MASK 32768U
  #define TMRD1_CMP1_COMPARISON__10_MASK 1023U
  #define TMRD1_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRD1_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRD1_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRD1_CMP1                    *((volatile word *)0x00001168)


  /*** TMRD1_CMP2 - Timer D Channel 1 Compare Register #2; 0x00001169 ***/
  union {
    word Word;
  } TMRD1_CMP2_STR;
  
  #define TMRD1_CMP2_COMPARISON_20_MASK 1U
  #define TMRD1_CMP2_COMPARISON_21_MASK 2U
  #define TMRD1_CMP2_COMPARISON_22_MASK 4U
  #define TMRD1_CMP2_COMPARISON_23_MASK 8U
  #define TMRD1_CMP2_COMPARISON_24_MASK 16U
  #define TMRD1_CMP2_COMPARISON_25_MASK 32U
  #define TMRD1_CMP2_COMPARISON_26_MASK 64U
  #define TMRD1_CMP2_COMPARISON_27_MASK 128U
  #define TMRD1_CMP2_COMPARISON_28_MASK 256U
  #define TMRD1_CMP2_COMPARISON_29_MASK 512U
  #define TMRD1_CMP2_COMPARISON_210_MASK 1024U
  #define TMRD1_CMP2_COMPARISON_211_MASK 2048U
  #define TMRD1_CMP2_COMPARISON_212_MASK 4096U
  #define TMRD1_CMP2_COMPARISON_213_MASK 8192U
  #define TMRD1_CMP2_COMPARISON_214_MASK 16384U
  #define TMRD1_CMP2_COMPARISON_215_MASK 32768U
  #define TMRD1_CMP2_COMPARISON__20_MASK 1023U
  #define TMRD1_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRD1_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRD1_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRD1_CMP2                    *((volatile word *)0x00001169)


  /*** TMRD1_CAP - Timer D Channel 1 Capture Register; 0x0000116A ***/
  union {
    word Word;
  } TMRD1_CAP_STR;
  
  #define TMRD1_CAP                     *((volatile word *)0x0000116A)


  /*** TMRD1_LOAD - Timer D Channel 1 Load Register; 0x0000116B ***/
  union {
    word Word;
  } TMRD1_LOAD_STR;
  
  #define TMRD1_LOAD_LOAD0_MASK         1U
  #define TMRD1_LOAD_LOAD1_MASK         2U
  #define TMRD1_LOAD_LOAD2_MASK         4U
  #define TMRD1_LOAD_LOAD3_MASK         8U
  #define TMRD1_LOAD_LOAD4_MASK         16U
  #define TMRD1_LOAD_LOAD5_MASK         32U
  #define TMRD1_LOAD_LOAD6_MASK         64U
  #define TMRD1_LOAD_LOAD7_MASK         128U
  #define TMRD1_LOAD_LOAD8_MASK         256U
  #define TMRD1_LOAD_LOAD9_MASK         512U
  #define TMRD1_LOAD_LOAD10_MASK        1024U
  #define TMRD1_LOAD_LOAD11_MASK        2048U
  #define TMRD1_LOAD_LOAD12_MASK        4096U
  #define TMRD1_LOAD_LOAD13_MASK        8192U
  #define TMRD1_LOAD_LOAD14_MASK        16384U
  #define TMRD1_LOAD_LOAD15_MASK        32768U
  #define TMRD1_LOAD                    *((volatile word *)0x0000116B)


  /*** TMRD1_HOLD - Timer D Channel 1 Hold Register; 0x0000116C ***/
  union {
    word Word;
  } TMRD1_HOLD_STR;
  
  #define TMRD1_HOLD_HOLD0_MASK         1U
  #define TMRD1_HOLD_HOLD1_MASK         2U
  #define TMRD1_HOLD_HOLD2_MASK         4U
  #define TMRD1_HOLD_HOLD3_MASK         8U
  #define TMRD1_HOLD_HOLD4_MASK         16U
  #define TMRD1_HOLD_HOLD5_MASK         32U
  #define TMRD1_HOLD_HOLD6_MASK         64U
  #define TMRD1_HOLD_HOLD7_MASK         128U
  #define TMRD1_HOLD_HOLD8_MASK         256U
  #define TMRD1_HOLD_HOLD9_MASK         512U
  #define TMRD1_HOLD_HOLD10_MASK        1024U
  #define TMRD1_HOLD_HOLD11_MASK        2048U
  #define TMRD1_HOLD_HOLD12_MASK        4096U
  #define TMRD1_HOLD_HOLD13_MASK        8192U
  #define TMRD1_HOLD_HOLD14_MASK        16384U
  #define TMRD1_HOLD_HOLD15_MASK        32768U
  #define TMRD1_HOLD                    *((volatile word *)0x0000116C)


  /*** TMRD1_CNTR - Timer D Channel 1 Counter Register; 0x0000116D ***/
  union {
    word Word;
  } TMRD1_CNTR_STR;
  
  #define TMRD1_CNTR                    *((volatile word *)0x0000116D)


  /*** TMRD1_CTRL - Timer D Channel 1 Control Register; 0x0000116E ***/
  union {
    word Word;
  } TMRD1_CTRL_STR;
  
  #define TMRD1_CTRL_OM0_MASK           1U
  #define TMRD1_CTRL_OM1_MASK           2U
  #define TMRD1_CTRL_OM2_MASK           4U
  #define TMRD1_CTRL_Co_INIT_MASK       8U
  #define TMRD1_CTRL_DIR_MASK           16U
  #define TMRD1_CTRL_LENGTH_MASK        32U
  #define TMRD1_CTRL_ONCE_MASK          64U
  #define TMRD1_CTRL_SCS0_MASK          128U
  #define TMRD1_CTRL_SCS1_MASK          256U
  #define TMRD1_CTRL_PCS0_MASK          512U
  #define TMRD1_CTRL_PCS1_MASK          1024U
  #define TMRD1_CTRL_PCS2_MASK          2048U
  #define TMRD1_CTRL_PCS3_MASK          4096U
  #define TMRD1_CTRL_CM0_MASK           8192U
  #define TMRD1_CTRL_CM1_MASK           16384U
  #define TMRD1_CTRL_CM2_MASK           32768U
  #define TMRD1_CTRL_OM_MASK            7U
  #define TMRD1_CTRL_OM_BITNUM          0U
  #define TMRD1_CTRL_SCS_MASK           384U
  #define TMRD1_CTRL_SCS_BITNUM         7U
  #define TMRD1_CTRL_PCS_MASK           7680U
  #define TMRD1_CTRL_PCS_BITNUM         9U
  #define TMRD1_CTRL_CM_MASK            57344U
  #define TMRD1_CTRL_CM_BITNUM          13U
  #define TMRD1_CTRL                    *((volatile word *)0x0000116E)


  /*** TMRD1_SCR - Timer D Channel 1 Status and Control Register; 0x0000116F ***/
  union {
    word Word;
  } TMRD1_SCR_STR;
  
  #define TMRD1_SCR_OEN_MASK            1U
  #define TMRD1_SCR_OPS_MASK            2U
  #define TMRD1_SCR_FORCE_MASK          4U
  #define TMRD1_SCR_VAL_MASK            8U
  #define TMRD1_SCR_EEOF_MASK           16U
  #define TMRD1_SCR_MSTR_MASK           32U
  #define TMRD1_SCR_Capture_Mode0_MASK  64U
  #define TMRD1_SCR_Capture_Mode1_MASK  128U
  #define TMRD1_SCR_INPUT_MASK          256U
  #define TMRD1_SCR_IPS_MASK            512U
  #define TMRD1_SCR_IEFIE_MASK          1024U
  #define TMRD1_SCR_IEF_MASK            2048U
  #define TMRD1_SCR_TOFIE_MASK          4096U
  #define TMRD1_SCR_TOF_MASK            8192U
  #define TMRD1_SCR_TCFIE_MASK          16384U
  #define TMRD1_SCR_TCF_MASK            32768U
  #define TMRD1_SCR_Capture_Mode_MASK   192U
  #define TMRD1_SCR_Capture_Mode_BITNUM 6U
  #define TMRD1_SCR                     *((volatile word *)0x0000116F)


} TMRD1_PRPH;

/******************************************
*** Peripheral TMRD2
*******************************************/
typedef volatile struct {
  /*** TMRD2_CMP1 - Timer D Channel 2 Compare Register #1; 0x00001170 ***/
  union {
    word Word;
  } TMRD2_CMP1_STR;
  
  #define TMRD2_CMP1_COMPARISON_10_MASK 1U
  #define TMRD2_CMP1_COMPARISON_11_MASK 2U
  #define TMRD2_CMP1_COMPARISON_12_MASK 4U
  #define TMRD2_CMP1_COMPARISON_13_MASK 8U
  #define TMRD2_CMP1_COMPARISON_14_MASK 16U
  #define TMRD2_CMP1_COMPARISON_15_MASK 32U
  #define TMRD2_CMP1_COMPARISON_16_MASK 64U
  #define TMRD2_CMP1_COMPARISON_17_MASK 128U
  #define TMRD2_CMP1_COMPARISON_18_MASK 256U
  #define TMRD2_CMP1_COMPARISON_19_MASK 512U
  #define TMRD2_CMP1_COMPARISON_110_MASK 1024U
  #define TMRD2_CMP1_COMPARISON_111_MASK 2048U
  #define TMRD2_CMP1_COMPARISON_112_MASK 4096U
  #define TMRD2_CMP1_COMPARISON_113_MASK 8192U
  #define TMRD2_CMP1_COMPARISON_114_MASK 16384U
  #define TMRD2_CMP1_COMPARISON_115_MASK 32768U
  #define TMRD2_CMP1_COMPARISON__10_MASK 1023U
  #define TMRD2_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRD2_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRD2_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRD2_CMP1                    *((volatile word *)0x00001170)


  /*** TMRD2_CMP2 - Timer D Channel 2 Compare Register #2; 0x00001171 ***/
  union {
    word Word;
  } TMRD2_CMP2_STR;
  
  #define TMRD2_CMP2_COMPARISON_20_MASK 1U
  #define TMRD2_CMP2_COMPARISON_21_MASK 2U
  #define TMRD2_CMP2_COMPARISON_22_MASK 4U
  #define TMRD2_CMP2_COMPARISON_23_MASK 8U
  #define TMRD2_CMP2_COMPARISON_24_MASK 16U
  #define TMRD2_CMP2_COMPARISON_25_MASK 32U
  #define TMRD2_CMP2_COMPARISON_26_MASK 64U
  #define TMRD2_CMP2_COMPARISON_27_MASK 128U
  #define TMRD2_CMP2_COMPARISON_28_MASK 256U
  #define TMRD2_CMP2_COMPARISON_29_MASK 512U
  #define TMRD2_CMP2_COMPARISON_210_MASK 1024U
  #define TMRD2_CMP2_COMPARISON_211_MASK 2048U
  #define TMRD2_CMP2_COMPARISON_212_MASK 4096U
  #define TMRD2_CMP2_COMPARISON_213_MASK 8192U
  #define TMRD2_CMP2_COMPARISON_214_MASK 16384U
  #define TMRD2_CMP2_COMPARISON_215_MASK 32768U
  #define TMRD2_CMP2_COMPARISON__20_MASK 1023U
  #define TMRD2_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRD2_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRD2_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRD2_CMP2                    *((volatile word *)0x00001171)


  /*** TMRD2_CAP - Timer D Channel 2 Capture Register; 0x00001172 ***/
  union {
    word Word;
  } TMRD2_CAP_STR;
  
  #define TMRD2_CAP                     *((volatile word *)0x00001172)


  /*** TMRD2_LOAD - Timer D Channel 2 Load Register; 0x00001173 ***/
  union {
    word Word;
  } TMRD2_LOAD_STR;
  
  #define TMRD2_LOAD_LOAD0_MASK         1U
  #define TMRD2_LOAD_LOAD1_MASK         2U
  #define TMRD2_LOAD_LOAD2_MASK         4U
  #define TMRD2_LOAD_LOAD3_MASK         8U
  #define TMRD2_LOAD_LOAD4_MASK         16U
  #define TMRD2_LOAD_LOAD5_MASK         32U
  #define TMRD2_LOAD_LOAD6_MASK         64U
  #define TMRD2_LOAD_LOAD7_MASK         128U
  #define TMRD2_LOAD_LOAD8_MASK         256U
  #define TMRD2_LOAD_LOAD9_MASK         512U
  #define TMRD2_LOAD_LOAD10_MASK        1024U
  #define TMRD2_LOAD_LOAD11_MASK        2048U
  #define TMRD2_LOAD_LOAD12_MASK        4096U
  #define TMRD2_LOAD_LOAD13_MASK        8192U
  #define TMRD2_LOAD_LOAD14_MASK        16384U
  #define TMRD2_LOAD_LOAD15_MASK        32768U
  #define TMRD2_LOAD                    *((volatile word *)0x00001173)


  /*** TMRD2_HOLD - Timer D Channel 2 Hold Register; 0x00001174 ***/
  union {
    word Word;
  } TMRD2_HOLD_STR;
  
  #define TMRD2_HOLD_HOLD0_MASK         1U
  #define TMRD2_HOLD_HOLD1_MASK         2U
  #define TMRD2_HOLD_HOLD2_MASK         4U
  #define TMRD2_HOLD_HOLD3_MASK         8U
  #define TMRD2_HOLD_HOLD4_MASK         16U
  #define TMRD2_HOLD_HOLD5_MASK         32U
  #define TMRD2_HOLD_HOLD6_MASK         64U
  #define TMRD2_HOLD_HOLD7_MASK         128U
  #define TMRD2_HOLD_HOLD8_MASK         256U
  #define TMRD2_HOLD_HOLD9_MASK         512U
  #define TMRD2_HOLD_HOLD10_MASK        1024U
  #define TMRD2_HOLD_HOLD11_MASK        2048U
  #define TMRD2_HOLD_HOLD12_MASK        4096U
  #define TMRD2_HOLD_HOLD13_MASK        8192U
  #define TMRD2_HOLD_HOLD14_MASK        16384U
  #define TMRD2_HOLD_HOLD15_MASK        32768U
  #define TMRD2_HOLD                    *((volatile word *)0x00001174)


  /*** TMRD2_CNTR - Timer D Channel 2 Counter Register; 0x00001175 ***/
  union {
    word Word;
  } TMRD2_CNTR_STR;
  
  #define TMRD2_CNTR                    *((volatile word *)0x00001175)


  /*** TMRD2_CTRL - Timer D Channel 2 Control Register; 0x00001176 ***/
  union {
    word Word;
  } TMRD2_CTRL_STR;
  
  #define TMRD2_CTRL_OM0_MASK           1U
  #define TMRD2_CTRL_OM1_MASK           2U
  #define TMRD2_CTRL_OM2_MASK           4U
  #define TMRD2_CTRL_Co_INIT_MASK       8U
  #define TMRD2_CTRL_DIR_MASK           16U
  #define TMRD2_CTRL_LENGTH_MASK        32U
  #define TMRD2_CTRL_ONCE_MASK          64U
  #define TMRD2_CTRL_SCS0_MASK          128U
  #define TMRD2_CTRL_SCS1_MASK          256U
  #define TMRD2_CTRL_PCS0_MASK          512U
  #define TMRD2_CTRL_PCS1_MASK          1024U
  #define TMRD2_CTRL_PCS2_MASK          2048U
  #define TMRD2_CTRL_PCS3_MASK          4096U
  #define TMRD2_CTRL_CM0_MASK           8192U
  #define TMRD2_CTRL_CM1_MASK           16384U
  #define TMRD2_CTRL_CM2_MASK           32768U
  #define TMRD2_CTRL_OM_MASK            7U
  #define TMRD2_CTRL_OM_BITNUM          0U
  #define TMRD2_CTRL_SCS_MASK           384U
  #define TMRD2_CTRL_SCS_BITNUM         7U
  #define TMRD2_CTRL_PCS_MASK           7680U
  #define TMRD2_CTRL_PCS_BITNUM         9U
  #define TMRD2_CTRL_CM_MASK            57344U
  #define TMRD2_CTRL_CM_BITNUM          13U
  #define TMRD2_CTRL                    *((volatile word *)0x00001176)


  /*** TMRD2_SCR - Timer D Channel 2 Status and Control Register; 0x00001177 ***/
  union {
    word Word;
  } TMRD2_SCR_STR;
  
  #define TMRD2_SCR_OEN_MASK            1U
  #define TMRD2_SCR_OPS_MASK            2U
  #define TMRD2_SCR_FORCE_MASK          4U
  #define TMRD2_SCR_VAL_MASK            8U
  #define TMRD2_SCR_EEOF_MASK           16U
  #define TMRD2_SCR_MSTR_MASK           32U
  #define TMRD2_SCR_Capture_Mode0_MASK  64U
  #define TMRD2_SCR_Capture_Mode1_MASK  128U
  #define TMRD2_SCR_INPUT_MASK          256U
  #define TMRD2_SCR_IPS_MASK            512U
  #define TMRD2_SCR_IEFIE_MASK          1024U
  #define TMRD2_SCR_IEF_MASK            2048U
  #define TMRD2_SCR_TOFIE_MASK          4096U
  #define TMRD2_SCR_TOF_MASK            8192U
  #define TMRD2_SCR_TCFIE_MASK          16384U
  #define TMRD2_SCR_TCF_MASK            32768U
  #define TMRD2_SCR_Capture_Mode_MASK   192U
  #define TMRD2_SCR_Capture_Mode_BITNUM 6U
  #define TMRD2_SCR                     *((volatile word *)0x00001177)


} TMRD2_PRPH;

/******************************************
*** Peripheral TMRD3
*******************************************/
typedef volatile struct {
  /*** TMRD3_CMP1 - Timer D Channel 3 Compare Register #1; 0x00001178 ***/
  union {
    word Word;
  } TMRD3_CMP1_STR;
  
  #define TMRD3_CMP1_COMPARISON_10_MASK 1U
  #define TMRD3_CMP1_COMPARISON_11_MASK 2U
  #define TMRD3_CMP1_COMPARISON_12_MASK 4U
  #define TMRD3_CMP1_COMPARISON_13_MASK 8U
  #define TMRD3_CMP1_COMPARISON_14_MASK 16U
  #define TMRD3_CMP1_COMPARISON_15_MASK 32U
  #define TMRD3_CMP1_COMPARISON_16_MASK 64U
  #define TMRD3_CMP1_COMPARISON_17_MASK 128U
  #define TMRD3_CMP1_COMPARISON_18_MASK 256U
  #define TMRD3_CMP1_COMPARISON_19_MASK 512U
  #define TMRD3_CMP1_COMPARISON_110_MASK 1024U
  #define TMRD3_CMP1_COMPARISON_111_MASK 2048U
  #define TMRD3_CMP1_COMPARISON_112_MASK 4096U
  #define TMRD3_CMP1_COMPARISON_113_MASK 8192U
  #define TMRD3_CMP1_COMPARISON_114_MASK 16384U
  #define TMRD3_CMP1_COMPARISON_115_MASK 32768U
  #define TMRD3_CMP1_COMPARISON__10_MASK 1023U
  #define TMRD3_CMP1_COMPARISON__10_BITNUM 0U
  #define TMRD3_CMP1_COMPARISON_1_10_MASK 64512U
  #define TMRD3_CMP1_COMPARISON_1_10_BITNUM 10U
  #define TMRD3_CMP1                    *((volatile word *)0x00001178)


  /*** TMRD3_CMP2 - Timer D Channel 3 Compare Register #2; 0x00001179 ***/
  union {
    word Word;
  } TMRD3_CMP2_STR;
  
  #define TMRD3_CMP2_COMPARISON_20_MASK 1U
  #define TMRD3_CMP2_COMPARISON_21_MASK 2U
  #define TMRD3_CMP2_COMPARISON_22_MASK 4U
  #define TMRD3_CMP2_COMPARISON_23_MASK 8U
  #define TMRD3_CMP2_COMPARISON_24_MASK 16U
  #define TMRD3_CMP2_COMPARISON_25_MASK 32U
  #define TMRD3_CMP2_COMPARISON_26_MASK 64U
  #define TMRD3_CMP2_COMPARISON_27_MASK 128U
  #define TMRD3_CMP2_COMPARISON_28_MASK 256U
  #define TMRD3_CMP2_COMPARISON_29_MASK 512U
  #define TMRD3_CMP2_COMPARISON_210_MASK 1024U
  #define TMRD3_CMP2_COMPARISON_211_MASK 2048U
  #define TMRD3_CMP2_COMPARISON_212_MASK 4096U
  #define TMRD3_CMP2_COMPARISON_213_MASK 8192U
  #define TMRD3_CMP2_COMPARISON_214_MASK 16384U
  #define TMRD3_CMP2_COMPARISON_215_MASK 32768U
  #define TMRD3_CMP2_COMPARISON__20_MASK 1023U
  #define TMRD3_CMP2_COMPARISON__20_BITNUM 0U
  #define TMRD3_CMP2_COMPARISON_2_10_MASK 64512U
  #define TMRD3_CMP2_COMPARISON_2_10_BITNUM 10U
  #define TMRD3_CMP2                    *((volatile word *)0x00001179)


  /*** TMRD3_CAP - Timer D Channel 3 Capture Register; 0x0000117A ***/
  union {
    word Word;
  } TMRD3_CAP_STR;
  
  #define TMRD3_CAP                     *((volatile word *)0x0000117A)


  /*** TMRD3_LOAD - Timer D Channel 3 Load Register; 0x0000117B ***/
  union {
    word Word;
  } TMRD3_LOAD_STR;
  
  #define TMRD3_LOAD_LOAD0_MASK         1U
  #define TMRD3_LOAD_LOAD1_MASK         2U
  #define TMRD3_LOAD_LOAD2_MASK         4U
  #define TMRD3_LOAD_LOAD3_MASK         8U
  #define TMRD3_LOAD_LOAD4_MASK         16U
  #define TMRD3_LOAD_LOAD5_MASK         32U
  #define TMRD3_LOAD_LOAD6_MASK         64U
  #define TMRD3_LOAD_LOAD7_MASK         128U
  #define TMRD3_LOAD_LOAD8_MASK         256U
  #define TMRD3_LOAD_LOAD9_MASK         512U
  #define TMRD3_LOAD_LOAD10_MASK        1024U
  #define TMRD3_LOAD_LOAD11_MASK        2048U
  #define TMRD3_LOAD_LOAD12_MASK        4096U
  #define TMRD3_LOAD_LOAD13_MASK        8192U
  #define TMRD3_LOAD_LOAD14_MASK        16384U
  #define TMRD3_LOAD_LOAD15_MASK        32768U
  #define TMRD3_LOAD                    *((volatile word *)0x0000117B)


  /*** TMRD3_HOLD - Timer D Channel 3 Hold Register; 0x0000117C ***/
  union {
    word Word;
  } TMRD3_HOLD_STR;
  
  #define TMRD3_HOLD_HOLD0_MASK         1U
  #define TMRD3_HOLD_HOLD1_MASK         2U
  #define TMRD3_HOLD_HOLD2_MASK         4U
  #define TMRD3_HOLD_HOLD3_MASK         8U
  #define TMRD3_HOLD_HOLD4_MASK         16U
  #define TMRD3_HOLD_HOLD5_MASK         32U
  #define TMRD3_HOLD_HOLD6_MASK         64U
  #define TMRD3_HOLD_HOLD7_MASK         128U
  #define TMRD3_HOLD_HOLD8_MASK         256U
  #define TMRD3_HOLD_HOLD9_MASK         512U
  #define TMRD3_HOLD_HOLD10_MASK        1024U
  #define TMRD3_HOLD_HOLD11_MASK        2048U
  #define TMRD3_HOLD_HOLD12_MASK        4096U
  #define TMRD3_HOLD_HOLD13_MASK        8192U
  #define TMRD3_HOLD_HOLD14_MASK        16384U
  #define TMRD3_HOLD_HOLD15_MASK        32768U
  #define TMRD3_HOLD                    *((volatile word *)0x0000117C)


  /*** TMRD3_CNTR - Timer D Channel 3 Counter Register; 0x0000117D ***/
  union {
    word Word;
  } TMRD3_CNTR_STR;
  
  #define TMRD3_CNTR                    *((volatile word *)0x0000117D)


  /*** TMRD3_CTRL - Timer D Channel 3 Control Register; 0x0000117E ***/
  union {
    word Word;
  } TMRD3_CTRL_STR;
  
  #define TMRD3_CTRL_OM0_MASK           1U
  #define TMRD3_CTRL_OM1_MASK           2U
  #define TMRD3_CTRL_OM2_MASK           4U
  #define TMRD3_CTRL_Co_INIT_MASK       8U
  #define TMRD3_CTRL_DIR_MASK           16U
  #define TMRD3_CTRL_LENGTH_MASK        32U
  #define TMRD3_CTRL_ONCE_MASK          64U
  #define TMRD3_CTRL_SCS0_MASK          128U
  #define TMRD3_CTRL_SCS1_MASK          256U
  #define TMRD3_CTRL_PCS0_MASK          512U
  #define TMRD3_CTRL_PCS1_MASK          1024U
  #define TMRD3_CTRL_PCS2_MASK          2048U
  #define TMRD3_CTRL_PCS3_MASK          4096U
  #define TMRD3_CTRL_CM0_MASK           8192U
  #define TMRD3_CTRL_CM1_MASK           16384U
  #define TMRD3_CTRL_CM2_MASK           32768U
  #define TMRD3_CTRL_OM_MASK            7U
  #define TMRD3_CTRL_OM_BITNUM          0U
  #define TMRD3_CTRL_SCS_MASK           384U
  #define TMRD3_CTRL_SCS_BITNUM         7U
  #define TMRD3_CTRL_PCS_MASK           7680U
  #define TMRD3_CTRL_PCS_BITNUM         9U
  #define TMRD3_CTRL_CM_MASK            57344U
  #define TMRD3_CTRL_CM_BITNUM          13U
  #define TMRD3_CTRL                    *((volatile word *)0x0000117E)


  /*** TMRD3_SCR - Timer D Channel 3 Status and Control Register; 0x0000117F ***/
  union {
    word Word;
  } TMRD3_SCR_STR;
  
  #define TMRD3_SCR_OEN_MASK            1U
  #define TMRD3_SCR_OPS_MASK            2U
  #define TMRD3_SCR_FORCE_MASK          4U
  #define TMRD3_SCR_VAL_MASK            8U
  #define TMRD3_SCR_EEOF_MASK           16U
  #define TMRD3_SCR_MSTR_MASK           32U
  #define TMRD3_SCR_Capture_Mode0_MASK  64U
  #define TMRD3_SCR_Capture_Mode1_MASK  128U
  #define TMRD3_SCR_INPUT_MASK          256U
  #define TMRD3_SCR_IPS_MASK            512U
  #define TMRD3_SCR_IEFIE_MASK          1024U
  #define TMRD3_SCR_IEF_MASK            2048U
  #define TMRD3_SCR_TOFIE_MASK          4096U
  #define TMRD3_SCR_TOF_MASK            8192U
  #define TMRD3_SCR_TCFIE_MASK          16384U
  #define TMRD3_SCR_TCF_MASK            32768U
  #define TMRD3_SCR_Capture_Mode_MASK   192U
  #define TMRD3_SCR_Capture_Mode_BITNUM 6U
  #define TMRD3_SCR                     *((volatile word *)0x0000117F)


} TMRD3_PRPH;

/******************************************
*** Peripheral MSCAN
*******************************************/
typedef volatile struct {
  /*** CANCTL0 - MSCAN Control Register 0; 0x00001180 ***/
  union {
    word Word;
  } CANCTL0_STR;
  
  #define CANCTL0_SFTRES_MASK           1U
  #define CANCTL0_SLPRQ_MASK            2U
  #define CANCTL0_SLPAK_MASK            4U
  #define CANCTL0_SYNCH_MASK            16U
  #define CANCTL0_CSWAI_MASK            32U
  #define CANCTL0_RXACT_MASK            64U
  #define CANCTL0_RXFRM_MASK            128U
  #define CANCTL0                       *((volatile word *)0x00001180)


  /*** CANCTL1 - MSCAN Control Register 1; 0x00001181 ***/
  union {
    word Word;
  } CANCTL1_STR;
  
  #define CANCTL1_CLKSRC_MASK           1U
  #define CANCTL1_WUPM_MASK             2U
  #define CANCTL1_LOOPB_MASK            4U
  #define CANCTL1_CANE_MASK             128U
  #define CANCTL1                       *((volatile word *)0x00001181)


  /*** CANBTR0 - MSCAN Bus Timing Register 0; 0x00001182 ***/
  union {
    word Word;
  } CANBTR0_STR;
  
  #define CANBTR0_BRP0_MASK             1U
  #define CANBTR0_BRP1_MASK             2U
  #define CANBTR0_BRP2_MASK             4U
  #define CANBTR0_BRP3_MASK             8U
  #define CANBTR0_BRP4_MASK             16U
  #define CANBTR0_BRP5_MASK             32U
  #define CANBTR0_SJW0_MASK             64U
  #define CANBTR0_SJW1_MASK             128U
  #define CANBTR0_BRP_MASK              63U
  #define CANBTR0_BRP_BITNUM            0U
  #define CANBTR0_SJW_MASK              192U
  #define CANBTR0_SJW_BITNUM            6U
  #define CANBTR0                       *((volatile word *)0x00001182)


  /*** CANBTR1 - MSCAN Bus Timing Register 1; 0x00001183 ***/
  union {
    word Word;
  } CANBTR1_STR;
  
  #define CANBTR1_TSEG10_MASK           1U
  #define CANBTR1_TSEG11_MASK           2U
  #define CANBTR1_TSEG12_MASK           4U
  #define CANBTR1_TSEG13_MASK           8U
  #define CANBTR1_TSEG20_MASK           16U
  #define CANBTR1_TSEG21_MASK           32U
  #define CANBTR1_TSEG22_MASK           64U
  #define CANBTR1_SAMP_MASK             128U
  #define CANBTR1_TSEG_10_MASK          15U
  #define CANBTR1_TSEG_10_BITNUM        0U
  #define CANBTR1_TSEG_20_MASK          112U
  #define CANBTR1_TSEG_20_BITNUM        4U
  #define CANBTR1                       *((volatile word *)0x00001183)


  /*** CANRFLG - MSCAN Receiver Flag Register; 0x00001184 ***/
  union {
    word Word;
  } CANRFLG_STR;
  
  #define CANRFLG_RXF_MASK              1U
  #define CANRFLG_OVRIF_MASK            2U
  #define CANRFLG_BOFFIF_MASK           4U
  #define CANRFLG_TERRIF_MASK           8U
  #define CANRFLG_RERRIF_MASK           16U
  #define CANRFLG_TWRNIF_MASK           32U
  #define CANRFLG_RWRNIF_MASK           64U
  #define CANRFLG_WUPIF_MASK            128U
  #define CANRFLG                       *((volatile word *)0x00001184)


  /*** CANRIER - MSCAN Receiver Interrupt Enable Register; 0x00001185 ***/
  union {
    word Word;
  } CANRIER_STR;
  
  #define CANRIER_RXFIE_MASK            1U
  #define CANRIER_OVRIE_MASK            2U
  #define CANRIER_BOFFIE_MASK           4U
  #define CANRIER_TERRIE_MASK           8U
  #define CANRIER_RERRIE_MASK           16U
  #define CANRIER_TWRNIE_MASK           32U
  #define CANRIER_RWRNIE_MASK           64U
  #define CANRIER_WUPIE_MASK            128U
  #define CANRIER                       *((volatile word *)0x00001185)


  /*** CANTFLG - MSCAN Transmitter Flag Register; 0x00001186 ***/
  union {
    word Word;
  } CANTFLG_STR;
  
  #define CANTFLG_TXE0_MASK             1U
  #define CANTFLG_TXE1_MASK             2U
  #define CANTFLG_TXE2_MASK             4U
  #define CANTFLG_ABTAK0_MASK           16U
  #define CANTFLG_ABTAK1_MASK           32U
  #define CANTFLG_ABTAK2_MASK           64U
  #define CANTFLG_TXE_MASK              7U
  #define CANTFLG_TXE_BITNUM            0U
  #define CANTFLG_ABTAK_MASK            112U
  #define CANTFLG_ABTAK_BITNUM          4U
  #define CANTFLG                       *((volatile word *)0x00001186)


  /*** CANTCR - MSCAN Transmitter Control Register; 0x00001187 ***/
  union {
    word Word;
  } CANTCR_STR;
  
  #define CANTCR_TXEIE0_MASK            1U
  #define CANTCR_TXEIE1_MASK            2U
  #define CANTCR_TXEIE2_MASK            4U
  #define CANTCR_ABTRQ0_MASK            16U
  #define CANTCR_ABTRQ1_MASK            32U
  #define CANTCR_ABTRQ2_MASK            64U
  #define CANTCR_TXEIE_MASK             7U
  #define CANTCR_TXEIE_BITNUM           0U
  #define CANTCR_ABTRQ_MASK             112U
  #define CANTCR_ABTRQ_BITNUM           4U
  #define CANTCR                        *((volatile word *)0x00001187)


  /*** CANIDAC - MSCAN Identifier Acceptance Control Register; 0x00001188 ***/
  union {
    word Word;
  } CANIDAC_STR;
  
  #define CANIDAC_IDHIT0_MASK           1U
  #define CANIDAC_IDHIT1_MASK           2U
  #define CANIDAC_IDHIT2_MASK           4U
  #define CANIDAC_IDAM0_MASK            16U
  #define CANIDAC_IDAM1_MASK            32U
  #define CANIDAC_IDHIT_MASK            7U
  #define CANIDAC_IDHIT_BITNUM          0U
  #define CANIDAC_IDAM_MASK             48U
  #define CANIDAC_IDAM_BITNUM           4U
  #define CANIDAC                       *((volatile word *)0x00001188)


  word Reserved0[5];                   /* Reserved (unused) registers */
  
  /*** CANRXERR - MSCAN Receive Error Counter Register; 0x0000118E ***/
  union {
    word Word;
  } CANRXERR_STR;
  
  #define CANRXERR_RXERR0_MASK          1U
  #define CANRXERR_RXERR1_MASK          2U
  #define CANRXERR_RXERR2_MASK          4U
  #define CANRXERR_RXERR3_MASK          8U
  #define CANRXERR_RXERR4_MASK          16U
  #define CANRXERR_RXERR5_MASK          32U
  #define CANRXERR_RXERR6_MASK          64U
  #define CANRXERR_RXERR7_MASK          128U
  #define CANRXERR_RXERR_MASK           255U
  #define CANRXERR_RXERR_BITNUM         0U
  #define CANRXERR                      *((volatile word *)0x0000118E)


  /*** CANTXERR - MSCAN Transmit Error Counter Register; 0x0000118F ***/
  union {
    word Word;
  } CANTXERR_STR;
  
  #define CANTXERR_TXERR0_MASK          1U
  #define CANTXERR_TXERR1_MASK          2U
  #define CANTXERR_TXERR2_MASK          4U
  #define CANTXERR_TXERR3_MASK          8U
  #define CANTXERR_TXERR4_MASK          16U
  #define CANTXERR_TXERR5_MASK          32U
  #define CANTXERR_TXERR6_MASK          64U
  #define CANTXERR_TXERR7_MASK          128U
  #define CANTXERR_TXERR_MASK           255U
  #define CANTXERR_TXERR_BITNUM         0U
  #define CANTXERR                      *((volatile word *)0x0000118F)


  /*** CANIDAR0 - MSCAN Identifier Acceptance Register 0; 0x00001190 ***/
  union {
    word Word;
  } CANIDAR0_STR;
  
  #define CANIDAR0_AC0_MASK             1U
  #define CANIDAR0_AC1_MASK             2U
  #define CANIDAR0_AC2_MASK             4U
  #define CANIDAR0_AC3_MASK             8U
  #define CANIDAR0_AC4_MASK             16U
  #define CANIDAR0_AC5_MASK             32U
  #define CANIDAR0_AC6_MASK             64U
  #define CANIDAR0_AC7_MASK             128U
  #define CANIDAR0_AC_MASK              255U
  #define CANIDAR0_AC_BITNUM            0U
  #define CANIDAR0                      *((volatile word *)0x00001190)


  /*** CANIDAR1 - MSCAN Identifier Acceptance Register 1; 0x00001191 ***/
  union {
    word Word;
  } CANIDAR1_STR;
  
  #define CANIDAR1_AC0_MASK             1U
  #define CANIDAR1_AC1_MASK             2U
  #define CANIDAR1_AC2_MASK             4U
  #define CANIDAR1_AC3_MASK             8U
  #define CANIDAR1_AC4_MASK             16U
  #define CANIDAR1_AC5_MASK             32U
  #define CANIDAR1_AC6_MASK             64U
  #define CANIDAR1_AC7_MASK             128U
  #define CANIDAR1_AC_MASK              255U
  #define CANIDAR1_AC_BITNUM            0U
  #define CANIDAR1                      *((volatile word *)0x00001191)


  /*** CANIDAR2 - MSCAN Identifier Acceptance Register 2; 0x00001192 ***/
  union {
    word Word;
  } CANIDAR2_STR;
  
  #define CANIDAR2_AC0_MASK             1U
  #define CANIDAR2_AC1_MASK             2U
  #define CANIDAR2_AC2_MASK             4U
  #define CANIDAR2_AC3_MASK             8U
  #define CANIDAR2_AC4_MASK             16U
  #define CANIDAR2_AC5_MASK             32U
  #define CANIDAR2_AC6_MASK             64U
  #define CANIDAR2_AC7_MASK             128U
  #define CANIDAR2_AC_MASK              255U
  #define CANIDAR2_AC_BITNUM            0U
  #define CANIDAR2                      *((volatile word *)0x00001192)


  /*** CANIDAR3 - MSCAN Identifier Acceptance Register 3; 0x00001193 ***/
  union {
    word Word;
  } CANIDAR3_STR;
  
  #define CANIDAR3_AC0_MASK             1U
  #define CANIDAR3_AC1_MASK             2U
  #define CANIDAR3_AC2_MASK             4U
  #define CANIDAR3_AC3_MASK             8U
  #define CANIDAR3_AC4_MASK             16U
  #define CANIDAR3_AC5_MASK             32U
  #define CANIDAR3_AC6_MASK             64U
  #define CANIDAR3_AC7_MASK             128U
  #define CANIDAR3_AC_MASK              255U
  #define CANIDAR3_AC_BITNUM            0U
  #define CANIDAR3                      *((volatile word *)0x00001193)


  /*** CANIDMR0 - MSCAN Identifier Mask Register 0; 0x00001194 ***/
  union {
    word Word;
  } CANIDMR0_STR;
  
  #define CANIDMR0_AM0_MASK             1U
  #define CANIDMR0_AM1_MASK             2U
  #define CANIDMR0_AM2_MASK             4U
  #define CANIDMR0_AM3_MASK             8U
  #define CANIDMR0_AM4_MASK             16U
  #define CANIDMR0_AM5_MASK             32U
  #define CANIDMR0_AM6_MASK             64U
  #define CANIDMR0_AM7_MASK             128U
  #define CANIDMR0_AM_MASK              255U
  #define CANIDMR0_AM_BITNUM            0U
  #define CANIDMR0                      *((volatile word *)0x00001194)


  /*** CANIDMR1 - MSCAN Identifier Mask Register 1; 0x00001195 ***/
  union {
    word Word;
  } CANIDMR1_STR;
  
  #define CANIDMR1_AM0_MASK             1U
  #define CANIDMR1_AM1_MASK             2U
  #define CANIDMR1_AM2_MASK             4U
  #define CANIDMR1_AM3_MASK             8U
  #define CANIDMR1_AM4_MASK             16U
  #define CANIDMR1_AM5_MASK             32U
  #define CANIDMR1_AM6_MASK             64U
  #define CANIDMR1_AM7_MASK             128U
  #define CANIDMR1_AM_MASK              255U
  #define CANIDMR1_AM_BITNUM            0U
  #define CANIDMR1                      *((volatile word *)0x00001195)


  /*** CANIDMR2 - MSCAN Identifier Mask Register 2; 0x00001196 ***/
  union {
    word Word;
  } CANIDMR2_STR;
  
  #define CANIDMR2_AM0_MASK             1U
  #define CANIDMR2_AM1_MASK             2U
  #define CANIDMR2_AM2_MASK             4U
  #define CANIDMR2_AM3_MASK             8U
  #define CANIDMR2_AM4_MASK             16U
  #define CANIDMR2_AM5_MASK             32U
  #define CANIDMR2_AM6_MASK             64U
  #define CANIDMR2_AM7_MASK             128U
  #define CANIDMR2_AM_MASK              255U
  #define CANIDMR2_AM_BITNUM            0U
  #define CANIDMR2                      *((volatile word *)0x00001196)


  /*** CANIDMR3 - MSCAN Identifier Mask Register 3; 0x00001197 ***/
  union {
    word Word;
  } CANIDMR3_STR;
  
  #define CANIDMR3_AM0_MASK             1U
  #define CANIDMR3_AM1_MASK             2U
  #define CANIDMR3_AM2_MASK             4U
  #define CANIDMR3_AM3_MASK             8U
  #define CANIDMR3_AM4_MASK             16U
  #define CANIDMR3_AM5_MASK             32U
  #define CANIDMR3_AM6_MASK             64U
  #define CANIDMR3_AM7_MASK             128U
  #define CANIDMR3_AM_MASK              255U
  #define CANIDMR3_AM_BITNUM            0U
  #define CANIDMR3                      *((volatile word *)0x00001197)


  /*** CANIDAR4 - MSCAN Identifier Acceptance Register 4; 0x00001198 ***/
  union {
    word Word;
  } CANIDAR4_STR;
  
  #define CANIDAR4_AC0_MASK             1U
  #define CANIDAR4_AC1_MASK             2U
  #define CANIDAR4_AC2_MASK             4U
  #define CANIDAR4_AC3_MASK             8U
  #define CANIDAR4_AC4_MASK             16U
  #define CANIDAR4_AC5_MASK             32U
  #define CANIDAR4_AC6_MASK             64U
  #define CANIDAR4_AC7_MASK             128U
  #define CANIDAR4_AC_MASK              255U
  #define CANIDAR4_AC_BITNUM            0U
  #define CANIDAR4                      *((volatile word *)0x00001198)


  /*** CANIDAR5 - MSCAN Identifier Acceptance Register 5; 0x00001199 ***/
  union {
    word Word;
  } CANIDAR5_STR;
  
  #define CANIDAR5_AC0_MASK             1U
  #define CANIDAR5_AC1_MASK             2U
  #define CANIDAR5_AC2_MASK             4U
  #define CANIDAR5_AC3_MASK             8U
  #define CANIDAR5_AC4_MASK             16U
  #define CANIDAR5_AC5_MASK             32U
  #define CANIDAR5_AC6_MASK             64U
  #define CANIDAR5_AC7_MASK             128U
  #define CANIDAR5_AC_MASK              255U
  #define CANIDAR5_AC_BITNUM            0U
  #define CANIDAR5                      *((volatile word *)0x00001199)


  /*** CANIDAR6 - MSCAN Identifier Acceptance Register 6; 0x0000119A ***/
  union {
    word Word;
  } CANIDAR6_STR;
  
  #define CANIDAR6_AC0_MASK             1U
  #define CANIDAR6_AC1_MASK             2U
  #define CANIDAR6_AC2_MASK             4U
  #define CANIDAR6_AC3_MASK             8U
  #define CANIDAR6_AC4_MASK             16U
  #define CANIDAR6_AC5_MASK             32U
  #define CANIDAR6_AC6_MASK             64U
  #define CANIDAR6_AC7_MASK             128U
  #define CANIDAR6_AC_MASK              255U
  #define CANIDAR6_AC_BITNUM            0U
  #define CANIDAR6                      *((volatile word *)0x0000119A)


  /*** CANIDAR7 - MSCAN Identifier Acceptance Register 7; 0x0000119B ***/
  union {
    word Word;
  } CANIDAR7_STR;
  
  #define CANIDAR7_AC0_MASK             1U
  #define CANIDAR7_AC1_MASK             2U
  #define CANIDAR7_AC2_MASK             4U
  #define CANIDAR7_AC3_MASK             8U
  #define CANIDAR7_AC4_MASK             16U
  #define CANIDAR7_AC5_MASK             32U
  #define CANIDAR7_AC6_MASK             64U
  #define CANIDAR7_AC7_MASK             128U
  #define CANIDAR7_AC_MASK              255U
  #define CANIDAR7_AC_BITNUM            0U
  #define CANIDAR7                      *((volatile word *)0x0000119B)


  /*** CANIDMR4 - MSCAN Identifier Mask Register 4; 0x0000119C ***/
  union {
    word Word;
  } CANIDMR4_STR;
  
  #define CANIDMR4_AM0_MASK             1U
  #define CANIDMR4_AM1_MASK             2U
  #define CANIDMR4_AM2_MASK             4U
  #define CANIDMR4_AM3_MASK             8U
  #define CANIDMR4_AM4_MASK             16U
  #define CANIDMR4_AM5_MASK             32U
  #define CANIDMR4_AM6_MASK             64U
  #define CANIDMR4_AM7_MASK             128U
  #define CANIDMR4_AM_MASK              255U
  #define CANIDMR4_AM_BITNUM            0U
  #define CANIDMR4                      *((volatile word *)0x0000119C)


  /*** CANIDMR5 - MSCAN Identifier Mask Register 5; 0x0000119D ***/
  union {
    word Word;
  } CANIDMR5_STR;
  
  #define CANIDMR5_AM0_MASK             1U
  #define CANIDMR5_AM1_MASK             2U
  #define CANIDMR5_AM2_MASK             4U
  #define CANIDMR5_AM3_MASK             8U
  #define CANIDMR5_AM4_MASK             16U
  #define CANIDMR5_AM5_MASK             32U
  #define CANIDMR5_AM6_MASK             64U
  #define CANIDMR5_AM7_MASK             128U
  #define CANIDMR5_AM_MASK              255U
  #define CANIDMR5_AM_BITNUM            0U
  #define CANIDMR5                      *((volatile word *)0x0000119D)


  /*** CANIDMR6 - MSCAN Identifier Mask Register 6; 0x0000119E ***/
  union {
    word Word;
  } CANIDMR6_STR;
  
  #define CANIDMR6_AM0_MASK             1U
  #define CANIDMR6_AM1_MASK             2U
  #define CANIDMR6_AM2_MASK             4U
  #define CANIDMR6_AM3_MASK             8U
  #define CANIDMR6_AM4_MASK             16U
  #define CANIDMR6_AM5_MASK             32U
  #define CANIDMR6_AM6_MASK             64U
  #define CANIDMR6_AM7_MASK             128U
  #define CANIDMR6_AM_MASK              255U
  #define CANIDMR6_AM_BITNUM            0U
  #define CANIDMR6                      *((volatile word *)0x0000119E)


  /*** CANIDMR7 - MSCAN Identifier Mask Register 7; 0x0000119F ***/
  union {
    word Word;
  } CANIDMR7_STR;
  
  #define CANIDMR7_AM0_MASK             1U
  #define CANIDMR7_AM1_MASK             2U
  #define CANIDMR7_AM2_MASK             4U
  #define CANIDMR7_AM3_MASK             8U
  #define CANIDMR7_AM4_MASK             16U
  #define CANIDMR7_AM5_MASK             32U
  #define CANIDMR7_AM6_MASK             64U
  #define CANIDMR7_AM7_MASK             128U
  #define CANIDMR7_AM_MASK              255U
  #define CANIDMR7_AM_BITNUM            0U
  #define CANIDMR7                      *((volatile word *)0x0000119F)


  word Reserved1[32];                  /* Reserved (unused) registers */

} MSCAN_PRPH;

/******************************************
*** Peripheral MSCAN_RB
*******************************************/
typedef volatile struct {
  /*** CAN_RB_IDR0 - MSCAN Receive Buffer Identifier Register 0; 0x000011C0 ***/
  union {
    word Word;
  } CAN_RB_IDR0_STR;
  
  #define CAN_RB_IDR0_ID0_MASK          1U
  #define CAN_RB_IDR0_ID1_MASK          2U
  #define CAN_RB_IDR0_ID2_MASK          4U
  #define CAN_RB_IDR0_ID3_MASK          8U
  #define CAN_RB_IDR0_ID4_MASK          16U
  #define CAN_RB_IDR0_ID5_MASK          32U
  #define CAN_RB_IDR0_ID6_MASK          64U
  #define CAN_RB_IDR0_ID7_MASK          128U
  #define CAN_RB_IDR0_ID_MASK           255U
  #define CAN_RB_IDR0_ID_BITNUM         0U
  #define CAN_RB_IDR0                   *((volatile word *)0x000011C0)


  /*** CAN_RB_IDR1 - MSCAN Receive Buffer Identifier Register 1; 0x000011C1 ***/
  union {
    word Word;
  } CAN_RB_IDR1_STR;
  
  #define CAN_RB_IDR1_ID0_MASK          1U
  #define CAN_RB_IDR1_ID1_MASK          2U
  #define CAN_RB_IDR1_ID2_MASK          4U
  #define CAN_RB_IDR1_ID3_MASK          8U
  #define CAN_RB_IDR1_ID4_MASK          16U
  #define CAN_RB_IDR1_ID5_MASK          32U
  #define CAN_RB_IDR1_ID6_MASK          64U
  #define CAN_RB_IDR1_ID7_MASK          128U
  #define CAN_RB_IDR1_ID_MASK           255U
  #define CAN_RB_IDR1_ID_BITNUM         0U
  #define CAN_RB_IDR1                   *((volatile word *)0x000011C1)


  /*** CAN_RB_IDR2 - MSCAN Receive Buffer Identifier Register 2; 0x000011C2 ***/
  union {
    word Word;
  } CAN_RB_IDR2_STR;
  
  #define CAN_RB_IDR2_ID0_MASK          1U
  #define CAN_RB_IDR2_ID1_MASK          2U
  #define CAN_RB_IDR2_ID2_MASK          4U
  #define CAN_RB_IDR2_ID3_MASK          8U
  #define CAN_RB_IDR2_ID4_MASK          16U
  #define CAN_RB_IDR2_ID5_MASK          32U
  #define CAN_RB_IDR2_ID6_MASK          64U
  #define CAN_RB_IDR2_ID7_MASK          128U
  #define CAN_RB_IDR2_ID_MASK           255U
  #define CAN_RB_IDR2_ID_BITNUM         0U
  #define CAN_RB_IDR2                   *((volatile word *)0x000011C2)


  /*** CAN_RB_IDR3 - MSCAN Receive Buffer Identifier Register 3; 0x000011C3 ***/
  union {
    word Word;
  } CAN_RB_IDR3_STR;
  
  #define CAN_RB_IDR3_ID0_MASK          1U
  #define CAN_RB_IDR3_ID1_MASK          2U
  #define CAN_RB_IDR3_ID2_MASK          4U
  #define CAN_RB_IDR3_ID3_MASK          8U
  #define CAN_RB_IDR3_ID4_MASK          16U
  #define CAN_RB_IDR3_ID5_MASK          32U
  #define CAN_RB_IDR3_ID6_MASK          64U
  #define CAN_RB_IDR3_ID7_MASK          128U
  #define CAN_RB_IDR3_ID_MASK           255U
  #define CAN_RB_IDR3_ID_BITNUM         0U
  #define CAN_RB_IDR3                   *((volatile word *)0x000011C3)


  /*** CAN_RB_DSR0 - MSCAN Receive Buffer Data Segment Register 0; 0x000011C4 ***/
  union {
    word Word;
  } CAN_RB_DSR0_STR;
  
  #define CAN_RB_DSR0_DB0_MASK          1U
  #define CAN_RB_DSR0_DB1_MASK          2U
  #define CAN_RB_DSR0_DB2_MASK          4U
  #define CAN_RB_DSR0_DB3_MASK          8U
  #define CAN_RB_DSR0_DB4_MASK          16U
  #define CAN_RB_DSR0_DB5_MASK          32U
  #define CAN_RB_DSR0_DB6_MASK          64U
  #define CAN_RB_DSR0_DB7_MASK          128U
  #define CAN_RB_DSR0_DB_MASK           255U
  #define CAN_RB_DSR0_DB_BITNUM         0U
  #define CAN_RB_DSR0                   *((volatile word *)0x000011C4)


  /*** CAN_RB_DSR1 - MSCAN Receive Buffer Data Segment Register 1; 0x000011C5 ***/
  union {
    word Word;
  } CAN_RB_DSR1_STR;
  
  #define CAN_RB_DSR1_DB0_MASK          1U
  #define CAN_RB_DSR1_DB1_MASK          2U
  #define CAN_RB_DSR1_DB2_MASK          4U
  #define CAN_RB_DSR1_DB3_MASK          8U
  #define CAN_RB_DSR1_DB4_MASK          16U
  #define CAN_RB_DSR1_DB5_MASK          32U
  #define CAN_RB_DSR1_DB6_MASK          64U
  #define CAN_RB_DSR1_DB7_MASK          128U
  #define CAN_RB_DSR1_DB_MASK           255U
  #define CAN_RB_DSR1_DB_BITNUM         0U
  #define CAN_RB_DSR1                   *((volatile word *)0x000011C5)


  /*** CAN_RB_DSR2 - MSCAN Receive Buffer Data Segment Register 2; 0x000011C6 ***/
  union {
    word Word;
  } CAN_RB_DSR2_STR;
  
  #define CAN_RB_DSR2_DB0_MASK          1U
  #define CAN_RB_DSR2_DB1_MASK          2U
  #define CAN_RB_DSR2_DB2_MASK          4U
  #define CAN_RB_DSR2_DB3_MASK          8U
  #define CAN_RB_DSR2_DB4_MASK          16U
  #define CAN_RB_DSR2_DB5_MASK          32U
  #define CAN_RB_DSR2_DB6_MASK          64U
  #define CAN_RB_DSR2_DB7_MASK          128U
  #define CAN_RB_DSR2_DB_MASK           255U
  #define CAN_RB_DSR2_DB_BITNUM         0U
  #define CAN_RB_DSR2                   *((volatile word *)0x000011C6)


  /*** CAN_RB_DSR3 - MSCAN Receive Buffer Data Segment Register 3; 0x000011C7 ***/
  union {
    word Word;
  } CAN_RB_DSR3_STR;
  
  #define CAN_RB_DSR3_DB0_MASK          1U
  #define CAN_RB_DSR3_DB1_MASK          2U
  #define CAN_RB_DSR3_DB2_MASK          4U
  #define CAN_RB_DSR3_DB3_MASK          8U
  #define CAN_RB_DSR3_DB4_MASK          16U
  #define CAN_RB_DSR3_DB5_MASK          32U
  #define CAN_RB_DSR3_DB6_MASK          64U
  #define CAN_RB_DSR3_DB7_MASK          128U
  #define CAN_RB_DSR3_DB_MASK           255U
  #define CAN_RB_DSR3_DB_BITNUM         0U
  #define CAN_RB_DSR3                   *((volatile word *)0x000011C7)


  /*** CAN_RB_DSR4 - MSCAN Receive Buffer Data Segment Register 4; 0x000011C8 ***/
  union {
    word Word;
  } CAN_RB_DSR4_STR;
  
  #define CAN_RB_DSR4_DB0_MASK          1U
  #define CAN_RB_DSR4_DB1_MASK          2U
  #define CAN_RB_DSR4_DB2_MASK          4U
  #define CAN_RB_DSR4_DB3_MASK          8U
  #define CAN_RB_DSR4_DB4_MASK          16U
  #define CAN_RB_DSR4_DB5_MASK          32U
  #define CAN_RB_DSR4_DB6_MASK          64U
  #define CAN_RB_DSR4_DB7_MASK          128U
  #define CAN_RB_DSR4_DB_MASK           255U
  #define CAN_RB_DSR4_DB_BITNUM         0U
  #define CAN_RB_DSR4                   *((volatile word *)0x000011C8)


  /*** CAN_RB_DSR5 - MSCAN Receive Buffer Data Segment Register 5; 0x000011C9 ***/
  union {
    word Word;
  } CAN_RB_DSR5_STR;
  
  #define CAN_RB_DSR5_DB0_MASK          1U
  #define CAN_RB_DSR5_DB1_MASK          2U
  #define CAN_RB_DSR5_DB2_MASK          4U
  #define CAN_RB_DSR5_DB3_MASK          8U
  #define CAN_RB_DSR5_DB4_MASK          16U
  #define CAN_RB_DSR5_DB5_MASK          32U
  #define CAN_RB_DSR5_DB6_MASK          64U
  #define CAN_RB_DSR5_DB7_MASK          128U
  #define CAN_RB_DSR5_DB_MASK           255U
  #define CAN_RB_DSR5_DB_BITNUM         0U
  #define CAN_RB_DSR5                   *((volatile word *)0x000011C9)


  /*** CAN_RB_DSR6 - MSCAN Receive Buffer Data Segment Register 6; 0x000011CA ***/
  union {
    word Word;
  } CAN_RB_DSR6_STR;
  
  #define CAN_RB_DSR6_DB0_MASK          1U
  #define CAN_RB_DSR6_DB1_MASK          2U
  #define CAN_RB_DSR6_DB2_MASK          4U
  #define CAN_RB_DSR6_DB3_MASK          8U
  #define CAN_RB_DSR6_DB4_MASK          16U
  #define CAN_RB_DSR6_DB5_MASK          32U
  #define CAN_RB_DSR6_DB6_MASK          64U
  #define CAN_RB_DSR6_DB7_MASK          128U
  #define CAN_RB_DSR6_DB_MASK           255U
  #define CAN_RB_DSR6_DB_BITNUM         0U
  #define CAN_RB_DSR6                   *((volatile word *)0x000011CA)


  /*** CAN_RB_DSR7 - MSCAN Receive Buffer Data Segment Register 7; 0x000011CB ***/
  union {
    word Word;
  } CAN_RB_DSR7_STR;
  
  #define CAN_RB_DSR7_DB0_MASK          1U
  #define CAN_RB_DSR7_DB1_MASK          2U
  #define CAN_RB_DSR7_DB2_MASK          4U
  #define CAN_RB_DSR7_DB3_MASK          8U
  #define CAN_RB_DSR7_DB4_MASK          16U
  #define CAN_RB_DSR7_DB5_MASK          32U
  #define CAN_RB_DSR7_DB6_MASK          64U
  #define CAN_RB_DSR7_DB7_MASK          128U
  #define CAN_RB_DSR7_DB_MASK           255U
  #define CAN_RB_DSR7_DB_BITNUM         0U
  #define CAN_RB_DSR7                   *((volatile word *)0x000011CB)


  /*** CAN_RB_DLR - MSCAN Receive Buffer Data Length Register; 0x000011CC ***/
  union {
    word Word;
  } CAN_RB_DLR_STR;
  
  #define CAN_RB_DLR_DLC0_MASK          1U
  #define CAN_RB_DLR_DLC1_MASK          2U
  #define CAN_RB_DLR_DLC2_MASK          4U
  #define CAN_RB_DLR_DLC3_MASK          8U
  #define CAN_RB_DLR_DLC_MASK           15U
  #define CAN_RB_DLR_DLC_BITNUM         0U
  #define CAN_RB_DLR                    *((volatile word *)0x000011CC)


  word Reserved0[3];                   /* Reserved (unused) registers */

} MSCAN_RB_PRPH;

/******************************************
*** Peripheral MSCAN_TB0
*******************************************/
typedef volatile struct {
  /*** CAN_TB0_IDR0 - MSCAN Transmit Buffer 0 Identifier Register 0; 0x000011D0 ***/
  union {
    word Word;
  } CAN_TB0_IDR0_STR;
  
  #define CAN_TB0_IDR0_ID0_MASK         1U
  #define CAN_TB0_IDR0_ID1_MASK         2U
  #define CAN_TB0_IDR0_ID2_MASK         4U
  #define CAN_TB0_IDR0_ID3_MASK         8U
  #define CAN_TB0_IDR0_ID4_MASK         16U
  #define CAN_TB0_IDR0_ID5_MASK         32U
  #define CAN_TB0_IDR0_ID6_MASK         64U
  #define CAN_TB0_IDR0_ID7_MASK         128U
  #define CAN_TB0_IDR0_ID_MASK          255U
  #define CAN_TB0_IDR0_ID_BITNUM        0U
  #define CAN_TB0_IDR0                  *((volatile word *)0x000011D0)


  /*** CAN_TB0_IDR1 - MSCAN Transmit Buffer 0 Identifier Register 1; 0x000011D1 ***/
  union {
    word Word;
  } CAN_TB0_IDR1_STR;
  
  #define CAN_TB0_IDR1_ID0_MASK         1U
  #define CAN_TB0_IDR1_ID1_MASK         2U
  #define CAN_TB0_IDR1_ID2_MASK         4U
  #define CAN_TB0_IDR1_ID3_MASK         8U
  #define CAN_TB0_IDR1_ID4_MASK         16U
  #define CAN_TB0_IDR1_ID5_MASK         32U
  #define CAN_TB0_IDR1_ID6_MASK         64U
  #define CAN_TB0_IDR1_ID7_MASK         128U
  #define CAN_TB0_IDR1_ID_MASK          255U
  #define CAN_TB0_IDR1_ID_BITNUM        0U
  #define CAN_TB0_IDR1                  *((volatile word *)0x000011D1)


  /*** CAN_TB0_IDR2 - MSCAN Transmit Buffer 0 Identifier Register 2; 0x000011D2 ***/
  union {
    word Word;
  } CAN_TB0_IDR2_STR;
  
  #define CAN_TB0_IDR2_ID0_MASK         1U
  #define CAN_TB0_IDR2_ID1_MASK         2U
  #define CAN_TB0_IDR2_ID2_MASK         4U
  #define CAN_TB0_IDR2_ID3_MASK         8U
  #define CAN_TB0_IDR2_ID4_MASK         16U
  #define CAN_TB0_IDR2_ID5_MASK         32U
  #define CAN_TB0_IDR2_ID6_MASK         64U
  #define CAN_TB0_IDR2_ID7_MASK         128U
  #define CAN_TB0_IDR2_ID_MASK          255U
  #define CAN_TB0_IDR2_ID_BITNUM        0U
  #define CAN_TB0_IDR2                  *((volatile word *)0x000011D2)


  /*** CAN_TB0_IDR3 - MSCAN Transmit Buffer 0 Identifier Register 3; 0x000011D3 ***/
  union {
    word Word;
  } CAN_TB0_IDR3_STR;
  
  #define CAN_TB0_IDR3_ID0_MASK         1U
  #define CAN_TB0_IDR3_ID1_MASK         2U
  #define CAN_TB0_IDR3_ID2_MASK         4U
  #define CAN_TB0_IDR3_ID3_MASK         8U
  #define CAN_TB0_IDR3_ID4_MASK         16U
  #define CAN_TB0_IDR3_ID5_MASK         32U
  #define CAN_TB0_IDR3_ID6_MASK         64U
  #define CAN_TB0_IDR3_ID7_MASK         128U
  #define CAN_TB0_IDR3_ID_MASK          255U
  #define CAN_TB0_IDR3_ID_BITNUM        0U
  #define CAN_TB0_IDR3                  *((volatile word *)0x000011D3)


  /*** CAN_TB0_DSR0 - MSCAN Transmit Buffer 0 Data Segment Register 0; 0x000011D4 ***/
  union {
    word Word;
  } CAN_TB0_DSR0_STR;
  
  #define CAN_TB0_DSR0_DB0_MASK         1U
  #define CAN_TB0_DSR0_DB1_MASK         2U
  #define CAN_TB0_DSR0_DB2_MASK         4U
  #define CAN_TB0_DSR0_DB3_MASK         8U
  #define CAN_TB0_DSR0_DB4_MASK         16U
  #define CAN_TB0_DSR0_DB5_MASK         32U
  #define CAN_TB0_DSR0_DB6_MASK         64U
  #define CAN_TB0_DSR0_DB7_MASK         128U
  #define CAN_TB0_DSR0_DB_MASK          255U
  #define CAN_TB0_DSR0_DB_BITNUM        0U
  #define CAN_TB0_DSR0                  *((volatile word *)0x000011D4)


  /*** CAN_TB0_DSR1 - MSCAN Transmit Buffer 0 Data Segment Register 1; 0x000011D5 ***/
  union {
    word Word;
  } CAN_TB0_DSR1_STR;
  
  #define CAN_TB0_DSR1_DB0_MASK         1U
  #define CAN_TB0_DSR1_DB1_MASK         2U
  #define CAN_TB0_DSR1_DB2_MASK         4U
  #define CAN_TB0_DSR1_DB3_MASK         8U
  #define CAN_TB0_DSR1_DB4_MASK         16U
  #define CAN_TB0_DSR1_DB5_MASK         32U
  #define CAN_TB0_DSR1_DB6_MASK         64U
  #define CAN_TB0_DSR1_DB7_MASK         128U
  #define CAN_TB0_DSR1_DB_MASK          255U
  #define CAN_TB0_DSR1_DB_BITNUM        0U
  #define CAN_TB0_DSR1                  *((volatile word *)0x000011D5)


  /*** CAN_TB0_DSR2 - MSCAN Transmit Buffer 0 Data Segment Register 2; 0x000011D6 ***/
  union {
    word Word;
  } CAN_TB0_DSR2_STR;
  
  #define CAN_TB0_DSR2_DB0_MASK         1U
  #define CAN_TB0_DSR2_DB1_MASK         2U
  #define CAN_TB0_DSR2_DB2_MASK         4U
  #define CAN_TB0_DSR2_DB3_MASK         8U
  #define CAN_TB0_DSR2_DB4_MASK         16U
  #define CAN_TB0_DSR2_DB5_MASK         32U
  #define CAN_TB0_DSR2_DB6_MASK         64U
  #define CAN_TB0_DSR2_DB7_MASK         128U
  #define CAN_TB0_DSR2_DB_MASK          255U
  #define CAN_TB0_DSR2_DB_BITNUM        0U
  #define CAN_TB0_DSR2                  *((volatile word *)0x000011D6)


  /*** CAN_TB0_DSR3 - MSCAN Transmit Buffer 0 Data Segment Register 3; 0x000011D7 ***/
  union {
    word Word;
  } CAN_TB0_DSR3_STR;
  
  #define CAN_TB0_DSR3_DB0_MASK         1U
  #define CAN_TB0_DSR3_DB1_MASK         2U
  #define CAN_TB0_DSR3_DB2_MASK         4U
  #define CAN_TB0_DSR3_DB3_MASK         8U
  #define CAN_TB0_DSR3_DB4_MASK         16U
  #define CAN_TB0_DSR3_DB5_MASK         32U
  #define CAN_TB0_DSR3_DB6_MASK         64U
  #define CAN_TB0_DSR3_DB7_MASK         128U
  #define CAN_TB0_DSR3_DB_MASK          255U
  #define CAN_TB0_DSR3_DB_BITNUM        0U
  #define CAN_TB0_DSR3                  *((volatile word *)0x000011D7)


  /*** CAN_TB0_DSR4 - MSCAN Transmit Buffer 0 Data Segment Register 4; 0x000011D8 ***/
  union {
    word Word;
  } CAN_TB0_DSR4_STR;
  
  #define CAN_TB0_DSR4_DB0_MASK         1U
  #define CAN_TB0_DSR4_DB1_MASK         2U
  #define CAN_TB0_DSR4_DB2_MASK         4U
  #define CAN_TB0_DSR4_DB3_MASK         8U
  #define CAN_TB0_DSR4_DB4_MASK         16U
  #define CAN_TB0_DSR4_DB5_MASK         32U
  #define CAN_TB0_DSR4_DB6_MASK         64U
  #define CAN_TB0_DSR4_DB7_MASK         128U
  #define CAN_TB0_DSR4_DB_MASK          255U
  #define CAN_TB0_DSR4_DB_BITNUM        0U
  #define CAN_TB0_DSR4                  *((volatile word *)0x000011D8)


  /*** CAN_TB0_DSR5 - MSCAN Transmit Buffer 0 Data Segment Register 5; 0x000011D9 ***/
  union {
    word Word;
  } CAN_TB0_DSR5_STR;
  
  #define CAN_TB0_DSR5_DB0_MASK         1U
  #define CAN_TB0_DSR5_DB1_MASK         2U
  #define CAN_TB0_DSR5_DB2_MASK         4U
  #define CAN_TB0_DSR5_DB3_MASK         8U
  #define CAN_TB0_DSR5_DB4_MASK         16U
  #define CAN_TB0_DSR5_DB5_MASK         32U
  #define CAN_TB0_DSR5_DB6_MASK         64U
  #define CAN_TB0_DSR5_DB7_MASK         128U
  #define CAN_TB0_DSR5_DB_MASK          255U
  #define CAN_TB0_DSR5_DB_BITNUM        0U
  #define CAN_TB0_DSR5                  *((volatile word *)0x000011D9)


  /*** CAN_TB0_DSR6 - MSCAN Transmit Buffer 0 Data Segment Register 6; 0x000011DA ***/
  union {
    word Word;
  } CAN_TB0_DSR6_STR;
  
  #define CAN_TB0_DSR6_DB0_MASK         1U
  #define CAN_TB0_DSR6_DB1_MASK         2U
  #define CAN_TB0_DSR6_DB2_MASK         4U
  #define CAN_TB0_DSR6_DB3_MASK         8U
  #define CAN_TB0_DSR6_DB4_MASK         16U
  #define CAN_TB0_DSR6_DB5_MASK         32U
  #define CAN_TB0_DSR6_DB6_MASK         64U
  #define CAN_TB0_DSR6_DB7_MASK         128U
  #define CAN_TB0_DSR6_DB_MASK          255U
  #define CAN_TB0_DSR6_DB_BITNUM        0U
  #define CAN_TB0_DSR6                  *((volatile word *)0x000011DA)


  /*** CAN_TB0_DSR7 - MSCAN Transmit Buffer 0 Data Segment Register 7; 0x000011DB ***/
  union {
    word Word;
  } CAN_TB0_DSR7_STR;
  
  #define CAN_TB0_DSR7_DB0_MASK         1U
  #define CAN_TB0_DSR7_DB1_MASK         2U
  #define CAN_TB0_DSR7_DB2_MASK         4U
  #define CAN_TB0_DSR7_DB3_MASK         8U
  #define CAN_TB0_DSR7_DB4_MASK         16U
  #define CAN_TB0_DSR7_DB5_MASK         32U
  #define CAN_TB0_DSR7_DB6_MASK         64U
  #define CAN_TB0_DSR7_DB7_MASK         128U
  #define CAN_TB0_DSR7_DB_MASK          255U
  #define CAN_TB0_DSR7_DB_BITNUM        0U
  #define CAN_TB0_DSR7                  *((volatile word *)0x000011DB)


  /*** CAN_TB0_DLR - MSCAN Transmit Buffer 0 Data Length Register; 0x000011DC ***/
  union {
    word Word;
  } CAN_TB0_DLR_STR;
  
  #define CAN_TB0_DLR_DLC0_MASK         1U
  #define CAN_TB0_DLR_DLC1_MASK         2U
  #define CAN_TB0_DLR_DLC2_MASK         4U
  #define CAN_TB0_DLR_DLC3_MASK         8U
  #define CAN_TB0_DLR_DLC_MASK          15U
  #define CAN_TB0_DLR_DLC_BITNUM        0U
  #define CAN_TB0_DLR                   *((volatile word *)0x000011DC)


  /*** CAN_TB0_TBPR - MSCAN Transmit Buffer 0 Priority Register; 0x000011DD ***/
  union {
    word Word;
  } CAN_TB0_TBPR_STR;
  
  #define CAN_TB0_TBPR_PRIO0_MASK       1U
  #define CAN_TB0_TBPR_PRIO1_MASK       2U
  #define CAN_TB0_TBPR_PRIO2_MASK       4U
  #define CAN_TB0_TBPR_PRIO3_MASK       8U
  #define CAN_TB0_TBPR_PRIO4_MASK       16U
  #define CAN_TB0_TBPR_PRIO5_MASK       32U
  #define CAN_TB0_TBPR_PRIO6_MASK       64U
  #define CAN_TB0_TBPR_PRIO7_MASK       128U
  #define CAN_TB0_TBPR_PRIO_MASK        255U
  #define CAN_TB0_TBPR_PRIO_BITNUM      0U
  #define CAN_TB0_TBPR                  *((volatile word *)0x000011DD)


  word Reserved0[2];                   /* Reserved (unused) registers */

} MSCAN_TB0_PRPH;

/******************************************
*** Peripheral MSCAN_TB1
*******************************************/
typedef volatile struct {
  /*** CAN_TB1_IDR0 - MSCAN Transmit Buffer 1 Identifier Register 0; 0x000011E0 ***/
  union {
    word Word;
  } CAN_TB1_IDR0_STR;
  
  #define CAN_TB1_IDR0_ID0_MASK         1U
  #define CAN_TB1_IDR0_ID1_MASK         2U
  #define CAN_TB1_IDR0_ID2_MASK         4U
  #define CAN_TB1_IDR0_ID3_MASK         8U
  #define CAN_TB1_IDR0_ID4_MASK         16U
  #define CAN_TB1_IDR0_ID5_MASK         32U
  #define CAN_TB1_IDR0_ID6_MASK         64U
  #define CAN_TB1_IDR0_ID7_MASK         128U
  #define CAN_TB1_IDR0_ID_MASK          255U
  #define CAN_TB1_IDR0_ID_BITNUM        0U
  #define CAN_TB1_IDR0                  *((volatile word *)0x000011E0)


  /*** CAN_TB1_IDR1 - MSCAN Transmit Buffer 1 Identifier Register 1; 0x000011E1 ***/
  union {
    word Word;
  } CAN_TB1_IDR1_STR;
  
  #define CAN_TB1_IDR1_ID0_MASK         1U
  #define CAN_TB1_IDR1_ID1_MASK         2U
  #define CAN_TB1_IDR1_ID2_MASK         4U
  #define CAN_TB1_IDR1_ID3_MASK         8U
  #define CAN_TB1_IDR1_ID4_MASK         16U
  #define CAN_TB1_IDR1_ID5_MASK         32U
  #define CAN_TB1_IDR1_ID6_MASK         64U
  #define CAN_TB1_IDR1_ID7_MASK         128U
  #define CAN_TB1_IDR1_ID_MASK          255U
  #define CAN_TB1_IDR1_ID_BITNUM        0U
  #define CAN_TB1_IDR1                  *((volatile word *)0x000011E1)


  /*** CAN_TB1_IDR2 - MSCAN Transmit Buffer 1 Identifier Register 2; 0x000011E2 ***/
  union {
    word Word;
  } CAN_TB1_IDR2_STR;
  
  #define CAN_TB1_IDR2_ID0_MASK         1U
  #define CAN_TB1_IDR2_ID1_MASK         2U
  #define CAN_TB1_IDR2_ID2_MASK         4U
  #define CAN_TB1_IDR2_ID3_MASK         8U
  #define CAN_TB1_IDR2_ID4_MASK         16U
  #define CAN_TB1_IDR2_ID5_MASK         32U
  #define CAN_TB1_IDR2_ID6_MASK         64U
  #define CAN_TB1_IDR2_ID7_MASK         128U
  #define CAN_TB1_IDR2_ID_MASK          255U
  #define CAN_TB1_IDR2_ID_BITNUM        0U
  #define CAN_TB1_IDR2                  *((volatile word *)0x000011E2)


  /*** CAN_TB1_IDR3 - MSCAN Transmit Buffer 1 Identifier Register 3; 0x000011E3 ***/
  union {
    word Word;
  } CAN_TB1_IDR3_STR;
  
  #define CAN_TB1_IDR3_ID0_MASK         1U
  #define CAN_TB1_IDR3_ID1_MASK         2U
  #define CAN_TB1_IDR3_ID2_MASK         4U
  #define CAN_TB1_IDR3_ID3_MASK         8U
  #define CAN_TB1_IDR3_ID4_MASK         16U
  #define CAN_TB1_IDR3_ID5_MASK         32U
  #define CAN_TB1_IDR3_ID6_MASK         64U
  #define CAN_TB1_IDR3_ID7_MASK         128U
  #define CAN_TB1_IDR3_ID_MASK          255U
  #define CAN_TB1_IDR3_ID_BITNUM        0U
  #define CAN_TB1_IDR3                  *((volatile word *)0x000011E3)


  /*** CAN_TB1_DSR0 - MSCAN Transmit Buffer 1 Data Segment Register 0; 0x000011E4 ***/
  union {
    word Word;
  } CAN_TB1_DSR0_STR;
  
  #define CAN_TB1_DSR0_DB0_MASK         1U
  #define CAN_TB1_DSR0_DB1_MASK         2U
  #define CAN_TB1_DSR0_DB2_MASK         4U
  #define CAN_TB1_DSR0_DB3_MASK         8U
  #define CAN_TB1_DSR0_DB4_MASK         16U
  #define CAN_TB1_DSR0_DB5_MASK         32U
  #define CAN_TB1_DSR0_DB6_MASK         64U
  #define CAN_TB1_DSR0_DB7_MASK         128U
  #define CAN_TB1_DSR0_DB_MASK          255U
  #define CAN_TB1_DSR0_DB_BITNUM        0U
  #define CAN_TB1_DSR0                  *((volatile word *)0x000011E4)


  /*** CAN_TB1_DSR1 - MSCAN Transmit Buffer 1 Data Segment Register 1; 0x000011E5 ***/
  union {
    word Word;
  } CAN_TB1_DSR1_STR;
  
  #define CAN_TB1_DSR1_DB0_MASK         1U
  #define CAN_TB1_DSR1_DB1_MASK         2U
  #define CAN_TB1_DSR1_DB2_MASK         4U
  #define CAN_TB1_DSR1_DB3_MASK         8U
  #define CAN_TB1_DSR1_DB4_MASK         16U
  #define CAN_TB1_DSR1_DB5_MASK         32U
  #define CAN_TB1_DSR1_DB6_MASK         64U
  #define CAN_TB1_DSR1_DB7_MASK         128U
  #define CAN_TB1_DSR1_DB_MASK          255U
  #define CAN_TB1_DSR1_DB_BITNUM        0U
  #define CAN_TB1_DSR1                  *((volatile word *)0x000011E5)


  /*** CAN_TB1_DSR2 - MSCAN Transmit Buffer 1 Data Segment Register 2; 0x000011E6 ***/
  union {
    word Word;
  } CAN_TB1_DSR2_STR;
  
  #define CAN_TB1_DSR2_DB0_MASK         1U
  #define CAN_TB1_DSR2_DB1_MASK         2U
  #define CAN_TB1_DSR2_DB2_MASK         4U
  #define CAN_TB1_DSR2_DB3_MASK         8U
  #define CAN_TB1_DSR2_DB4_MASK         16U
  #define CAN_TB1_DSR2_DB5_MASK         32U
  #define CAN_TB1_DSR2_DB6_MASK         64U
  #define CAN_TB1_DSR2_DB7_MASK         128U
  #define CAN_TB1_DSR2_DB_MASK          255U
  #define CAN_TB1_DSR2_DB_BITNUM        0U
  #define CAN_TB1_DSR2                  *((volatile word *)0x000011E6)


  /*** CAN_TB1_DSR3 - MSCAN Transmit Buffer 1 Data Segment Register 3; 0x000011E7 ***/
  union {
    word Word;
  } CAN_TB1_DSR3_STR;
  
  #define CAN_TB1_DSR3_DB0_MASK         1U
  #define CAN_TB1_DSR3_DB1_MASK         2U
  #define CAN_TB1_DSR3_DB2_MASK         4U
  #define CAN_TB1_DSR3_DB3_MASK         8U
  #define CAN_TB1_DSR3_DB4_MASK         16U
  #define CAN_TB1_DSR3_DB5_MASK         32U
  #define CAN_TB1_DSR3_DB6_MASK         64U
  #define CAN_TB1_DSR3_DB7_MASK         128U
  #define CAN_TB1_DSR3_DB_MASK          255U
  #define CAN_TB1_DSR3_DB_BITNUM        0U
  #define CAN_TB1_DSR3                  *((volatile word *)0x000011E7)


  /*** CAN_TB1_DSR4 - MSCAN Transmit Buffer 1 Data Segment Register 4; 0x000011E8 ***/
  union {
    word Word;
  } CAN_TB1_DSR4_STR;
  
  #define CAN_TB1_DSR4_DB0_MASK         1U
  #define CAN_TB1_DSR4_DB1_MASK         2U
  #define CAN_TB1_DSR4_DB2_MASK         4U
  #define CAN_TB1_DSR4_DB3_MASK         8U
  #define CAN_TB1_DSR4_DB4_MASK         16U
  #define CAN_TB1_DSR4_DB5_MASK         32U
  #define CAN_TB1_DSR4_DB6_MASK         64U
  #define CAN_TB1_DSR4_DB7_MASK         128U
  #define CAN_TB1_DSR4_DB_MASK          255U
  #define CAN_TB1_DSR4_DB_BITNUM        0U
  #define CAN_TB1_DSR4                  *((volatile word *)0x000011E8)


  /*** CAN_TB1_DSR5 - MSCAN Transmit Buffer 1 Data Segment Register 5; 0x000011E9 ***/
  union {
    word Word;
  } CAN_TB1_DSR5_STR;
  
  #define CAN_TB1_DSR5_DB0_MASK         1U
  #define CAN_TB1_DSR5_DB1_MASK         2U
  #define CAN_TB1_DSR5_DB2_MASK         4U
  #define CAN_TB1_DSR5_DB3_MASK         8U
  #define CAN_TB1_DSR5_DB4_MASK         16U
  #define CAN_TB1_DSR5_DB5_MASK         32U
  #define CAN_TB1_DSR5_DB6_MASK         64U
  #define CAN_TB1_DSR5_DB7_MASK         128U
  #define CAN_TB1_DSR5_DB_MASK          255U
  #define CAN_TB1_DSR5_DB_BITNUM        0U
  #define CAN_TB1_DSR5                  *((volatile word *)0x000011E9)


  /*** CAN_TB1_DSR6 - MSCAN Transmit Buffer 1 Data Segment Register 6; 0x000011EA ***/
  union {
    word Word;
  } CAN_TB1_DSR6_STR;
  
  #define CAN_TB1_DSR6_DB0_MASK         1U
  #define CAN_TB1_DSR6_DB1_MASK         2U
  #define CAN_TB1_DSR6_DB2_MASK         4U
  #define CAN_TB1_DSR6_DB3_MASK         8U
  #define CAN_TB1_DSR6_DB4_MASK         16U
  #define CAN_TB1_DSR6_DB5_MASK         32U
  #define CAN_TB1_DSR6_DB6_MASK         64U
  #define CAN_TB1_DSR6_DB7_MASK         128U
  #define CAN_TB1_DSR6_DB_MASK          255U
  #define CAN_TB1_DSR6_DB_BITNUM        0U
  #define CAN_TB1_DSR6                  *((volatile word *)0x000011EA)


  /*** CAN_TB1_DSR7 - MSCAN Transmit Buffer 1 Data Segment Register 7; 0x000011EB ***/
  union {
    word Word;
  } CAN_TB1_DSR7_STR;
  
  #define CAN_TB1_DSR7_DB0_MASK         1U
  #define CAN_TB1_DSR7_DB1_MASK         2U
  #define CAN_TB1_DSR7_DB2_MASK         4U
  #define CAN_TB1_DSR7_DB3_MASK         8U
  #define CAN_TB1_DSR7_DB4_MASK         16U
  #define CAN_TB1_DSR7_DB5_MASK         32U
  #define CAN_TB1_DSR7_DB6_MASK         64U
  #define CAN_TB1_DSR7_DB7_MASK         128U
  #define CAN_TB1_DSR7_DB_MASK          255U
  #define CAN_TB1_DSR7_DB_BITNUM        0U
  #define CAN_TB1_DSR7                  *((volatile word *)0x000011EB)


  /*** CAN_TB1_DLR - MSCAN Transmit Buffer 1 Data Length Register; 0x000011EC ***/
  union {
    word Word;
  } CAN_TB1_DLR_STR;
  
  #define CAN_TB1_DLR_DLC0_MASK         1U
  #define CAN_TB1_DLR_DLC1_MASK         2U
  #define CAN_TB1_DLR_DLC2_MASK         4U
  #define CAN_TB1_DLR_DLC3_MASK         8U
  #define CAN_TB1_DLR_DLC_MASK          15U
  #define CAN_TB1_DLR_DLC_BITNUM        0U
  #define CAN_TB1_DLR                   *((volatile word *)0x000011EC)


  /*** CAN_TB1_TBPR - MSCAN Transmit Buffer 1 Priority Register; 0x000011ED ***/
  union {
    word Word;
  } CAN_TB1_TBPR_STR;
  
  #define CAN_TB1_TBPR_PRIO0_MASK       1U
  #define CAN_TB1_TBPR_PRIO1_MASK       2U
  #define CAN_TB1_TBPR_PRIO2_MASK       4U
  #define CAN_TB1_TBPR_PRIO3_MASK       8U
  #define CAN_TB1_TBPR_PRIO4_MASK       16U
  #define CAN_TB1_TBPR_PRIO5_MASK       32U
  #define CAN_TB1_TBPR_PRIO6_MASK       64U
  #define CAN_TB1_TBPR_PRIO7_MASK       128U
  #define CAN_TB1_TBPR_PRIO_MASK        255U
  #define CAN_TB1_TBPR_PRIO_BITNUM      0U
  #define CAN_TB1_TBPR                  *((volatile word *)0x000011ED)


  word Reserved0[2];                   /* Reserved (unused) registers */

} MSCAN_TB1_PRPH;

/******************************************
*** Peripheral MSCAN_TB2
*******************************************/
typedef volatile struct {
  /*** CAN_TB2_IDR0 - MSCAN Transmit Buffer 2 Identifier Register 0; 0x000011F0 ***/
  union {
    word Word;
  } CAN_TB2_IDR0_STR;
  
  #define CAN_TB2_IDR0_ID0_MASK         1U
  #define CAN_TB2_IDR0_ID1_MASK         2U
  #define CAN_TB2_IDR0_ID2_MASK         4U
  #define CAN_TB2_IDR0_ID3_MASK         8U
  #define CAN_TB2_IDR0_ID4_MASK         16U
  #define CAN_TB2_IDR0_ID5_MASK         32U
  #define CAN_TB2_IDR0_ID6_MASK         64U
  #define CAN_TB2_IDR0_ID7_MASK         128U
  #define CAN_TB2_IDR0_ID_MASK          255U
  #define CAN_TB2_IDR0_ID_BITNUM        0U
  #define CAN_TB2_IDR0                  *((volatile word *)0x000011F0)


  /*** CAN_TB2_IDR1 - MSCAN Transmit Buffer 2 Identifier Register 1; 0x000011F1 ***/
  union {
    word Word;
  } CAN_TB2_IDR1_STR;
  
  #define CAN_TB2_IDR1_ID0_MASK         1U
  #define CAN_TB2_IDR1_ID1_MASK         2U
  #define CAN_TB2_IDR1_ID2_MASK         4U
  #define CAN_TB2_IDR1_ID3_MASK         8U
  #define CAN_TB2_IDR1_ID4_MASK         16U
  #define CAN_TB2_IDR1_ID5_MASK         32U
  #define CAN_TB2_IDR1_ID6_MASK         64U
  #define CAN_TB2_IDR1_ID7_MASK         128U
  #define CAN_TB2_IDR1_ID_MASK          255U
  #define CAN_TB2_IDR1_ID_BITNUM        0U
  #define CAN_TB2_IDR1                  *((volatile word *)0x000011F1)


  /*** CAN_TB2_IDR2 - MSCAN Transmit Buffer 2 Identifier Register 2; 0x000011F2 ***/
  union {
    word Word;
  } CAN_TB2_IDR2_STR;
  
  #define CAN_TB2_IDR2_ID0_MASK         1U
  #define CAN_TB2_IDR2_ID1_MASK         2U
  #define CAN_TB2_IDR2_ID2_MASK         4U
  #define CAN_TB2_IDR2_ID3_MASK         8U
  #define CAN_TB2_IDR2_ID4_MASK         16U
  #define CAN_TB2_IDR2_ID5_MASK         32U
  #define CAN_TB2_IDR2_ID6_MASK         64U
  #define CAN_TB2_IDR2_ID7_MASK         128U
  #define CAN_TB2_IDR2_ID_MASK          255U
  #define CAN_TB2_IDR2_ID_BITNUM        0U
  #define CAN_TB2_IDR2                  *((volatile word *)0x000011F2)


  /*** CAN_TB2_IDR3 - MSCAN Transmit Buffer 2 Identifier Register 3; 0x000011F3 ***/
  union {
    word Word;
  } CAN_TB2_IDR3_STR;
  
  #define CAN_TB2_IDR3_ID0_MASK         1U
  #define CAN_TB2_IDR3_ID1_MASK         2U
  #define CAN_TB2_IDR3_ID2_MASK         4U
  #define CAN_TB2_IDR3_ID3_MASK         8U
  #define CAN_TB2_IDR3_ID4_MASK         16U
  #define CAN_TB2_IDR3_ID5_MASK         32U
  #define CAN_TB2_IDR3_ID6_MASK         64U
  #define CAN_TB2_IDR3_ID7_MASK         128U
  #define CAN_TB2_IDR3_ID_MASK          255U
  #define CAN_TB2_IDR3_ID_BITNUM        0U
  #define CAN_TB2_IDR3                  *((volatile word *)0x000011F3)


  /*** CAN_TB2_DSR0 - MSCAN Transmit Buffer 2 Data Segment Register 0; 0x000011F4 ***/
  union {
    word Word;
  } CAN_TB2_DSR0_STR;
  
  #define CAN_TB2_DSR0_DB0_MASK         1U
  #define CAN_TB2_DSR0_DB1_MASK         2U
  #define CAN_TB2_DSR0_DB2_MASK         4U
  #define CAN_TB2_DSR0_DB3_MASK         8U
  #define CAN_TB2_DSR0_DB4_MASK         16U
  #define CAN_TB2_DSR0_DB5_MASK         32U
  #define CAN_TB2_DSR0_DB6_MASK         64U
  #define CAN_TB2_DSR0_DB7_MASK         128U
  #define CAN_TB2_DSR0_DB_MASK          255U
  #define CAN_TB2_DSR0_DB_BITNUM        0U
  #define CAN_TB2_DSR0                  *((volatile word *)0x000011F4)


  /*** CAN_TB2_DSR1 - MSCAN Transmit Buffer 2 Data Segment Register 1; 0x000011F5 ***/
  union {
    word Word;
  } CAN_TB2_DSR1_STR;
  
  #define CAN_TB2_DSR1_DB0_MASK         1U
  #define CAN_TB2_DSR1_DB1_MASK         2U
  #define CAN_TB2_DSR1_DB2_MASK         4U
  #define CAN_TB2_DSR1_DB3_MASK         8U
  #define CAN_TB2_DSR1_DB4_MASK         16U
  #define CAN_TB2_DSR1_DB5_MASK         32U
  #define CAN_TB2_DSR1_DB6_MASK         64U
  #define CAN_TB2_DSR1_DB7_MASK         128U
  #define CAN_TB2_DSR1_DB_MASK          255U
  #define CAN_TB2_DSR1_DB_BITNUM        0U
  #define CAN_TB2_DSR1                  *((volatile word *)0x000011F5)


  /*** CAN_TB2_DSR2 - MSCAN Transmit Buffer 2 Data Segment Register 2; 0x000011F6 ***/
  union {
    word Word;
  } CAN_TB2_DSR2_STR;
  
  #define CAN_TB2_DSR2_DB0_MASK         1U
  #define CAN_TB2_DSR2_DB1_MASK         2U
  #define CAN_TB2_DSR2_DB2_MASK         4U
  #define CAN_TB2_DSR2_DB3_MASK         8U
  #define CAN_TB2_DSR2_DB4_MASK         16U
  #define CAN_TB2_DSR2_DB5_MASK         32U
  #define CAN_TB2_DSR2_DB6_MASK         64U
  #define CAN_TB2_DSR2_DB7_MASK         128U
  #define CAN_TB2_DSR2_DB_MASK          255U
  #define CAN_TB2_DSR2_DB_BITNUM        0U
  #define CAN_TB2_DSR2                  *((volatile word *)0x000011F6)


  /*** CAN_TB2_DSR3 - MSCAN Transmit Buffer 2 Data Segment Register 3; 0x000011F7 ***/
  union {
    word Word;
  } CAN_TB2_DSR3_STR;
  
  #define CAN_TB2_DSR3_DB0_MASK         1U
  #define CAN_TB2_DSR3_DB1_MASK         2U
  #define CAN_TB2_DSR3_DB2_MASK         4U
  #define CAN_TB2_DSR3_DB3_MASK         8U
  #define CAN_TB2_DSR3_DB4_MASK         16U
  #define CAN_TB2_DSR3_DB5_MASK         32U
  #define CAN_TB2_DSR3_DB6_MASK         64U
  #define CAN_TB2_DSR3_DB7_MASK         128U
  #define CAN_TB2_DSR3_DB_MASK          255U
  #define CAN_TB2_DSR3_DB_BITNUM        0U
  #define CAN_TB2_DSR3                  *((volatile word *)0x000011F7)


  /*** CAN_TB2_DSR4 - MSCAN Transmit Buffer 2 Data Segment Register 4; 0x000011F8 ***/
  union {
    word Word;
  } CAN_TB2_DSR4_STR;
  
  #define CAN_TB2_DSR4_DB0_MASK         1U
  #define CAN_TB2_DSR4_DB1_MASK         2U
  #define CAN_TB2_DSR4_DB2_MASK         4U
  #define CAN_TB2_DSR4_DB3_MASK         8U
  #define CAN_TB2_DSR4_DB4_MASK         16U
  #define CAN_TB2_DSR4_DB5_MASK         32U
  #define CAN_TB2_DSR4_DB6_MASK         64U
  #define CAN_TB2_DSR4_DB7_MASK         128U
  #define CAN_TB2_DSR4_DB_MASK          255U
  #define CAN_TB2_DSR4_DB_BITNUM        0U
  #define CAN_TB2_DSR4                  *((volatile word *)0x000011F8)


  /*** CAN_TB2_DSR5 - MSCAN Transmit Buffer 2 Data Segment Register 5; 0x000011F9 ***/
  union {
    word Word;
  } CAN_TB2_DSR5_STR;
  
  #define CAN_TB2_DSR5_DB0_MASK         1U
  #define CAN_TB2_DSR5_DB1_MASK         2U
  #define CAN_TB2_DSR5_DB2_MASK         4U
  #define CAN_TB2_DSR5_DB3_MASK         8U
  #define CAN_TB2_DSR5_DB4_MASK         16U
  #define CAN_TB2_DSR5_DB5_MASK         32U
  #define CAN_TB2_DSR5_DB6_MASK         64U
  #define CAN_TB2_DSR5_DB7_MASK         128U
  #define CAN_TB2_DSR5_DB_MASK          255U
  #define CAN_TB2_DSR5_DB_BITNUM        0U
  #define CAN_TB2_DSR5                  *((volatile word *)0x000011F9)


  /*** CAN_TB2_DSR6 - MSCAN Transmit Buffer 2 Data Segment Register 6; 0x000011FA ***/
  union {
    word Word;
  } CAN_TB2_DSR6_STR;
  
  #define CAN_TB2_DSR6_DB0_MASK         1U
  #define CAN_TB2_DSR6_DB1_MASK         2U
  #define CAN_TB2_DSR6_DB2_MASK         4U
  #define CAN_TB2_DSR6_DB3_MASK         8U
  #define CAN_TB2_DSR6_DB4_MASK         16U
  #define CAN_TB2_DSR6_DB5_MASK         32U
  #define CAN_TB2_DSR6_DB6_MASK         64U
  #define CAN_TB2_DSR6_DB7_MASK         128U
  #define CAN_TB2_DSR6_DB_MASK          255U
  #define CAN_TB2_DSR6_DB_BITNUM        0U
  #define CAN_TB2_DSR6                  *((volatile word *)0x000011FA)


  /*** CAN_TB2_DSR7 - MSCAN Transmit Buffer 2 Data Segment Register 7; 0x000011FB ***/
  union {
    word Word;
  } CAN_TB2_DSR7_STR;
  
  #define CAN_TB2_DSR7_DB0_MASK         1U
  #define CAN_TB2_DSR7_DB1_MASK         2U
  #define CAN_TB2_DSR7_DB2_MASK         4U
  #define CAN_TB2_DSR7_DB3_MASK         8U
  #define CAN_TB2_DSR7_DB4_MASK         16U
  #define CAN_TB2_DSR7_DB5_MASK         32U
  #define CAN_TB2_DSR7_DB6_MASK         64U
  #define CAN_TB2_DSR7_DB7_MASK         128U
  #define CAN_TB2_DSR7_DB_MASK          255U
  #define CAN_TB2_DSR7_DB_BITNUM        0U
  #define CAN_TB2_DSR7                  *((volatile word *)0x000011FB)


  /*** CAN_TB2_DLR - MSCAN Transmit Buffer 2 Data Length Register; 0x000011FC ***/
  union {
    word Word;
  } CAN_TB2_DLR_STR;
  
  #define CAN_TB2_DLR_DLC0_MASK         1U
  #define CAN_TB2_DLR_DLC1_MASK         2U
  #define CAN_TB2_DLR_DLC2_MASK         4U
  #define CAN_TB2_DLR_DLC3_MASK         8U
  #define CAN_TB2_DLR_DLC_MASK          15U
  #define CAN_TB2_DLR_DLC_BITNUM        0U
  #define CAN_TB2_DLR                   *((volatile word *)0x000011FC)


  /*** CAN_TB2_TBPR - MSCAN Transmit Buffer 2 Priority Register; 0x000011FD ***/
  union {
    word Word;
  } CAN_TB2_TBPR_STR;
  
  #define CAN_TB2_TBPR_PRIO0_MASK       1U
  #define CAN_TB2_TBPR_PRIO1_MASK       2U
  #define CAN_TB2_TBPR_PRIO2_MASK       4U
  #define CAN_TB2_TBPR_PRIO3_MASK       8U
  #define CAN_TB2_TBPR_PRIO4_MASK       16U
  #define CAN_TB2_TBPR_PRIO5_MASK       32U
  #define CAN_TB2_TBPR_PRIO6_MASK       64U
  #define CAN_TB2_TBPR_PRIO7_MASK       128U
  #define CAN_TB2_TBPR_PRIO_MASK        255U
  #define CAN_TB2_TBPR_PRIO_BITNUM      0U
  #define CAN_TB2_TBPR                  *((volatile word *)0x000011FD)


  word Reserved0[2];                   /* Reserved (unused) registers */

} MSCAN_TB2_PRPH;

/******************************************
*** Peripheral PWMA
*******************************************/
typedef volatile struct {
  /*** PWMA_PMCTL - PWMA control register; 0x00001200 ***/
  union {
    word Word;
  } PWMA_PMCTL_STR;
  
  #define PWMA_PMCTL_PWMEN_MASK         1U
  #define PWMA_PMCTL_LDOK_MASK          2U
  #define PWMA_PMCTL_ISENS0_MASK        4U
  #define PWMA_PMCTL_ISENS1_MASK        8U
  #define PWMA_PMCTL_PWMF_MASK          16U
  #define PWMA_PMCTL_PWMRIE_MASK        32U
  #define PWMA_PMCTL_PRSC0_MASK         64U
  #define PWMA_PMCTL_PRSC1_MASK         128U
  #define PWMA_PMCTL_IPOL0_MASK         256U
  #define PWMA_PMCTL_IPOL1_MASK         512U
  #define PWMA_PMCTL_IPOL2_MASK         1024U
  #define PWMA_PMCTL_HALF_MASK          2048U
  #define PWMA_PMCTL_LDFQ0_MASK         4096U
  #define PWMA_PMCTL_LDFQ1_MASK         8192U
  #define PWMA_PMCTL_LDFQ2_MASK         16384U
  #define PWMA_PMCTL_LDFQ3_MASK         32768U
  #define PWMA_PMCTL_ISENS_MASK         12U
  #define PWMA_PMCTL_ISENS_BITNUM       2U
  #define PWMA_PMCTL_PRSC_MASK          192U
  #define PWMA_PMCTL_PRSC_BITNUM        6U
  #define PWMA_PMCTL_IPOL_MASK          1792U
  #define PWMA_PMCTL_IPOL_BITNUM        8U
  #define PWMA_PMCTL_LDFQ_MASK          61440U
  #define PWMA_PMCTL_LDFQ_BITNUM        12U
  #define PWMA_PMCTL                    *((volatile word *)0x00001200)


  /*** PWMA_PMFCTL - PWMA fault control register; 0x00001201 ***/
  union {
    word Word;
  } PWMA_PMFCTL_STR;
  
  #define PWMA_PMFCTL_FMODE0_MASK       1U
  #define PWMA_PMFCTL_FIE0_MASK         2U
  #define PWMA_PMFCTL_FMODE1_MASK       4U
  #define PWMA_PMFCTL_FIE1_MASK         8U
  #define PWMA_PMFCTL_FMODE2_MASK       16U
  #define PWMA_PMFCTL_FIE2_MASK         32U
  #define PWMA_PMFCTL_FMODE3_MASK       64U
  #define PWMA_PMFCTL_FIE3_MASK         128U
  #define PWMA_PMFCTL                   *((volatile word *)0x00001201)


  /*** PWMA_PMFSA - PWMA fault status acknowledge; 0x00001202 ***/
  union {
    word Word;
  } PWMA_PMFSA_STR;
  
  #define PWMA_PMFSA_DT0_FTACK0_MASK    1U
  #define PWMA_PMFSA_DT1_MASK           2U
  #define PWMA_PMFSA_DT2_FTACK1_MASK    4U
  #define PWMA_PMFSA_DT3_MASK           8U
  #define PWMA_PMFSA_DT4_FTACK2_MASK    16U
  #define PWMA_PMFSA_DT5_MASK           32U
  #define PWMA_PMFSA_FTACK3_MASK        64U
  #define PWMA_PMFSA_FFLAG0_MASK        256U
  #define PWMA_PMFSA_FPIN0_MASK         512U
  #define PWMA_PMFSA_FFLAG1_MASK        1024U
  #define PWMA_PMFSA_FPIN1_MASK         2048U
  #define PWMA_PMFSA_FFLAG2_MASK        4096U
  #define PWMA_PMFSA_FPIN2_MASK         8192U
  #define PWMA_PMFSA_FFLAG3_MASK        16384U
  #define PWMA_PMFSA_FPIN3_MASK         32768U
  #define PWMA_PMFSA                    *((volatile word *)0x00001202)


  /*** PWMA_PMOUT - PWMA output control register; 0x00001203 ***/
  union {
    word Word;
  } PWMA_PMOUT_STR;
  
  #define PWMA_PMOUT_OUT0_MASK          1U
  #define PWMA_PMOUT_OUT1_MASK          2U
  #define PWMA_PMOUT_OUT2_MASK          4U
  #define PWMA_PMOUT_OUT3_MASK          8U
  #define PWMA_PMOUT_OUT4_MASK          16U
  #define PWMA_PMOUT_OUT5_MASK          32U
  #define PWMA_PMOUT_OUTCTL0_MASK       256U
  #define PWMA_PMOUT_OUTCTL1_MASK       512U
  #define PWMA_PMOUT_OUTCTL2_MASK       1024U
  #define PWMA_PMOUT_OUTCTL3_MASK       2048U
  #define PWMA_PMOUT_OUTCTL4_MASK       4096U
  #define PWMA_PMOUT_OUTCTL5_MASK       8192U
  #define PWMA_PMOUT_PAD_EN_MASK        32768U
  #define PWMA_PMOUT_OUT_MASK           63U
  #define PWMA_PMOUT_OUT_BITNUM         0U
  #define PWMA_PMOUT_OUTCTL_MASK        16128U
  #define PWMA_PMOUT_OUTCTL_BITNUM      8U
  #define PWMA_PMOUT                    *((volatile word *)0x00001203)


  /*** PWMA_PMCNT - PWMA counter register; 0x00001204 ***/
  union {
    word Word;
  } PWMA_PMCNT_STR;
  
  #define PWMA_PMCNT_CR0_MASK           1U
  #define PWMA_PMCNT_CR1_MASK           2U
  #define PWMA_PMCNT_CR2_MASK           4U
  #define PWMA_PMCNT_CR3_MASK           8U
  #define PWMA_PMCNT_CR4_MASK           16U
  #define PWMA_PMCNT_CR5_MASK           32U
  #define PWMA_PMCNT_CR6_MASK           64U
  #define PWMA_PMCNT_CR7_MASK           128U
  #define PWMA_PMCNT_CR8_MASK           256U
  #define PWMA_PMCNT_CR9_MASK           512U
  #define PWMA_PMCNT_CR10_MASK          1024U
  #define PWMA_PMCNT_CR11_MASK          2048U
  #define PWMA_PMCNT_CR12_MASK          4096U
  #define PWMA_PMCNT_CR13_MASK          8192U
  #define PWMA_PMCNT_CR14_MASK          16384U
  #define PWMA_PMCNT_CR_MASK            32767U
  #define PWMA_PMCNT_CR_BITNUM          0U
  #define PWMA_PMCNT                    *((volatile word *)0x00001204)


  /*** PWMA_PWMCM - PWMA counter modulo register; 0x00001205 ***/
  union {
    word Word;
  } PWMA_PWMCM_STR;
  
  #define PWMA_PWMCM_PWMCM0_MASK        1U
  #define PWMA_PWMCM_PWMCM1_MASK        2U
  #define PWMA_PWMCM_PWMCM2_MASK        4U
  #define PWMA_PWMCM_PWMCM3_MASK        8U
  #define PWMA_PWMCM_PWMCM4_MASK        16U
  #define PWMA_PWMCM_PWMCM5_MASK        32U
  #define PWMA_PWMCM_PWMCM6_MASK        64U
  #define PWMA_PWMCM_PWMCM7_MASK        128U
  #define PWMA_PWMCM_PWMCM8_MASK        256U
  #define PWMA_PWMCM_PWMCM9_MASK        512U
  #define PWMA_PWMCM_PWMCM10_MASK       1024U
  #define PWMA_PWMCM_PWMCM11_MASK       2048U
  #define PWMA_PWMCM_PWMCM12_MASK       4096U
  #define PWMA_PWMCM_PWMCM13_MASK       8192U
  #define PWMA_PWMCM_PWMCM14_MASK       16384U
  #define PWMA_PWMCM_PWMCM_MASK         32767U
  #define PWMA_PWMCM_PWMCM_BITNUM       0U
  #define PWMA_PWMCM                    *((volatile word *)0x00001205)


  /*** PWMA_PWMVAL0 - PWMA value register 0; 0x00001206 ***/
  union {
    word Word;
  } PWMA_PWMVAL0_STR;
  
  #define PWMA_PWMVAL0_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL0_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL0_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL0_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL0_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL0_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL0_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL0_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL0_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL0_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL0_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL0_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL0_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL0_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL0_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL0_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL0                  *((volatile word *)0x00001206)


  /*** PWMA_PWMVAL1 - PWMA value register 1; 0x00001207 ***/
  union {
    word Word;
  } PWMA_PWMVAL1_STR;
  
  #define PWMA_PWMVAL1_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL1_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL1_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL1_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL1_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL1_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL1_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL1_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL1_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL1_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL1_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL1_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL1_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL1_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL1_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL1_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL1                  *((volatile word *)0x00001207)


  /*** PWMA_PWMVAL2 - PWMA value register 2; 0x00001208 ***/
  union {
    word Word;
  } PWMA_PWMVAL2_STR;
  
  #define PWMA_PWMVAL2_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL2_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL2_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL2_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL2_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL2_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL2_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL2_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL2_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL2_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL2_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL2_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL2_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL2_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL2_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL2_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL2                  *((volatile word *)0x00001208)


  /*** PWMA_PWMVAL3 - PWMA value register 3; 0x00001209 ***/
  union {
    word Word;
  } PWMA_PWMVAL3_STR;
  
  #define PWMA_PWMVAL3_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL3_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL3_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL3_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL3_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL3_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL3_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL3_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL3_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL3_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL3_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL3_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL3_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL3_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL3_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL3_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL3                  *((volatile word *)0x00001209)


  /*** PWMA_PWMVAL4 - PWMA value register 4; 0x0000120A ***/
  union {
    word Word;
  } PWMA_PWMVAL4_STR;
  
  #define PWMA_PWMVAL4_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL4_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL4_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL4_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL4_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL4_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL4_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL4_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL4_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL4_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL4_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL4_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL4_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL4_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL4_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL4_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL4                  *((volatile word *)0x0000120A)


  /*** PWMA_PWMVAL5 - PWMA value register 5; 0x0000120B ***/
  union {
    word Word;
  } PWMA_PWMVAL5_STR;
  
  #define PWMA_PWMVAL5_PWMVAL0_MASK     1U
  #define PWMA_PWMVAL5_PWMVAL1_MASK     2U
  #define PWMA_PWMVAL5_PWMVAL2_MASK     4U
  #define PWMA_PWMVAL5_PWMVAL3_MASK     8U
  #define PWMA_PWMVAL5_PWMVAL4_MASK     16U
  #define PWMA_PWMVAL5_PWMVAL5_MASK     32U
  #define PWMA_PWMVAL5_PWMVAL6_MASK     64U
  #define PWMA_PWMVAL5_PWMVAL7_MASK     128U
  #define PWMA_PWMVAL5_PWMVAL8_MASK     256U
  #define PWMA_PWMVAL5_PWMVAL9_MASK     512U
  #define PWMA_PWMVAL5_PWMVAL10_MASK    1024U
  #define PWMA_PWMVAL5_PWMVAL11_MASK    2048U
  #define PWMA_PWMVAL5_PWMVAL12_MASK    4096U
  #define PWMA_PWMVAL5_PWMVAL13_MASK    8192U
  #define PWMA_PWMVAL5_PWMVAL14_MASK    16384U
  #define PWMA_PWMVAL5_PWMVAL15_MASK    32768U
  #define PWMA_PWMVAL5                  *((volatile word *)0x0000120B)


  /*** PWMA_PMDEADTM - PWMA deadtime register; 0x0000120C ***/
  union {
    word Word;
  } PWMA_PMDEADTM_STR;
  
  #define PWMA_PMDEADTM_PWMDT0_MASK     1U
  #define PWMA_PMDEADTM_PWMDT1_MASK     2U
  #define PWMA_PMDEADTM_PWMDT2_MASK     4U
  #define PWMA_PMDEADTM_PWMDT3_MASK     8U
  #define PWMA_PMDEADTM_PWMDT4_MASK     16U
  #define PWMA_PMDEADTM_PWMDT5_MASK     32U
  #define PWMA_PMDEADTM_PWMDT6_MASK     64U
  #define PWMA_PMDEADTM_PWMDT7_MASK     128U
  #define PWMA_PMDEADTM_PWMDT_MASK      255U
  #define PWMA_PMDEADTM_PWMDT_BITNUM    0U
  #define PWMA_PMDEADTM                 *((volatile word *)0x0000120C)


  /*** PWMA_PMDISMAP1 - PWMA disable mapping register one; 0x0000120D ***/
  union {
    word Word;
  } PWMA_PMDISMAP1_STR;
  
  #define PWMA_PMDISMAP1_DISMAP0_MASK   1U
  #define PWMA_PMDISMAP1_DISMAP1_MASK   2U
  #define PWMA_PMDISMAP1_DISMAP2_MASK   4U
  #define PWMA_PMDISMAP1_DISMAP3_MASK   8U
  #define PWMA_PMDISMAP1_DISMAP4_MASK   16U
  #define PWMA_PMDISMAP1_DISMAP5_MASK   32U
  #define PWMA_PMDISMAP1_DISMAP6_MASK   64U
  #define PWMA_PMDISMAP1_DISMAP7_MASK   128U
  #define PWMA_PMDISMAP1_DISMAP8_MASK   256U
  #define PWMA_PMDISMAP1_DISMAP9_MASK   512U
  #define PWMA_PMDISMAP1_DISMAP10_MASK  1024U
  #define PWMA_PMDISMAP1_DISMAP11_MASK  2048U
  #define PWMA_PMDISMAP1_DISMAP12_MASK  4096U
  #define PWMA_PMDISMAP1_DISMAP13_MASK  8192U
  #define PWMA_PMDISMAP1_DISMAP14_MASK  16384U
  #define PWMA_PMDISMAP1_DISMAP15_MASK  32768U
  #define PWMA_PMDISMAP1                *((volatile word *)0x0000120D)


  /*** PWMA_PMDISMAP2 - PWMA disable mapping register two; 0x0000120E ***/
  union {
    word Word;
  } PWMA_PMDISMAP2_STR;
  
  #define PWMA_PMDISMAP2_DISMAP0_MASK   1U
  #define PWMA_PMDISMAP2_DISMAP1_MASK   2U
  #define PWMA_PMDISMAP2_DISMAP2_MASK   4U
  #define PWMA_PMDISMAP2_DISMAP3_MASK   8U
  #define PWMA_PMDISMAP2_DISMAP4_MASK   16U
  #define PWMA_PMDISMAP2_DISMAP5_MASK   32U
  #define PWMA_PMDISMAP2_DISMAP6_MASK   64U
  #define PWMA_PMDISMAP2_DISMAP7_MASK   128U
  #define PWMA_PMDISMAP2_DISMAP_MASK    255U
  #define PWMA_PMDISMAP2_DISMAP_BITNUM  0U
  #define PWMA_PMDISMAP2                *((volatile word *)0x0000120E)


  /*** PWMA_PMCFG - PWMA config register; 0x0000120F ***/
  union {
    word Word;
  } PWMA_PMCFG_STR;
  
  #define PWMA_PMCFG_WP_MASK            1U
  #define PWMA_PMCFG_INDEP01_MASK       2U
  #define PWMA_PMCFG_INDEP23_MASK       4U
  #define PWMA_PMCFG_INDEP45_MASK       8U
  #define PWMA_PMCFG_BOTNEG01_MASK      16U
  #define PWMA_PMCFG_BOTNEG23_MASK      32U
  #define PWMA_PMCFG_BOTNEG45_MASK      64U
  #define PWMA_PMCFG_TOPNEG01_MASK      256U
  #define PWMA_PMCFG_TOPNEG23_MASK      512U
  #define PWMA_PMCFG_TOPNEG45_MASK      1024U
  #define PWMA_PMCFG_EDG_MASK           4096U
  #define PWMA_PMCFG                    *((volatile word *)0x0000120F)


  /*** PWMA_PMCCR - PWMA channel control register; 0x00001210 ***/
  union {
    word Word;
  } PWMA_PMCCR_STR;
  
  #define PWMA_PMCCR_SWP01_MASK         1U
  #define PWMA_PMCCR_SWP23_MASK         2U
  #define PWMA_PMCCR_SWP45_MASK         4U
  #define PWMA_PMCCR_VLMODE0_MASK       16U
  #define PWMA_PMCCR_VLMODE1_MASK       32U
  #define PWMA_PMCCR_MSK0_MASK          256U
  #define PWMA_PMCCR_MSK1_MASK          512U
  #define PWMA_PMCCR_MSK2_MASK          1024U
  #define PWMA_PMCCR_MSK3_MASK          2048U
  #define PWMA_PMCCR_MSK4_MASK          4096U
  #define PWMA_PMCCR_MSK5_MASK          8192U
  #define PWMA_PMCCR_ENHA_MASK          32768U
  #define PWMA_PMCCR_VLMODE_MASK        48U
  #define PWMA_PMCCR_VLMODE_BITNUM      4U
  #define PWMA_PMCCR_MSK_MASK           16128U
  #define PWMA_PMCCR_MSK_BITNUM         8U
  #define PWMA_PMCCR                    *((volatile word *)0x00001210)


  /*** PWMA_PMPORT - PWMA port register; 0x00001211 ***/
  union {
    word Word;
  } PWMA_PMPORT_STR;
  
  #define PWMA_PMPORT_PORT0_MASK        1U
  #define PWMA_PMPORT_PORT1_MASK        2U
  #define PWMA_PMPORT_PORT2_MASK        4U
  #define PWMA_PMPORT_PORT3_MASK        8U
  #define PWMA_PMPORT_PORT4_MASK        16U
  #define PWMA_PMPORT_PORT5_MASK        32U
  #define PWMA_PMPORT_PORT6_MASK        64U
  #define PWMA_PMPORT_PORT_MASK         127U
  #define PWMA_PMPORT_PORT_BITNUM       0U
  #define PWMA_PMPORT                   *((volatile word *)0x00001211)


  word Reserved0[14];                  /* Reserved (unused) registers */

} PWMA_PRPH;

/******************************************
*** Peripheral PWMB
*******************************************/
typedef volatile struct {
  /*** PWMB_PMCTL - PWMB control register; 0x00001220 ***/
  union {
    word Word;
  } PWMB_PMCTL_STR;
  
  #define PWMB_PMCTL_PWMEN_MASK         1U
  #define PWMB_PMCTL_LDOK_MASK          2U
  #define PWMB_PMCTL_ISENS0_MASK        4U
  #define PWMB_PMCTL_ISENS1_MASK        8U
  #define PWMB_PMCTL_PWMF_MASK          16U
  #define PWMB_PMCTL_PWMRIE_MASK        32U
  #define PWMB_PMCTL_PRSC0_MASK         64U
  #define PWMB_PMCTL_PRSC1_MASK         128U
  #define PWMB_PMCTL_IPOL0_MASK         256U
  #define PWMB_PMCTL_IPOL1_MASK         512U
  #define PWMB_PMCTL_IPOL2_MASK         1024U
  #define PWMB_PMCTL_HALF_MASK          2048U
  #define PWMB_PMCTL_LDFQ0_MASK         4096U
  #define PWMB_PMCTL_LDFQ1_MASK         8192U
  #define PWMB_PMCTL_LDFQ2_MASK         16384U
  #define PWMB_PMCTL_LDFQ3_MASK         32768U
  #define PWMB_PMCTL_ISENS_MASK         12U
  #define PWMB_PMCTL_ISENS_BITNUM       2U
  #define PWMB_PMCTL_PRSC_MASK          192U
  #define PWMB_PMCTL_PRSC_BITNUM        6U
  #define PWMB_PMCTL_IPOL_MASK          1792U
  #define PWMB_PMCTL_IPOL_BITNUM        8U
  #define PWMB_PMCTL_LDFQ_MASK          61440U
  #define PWMB_PMCTL_LDFQ_BITNUM        12U
  #define PWMB_PMCTL                    *((volatile word *)0x00001220)


  /*** PWMB_PMFCTL - PWMB fault control register; 0x00001221 ***/
  union {
    word Word;
  } PWMB_PMFCTL_STR;
  
  #define PWMB_PMFCTL_FMODE0_MASK       1U
  #define PWMB_PMFCTL_FIE0_MASK         2U
  #define PWMB_PMFCTL_FMODE1_MASK       4U
  #define PWMB_PMFCTL_FIE1_MASK         8U
  #define PWMB_PMFCTL_FMODE2_MASK       16U
  #define PWMB_PMFCTL_FIE2_MASK         32U
  #define PWMB_PMFCTL_FMODE3_MASK       64U
  #define PWMB_PMFCTL_FIE3_MASK         128U
  #define PWMB_PMFCTL                   *((volatile word *)0x00001221)


  /*** PWMB_PMFSA - PWMB fault status acknowledge; 0x00001222 ***/
  union {
    word Word;
  } PWMB_PMFSA_STR;
  
  #define PWMB_PMFSA_DT0_FTACK0_MASK    1U
  #define PWMB_PMFSA_DT1_MASK           2U
  #define PWMB_PMFSA_DT2_FTACK1_MASK    4U
  #define PWMB_PMFSA_DT3_MASK           8U
  #define PWMB_PMFSA_DT4_FTACK2_MASK    16U
  #define PWMB_PMFSA_DT5_MASK           32U
  #define PWMB_PMFSA_FTACK3_MASK        64U
  #define PWMB_PMFSA_FFLAG0_MASK        256U
  #define PWMB_PMFSA_FPIN0_MASK         512U
  #define PWMB_PMFSA_FFLAG1_MASK        1024U
  #define PWMB_PMFSA_FPIN1_MASK         2048U
  #define PWMB_PMFSA_FFLAG2_MASK        4096U
  #define PWMB_PMFSA_FPIN2_MASK         8192U
  #define PWMB_PMFSA_FFLAG3_MASK        16384U
  #define PWMB_PMFSA_FPIN3_MASK         32768U
  #define PWMB_PMFSA                    *((volatile word *)0x00001222)


  /*** PWMB_PMOUT - PWMB output control register; 0x00001223 ***/
  union {
    word Word;
  } PWMB_PMOUT_STR;
  
  #define PWMB_PMOUT_OUT0_MASK          1U
  #define PWMB_PMOUT_OUT1_MASK          2U
  #define PWMB_PMOUT_OUT2_MASK          4U
  #define PWMB_PMOUT_OUT3_MASK          8U
  #define PWMB_PMOUT_OUT4_MASK          16U
  #define PWMB_PMOUT_OUT5_MASK          32U
  #define PWMB_PMOUT_OUTCTL0_MASK       256U
  #define PWMB_PMOUT_OUTCTL1_MASK       512U
  #define PWMB_PMOUT_OUTCTL2_MASK       1024U
  #define PWMB_PMOUT_OUTCTL3_MASK       2048U
  #define PWMB_PMOUT_OUTCTL4_MASK       4096U
  #define PWMB_PMOUT_OUTCTL5_MASK       8192U
  #define PWMB_PMOUT_PAD_EN_MASK        32768U
  #define PWMB_PMOUT_OUT_MASK           63U
  #define PWMB_PMOUT_OUT_BITNUM         0U
  #define PWMB_PMOUT_OUTCTL_MASK        16128U
  #define PWMB_PMOUT_OUTCTL_BITNUM      8U
  #define PWMB_PMOUT                    *((volatile word *)0x00001223)


  /*** PWMB_PMCNT - PWMB counter register; 0x00001224 ***/
  union {
    word Word;
  } PWMB_PMCNT_STR;
  
  #define PWMB_PMCNT_CR0_MASK           1U
  #define PWMB_PMCNT_CR1_MASK           2U
  #define PWMB_PMCNT_CR2_MASK           4U
  #define PWMB_PMCNT_CR3_MASK           8U
  #define PWMB_PMCNT_CR4_MASK           16U
  #define PWMB_PMCNT_CR5_MASK           32U
  #define PWMB_PMCNT_CR6_MASK           64U
  #define PWMB_PMCNT_CR7_MASK           128U
  #define PWMB_PMCNT_CR8_MASK           256U
  #define PWMB_PMCNT_CR9_MASK           512U
  #define PWMB_PMCNT_CR10_MASK          1024U
  #define PWMB_PMCNT_CR11_MASK          2048U
  #define PWMB_PMCNT_CR12_MASK          4096U
  #define PWMB_PMCNT_CR13_MASK          8192U
  #define PWMB_PMCNT_CR14_MASK          16384U
  #define PWMB_PMCNT_CR_MASK            32767U
  #define PWMB_PMCNT_CR_BITNUM          0U
  #define PWMB_PMCNT                    *((volatile word *)0x00001224)


  /*** PWMB_PWMCM - PWMB counter modulo register; 0x00001225 ***/
  union {
    word Word;
  } PWMB_PWMCM_STR;
  
  #define PWMB_PWMCM_PWMCM0_MASK        1U
  #define PWMB_PWMCM_PWMCM1_MASK        2U
  #define PWMB_PWMCM_PWMCM2_MASK        4U
  #define PWMB_PWMCM_PWMCM3_MASK        8U
  #define PWMB_PWMCM_PWMCM4_MASK        16U
  #define PWMB_PWMCM_PWMCM5_MASK        32U
  #define PWMB_PWMCM_PWMCM6_MASK        64U
  #define PWMB_PWMCM_PWMCM7_MASK        128U
  #define PWMB_PWMCM_PWMCM8_MASK        256U
  #define PWMB_PWMCM_PWMCM9_MASK        512U
  #define PWMB_PWMCM_PWMCM10_MASK       1024U
  #define PWMB_PWMCM_PWMCM11_MASK       2048U
  #define PWMB_PWMCM_PWMCM12_MASK       4096U
  #define PWMB_PWMCM_PWMCM13_MASK       8192U
  #define PWMB_PWMCM_PWMCM14_MASK       16384U
  #define PWMB_PWMCM_PWMCM_MASK         32767U
  #define PWMB_PWMCM_PWMCM_BITNUM       0U
  #define PWMB_PWMCM                    *((volatile word *)0x00001225)


  /*** PWMB_PWMVAL0 - PWMB value register 0; 0x00001226 ***/
  union {
    word Word;
  } PWMB_PWMVAL0_STR;
  
  #define PWMB_PWMVAL0_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL0_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL0_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL0_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL0_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL0_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL0_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL0_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL0_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL0_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL0_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL0_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL0_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL0_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL0_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL0_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL0                  *((volatile word *)0x00001226)


  /*** PWMB_PWMVAL1 - PWMB value register 1; 0x00001227 ***/
  union {
    word Word;
  } PWMB_PWMVAL1_STR;
  
  #define PWMB_PWMVAL1_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL1_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL1_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL1_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL1_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL1_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL1_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL1_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL1_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL1_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL1_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL1_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL1_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL1_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL1_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL1_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL1                  *((volatile word *)0x00001227)


  /*** PWMB_PWMVAL2 - PWMB value register 2; 0x00001228 ***/
  union {
    word Word;
  } PWMB_PWMVAL2_STR;
  
  #define PWMB_PWMVAL2_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL2_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL2_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL2_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL2_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL2_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL2_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL2_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL2_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL2_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL2_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL2_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL2_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL2_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL2_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL2_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL2                  *((volatile word *)0x00001228)


  /*** PWMB_PWMVAL3 - PWMB value register 3; 0x00001229 ***/
  union {
    word Word;
  } PWMB_PWMVAL3_STR;
  
  #define PWMB_PWMVAL3_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL3_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL3_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL3_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL3_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL3_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL3_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL3_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL3_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL3_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL3_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL3_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL3_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL3_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL3_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL3_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL3                  *((volatile word *)0x00001229)


  /*** PWMB_PWMVAL4 - PWMB value register 4; 0x0000122A ***/
  union {
    word Word;
  } PWMB_PWMVAL4_STR;
  
  #define PWMB_PWMVAL4_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL4_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL4_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL4_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL4_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL4_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL4_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL4_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL4_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL4_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL4_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL4_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL4_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL4_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL4_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL4_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL4                  *((volatile word *)0x0000122A)


  /*** PWMB_PWMVAL5 - PWMB value register 5; 0x0000122B ***/
  union {
    word Word;
  } PWMB_PWMVAL5_STR;
  
  #define PWMB_PWMVAL5_PWMVAL0_MASK     1U
  #define PWMB_PWMVAL5_PWMVAL1_MASK     2U
  #define PWMB_PWMVAL5_PWMVAL2_MASK     4U
  #define PWMB_PWMVAL5_PWMVAL3_MASK     8U
  #define PWMB_PWMVAL5_PWMVAL4_MASK     16U
  #define PWMB_PWMVAL5_PWMVAL5_MASK     32U
  #define PWMB_PWMVAL5_PWMVAL6_MASK     64U
  #define PWMB_PWMVAL5_PWMVAL7_MASK     128U
  #define PWMB_PWMVAL5_PWMVAL8_MASK     256U
  #define PWMB_PWMVAL5_PWMVAL9_MASK     512U
  #define PWMB_PWMVAL5_PWMVAL10_MASK    1024U
  #define PWMB_PWMVAL5_PWMVAL11_MASK    2048U
  #define PWMB_PWMVAL5_PWMVAL12_MASK    4096U
  #define PWMB_PWMVAL5_PWMVAL13_MASK    8192U
  #define PWMB_PWMVAL5_PWMVAL14_MASK    16384U
  #define PWMB_PWMVAL5_PWMVAL15_MASK    32768U
  #define PWMB_PWMVAL5                  *((volatile word *)0x0000122B)


  /*** PWMB_PMDEADTM - PWMB deadtime register; 0x0000122C ***/
  union {
    word Word;
  } PWMB_PMDEADTM_STR;
  
  #define PWMB_PMDEADTM_PWMDT0_MASK     1U
  #define PWMB_PMDEADTM_PWMDT1_MASK     2U
  #define PWMB_PMDEADTM_PWMDT2_MASK     4U
  #define PWMB_PMDEADTM_PWMDT3_MASK     8U
  #define PWMB_PMDEADTM_PWMDT4_MASK     16U
  #define PWMB_PMDEADTM_PWMDT5_MASK     32U
  #define PWMB_PMDEADTM_PWMDT6_MASK     64U
  #define PWMB_PMDEADTM_PWMDT7_MASK     128U
  #define PWMB_PMDEADTM_PWMDT_MASK      255U
  #define PWMB_PMDEADTM_PWMDT_BITNUM    0U
  #define PWMB_PMDEADTM                 *((volatile word *)0x0000122C)


  /*** PWMB_PMDISMAP1 - PWMB disable mapping register one; 0x0000122D ***/
  union {
    word Word;
  } PWMB_PMDISMAP1_STR;
  
  #define PWMB_PMDISMAP1_DISMAP0_MASK   1U
  #define PWMB_PMDISMAP1_DISMAP1_MASK   2U
  #define PWMB_PMDISMAP1_DISMAP2_MASK   4U
  #define PWMB_PMDISMAP1_DISMAP3_MASK   8U
  #define PWMB_PMDISMAP1_DISMAP4_MASK   16U
  #define PWMB_PMDISMAP1_DISMAP5_MASK   32U
  #define PWMB_PMDISMAP1_DISMAP6_MASK   64U
  #define PWMB_PMDISMAP1_DISMAP7_MASK   128U
  #define PWMB_PMDISMAP1_DISMAP8_MASK   256U
  #define PWMB_PMDISMAP1_DISMAP9_MASK   512U
  #define PWMB_PMDISMAP1_DISMAP10_MASK  1024U
  #define PWMB_PMDISMAP1_DISMAP11_MASK  2048U
  #define PWMB_PMDISMAP1_DISMAP12_MASK  4096U
  #define PWMB_PMDISMAP1_DISMAP13_MASK  8192U
  #define PWMB_PMDISMAP1_DISMAP14_MASK  16384U
  #define PWMB_PMDISMAP1_DISMAP15_MASK  32768U
  #define PWMB_PMDISMAP1                *((volatile word *)0x0000122D)


  /*** PWMB_PMDISMAP2 - PWMB disable mapping register two; 0x0000122E ***/
  union {
    word Word;
  } PWMB_PMDISMAP2_STR;
  
  #define PWMB_PMDISMAP2_DISMAP0_MASK   1U
  #define PWMB_PMDISMAP2_DISMAP1_MASK   2U
  #define PWMB_PMDISMAP2_DISMAP2_MASK   4U
  #define PWMB_PMDISMAP2_DISMAP3_MASK   8U
  #define PWMB_PMDISMAP2_DISMAP4_MASK   16U
  #define PWMB_PMDISMAP2_DISMAP5_MASK   32U
  #define PWMB_PMDISMAP2_DISMAP6_MASK   64U
  #define PWMB_PMDISMAP2_DISMAP7_MASK   128U
  #define PWMB_PMDISMAP2_DISMAP_MASK    255U
  #define PWMB_PMDISMAP2_DISMAP_BITNUM  0U
  #define PWMB_PMDISMAP2                *((volatile word *)0x0000122E)


  /*** PWMB_PMCFG - PWMB config register; 0x0000122F ***/
  union {
    word Word;
  } PWMB_PMCFG_STR;
  
  #define PWMB_PMCFG_WP_MASK            1U
  #define PWMB_PMCFG_INDEP01_MASK       2U
  #define PWMB_PMCFG_INDEP23_MASK       4U
  #define PWMB_PMCFG_INDEP45_MASK       8U
  #define PWMB_PMCFG_BOTNEG01_MASK      16U
  #define PWMB_PMCFG_BOTNEG23_MASK      32U
  #define PWMB_PMCFG_BOTNEG45_MASK      64U
  #define PWMB_PMCFG_TOPNEG01_MASK      256U
  #define PWMB_PMCFG_TOPNEG23_MASK      512U
  #define PWMB_PMCFG_TOPNEG45_MASK      1024U
  #define PWMB_PMCFG_EDG_MASK           4096U
  #define PWMB_PMCFG                    *((volatile word *)0x0000122F)


  /*** PWMB_PMCCR - PWMB channel control register; 0x00001230 ***/
  union {
    word Word;
  } PWMB_PMCCR_STR;
  
  #define PWMB_PMCCR_SWP01_MASK         1U
  #define PWMB_PMCCR_SWP23_MASK         2U
  #define PWMB_PMCCR_SWP45_MASK         4U
  #define PWMB_PMCCR_VLMODE0_MASK       16U
  #define PWMB_PMCCR_VLMODE1_MASK       32U
  #define PWMB_PMCCR_MSK0_MASK          256U
  #define PWMB_PMCCR_MSK1_MASK          512U
  #define PWMB_PMCCR_MSK2_MASK          1024U
  #define PWMB_PMCCR_MSK3_MASK          2048U
  #define PWMB_PMCCR_MSK4_MASK          4096U
  #define PWMB_PMCCR_MSK5_MASK          8192U
  #define PWMB_PMCCR_ENHA_MASK          32768U
  #define PWMB_PMCCR_VLMODE_MASK        48U
  #define PWMB_PMCCR_VLMODE_BITNUM      4U
  #define PWMB_PMCCR_MSK_MASK           16128U
  #define PWMB_PMCCR_MSK_BITNUM         8U
  #define PWMB_PMCCR                    *((volatile word *)0x00001230)


  /*** PWMB_PMPORT - PWMB port register; 0x00001231 ***/
  union {
    word Word;
  } PWMB_PMPORT_STR;
  
  #define PWMB_PMPORT_PORT0_MASK        1U
  #define PWMB_PMPORT_PORT1_MASK        2U
  #define PWMB_PMPORT_PORT2_MASK        4U
  #define PWMB_PMPORT_PORT3_MASK        8U
  #define PWMB_PMPORT_PORT4_MASK        16U
  #define PWMB_PMPORT_PORT5_MASK        32U
  #define PWMB_PMPORT_PORT6_MASK        64U
  #define PWMB_PMPORT_PORT_MASK         127U
  #define PWMB_PMPORT_PORT_BITNUM       0U
  #define PWMB_PMPORT                   *((volatile word *)0x00001231)


  word Reserved0[14];                  /* Reserved (unused) registers */

} PWMB_PRPH;

/******************************************
*** Peripheral DEC0
*******************************************/
typedef volatile struct {
  /*** DEC0_DECCR - DEC0 Decoder control register; 0x00001240 ***/
  union {
    word Word;
  } DEC0_DECCR_STR;
  
  #define DEC0_DECCR_MODE0_MASK         1U
  #define DEC0_DECCR_MODE1_MASK         2U
  #define DEC0_DECCR_WDE_MASK           4U
  #define DEC0_DECCR_DIE_MASK           8U
  #define DEC0_DECCR_DIRQ_MASK          16U
  #define DEC0_DECCR_XNE_MASK           32U
  #define DEC0_DECCR_XIP_MASK           64U
  #define DEC0_DECCR_XIE_MASK           128U
  #define DEC0_DECCR_XIRQ_MASK          256U
  #define DEC0_DECCR_PH1_MASK           512U
  #define DEC0_DECCR_REV_MASK           1024U
  #define DEC0_DECCR_SWIP_MASK          2048U
  #define DEC0_DECCR_HNE_MASK           4096U
  #define DEC0_DECCR_HIP_MASK           8192U
  #define DEC0_DECCR_HIE_MASK           16384U
  #define DEC0_DECCR_HIRQ_MASK          32768U
  #define DEC0_DECCR_MODE_MASK          3U
  #define DEC0_DECCR_MODE_BITNUM        0U
  #define DEC0_DECCR                    *((volatile word *)0x00001240)


  /*** DEC0_FIR - DEC0 Filter interval register; 0x00001241 ***/
  union {
    word Word;
  } DEC0_FIR_STR;
  
  #define DEC0_FIR_DELAY0_MASK          1U
  #define DEC0_FIR_DELAY1_MASK          2U
  #define DEC0_FIR_DELAY2_MASK          4U
  #define DEC0_FIR_DELAY3_MASK          8U
  #define DEC0_FIR_DELAY4_MASK          16U
  #define DEC0_FIR_DELAY5_MASK          32U
  #define DEC0_FIR_DELAY6_MASK          64U
  #define DEC0_FIR_DELAY7_MASK          128U
  #define DEC0_FIR_DELAY_MASK           255U
  #define DEC0_FIR_DELAY_BITNUM         0U
  #define DEC0_FIR                      *((volatile word *)0x00001241)


  /*** DEC0_WTR - DEC0 Watchdog time-out register; 0x00001242 ***/
  union {
    word Word;
  } DEC0_WTR_STR;
  
  #define DEC0_WTR_CNT0_MASK            1U
  #define DEC0_WTR_CNT1_MASK            2U
  #define DEC0_WTR_CNT2_MASK            4U
  #define DEC0_WTR_CNT3_MASK            8U
  #define DEC0_WTR_CNT4_MASK            16U
  #define DEC0_WTR_CNT5_MASK            32U
  #define DEC0_WTR_CNT6_MASK            64U
  #define DEC0_WTR_CNT7_MASK            128U
  #define DEC0_WTR_CNT8_MASK            256U
  #define DEC0_WTR_CNT9_MASK            512U
  #define DEC0_WTR_CNT10_MASK           1024U
  #define DEC0_WTR_CNT11_MASK           2048U
  #define DEC0_WTR_CNT12_MASK           4096U
  #define DEC0_WTR_CNT13_MASK           8192U
  #define DEC0_WTR_CNT14_MASK           16384U
  #define DEC0_WTR_CNT15_MASK           32768U
  #define DEC0_WTR                      *((volatile word *)0x00001242)


  /*** DEC0_POSD - DEC0 Position difference counter register; 0x00001243 ***/
  union {
    word Word;
  } DEC0_POSD_STR;
  
  #define DEC0_POSD_POSD0_MASK          1U
  #define DEC0_POSD_POSD1_MASK          2U
  #define DEC0_POSD_POSD2_MASK          4U
  #define DEC0_POSD_POSD3_MASK          8U
  #define DEC0_POSD_POSD4_MASK          16U
  #define DEC0_POSD_POSD5_MASK          32U
  #define DEC0_POSD_POSD6_MASK          64U
  #define DEC0_POSD_POSD7_MASK          128U
  #define DEC0_POSD_POSD8_MASK          256U
  #define DEC0_POSD_POSD9_MASK          512U
  #define DEC0_POSD_POSD10_MASK         1024U
  #define DEC0_POSD_POSD11_MASK         2048U
  #define DEC0_POSD_POSD12_MASK         4096U
  #define DEC0_POSD_POSD13_MASK         8192U
  #define DEC0_POSD_POSD14_MASK         16384U
  #define DEC0_POSD_POSD15_MASK         32768U
  #define DEC0_POSD                     *((volatile word *)0x00001243)


  /*** DEC0_POSDH - DEC0 Position difference hold register; 0x00001244 ***/
  union {
    word Word;
  } DEC0_POSDH_STR;
  
  #define DEC0_POSDH_POSDH0_MASK        1U
  #define DEC0_POSDH_POSDH1_MASK        2U
  #define DEC0_POSDH_POSDH2_MASK        4U
  #define DEC0_POSDH_POSDH3_MASK        8U
  #define DEC0_POSDH_POSDH4_MASK        16U
  #define DEC0_POSDH_POSDH5_MASK        32U
  #define DEC0_POSDH_POSDH6_MASK        64U
  #define DEC0_POSDH_POSDH7_MASK        128U
  #define DEC0_POSDH_POSDH8_MASK        256U
  #define DEC0_POSDH_POSDH9_MASK        512U
  #define DEC0_POSDH_POSDH10_MASK       1024U
  #define DEC0_POSDH_POSDH11_MASK       2048U
  #define DEC0_POSDH_POSDH12_MASK       4096U
  #define DEC0_POSDH_POSDH13_MASK       8192U
  #define DEC0_POSDH_POSDH14_MASK       16384U
  #define DEC0_POSDH_POSDH15_MASK       32768U
  #define DEC0_POSDH                    *((volatile word *)0x00001244)


  /*** DEC0_REV - DEC0 Revolution counter register; 0x00001245 ***/
  union {
    word Word;
  } DEC0_REV_STR;
  
  #define DEC0_REV_REV0_MASK            1U
  #define DEC0_REV_REV1_MASK            2U
  #define DEC0_REV_REV2_MASK            4U
  #define DEC0_REV_REV3_MASK            8U
  #define DEC0_REV_REV4_MASK            16U
  #define DEC0_REV_REV5_MASK            32U
  #define DEC0_REV_REV6_MASK            64U
  #define DEC0_REV_REV7_MASK            128U
  #define DEC0_REV_REV8_MASK            256U
  #define DEC0_REV_REV9_MASK            512U
  #define DEC0_REV_REV10_MASK           1024U
  #define DEC0_REV_REV11_MASK           2048U
  #define DEC0_REV_REV12_MASK           4096U
  #define DEC0_REV_REV13_MASK           8192U
  #define DEC0_REV_REV14_MASK           16384U
  #define DEC0_REV_REV15_MASK           32768U
  #define DEC0_REV                      *((volatile word *)0x00001245)


  /*** DEC0_REVH - DEC0 Revolution hold register; 0x00001246 ***/
  union {
    word Word;
  } DEC0_REVH_STR;
  
  #define DEC0_REVH_REVH0_MASK          1U
  #define DEC0_REVH_REVH1_MASK          2U
  #define DEC0_REVH_REVH2_MASK          4U
  #define DEC0_REVH_REVH3_MASK          8U
  #define DEC0_REVH_REVH4_MASK          16U
  #define DEC0_REVH_REVH5_MASK          32U
  #define DEC0_REVH_REVH6_MASK          64U
  #define DEC0_REVH_REVH7_MASK          128U
  #define DEC0_REVH_REVH8_MASK          256U
  #define DEC0_REVH_REVH9_MASK          512U
  #define DEC0_REVH_REVH10_MASK         1024U
  #define DEC0_REVH_REVH11_MASK         2048U
  #define DEC0_REVH_REVH12_MASK         4096U
  #define DEC0_REVH_REVH13_MASK         8192U
  #define DEC0_REVH_REVH14_MASK         16384U
  #define DEC0_REVH_REVH15_MASK         32768U
  #define DEC0_REVH                     *((volatile word *)0x00001246)


  /*** DEC0_UPOS - DEC0 Upper position counter register; 0x00001247 ***/
  union {
    word Word;
  } DEC0_UPOS_STR;
  
  #define DEC0_UPOS_POS0_MASK           1U
  #define DEC0_UPOS_POS1_MASK           2U
  #define DEC0_UPOS_POS2_MASK           4U
  #define DEC0_UPOS_POS3_MASK           8U
  #define DEC0_UPOS_POS4_MASK           16U
  #define DEC0_UPOS_POS5_MASK           32U
  #define DEC0_UPOS_POS6_MASK           64U
  #define DEC0_UPOS_POS7_MASK           128U
  #define DEC0_UPOS_POS8_MASK           256U
  #define DEC0_UPOS_POS9_MASK           512U
  #define DEC0_UPOS_POS10_MASK          1024U
  #define DEC0_UPOS_POS11_MASK          2048U
  #define DEC0_UPOS_POS12_MASK          4096U
  #define DEC0_UPOS_POS13_MASK          8192U
  #define DEC0_UPOS_POS14_MASK          16384U
  #define DEC0_UPOS_POS15_MASK          32768U
  #define DEC0_UPOS                     *((volatile word *)0x00001247)


  /*** DEC0_LPOS - DEC0 Lower position counter register; 0x00001248 ***/
  union {
    word Word;
  } DEC0_LPOS_STR;
  
  #define DEC0_LPOS_POS0_MASK           1U
  #define DEC0_LPOS_POS1_MASK           2U
  #define DEC0_LPOS_POS2_MASK           4U
  #define DEC0_LPOS_POS3_MASK           8U
  #define DEC0_LPOS_POS4_MASK           16U
  #define DEC0_LPOS_POS5_MASK           32U
  #define DEC0_LPOS_POS6_MASK           64U
  #define DEC0_LPOS_POS7_MASK           128U
  #define DEC0_LPOS_POS8_MASK           256U
  #define DEC0_LPOS_POS9_MASK           512U
  #define DEC0_LPOS_POS10_MASK          1024U
  #define DEC0_LPOS_POS11_MASK          2048U
  #define DEC0_LPOS_POS12_MASK          4096U
  #define DEC0_LPOS_POS13_MASK          8192U
  #define DEC0_LPOS_POS14_MASK          16384U
  #define DEC0_LPOS_POS15_MASK          32768U
  #define DEC0_LPOS                     *((volatile word *)0x00001248)


  /*** DEC0_UPOSH - DEC0 Upper position hold register; 0x00001249 ***/
  union {
    word Word;
  } DEC0_UPOSH_STR;
  
  #define DEC0_UPOSH_POSH0_MASK         1U
  #define DEC0_UPOSH_POSH1_MASK         2U
  #define DEC0_UPOSH_POSH2_MASK         4U
  #define DEC0_UPOSH_POSH3_MASK         8U
  #define DEC0_UPOSH_POSH4_MASK         16U
  #define DEC0_UPOSH_POSH5_MASK         32U
  #define DEC0_UPOSH_POSH6_MASK         64U
  #define DEC0_UPOSH_POSH7_MASK         128U
  #define DEC0_UPOSH_POSH8_MASK         256U
  #define DEC0_UPOSH_POSH9_MASK         512U
  #define DEC0_UPOSH_POSH10_MASK        1024U
  #define DEC0_UPOSH_POSH11_MASK        2048U
  #define DEC0_UPOSH_POSH12_MASK        4096U
  #define DEC0_UPOSH_POSH13_MASK        8192U
  #define DEC0_UPOSH_POSH14_MASK        16384U
  #define DEC0_UPOSH_POSH15_MASK        32768U
  #define DEC0_UPOSH                    *((volatile word *)0x00001249)


  /*** DEC0_LPOSH - DEC0 Lower position hold register; 0x0000124A ***/
  union {
    word Word;
  } DEC0_LPOSH_STR;
  
  #define DEC0_LPOSH_POSH0_MASK         1U
  #define DEC0_LPOSH_POSH1_MASK         2U
  #define DEC0_LPOSH_POSH2_MASK         4U
  #define DEC0_LPOSH_POSH3_MASK         8U
  #define DEC0_LPOSH_POSH4_MASK         16U
  #define DEC0_LPOSH_POSH5_MASK         32U
  #define DEC0_LPOSH_POSH6_MASK         64U
  #define DEC0_LPOSH_POSH7_MASK         128U
  #define DEC0_LPOSH_POSH8_MASK         256U
  #define DEC0_LPOSH_POSH9_MASK         512U
  #define DEC0_LPOSH_POSH10_MASK        1024U
  #define DEC0_LPOSH_POSH11_MASK        2048U
  #define DEC0_LPOSH_POSH12_MASK        4096U
  #define DEC0_LPOSH_POSH13_MASK        8192U
  #define DEC0_LPOSH_POSH14_MASK        16384U
  #define DEC0_LPOSH_POSH15_MASK        32768U
  #define DEC0_LPOSH                    *((volatile word *)0x0000124A)


  /*** DEC0_UIR - DEC0 Upper initialization register; 0x0000124B ***/
  union {
    word Word;
  } DEC0_UIR_STR;
  
  #define DEC0_UIR_initialization_value0_MASK 1U
  #define DEC0_UIR_initialization_value1_MASK 2U
  #define DEC0_UIR_initialization_value2_MASK 4U
  #define DEC0_UIR_initialization_value3_MASK 8U
  #define DEC0_UIR_initialization_value4_MASK 16U
  #define DEC0_UIR_initialization_value5_MASK 32U
  #define DEC0_UIR_initialization_value6_MASK 64U
  #define DEC0_UIR_initialization_value7_MASK 128U
  #define DEC0_UIR_initialization_value8_MASK 256U
  #define DEC0_UIR_initialization_value9_MASK 512U
  #define DEC0_UIR_initialization_value10_MASK 1024U
  #define DEC0_UIR_initialization_value11_MASK 2048U
  #define DEC0_UIR_initialization_value12_MASK 4096U
  #define DEC0_UIR_initialization_value13_MASK 8192U
  #define DEC0_UIR_initialization_value14_MASK 16384U
  #define DEC0_UIR_initialization_value15_MASK 32768U
  #define DEC0_UIR                      *((volatile word *)0x0000124B)


  /*** DEC0_LIR - DEC0 Lower initialization register; 0x0000124C ***/
  union {
    word Word;
  } DEC0_LIR_STR;
  
  #define DEC0_LIR_initialization_value0_MASK 1U
  #define DEC0_LIR_initialization_value1_MASK 2U
  #define DEC0_LIR_initialization_value2_MASK 4U
  #define DEC0_LIR_initialization_value3_MASK 8U
  #define DEC0_LIR_initialization_value4_MASK 16U
  #define DEC0_LIR_initialization_value5_MASK 32U
  #define DEC0_LIR_initialization_value6_MASK 64U
  #define DEC0_LIR_initialization_value7_MASK 128U
  #define DEC0_LIR_initialization_value8_MASK 256U
  #define DEC0_LIR_initialization_value9_MASK 512U
  #define DEC0_LIR_initialization_value10_MASK 1024U
  #define DEC0_LIR_initialization_value11_MASK 2048U
  #define DEC0_LIR_initialization_value12_MASK 4096U
  #define DEC0_LIR_initialization_value13_MASK 8192U
  #define DEC0_LIR_initialization_value14_MASK 16384U
  #define DEC0_LIR_initialization_value15_MASK 32768U
  #define DEC0_LIR                      *((volatile word *)0x0000124C)


  /*** DEC0_IMR - DEC0 Input monitor register; 0x0000124D ***/
  union {
    word Word;
  } DEC0_IMR_STR;
  
  #define DEC0_IMR_HOME_MASK            1U
  #define DEC0_IMR_INDEX_MASK           2U
  #define DEC0_IMR_PHB_MASK             4U
  #define DEC0_IMR_PHA_MASK             8U
  #define DEC0_IMR_FHOM_MASK            16U
  #define DEC0_IMR_FIND_MASK            32U
  #define DEC0_IMR_FPHB_MASK            64U
  #define DEC0_IMR_FPHA_MASK            128U
  #define DEC0_IMR                      *((volatile word *)0x0000124D)


  /*** DEC0_TSTREG - DEC0 Test register; 0x0000124E ***/
  union {
    word Word;
  } DEC0_TSTREG_STR;
  
  #define DEC0_TSTREG_Count0_MASK       1U
  #define DEC0_TSTREG_Count1_MASK       2U
  #define DEC0_TSTREG_Count2_MASK       4U
  #define DEC0_TSTREG_Count3_MASK       8U
  #define DEC0_TSTREG_Count4_MASK       16U
  #define DEC0_TSTREG_Count5_MASK       32U
  #define DEC0_TSTREG_Count6_MASK       64U
  #define DEC0_TSTREG_Count7_MASK       128U
  #define DEC0_TSTREG_Period0_MASK      256U
  #define DEC0_TSTREG_Period1_MASK      512U
  #define DEC0_TSTREG_Period2_MASK      1024U
  #define DEC0_TSTREG_Period3_MASK      2048U
  #define DEC0_TSTREG_Period4_MASK      4096U
  #define DEC0_TSTREG_QDN_MASK          8192U
  #define DEC0_TSTREG_TCE_MASK          16384U
  #define DEC0_TSTREG_TEN_MASK          32768U
  #define DEC0_TSTREG_Count_MASK        255U
  #define DEC0_TSTREG_Count_BITNUM      0U
  #define DEC0_TSTREG_Period_MASK       7936U
  #define DEC0_TSTREG_Period_BITNUM     8U
  #define DEC0_TSTREG                   *((volatile word *)0x0000124E)


  word Reserved0[1];                   /* Reserved (unused) registers */

} DEC0_PRPH;

/******************************************
*** Peripheral DEC1
*******************************************/
typedef volatile struct {
  /*** DEC1_DECCR - DEC1 Decoder control register; 0x00001250 ***/
  union {
    word Word;
  } DEC1_DECCR_STR;
  
  #define DEC1_DECCR_MODE0_MASK         1U
  #define DEC1_DECCR_MODE1_MASK         2U
  #define DEC1_DECCR_WDE_MASK           4U
  #define DEC1_DECCR_DIE_MASK           8U
  #define DEC1_DECCR_DIRQ_MASK          16U
  #define DEC1_DECCR_XNE_MASK           32U
  #define DEC1_DECCR_XIP_MASK           64U
  #define DEC1_DECCR_XIE_MASK           128U
  #define DEC1_DECCR_XIRQ_MASK          256U
  #define DEC1_DECCR_PH1_MASK           512U
  #define DEC1_DECCR_REV_MASK           1024U
  #define DEC1_DECCR_SWIP_MASK          2048U
  #define DEC1_DECCR_HNE_MASK           4096U
  #define DEC1_DECCR_HIP_MASK           8192U
  #define DEC1_DECCR_HIE_MASK           16384U
  #define DEC1_DECCR_HIRQ_MASK          32768U
  #define DEC1_DECCR_MODE_MASK          3U
  #define DEC1_DECCR_MODE_BITNUM        0U
  #define DEC1_DECCR                    *((volatile word *)0x00001250)


  /*** DEC1_FIR - DEC1 Filter interval register; 0x00001251 ***/
  union {
    word Word;
  } DEC1_FIR_STR;
  
  #define DEC1_FIR_DELAY0_MASK          1U
  #define DEC1_FIR_DELAY1_MASK          2U
  #define DEC1_FIR_DELAY2_MASK          4U
  #define DEC1_FIR_DELAY3_MASK          8U
  #define DEC1_FIR_DELAY4_MASK          16U
  #define DEC1_FIR_DELAY5_MASK          32U
  #define DEC1_FIR_DELAY6_MASK          64U
  #define DEC1_FIR_DELAY7_MASK          128U
  #define DEC1_FIR_DELAY_MASK           255U
  #define DEC1_FIR_DELAY_BITNUM         0U
  #define DEC1_FIR                      *((volatile word *)0x00001251)


  /*** DEC1_WTR - DEC1 Watchdog time-out register; 0x00001252 ***/
  union {
    word Word;
  } DEC1_WTR_STR;
  
  #define DEC1_WTR_CNT0_MASK            1U
  #define DEC1_WTR_CNT1_MASK            2U
  #define DEC1_WTR_CNT2_MASK            4U
  #define DEC1_WTR_CNT3_MASK            8U
  #define DEC1_WTR_CNT4_MASK            16U
  #define DEC1_WTR_CNT5_MASK            32U
  #define DEC1_WTR_CNT6_MASK            64U
  #define DEC1_WTR_CNT7_MASK            128U
  #define DEC1_WTR_CNT8_MASK            256U
  #define DEC1_WTR_CNT9_MASK            512U
  #define DEC1_WTR_CNT10_MASK           1024U
  #define DEC1_WTR_CNT11_MASK           2048U
  #define DEC1_WTR_CNT12_MASK           4096U
  #define DEC1_WTR_CNT13_MASK           8192U
  #define DEC1_WTR_CNT14_MASK           16384U
  #define DEC1_WTR_CNT15_MASK           32768U
  #define DEC1_WTR                      *((volatile word *)0x00001252)


  /*** DEC1_POSD - DEC1 Position difference counter register; 0x00001253 ***/
  union {
    word Word;
  } DEC1_POSD_STR;
  
  #define DEC1_POSD_POSD0_MASK          1U
  #define DEC1_POSD_POSD1_MASK          2U
  #define DEC1_POSD_POSD2_MASK          4U
  #define DEC1_POSD_POSD3_MASK          8U
  #define DEC1_POSD_POSD4_MASK          16U
  #define DEC1_POSD_POSD5_MASK          32U
  #define DEC1_POSD_POSD6_MASK          64U
  #define DEC1_POSD_POSD7_MASK          128U
  #define DEC1_POSD_POSD8_MASK          256U
  #define DEC1_POSD_POSD9_MASK          512U
  #define DEC1_POSD_POSD10_MASK         1024U
  #define DEC1_POSD_POSD11_MASK         2048U
  #define DEC1_POSD_POSD12_MASK         4096U
  #define DEC1_POSD_POSD13_MASK         8192U
  #define DEC1_POSD_POSD14_MASK         16384U
  #define DEC1_POSD_POSD15_MASK         32768U
  #define DEC1_POSD                     *((volatile word *)0x00001253)


  /*** DEC1_POSDH - DEC1 Position difference hold register; 0x00001254 ***/
  union {
    word Word;
  } DEC1_POSDH_STR;
  
  #define DEC1_POSDH_POSDH0_MASK        1U
  #define DEC1_POSDH_POSDH1_MASK        2U
  #define DEC1_POSDH_POSDH2_MASK        4U
  #define DEC1_POSDH_POSDH3_MASK        8U
  #define DEC1_POSDH_POSDH4_MASK        16U
  #define DEC1_POSDH_POSDH5_MASK        32U
  #define DEC1_POSDH_POSDH6_MASK        64U
  #define DEC1_POSDH_POSDH7_MASK        128U
  #define DEC1_POSDH_POSDH8_MASK        256U
  #define DEC1_POSDH_POSDH9_MASK        512U
  #define DEC1_POSDH_POSDH10_MASK       1024U
  #define DEC1_POSDH_POSDH11_MASK       2048U
  #define DEC1_POSDH_POSDH12_MASK       4096U
  #define DEC1_POSDH_POSDH13_MASK       8192U
  #define DEC1_POSDH_POSDH14_MASK       16384U
  #define DEC1_POSDH_POSDH15_MASK       32768U
  #define DEC1_POSDH                    *((volatile word *)0x00001254)


  /*** DEC1_REV - DEC1 Revolution counter register; 0x00001255 ***/
  union {
    word Word;
  } DEC1_REV_STR;
  
  #define DEC1_REV_REV0_MASK            1U
  #define DEC1_REV_REV1_MASK            2U
  #define DEC1_REV_REV2_MASK            4U
  #define DEC1_REV_REV3_MASK            8U
  #define DEC1_REV_REV4_MASK            16U
  #define DEC1_REV_REV5_MASK            32U
  #define DEC1_REV_REV6_MASK            64U
  #define DEC1_REV_REV7_MASK            128U
  #define DEC1_REV_REV8_MASK            256U
  #define DEC1_REV_REV9_MASK            512U
  #define DEC1_REV_REV10_MASK           1024U
  #define DEC1_REV_REV11_MASK           2048U
  #define DEC1_REV_REV12_MASK           4096U
  #define DEC1_REV_REV13_MASK           8192U
  #define DEC1_REV_REV14_MASK           16384U
  #define DEC1_REV_REV15_MASK           32768U
  #define DEC1_REV                      *((volatile word *)0x00001255)


  /*** DEC1_REVH - DEC1 Revolution hold register; 0x00001256 ***/
  union {
    word Word;
  } DEC1_REVH_STR;
  
  #define DEC1_REVH_REVH0_MASK          1U
  #define DEC1_REVH_REVH1_MASK          2U
  #define DEC1_REVH_REVH2_MASK          4U
  #define DEC1_REVH_REVH3_MASK          8U
  #define DEC1_REVH_REVH4_MASK          16U
  #define DEC1_REVH_REVH5_MASK          32U
  #define DEC1_REVH_REVH6_MASK          64U
  #define DEC1_REVH_REVH7_MASK          128U
  #define DEC1_REVH_REVH8_MASK          256U
  #define DEC1_REVH_REVH9_MASK          512U
  #define DEC1_REVH_REVH10_MASK         1024U
  #define DEC1_REVH_REVH11_MASK         2048U
  #define DEC1_REVH_REVH12_MASK         4096U
  #define DEC1_REVH_REVH13_MASK         8192U
  #define DEC1_REVH_REVH14_MASK         16384U
  #define DEC1_REVH_REVH15_MASK         32768U
  #define DEC1_REVH                     *((volatile word *)0x00001256)


  /*** DEC1_UPOS - DEC1 Upper position counter register; 0x00001257 ***/
  union {
    word Word;
  } DEC1_UPOS_STR;
  
  #define DEC1_UPOS_POS0_MASK           1U
  #define DEC1_UPOS_POS1_MASK           2U
  #define DEC1_UPOS_POS2_MASK           4U
  #define DEC1_UPOS_POS3_MASK           8U
  #define DEC1_UPOS_POS4_MASK           16U
  #define DEC1_UPOS_POS5_MASK           32U
  #define DEC1_UPOS_POS6_MASK           64U
  #define DEC1_UPOS_POS7_MASK           128U
  #define DEC1_UPOS_POS8_MASK           256U
  #define DEC1_UPOS_POS9_MASK           512U
  #define DEC1_UPOS_POS10_MASK          1024U
  #define DEC1_UPOS_POS11_MASK          2048U
  #define DEC1_UPOS_POS12_MASK          4096U
  #define DEC1_UPOS_POS13_MASK          8192U
  #define DEC1_UPOS_POS14_MASK          16384U
  #define DEC1_UPOS_POS15_MASK          32768U
  #define DEC1_UPOS                     *((volatile word *)0x00001257)


  /*** DEC1_LPOS - DEC1 Lower position counter register; 0x00001258 ***/
  union {
    word Word;
  } DEC1_LPOS_STR;
  
  #define DEC1_LPOS_POS0_MASK           1U
  #define DEC1_LPOS_POS1_MASK           2U
  #define DEC1_LPOS_POS2_MASK           4U
  #define DEC1_LPOS_POS3_MASK           8U
  #define DEC1_LPOS_POS4_MASK           16U
  #define DEC1_LPOS_POS5_MASK           32U
  #define DEC1_LPOS_POS6_MASK           64U
  #define DEC1_LPOS_POS7_MASK           128U
  #define DEC1_LPOS_POS8_MASK           256U
  #define DEC1_LPOS_POS9_MASK           512U
  #define DEC1_LPOS_POS10_MASK          1024U
  #define DEC1_LPOS_POS11_MASK          2048U
  #define DEC1_LPOS_POS12_MASK          4096U
  #define DEC1_LPOS_POS13_MASK          8192U
  #define DEC1_LPOS_POS14_MASK          16384U
  #define DEC1_LPOS_POS15_MASK          32768U
  #define DEC1_LPOS                     *((volatile word *)0x00001258)


  /*** DEC1_UPOSH - DEC1 Upper position hold register; 0x00001259 ***/
  union {
    word Word;
  } DEC1_UPOSH_STR;
  
  #define DEC1_UPOSH_POSH0_MASK         1U
  #define DEC1_UPOSH_POSH1_MASK         2U
  #define DEC1_UPOSH_POSH2_MASK         4U
  #define DEC1_UPOSH_POSH3_MASK         8U
  #define DEC1_UPOSH_POSH4_MASK         16U
  #define DEC1_UPOSH_POSH5_MASK         32U
  #define DEC1_UPOSH_POSH6_MASK         64U
  #define DEC1_UPOSH_POSH7_MASK         128U
  #define DEC1_UPOSH_POSH8_MASK         256U
  #define DEC1_UPOSH_POSH9_MASK         512U
  #define DEC1_UPOSH_POSH10_MASK        1024U
  #define DEC1_UPOSH_POSH11_MASK        2048U
  #define DEC1_UPOSH_POSH12_MASK        4096U
  #define DEC1_UPOSH_POSH13_MASK        8192U
  #define DEC1_UPOSH_POSH14_MASK        16384U
  #define DEC1_UPOSH_POSH15_MASK        32768U
  #define DEC1_UPOSH                    *((volatile word *)0x00001259)


  /*** DEC1_LPOSH - DEC1 Lower position hold register; 0x0000125A ***/
  union {
    word Word;
  } DEC1_LPOSH_STR;
  
  #define DEC1_LPOSH_POSH0_MASK         1U
  #define DEC1_LPOSH_POSH1_MASK         2U
  #define DEC1_LPOSH_POSH2_MASK         4U
  #define DEC1_LPOSH_POSH3_MASK         8U
  #define DEC1_LPOSH_POSH4_MASK         16U
  #define DEC1_LPOSH_POSH5_MASK         32U
  #define DEC1_LPOSH_POSH6_MASK         64U
  #define DEC1_LPOSH_POSH7_MASK         128U
  #define DEC1_LPOSH_POSH8_MASK         256U
  #define DEC1_LPOSH_POSH9_MASK         512U
  #define DEC1_LPOSH_POSH10_MASK        1024U
  #define DEC1_LPOSH_POSH11_MASK        2048U
  #define DEC1_LPOSH_POSH12_MASK        4096U
  #define DEC1_LPOSH_POSH13_MASK        8192U
  #define DEC1_LPOSH_POSH14_MASK        16384U
  #define DEC1_LPOSH_POSH15_MASK        32768U
  #define DEC1_LPOSH                    *((volatile word *)0x0000125A)


  /*** DEC1_UIR - DEC1 Upper initialization register; 0x0000125B ***/
  union {
    word Word;
  } DEC1_UIR_STR;
  
  #define DEC1_UIR_initialization_value0_MASK 1U
  #define DEC1_UIR_initialization_value1_MASK 2U
  #define DEC1_UIR_initialization_value2_MASK 4U
  #define DEC1_UIR_initialization_value3_MASK 8U
  #define DEC1_UIR_initialization_value4_MASK 16U
  #define DEC1_UIR_initialization_value5_MASK 32U
  #define DEC1_UIR_initialization_value6_MASK 64U
  #define DEC1_UIR_initialization_value7_MASK 128U
  #define DEC1_UIR_initialization_value8_MASK 256U
  #define DEC1_UIR_initialization_value9_MASK 512U
  #define DEC1_UIR_initialization_value10_MASK 1024U
  #define DEC1_UIR_initialization_value11_MASK 2048U
  #define DEC1_UIR_initialization_value12_MASK 4096U
  #define DEC1_UIR_initialization_value13_MASK 8192U
  #define DEC1_UIR_initialization_value14_MASK 16384U
  #define DEC1_UIR_initialization_value15_MASK 32768U
  #define DEC1_UIR                      *((volatile word *)0x0000125B)


  /*** DEC1_LIR - DEC1 Lower initialization register; 0x0000125C ***/
  union {
    word Word;
  } DEC1_LIR_STR;
  
  #define DEC1_LIR_initialization_value0_MASK 1U
  #define DEC1_LIR_initialization_value1_MASK 2U
  #define DEC1_LIR_initialization_value2_MASK 4U
  #define DEC1_LIR_initialization_value3_MASK 8U
  #define DEC1_LIR_initialization_value4_MASK 16U
  #define DEC1_LIR_initialization_value5_MASK 32U
  #define DEC1_LIR_initialization_value6_MASK 64U
  #define DEC1_LIR_initialization_value7_MASK 128U
  #define DEC1_LIR_initialization_value8_MASK 256U
  #define DEC1_LIR_initialization_value9_MASK 512U
  #define DEC1_LIR_initialization_value10_MASK 1024U
  #define DEC1_LIR_initialization_value11_MASK 2048U
  #define DEC1_LIR_initialization_value12_MASK 4096U
  #define DEC1_LIR_initialization_value13_MASK 8192U
  #define DEC1_LIR_initialization_value14_MASK 16384U
  #define DEC1_LIR_initialization_value15_MASK 32768U
  #define DEC1_LIR                      *((volatile word *)0x0000125C)


  /*** DEC1_IMR - DEC1 Input monitor register; 0x0000125D ***/
  union {
    word Word;
  } DEC1_IMR_STR;
  
  #define DEC1_IMR_HOME_MASK            1U
  #define DEC1_IMR_INDEX_MASK           2U
  #define DEC1_IMR_PHB_MASK             4U
  #define DEC1_IMR_PHA_MASK             8U
  #define DEC1_IMR_FHOM_MASK            16U
  #define DEC1_IMR_FIND_MASK            32U
  #define DEC1_IMR_FPHB_MASK            64U
  #define DEC1_IMR_FPHA_MASK            128U
  #define DEC1_IMR                      *((volatile word *)0x0000125D)


  /*** DEC1_TSTREG - DEC1 Test register; 0x0000125E ***/
  union {
    word Word;
  } DEC1_TSTREG_STR;
  
  #define DEC1_TSTREG_Count0_MASK       1U
  #define DEC1_TSTREG_Count1_MASK       2U
  #define DEC1_TSTREG_Count2_MASK       4U
  #define DEC1_TSTREG_Count3_MASK       8U
  #define DEC1_TSTREG_Count4_MASK       16U
  #define DEC1_TSTREG_Count5_MASK       32U
  #define DEC1_TSTREG_Count6_MASK       64U
  #define DEC1_TSTREG_Count7_MASK       128U
  #define DEC1_TSTREG_Period0_MASK      256U
  #define DEC1_TSTREG_Period1_MASK      512U
  #define DEC1_TSTREG_Period2_MASK      1024U
  #define DEC1_TSTREG_Period3_MASK      2048U
  #define DEC1_TSTREG_Period4_MASK      4096U
  #define DEC1_TSTREG_QDN_MASK          8192U
  #define DEC1_TSTREG_TCE_MASK          16384U
  #define DEC1_TSTREG_TEN_MASK          32768U
  #define DEC1_TSTREG_Count_MASK        255U
  #define DEC1_TSTREG_Count_BITNUM      0U
  #define DEC1_TSTREG_Period_MASK       7936U
  #define DEC1_TSTREG_Period_BITNUM     8U
  #define DEC1_TSTREG                   *((volatile word *)0x0000125E)


  word Reserved0[3];                   /* Reserved (unused) registers */

} DEC1_PRPH;

/******************************************
*** Peripheral ITCN
*******************************************/
typedef volatile struct {
  /*** GPR2 - Group Priority Register 2; 0x00001262 ***/
  union {
    word Word;
  } GPR2_STR;
  
  #define GPR2_PLR100_MASK              256U
  #define GPR2_PLR101_MASK              512U
  #define GPR2_PLR102_MASK              1024U
  #define GPR2_PLR110_MASK              4096U
  #define GPR2_PLR111_MASK              8192U
  #define GPR2_PLR112_MASK              16384U
  #define GPR2_PLR10_MASK               1792U
  #define GPR2_PLR10_BITNUM             8U
  #define GPR2_PLR1_10_MASK             28672U
  #define GPR2_PLR1_10_BITNUM           12U
  #define GPR2                          *((volatile word *)0x00001262)


  /*** GPR3 - Group Priority Register 3; 0x00001263 ***/
  union {
    word Word;
  } GPR3_STR;
  
  #define GPR3_PLR120_MASK              1U
  #define GPR3_PLR121_MASK              2U
  #define GPR3_PLR122_MASK              4U
  #define GPR3_PLR130_MASK              16U
  #define GPR3_PLR131_MASK              32U
  #define GPR3_PLR132_MASK              64U
  #define GPR3_PLR140_MASK              256U
  #define GPR3_PLR141_MASK              512U
  #define GPR3_PLR142_MASK              1024U
  #define GPR3_PLR150_MASK              4096U
  #define GPR3_PLR151_MASK              8192U
  #define GPR3_PLR152_MASK              16384U
  #define GPR3_PLR1_20_MASK             7U
  #define GPR3_PLR1_20_BITNUM           0U
  #define GPR3_PLR1_30_MASK             112U
  #define GPR3_PLR1_30_BITNUM           4U
  #define GPR3_PLR1_40_MASK             1792U
  #define GPR3_PLR1_40_BITNUM           8U
  #define GPR3_PLR1_50_MASK             28672U
  #define GPR3_PLR1_50_BITNUM           12U
  #define GPR3                          *((volatile word *)0x00001263)


  /*** GPR4 - Group Priority Register 4; 0x00001264 ***/
  union {
    word Word;
  } GPR4_STR;
  
  #define GPR4_PLR160_MASK              1U
  #define GPR4_PLR161_MASK              2U
  #define GPR4_PLR162_MASK              4U
  #define GPR4_PLR170_MASK              16U
  #define GPR4_PLR171_MASK              32U
  #define GPR4_PLR172_MASK              64U
  #define GPR4_PLR180_MASK              256U
  #define GPR4_PLR181_MASK              512U
  #define GPR4_PLR182_MASK              1024U
  #define GPR4_PLR190_MASK              4096U
  #define GPR4_PLR191_MASK              8192U
  #define GPR4_PLR192_MASK              16384U
  #define GPR4_PLR1_60_MASK             7U
  #define GPR4_PLR1_60_BITNUM           0U
  #define GPR4                          *((volatile word *)0x00001264)


  /*** GPR5 - Group Priority Register 5; 0x00001265 ***/
  union {
    word Word;
  } GPR5_STR;
  
  #define GPR5_PLR200_MASK              1U
  #define GPR5_PLR201_MASK              2U
  #define GPR5_PLR202_MASK              4U
  #define GPR5_PLR210_MASK              16U
  #define GPR5_PLR211_MASK              32U
  #define GPR5_PLR212_MASK              64U
  #define GPR5_PLR220_MASK              256U
  #define GPR5_PLR221_MASK              512U
  #define GPR5_PLR222_MASK              1024U
  #define GPR5_PLR230_MASK              4096U
  #define GPR5_PLR231_MASK              8192U
  #define GPR5_PLR232_MASK              16384U
  #define GPR5_PLR20_MASK               7U
  #define GPR5_PLR20_BITNUM             0U
  #define GPR5_PLR2_10_MASK             112U
  #define GPR5_PLR2_10_BITNUM           4U
  #define GPR5_PLR2_20_MASK             1792U
  #define GPR5_PLR2_20_BITNUM           8U
  #define GPR5_PLR2_30_MASK             28672U
  #define GPR5_PLR2_30_BITNUM           12U
  #define GPR5                          *((volatile word *)0x00001265)


  /*** GPR6 - Group Priority Register 6; 0x00001266 ***/
  union {
    word Word;
  } GPR6_STR;
  
  #define GPR6_PLR240_MASK              1U
  #define GPR6_PLR241_MASK              2U
  #define GPR6_PLR242_MASK              4U
  #define GPR6_PLR250_MASK              16U
  #define GPR6_PLR251_MASK              32U
  #define GPR6_PLR252_MASK              64U
  #define GPR6_PLR260_MASK              256U
  #define GPR6_PLR261_MASK              512U
  #define GPR6_PLR262_MASK              1024U
  #define GPR6_PLR270_MASK              4096U
  #define GPR6_PLR271_MASK              8192U
  #define GPR6_PLR272_MASK              16384U
  #define GPR6_PLR2_40_MASK             7U
  #define GPR6_PLR2_40_BITNUM           0U
  #define GPR6_PLR2_50_MASK             112U
  #define GPR6_PLR2_50_BITNUM           4U
  #define GPR6_PLR2_60_MASK             1792U
  #define GPR6_PLR2_60_BITNUM           8U
  #define GPR6                          *((volatile word *)0x00001266)


  /*** GPR7 - Group Priority Register 7; 0x00001267 ***/
  union {
    word Word;
  } GPR7_STR;
  
  #define GPR7_PLR280_MASK              1U
  #define GPR7_PLR281_MASK              2U
  #define GPR7_PLR282_MASK              4U
  #define GPR7_PLR290_MASK              16U
  #define GPR7_PLR291_MASK              32U
  #define GPR7_PLR292_MASK              64U
  #define GPR7_PLR300_MASK              256U
  #define GPR7_PLR301_MASK              512U
  #define GPR7_PLR302_MASK              1024U
  #define GPR7_PLR310_MASK              4096U
  #define GPR7_PLR311_MASK              8192U
  #define GPR7_PLR312_MASK              16384U
  #define GPR7_PLR30_MASK               1792U
  #define GPR7_PLR30_BITNUM             8U
  #define GPR7_PLR3_10_MASK             28672U
  #define GPR7_PLR3_10_BITNUM           12U
  #define GPR7                          *((volatile word *)0x00001267)


  /*** GPR8 - Group Priority Register 8; 0x00001268 ***/
  union {
    word Word;
  } GPR8_STR;
  
  #define GPR8_PLR320_MASK              1U
  #define GPR8_PLR321_MASK              2U
  #define GPR8_PLR322_MASK              4U
  #define GPR8_PLR330_MASK              16U
  #define GPR8_PLR331_MASK              32U
  #define GPR8_PLR332_MASK              64U
  #define GPR8_PLR340_MASK              256U
  #define GPR8_PLR341_MASK              512U
  #define GPR8_PLR342_MASK              1024U
  #define GPR8_PLR350_MASK              4096U
  #define GPR8_PLR351_MASK              8192U
  #define GPR8_PLR352_MASK              16384U
  #define GPR8_PLR3_20_MASK             7U
  #define GPR8_PLR3_20_BITNUM           0U
  #define GPR8_PLR3_30_MASK             112U
  #define GPR8_PLR3_30_BITNUM           4U
  #define GPR8_PLR3_40_MASK             1792U
  #define GPR8_PLR3_40_BITNUM           8U
  #define GPR8_PLR3_50_MASK             28672U
  #define GPR8_PLR3_50_BITNUM           12U
  #define GPR8                          *((volatile word *)0x00001268)


  /*** GPR9 - Group Priority Register 9; 0x00001269 ***/
  union {
    word Word;
  } GPR9_STR;
  
  #define GPR9_PLR360_MASK              1U
  #define GPR9_PLR361_MASK              2U
  #define GPR9_PLR362_MASK              4U
  #define GPR9_PLR370_MASK              16U
  #define GPR9_PLR371_MASK              32U
  #define GPR9_PLR372_MASK              64U
  #define GPR9_PLR380_MASK              256U
  #define GPR9_PLR381_MASK              512U
  #define GPR9_PLR382_MASK              1024U
  #define GPR9_PLR390_MASK              4096U
  #define GPR9_PLR391_MASK              8192U
  #define GPR9_PLR392_MASK              16384U
  #define GPR9_PLR3_60_MASK             7U
  #define GPR9_PLR3_60_BITNUM           0U
  #define GPR9                          *((volatile word *)0x00001269)


  /*** GPR10 - Group Priority Register 10; 0x0000126A ***/
  union {
    word Word;
  } GPR10_STR;
  
  #define GPR10_PLR400_MASK             1U
  #define GPR10_PLR401_MASK             2U
  #define GPR10_PLR402_MASK             4U
  #define GPR10_PLR410_MASK             16U
  #define GPR10_PLR411_MASK             32U
  #define GPR10_PLR412_MASK             64U
  #define GPR10_PLR420_MASK             256U
  #define GPR10_PLR421_MASK             512U
  #define GPR10_PLR422_MASK             1024U
  #define GPR10_PLR430_MASK             4096U
  #define GPR10_PLR431_MASK             8192U
  #define GPR10_PLR432_MASK             16384U
  #define GPR10_PLR40_MASK              7U
  #define GPR10_PLR40_BITNUM            0U
  #define GPR10_PLR4_10_MASK            112U
  #define GPR10_PLR4_10_BITNUM          4U
  #define GPR10_PLR4_20_MASK            1792U
  #define GPR10_PLR4_20_BITNUM          8U
  #define GPR10_PLR4_30_MASK            28672U
  #define GPR10_PLR4_30_BITNUM          12U
  #define GPR10                         *((volatile word *)0x0000126A)


  /*** GPR11 - Group Priority Register 11; 0x0000126B ***/
  union {
    word Word;
  } GPR11_STR;
  
  #define GPR11_PLR440_MASK             1U
  #define GPR11_PLR441_MASK             2U
  #define GPR11_PLR442_MASK             4U
  #define GPR11_PLR450_MASK             16U
  #define GPR11_PLR451_MASK             32U
  #define GPR11_PLR452_MASK             64U
  #define GPR11_PLR460_MASK             256U
  #define GPR11_PLR461_MASK             512U
  #define GPR11_PLR462_MASK             1024U
  #define GPR11_PLR470_MASK             4096U
  #define GPR11_PLR471_MASK             8192U
  #define GPR11_PLR472_MASK             16384U
  #define GPR11_PLR4_40_MASK            7U
  #define GPR11_PLR4_40_BITNUM          0U
  #define GPR11_PLR4_50_MASK            112U
  #define GPR11_PLR4_50_BITNUM          4U
  #define GPR11_PLR4_60_MASK            1792U
  #define GPR11_PLR4_60_BITNUM          8U
  #define GPR11                         *((volatile word *)0x0000126B)


  /*** GPR12 - Group Priority Register 12; 0x0000126C ***/
  union {
    word Word;
  } GPR12_STR;
  
  #define GPR12_PLR480_MASK             1U
  #define GPR12_PLR481_MASK             2U
  #define GPR12_PLR482_MASK             4U
  #define GPR12_PLR490_MASK             16U
  #define GPR12_PLR491_MASK             32U
  #define GPR12_PLR492_MASK             64U
  #define GPR12_PLR500_MASK             256U
  #define GPR12_PLR501_MASK             512U
  #define GPR12_PLR502_MASK             1024U
  #define GPR12_PLR510_MASK             4096U
  #define GPR12_PLR511_MASK             8192U
  #define GPR12_PLR512_MASK             16384U
  #define GPR12_PLR50_MASK              1792U
  #define GPR12_PLR50_BITNUM            8U
  #define GPR12_PLR5_10_MASK            28672U
  #define GPR12_PLR5_10_BITNUM          12U
  #define GPR12                         *((volatile word *)0x0000126C)


  /*** GPR13 - Group Priority Register 13; 0x0000126D ***/
  union {
    word Word;
  } GPR13_STR;
  
  #define GPR13_PLR520_MASK             1U
  #define GPR13_PLR521_MASK             2U
  #define GPR13_PLR522_MASK             4U
  #define GPR13_PLR530_MASK             16U
  #define GPR13_PLR531_MASK             32U
  #define GPR13_PLR532_MASK             64U
  #define GPR13_PLR540_MASK             256U
  #define GPR13_PLR541_MASK             512U
  #define GPR13_PLR542_MASK             1024U
  #define GPR13_PLR550_MASK             4096U
  #define GPR13_PLR551_MASK             8192U
  #define GPR13_PLR552_MASK             16384U
  #define GPR13_PLR5_20_MASK            7U
  #define GPR13_PLR5_20_BITNUM          0U
  #define GPR13_PLR5_30_MASK            112U
  #define GPR13_PLR5_30_BITNUM          4U
  #define GPR13_PLR5_40_MASK            1792U
  #define GPR13_PLR5_40_BITNUM          8U
  #define GPR13_PLR5_50_MASK            28672U
  #define GPR13_PLR5_50_BITNUM          12U
  #define GPR13                         *((volatile word *)0x0000126D)


  /*** GPR14 - Group Priority Register 14; 0x0000126E ***/
  union {
    word Word;
  } GPR14_STR;
  
  #define GPR14_PLR560_MASK             1U
  #define GPR14_PLR561_MASK             2U
  #define GPR14_PLR562_MASK             4U
  #define GPR14_PLR570_MASK             16U
  #define GPR14_PLR571_MASK             32U
  #define GPR14_PLR572_MASK             64U
  #define GPR14_PLR580_MASK             256U
  #define GPR14_PLR581_MASK             512U
  #define GPR14_PLR582_MASK             1024U
  #define GPR14_PLR590_MASK             4096U
  #define GPR14_PLR591_MASK             8192U
  #define GPR14_PLR592_MASK             16384U
  #define GPR14_PLR5_60_MASK            7U
  #define GPR14_PLR5_60_BITNUM          0U
  #define GPR14                         *((volatile word *)0x0000126E)


  /*** GPR15 - Group Priority Register 15; 0x0000126F ***/
  union {
    word Word;
  } GPR15_STR;
  
  #define GPR15_PLR600_MASK             1U
  #define GPR15_PLR601_MASK             2U
  #define GPR15_PLR602_MASK             4U
  #define GPR15_PLR610_MASK             16U
  #define GPR15_PLR611_MASK             32U
  #define GPR15_PLR612_MASK             64U
  #define GPR15_PLR620_MASK             256U
  #define GPR15_PLR621_MASK             512U
  #define GPR15_PLR622_MASK             1024U
  #define GPR15_PLR630_MASK             4096U
  #define GPR15_PLR631_MASK             8192U
  #define GPR15_PLR632_MASK             16384U
  #define GPR15_PLR60_MASK              7U
  #define GPR15_PLR60_BITNUM            0U
  #define GPR15_PLR6_10_MASK            112U
  #define GPR15_PLR6_10_BITNUM          4U
  #define GPR15_PLR6_20_MASK            1792U
  #define GPR15_PLR6_20_BITNUM          8U
  #define GPR15_PLR6_30_MASK            28672U
  #define GPR15_PLR6_30_BITNUM          12U
  #define GPR15                         *((volatile word *)0x0000126F)


  /*** TIRQ0 - Test Interrupt Request Register 0; 0x00001270 ***/
  union {
    word Word;
  } TIRQ0_STR;
  
  #define TIRQ0_INT0_MASK               1U
  #define TIRQ0_INT1_MASK               2U
  #define TIRQ0_INT2_MASK               4U
  #define TIRQ0_INT3_MASK               8U
  #define TIRQ0_INT4_MASK               16U
  #define TIRQ0_INT5_MASK               32U
  #define TIRQ0_INT6_MASK               64U
  #define TIRQ0_INT7_MASK               128U
  #define TIRQ0_INT8_MASK               256U
  #define TIRQ0_INT9_MASK               512U
  #define TIRQ0_INT10_MASK              1024U
  #define TIRQ0_INT11_MASK              2048U
  #define TIRQ0_INT12_MASK              4096U
  #define TIRQ0_INT13_MASK              8192U
  #define TIRQ0_INT14_MASK              16384U
  #define TIRQ0_INT15_MASK              32768U
  #define TIRQ0                         *((volatile word *)0x00001270)


  /*** TIRQ1 - Test Interrupt Request Register 1; 0x00001271 ***/
  union {
    word Word;
  } TIRQ1_STR;
  
  #define TIRQ1_INT16_MASK              1U
  #define TIRQ1_INT17_MASK              2U
  #define TIRQ1_INT18_MASK              4U
  #define TIRQ1_INT19_MASK              8U
  #define TIRQ1_INT20_MASK              16U
  #define TIRQ1_INT21_MASK              32U
  #define TIRQ1_INT22_MASK              64U
  #define TIRQ1_INT23_MASK              128U
  #define TIRQ1_INT24_MASK              256U
  #define TIRQ1_INT25_MASK              512U
  #define TIRQ1_INT26_MASK              1024U
  #define TIRQ1_INT27_MASK              2048U
  #define TIRQ1_INT28_MASK              4096U
  #define TIRQ1_INT29_MASK              8192U
  #define TIRQ1_INT30_MASK              16384U
  #define TIRQ1_INT31_MASK              32768U
  #define TIRQ1                         *((volatile word *)0x00001271)


  /*** TIRQ2 - Test Interrupt Request Register 2; 0x00001272 ***/
  union {
    word Word;
  } TIRQ2_STR;
  
  #define TIRQ2_INT32_MASK              1U
  #define TIRQ2_INT33_MASK              2U
  #define TIRQ2_INT34_MASK              4U
  #define TIRQ2_INT35_MASK              8U
  #define TIRQ2_INT36_MASK              16U
  #define TIRQ2_INT37_MASK              32U
  #define TIRQ2_INT38_MASK              64U
  #define TIRQ2_INT39_MASK              128U
  #define TIRQ2_INT40_MASK              256U
  #define TIRQ2_INT41_MASK              512U
  #define TIRQ2_INT42_MASK              1024U
  #define TIRQ2_INT43_MASK              2048U
  #define TIRQ2_INT44_MASK              4096U
  #define TIRQ2_INT45_MASK              8192U
  #define TIRQ2_INT46_MASK              16384U
  #define TIRQ2_INT47_MASK              32768U
  #define TIRQ2                         *((volatile word *)0x00001272)


  /*** TIRQ3 - Test Interrupt Request Register 3; 0x00001273 ***/
  union {
    word Word;
  } TIRQ3_STR;
  
  #define TIRQ3_INT48_MASK              1U
  #define TIRQ3_INT49_MASK              2U
  #define TIRQ3_INT50_MASK              4U
  #define TIRQ3_INT51_MASK              8U
  #define TIRQ3_INT52_MASK              16U
  #define TIRQ3_INT53_MASK              32U
  #define TIRQ3_INT54_MASK              64U
  #define TIRQ3_INT55_MASK              128U
  #define TIRQ3_INT56_MASK              256U
  #define TIRQ3_INT57_MASK              512U
  #define TIRQ3_INT58_MASK              1024U
  #define TIRQ3_INT59_MASK              2048U
  #define TIRQ3_INT60_MASK              4096U
  #define TIRQ3_INT61_MASK              8192U
  #define TIRQ3_INT62_MASK              16384U
  #define TIRQ3_INT63_MASK              32768U
  #define TIRQ3                         *((volatile word *)0x00001273)


  word Reserved0[4];                   /* Reserved (unused) registers */
  
  /*** TISR0 - Test Interrupt Source Register 0; 0x00001278 ***/
  union {
    word Word;
  } TISR0_STR;
  
  #define TISR0_INT0_MASK               1U
  #define TISR0_INT1_MASK               2U
  #define TISR0_INT2_MASK               4U
  #define TISR0_INT3_MASK               8U
  #define TISR0_INT4_MASK               16U
  #define TISR0_INT5_MASK               32U
  #define TISR0_INT6_MASK               64U
  #define TISR0_INT7_MASK               128U
  #define TISR0_INT8_MASK               256U
  #define TISR0_INT9_MASK               512U
  #define TISR0_INT10_MASK              1024U
  #define TISR0_INT11_MASK              2048U
  #define TISR0_INT12_MASK              4096U
  #define TISR0_INT13_MASK              8192U
  #define TISR0_INT14_MASK              16384U
  #define TISR0_INT15_MASK              32768U
  #define TISR0                         *((volatile word *)0x00001278)


  /*** TISR1 - Test Interrupt Source Register 1; 0x00001279 ***/
  union {
    word Word;
  } TISR1_STR;
  
  #define TISR1_INT16_MASK              1U
  #define TISR1_INT17_MASK              2U
  #define TISR1_INT18_MASK              4U
  #define TISR1_INT19_MASK              8U
  #define TISR1_INT20_MASK              16U
  #define TISR1_INT21_MASK              32U
  #define TISR1_INT22_MASK              64U
  #define TISR1_INT23_MASK              128U
  #define TISR1_INT24_MASK              256U
  #define TISR1_INT25_MASK              512U
  #define TISR1_INT26_MASK              1024U
  #define TISR1_INT27_MASK              2048U
  #define TISR1_INT28_MASK              4096U
  #define TISR1_INT29_MASK              8192U
  #define TISR1_INT30_MASK              16384U
  #define TISR1_INT31_MASK              32768U
  #define TISR1                         *((volatile word *)0x00001279)


  /*** TISR2 - Test Interrupt Source Register 2; 0x0000127A ***/
  union {
    word Word;
  } TISR2_STR;
  
  #define TISR2_INT32_MASK              1U
  #define TISR2_INT33_MASK              2U
  #define TISR2_INT34_MASK              4U
  #define TISR2_INT35_MASK              8U
  #define TISR2_INT36_MASK              16U
  #define TISR2_INT37_MASK              32U
  #define TISR2_INT38_MASK              64U
  #define TISR2_INT39_MASK              128U
  #define TISR2_INT40_MASK              256U
  #define TISR2_INT41_MASK              512U
  #define TISR2_INT42_MASK              1024U
  #define TISR2_INT43_MASK              2048U
  #define TISR2_INT44_MASK              4096U
  #define TISR2_INT45_MASK              8192U
  #define TISR2_INT46_MASK              16384U
  #define TISR2_INT47_MASK              32768U
  #define TISR2                         *((volatile word *)0x0000127A)


  /*** TISR3 - Test Interrupt Source Register 3; 0x0000127B ***/
  union {
    word Word;
  } TISR3_STR;
  
  #define TISR3_INT48_MASK              1U
  #define TISR3_INT49_MASK              2U
  #define TISR3_INT50_MASK              4U
  #define TISR3_INT51_MASK              8U
  #define TISR3_INT52_MASK              16U
  #define TISR3_INT53_MASK              32U
  #define TISR3_INT54_MASK              64U
  #define TISR3_INT55_MASK              128U
  #define TISR3_INT56_MASK              256U
  #define TISR3_INT57_MASK              512U
  #define TISR3_INT58_MASK              1024U
  #define TISR3_INT59_MASK              2048U
  #define TISR3_INT60_MASK              4096U
  #define TISR3_INT61_MASK              8192U
  #define TISR3_INT62_MASK              16384U
  #define TISR3_INT63_MASK              32768U
  #define TISR3                         *((volatile word *)0x0000127B)


  /*** TCSR - Test Control and Status Register; 0x0000127C ***/
  union {
    word Word;
  } TCSR_STR;
  
  #define TCSR_tst_iack0_MASK           1U
  #define TCSR_tst_iack1_MASK           2U
  #define TCSR_tst_iack2_MASK           4U
  #define TCSR_PTM_MASK                 64U
  #define TCSR_Tmode_MASK               128U
  #define TCSR_vector0_MASK             256U
  #define TCSR_vector1_MASK             512U
  #define TCSR_vector2_MASK             1024U
  #define TCSR_vector3_MASK             2048U
  #define TCSR_vector4_MASK             4096U
  #define TCSR_vector5_MASK             8192U
  #define TCSR_IRQ0_MASK                32768U
  #define TCSR_tst_iack_MASK            7U
  #define TCSR_tst_iack_BITNUM          0U
  #define TCSR_vector_MASK              16128U
  #define TCSR_vector_BITNUM            8U
  #define TCSR                          *((volatile word *)0x0000127C)


  word Reserved1[3];                   /* Reserved (unused) registers */

} ITCN_PRPH;

/******************************************
*** Peripheral ADCA
*******************************************/
typedef volatile struct {
  /*** ADCA_ADCR1 - ADCA Control Register; 0x00001280 ***/
  union {
    word Word;
  } ADCA_ADCR1_STR;
  
  #define ADCA_ADCR1_SMODE0_MASK        1U
  #define ADCA_ADCR1_SMODE1_MASK        2U
  #define ADCA_ADCR1_SMODE2_MASK        4U
  #define ADCA_ADCR1_CHNCFG0_MASK       16U
  #define ADCA_ADCR1_CHNCFG1_MASK       32U
  #define ADCA_ADCR1_CHNCFG2_MASK       64U
  #define ADCA_ADCR1_CHNCFG3_MASK       128U
  #define ADCA_ADCR1_HLMTIE_MASK        256U
  #define ADCA_ADCR1_LLMTIE_MASK        512U
  #define ADCA_ADCR1_ZCIE_MASK          1024U
  #define ADCA_ADCR1_EOSIE_MASK         2048U
  #define ADCA_ADCR1_SYNC_MASK          4096U
  #define ADCA_ADCR1_START_MASK         8192U
  #define ADCA_ADCR1_STOP_MASK          16384U
  #define ADCA_ADCR1_SMODE_MASK         7U
  #define ADCA_ADCR1_SMODE_BITNUM       0U
  #define ADCA_ADCR1_CHNCFG_MASK        240U
  #define ADCA_ADCR1_CHNCFG_BITNUM      4U
  #define ADCA_ADCR1                    *((volatile word *)0x00001280)


  /*** ADCA_ADCR2 - ADCA Control Register 2; 0x00001281 ***/
  union {
    word Word;
  } ADCA_ADCR2_STR;
  
  #define ADCA_ADCR2_DIV0_MASK          1U
  #define ADCA_ADCR2_DIV1_MASK          2U
  #define ADCA_ADCR2_DIV2_MASK          4U
  #define ADCA_ADCR2_DIV3_MASK          8U
  #define ADCA_ADCR2_DIV_MASK           15U
  #define ADCA_ADCR2_DIV_BITNUM         0U
  #define ADCA_ADCR2                    *((volatile word *)0x00001281)


  /*** ADCA_ADZCC - ADCA Zero Crossing Control Register; 0x00001282 ***/
  union {
    word Word;
  } ADCA_ADZCC_STR;
  
  #define ADCA_ADZCC_ZCE00_MASK         1U
  #define ADCA_ADZCC_ZCE01_MASK         2U
  #define ADCA_ADZCC_ZCE10_MASK         4U
  #define ADCA_ADZCC_ZCE11_MASK         8U
  #define ADCA_ADZCC_ZCE20_MASK         16U
  #define ADCA_ADZCC_ZCE21_MASK         32U
  #define ADCA_ADZCC_ZCE30_MASK         64U
  #define ADCA_ADZCC_ZCE31_MASK         128U
  #define ADCA_ADZCC_ZCE40_MASK         256U
  #define ADCA_ADZCC_ZCE41_MASK         512U
  #define ADCA_ADZCC_ZCE50_MASK         1024U
  #define ADCA_ADZCC_ZCE51_MASK         2048U
  #define ADCA_ADZCC_ZCE60_MASK         4096U
  #define ADCA_ADZCC_ZCE61_MASK         8192U
  #define ADCA_ADZCC_ZCE70_MASK         16384U
  #define ADCA_ADZCC_ZCE71_MASK         32768U
  #define ADCA_ADZCC_ZCE0_MASK          3U
  #define ADCA_ADZCC_ZCE0_BITNUM        0U
  #define ADCA_ADZCC_ZCE_10_MASK        12U
  #define ADCA_ADZCC_ZCE_10_BITNUM      2U
  #define ADCA_ADZCC_ZCE_20_MASK        48U
  #define ADCA_ADZCC_ZCE_20_BITNUM      4U
  #define ADCA_ADZCC_ZCE_30_MASK        192U
  #define ADCA_ADZCC_ZCE_30_BITNUM      6U
  #define ADCA_ADZCC_ZCE_40_MASK        768U
  #define ADCA_ADZCC_ZCE_40_BITNUM      8U
  #define ADCA_ADZCC_ZCE_50_MASK        3072U
  #define ADCA_ADZCC_ZCE_50_BITNUM      10U
  #define ADCA_ADZCC_ZCE_60_MASK        12288U
  #define ADCA_ADZCC_ZCE_60_BITNUM      12U
  #define ADCA_ADZCC                    *((volatile word *)0x00001282)


  /*** ADCA_ADLST1 - ADCA Channel List Registers; 0x00001283 ***/
  union {
    word Word;
  } ADCA_ADLST1_STR;
  
  #define ADCA_ADLST1_SAMPLE00_MASK     1U
  #define ADCA_ADLST1_SAMPLE01_MASK     2U
  #define ADCA_ADLST1_SAMPLE02_MASK     4U
  #define ADCA_ADLST1_SAMPLE10_MASK     16U
  #define ADCA_ADLST1_SAMPLE11_MASK     32U
  #define ADCA_ADLST1_SAMPLE12_MASK     64U
  #define ADCA_ADLST1_SAMPLE20_MASK     256U
  #define ADCA_ADLST1_SAMPLE21_MASK     512U
  #define ADCA_ADLST1_SAMPLE22_MASK     1024U
  #define ADCA_ADLST1_SAMPLE30_MASK     4096U
  #define ADCA_ADLST1_SAMPLE31_MASK     8192U
  #define ADCA_ADLST1_SAMPLE32_MASK     16384U
  #define ADCA_ADLST1_SAMPLE0_MASK      7U
  #define ADCA_ADLST1_SAMPLE0_BITNUM    0U
  #define ADCA_ADLST1_SAMPLE_10_MASK    112U
  #define ADCA_ADLST1_SAMPLE_10_BITNUM  4U
  #define ADCA_ADLST1_SAMPLE_20_MASK    1792U
  #define ADCA_ADLST1_SAMPLE_20_BITNUM  8U
  #define ADCA_ADLST1_SAMPLE_30_MASK    28672U
  #define ADCA_ADLST1_SAMPLE_30_BITNUM  12U
  #define ADCA_ADLST1                   *((volatile word *)0x00001283)


  /*** ADCA_ADLST2 - ADCA Channel List Registers 2; 0x00001284 ***/
  union {
    word Word;
  } ADCA_ADLST2_STR;
  
  #define ADCA_ADLST2_SAMPLE40_MASK     1U
  #define ADCA_ADLST2_SAMPLE41_MASK     2U
  #define ADCA_ADLST2_SAMPLE42_MASK     4U
  #define ADCA_ADLST2_SAMPLE50_MASK     16U
  #define ADCA_ADLST2_SAMPLE51_MASK     32U
  #define ADCA_ADLST2_SAMPLE52_MASK     64U
  #define ADCA_ADLST2_SAMPLE60_MASK     256U
  #define ADCA_ADLST2_SAMPLE61_MASK     512U
  #define ADCA_ADLST2_SAMPLE62_MASK     1024U
  #define ADCA_ADLST2_SAMPLE70_MASK     4096U
  #define ADCA_ADLST2_SAMPLE71_MASK     8192U
  #define ADCA_ADLST2_SAMPLE72_MASK     16384U
  #define ADCA_ADLST2_SAMPLE_40_MASK    7U
  #define ADCA_ADLST2_SAMPLE_40_BITNUM  0U
  #define ADCA_ADLST2_SAMPLE_50_MASK    112U
  #define ADCA_ADLST2_SAMPLE_50_BITNUM  4U
  #define ADCA_ADLST2_SAMPLE_60_MASK    1792U
  #define ADCA_ADLST2_SAMPLE_60_BITNUM  8U
  #define ADCA_ADLST2                   *((volatile word *)0x00001284)


  /*** ADCA_ADSDIS - ADCA Sample Disable Register; 0x00001285 ***/
  union {
    word Word;
  } ADCA_ADSDIS_STR;
  
  #define ADCA_ADSDIS_DS0_MASK          1U
  #define ADCA_ADSDIS_DS1_MASK          2U
  #define ADCA_ADSDIS_DS2_MASK          4U
  #define ADCA_ADSDIS_DS3_MASK          8U
  #define ADCA_ADSDIS_DS4_MASK          16U
  #define ADCA_ADSDIS_DS5_MASK          32U
  #define ADCA_ADSDIS_DS6_MASK          64U
  #define ADCA_ADSDIS_DS7_MASK          128U
  #define ADCA_ADSDIS_TEST0_MASK        16384U
  #define ADCA_ADSDIS_TEST1_MASK        32768U
  #define ADCA_ADSDIS_DS_MASK           255U
  #define ADCA_ADSDIS_DS_BITNUM         0U
  #define ADCA_ADSDIS_TEST_MASK         49152U
  #define ADCA_ADSDIS_TEST_BITNUM       14U
  #define ADCA_ADSDIS                   *((volatile word *)0x00001285)


  /*** ADCA_ADSTAT - ADCA Status Register; 0x00001286 ***/
  union {
    word Word;
  } ADCA_ADSTAT_STR;
  
  #define ADCA_ADSTAT_RDY0_MASK         1U
  #define ADCA_ADSTAT_RDY1_MASK         2U
  #define ADCA_ADSTAT_RDY2_MASK         4U
  #define ADCA_ADSTAT_RDY3_MASK         8U
  #define ADCA_ADSTAT_RDY4_MASK         16U
  #define ADCA_ADSTAT_RDY5_MASK         32U
  #define ADCA_ADSTAT_RDY6_MASK         64U
  #define ADCA_ADSTAT_RDY7_MASK         128U
  #define ADCA_ADSTAT_HLMTI_MASK        256U
  #define ADCA_ADSTAT_LLMTI_MASK        512U
  #define ADCA_ADSTAT_ZCI_MASK          1024U
  #define ADCA_ADSTAT_EOSI_MASK         2048U
  #define ADCA_ADSTAT_CIP_MASK          32768U
  #define ADCA_ADSTAT_RDY_MASK          255U
  #define ADCA_ADSTAT_RDY_BITNUM        0U
  #define ADCA_ADSTAT                   *((volatile word *)0x00001286)


  /*** ADCA_ADLSTAT - ADCA Limit Status Register; 0x00001287 ***/
  union {
    word Word;
  } ADCA_ADLSTAT_STR;
  
  #define ADCA_ADLSTAT_LLS0_MASK        1U
  #define ADCA_ADLSTAT_LLS1_MASK        2U
  #define ADCA_ADLSTAT_LLS2_MASK        4U
  #define ADCA_ADLSTAT_LLS3_MASK        8U
  #define ADCA_ADLSTAT_LLS4_MASK        16U
  #define ADCA_ADLSTAT_LLS5_MASK        32U
  #define ADCA_ADLSTAT_LLS6_MASK        64U
  #define ADCA_ADLSTAT_LLS7_MASK        128U
  #define ADCA_ADLSTAT_HLS0_MASK        256U
  #define ADCA_ADLSTAT_HLS1_MASK        512U
  #define ADCA_ADLSTAT_HLS2_MASK        1024U
  #define ADCA_ADLSTAT_HLS3_MASK        2048U
  #define ADCA_ADLSTAT_HLS4_MASK        4096U
  #define ADCA_ADLSTAT_HLS5_MASK        8192U
  #define ADCA_ADLSTAT_HLS6_MASK        16384U
  #define ADCA_ADLSTAT_HLS7_MASK        32768U
  #define ADCA_ADLSTAT_LLS_MASK         255U
  #define ADCA_ADLSTAT_LLS_BITNUM       0U
  #define ADCA_ADLSTAT_HLS_MASK         65280U
  #define ADCA_ADLSTAT_HLS_BITNUM       8U
  #define ADCA_ADLSTAT                  *((volatile word *)0x00001287)


  /*** ADCA_ADZCSTAT - ADCA Zero Crossing Status Register; 0x00001288 ***/
  union {
    word Word;
  } ADCA_ADZCSTAT_STR;
  
  #define ADCA_ADZCSTAT_ZCS0_MASK       1U
  #define ADCA_ADZCSTAT_ZCS1_MASK       2U
  #define ADCA_ADZCSTAT_ZCS2_MASK       4U
  #define ADCA_ADZCSTAT_ZCS3_MASK       8U
  #define ADCA_ADZCSTAT_ZCS4_MASK       16U
  #define ADCA_ADZCSTAT_ZCS5_MASK       32U
  #define ADCA_ADZCSTAT_ZCS6_MASK       64U
  #define ADCA_ADZCSTAT_ZCS7_MASK       128U
  #define ADCA_ADZCSTAT_ZCS_MASK        255U
  #define ADCA_ADZCSTAT_ZCS_BITNUM      0U
  #define ADCA_ADZCSTAT                 *((volatile word *)0x00001288)


  /*** ADCA_ADRSLT0 - ADCA Result Register 0; 0x00001289 ***/
  union {
    word Word;
  } ADCA_ADRSLT0_STR;
  
  #define ADCA_ADRSLT0_RSLT0_MASK       8U
  #define ADCA_ADRSLT0_RSLT1_MASK       16U
  #define ADCA_ADRSLT0_RSLT2_MASK       32U
  #define ADCA_ADRSLT0_RSLT3_MASK       64U
  #define ADCA_ADRSLT0_RSLT4_MASK       128U
  #define ADCA_ADRSLT0_RSLT5_MASK       256U
  #define ADCA_ADRSLT0_RSLT6_MASK       512U
  #define ADCA_ADRSLT0_RSLT7_MASK       1024U
  #define ADCA_ADRSLT0_RSLT8_MASK       2048U
  #define ADCA_ADRSLT0_RSLT9_MASK       4096U
  #define ADCA_ADRSLT0_RSLT10_MASK      8192U
  #define ADCA_ADRSLT0_RSLT11_MASK      16384U
  #define ADCA_ADRSLT0_SEXT_MASK        32768U
  #define ADCA_ADRSLT0_RSLT_MASK        32760U
  #define ADCA_ADRSLT0_RSLT_BITNUM      3U
  #define ADCA_ADRSLT0                  *((volatile word *)0x00001289)


  /*** ADCA_ADRSLT1 - ADCA Result Register 1; 0x0000128A ***/
  union {
    word Word;
  } ADCA_ADRSLT1_STR;
  
  #define ADCA_ADRSLT1_RSLT0_MASK       8U
  #define ADCA_ADRSLT1_RSLT1_MASK       16U
  #define ADCA_ADRSLT1_RSLT2_MASK       32U
  #define ADCA_ADRSLT1_RSLT3_MASK       64U
  #define ADCA_ADRSLT1_RSLT4_MASK       128U
  #define ADCA_ADRSLT1_RSLT5_MASK       256U
  #define ADCA_ADRSLT1_RSLT6_MASK       512U
  #define ADCA_ADRSLT1_RSLT7_MASK       1024U
  #define ADCA_ADRSLT1_RSLT8_MASK       2048U
  #define ADCA_ADRSLT1_RSLT9_MASK       4096U
  #define ADCA_ADRSLT1_RSLT10_MASK      8192U
  #define ADCA_ADRSLT1_RSLT11_MASK      16384U
  #define ADCA_ADRSLT1_SEXT_MASK        32768U
  #define ADCA_ADRSLT1_RSLT_MASK        32760U
  #define ADCA_ADRSLT1_RSLT_BITNUM      3U
  #define ADCA_ADRSLT1                  *((volatile word *)0x0000128A)


  /*** ADCA_ADRSLT2 - ADCA Result Register 2; 0x0000128B ***/
  union {
    word Word;
  } ADCA_ADRSLT2_STR;
  
  #define ADCA_ADRSLT2_RSLT0_MASK       8U
  #define ADCA_ADRSLT2_RSLT1_MASK       16U
  #define ADCA_ADRSLT2_RSLT2_MASK       32U
  #define ADCA_ADRSLT2_RSLT3_MASK       64U
  #define ADCA_ADRSLT2_RSLT4_MASK       128U
  #define ADCA_ADRSLT2_RSLT5_MASK       256U
  #define ADCA_ADRSLT2_RSLT6_MASK       512U
  #define ADCA_ADRSLT2_RSLT7_MASK       1024U
  #define ADCA_ADRSLT2_RSLT8_MASK       2048U
  #define ADCA_ADRSLT2_RSLT9_MASK       4096U
  #define ADCA_ADRSLT2_RSLT10_MASK      8192U
  #define ADCA_ADRSLT2_RSLT11_MASK      16384U
  #define ADCA_ADRSLT2_SEXT_MASK        32768U
  #define ADCA_ADRSLT2_RSLT_MASK        32760U
  #define ADCA_ADRSLT2_RSLT_BITNUM      3U
  #define ADCA_ADRSLT2                  *((volatile word *)0x0000128B)


  /*** ADCA_ADRSLT3 - ADCA Result Register 3; 0x0000128C ***/
  union {
    word Word;
  } ADCA_ADRSLT3_STR;
  
  #define ADCA_ADRSLT3_RSLT0_MASK       8U
  #define ADCA_ADRSLT3_RSLT1_MASK       16U
  #define ADCA_ADRSLT3_RSLT2_MASK       32U
  #define ADCA_ADRSLT3_RSLT3_MASK       64U
  #define ADCA_ADRSLT3_RSLT4_MASK       128U
  #define ADCA_ADRSLT3_RSLT5_MASK       256U
  #define ADCA_ADRSLT3_RSLT6_MASK       512U
  #define ADCA_ADRSLT3_RSLT7_MASK       1024U
  #define ADCA_ADRSLT3_RSLT8_MASK       2048U
  #define ADCA_ADRSLT3_RSLT9_MASK       4096U
  #define ADCA_ADRSLT3_RSLT10_MASK      8192U
  #define ADCA_ADRSLT3_RSLT11_MASK      16384U
  #define ADCA_ADRSLT3_SEXT_MASK        32768U
  #define ADCA_ADRSLT3_RSLT_MASK        32760U
  #define ADCA_ADRSLT3_RSLT_BITNUM      3U
  #define ADCA_ADRSLT3                  *((volatile word *)0x0000128C)


  /*** ADCA_ADRSLT4 - ADCA Result Register 4; 0x0000128D ***/
  union {
    word Word;
  } ADCA_ADRSLT4_STR;
  
  #define ADCA_ADRSLT4_RSLT0_MASK       8U
  #define ADCA_ADRSLT4_RSLT1_MASK       16U
  #define ADCA_ADRSLT4_RSLT2_MASK       32U
  #define ADCA_ADRSLT4_RSLT3_MASK       64U
  #define ADCA_ADRSLT4_RSLT4_MASK       128U
  #define ADCA_ADRSLT4_RSLT5_MASK       256U
  #define ADCA_ADRSLT4_RSLT6_MASK       512U
  #define ADCA_ADRSLT4_RSLT7_MASK       1024U
  #define ADCA_ADRSLT4_RSLT8_MASK       2048U
  #define ADCA_ADRSLT4_RSLT9_MASK       4096U
  #define ADCA_ADRSLT4_RSLT10_MASK      8192U
  #define ADCA_ADRSLT4_RSLT11_MASK      16384U
  #define ADCA_ADRSLT4_SEXT_MASK        32768U
  #define ADCA_ADRSLT4_RSLT_MASK        32760U
  #define ADCA_ADRSLT4_RSLT_BITNUM      3U
  #define ADCA_ADRSLT4                  *((volatile word *)0x0000128D)


  /*** ADCA_ADRSLT5 - ADCA Result Register 5; 0x0000128E ***/
  union {
    word Word;
  } ADCA_ADRSLT5_STR;
  
  #define ADCA_ADRSLT5_RSLT0_MASK       8U
  #define ADCA_ADRSLT5_RSLT1_MASK       16U
  #define ADCA_ADRSLT5_RSLT2_MASK       32U
  #define ADCA_ADRSLT5_RSLT3_MASK       64U
  #define ADCA_ADRSLT5_RSLT4_MASK       128U
  #define ADCA_ADRSLT5_RSLT5_MASK       256U
  #define ADCA_ADRSLT5_RSLT6_MASK       512U
  #define ADCA_ADRSLT5_RSLT7_MASK       1024U
  #define ADCA_ADRSLT5_RSLT8_MASK       2048U
  #define ADCA_ADRSLT5_RSLT9_MASK       4096U
  #define ADCA_ADRSLT5_RSLT10_MASK      8192U
  #define ADCA_ADRSLT5_RSLT11_MASK      16384U
  #define ADCA_ADRSLT5_SEXT_MASK        32768U
  #define ADCA_ADRSLT5_RSLT_MASK        32760U
  #define ADCA_ADRSLT5_RSLT_BITNUM      3U
  #define ADCA_ADRSLT5                  *((volatile word *)0x0000128E)


  /*** ADCA_ADRSLT6 - ADCA Result Register 6; 0x0000128F ***/
  union {
    word Word;
  } ADCA_ADRSLT6_STR;
  
  #define ADCA_ADRSLT6_RSLT0_MASK       8U
  #define ADCA_ADRSLT6_RSLT1_MASK       16U
  #define ADCA_ADRSLT6_RSLT2_MASK       32U
  #define ADCA_ADRSLT6_RSLT3_MASK       64U
  #define ADCA_ADRSLT6_RSLT4_MASK       128U
  #define ADCA_ADRSLT6_RSLT5_MASK       256U
  #define ADCA_ADRSLT6_RSLT6_MASK       512U
  #define ADCA_ADRSLT6_RSLT7_MASK       1024U
  #define ADCA_ADRSLT6_RSLT8_MASK       2048U
  #define ADCA_ADRSLT6_RSLT9_MASK       4096U
  #define ADCA_ADRSLT6_RSLT10_MASK      8192U
  #define ADCA_ADRSLT6_RSLT11_MASK      16384U
  #define ADCA_ADRSLT6_SEXT_MASK        32768U
  #define ADCA_ADRSLT6_RSLT_MASK        32760U
  #define ADCA_ADRSLT6_RSLT_BITNUM      3U
  #define ADCA_ADRSLT6                  *((volatile word *)0x0000128F)


  /*** ADCA_ADRSLT7 - ADCA Result Register 7; 0x00001290 ***/
  union {
    word Word;
  } ADCA_ADRSLT7_STR;
  
  #define ADCA_ADRSLT7_RSLT0_MASK       8U
  #define ADCA_ADRSLT7_RSLT1_MASK       16U
  #define ADCA_ADRSLT7_RSLT2_MASK       32U
  #define ADCA_ADRSLT7_RSLT3_MASK       64U
  #define ADCA_ADRSLT7_RSLT4_MASK       128U
  #define ADCA_ADRSLT7_RSLT5_MASK       256U
  #define ADCA_ADRSLT7_RSLT6_MASK       512U
  #define ADCA_ADRSLT7_RSLT7_MASK       1024U
  #define ADCA_ADRSLT7_RSLT8_MASK       2048U
  #define ADCA_ADRSLT7_RSLT9_MASK       4096U
  #define ADCA_ADRSLT7_RSLT10_MASK      8192U
  #define ADCA_ADRSLT7_RSLT11_MASK      16384U
  #define ADCA_ADRSLT7_SEXT_MASK        32768U
  #define ADCA_ADRSLT7_RSLT_MASK        32760U
  #define ADCA_ADRSLT7_RSLT_BITNUM      3U
  #define ADCA_ADRSLT7                  *((volatile word *)0x00001290)


  /*** ADCA_ADLLMT0 - ADCA Low Limit Register 0; 0x00001291 ***/
  union {
    word Word;
  } ADCA_ADLLMT0_STR;
  
  #define ADCA_ADLLMT0_LLMT0_MASK       8U
  #define ADCA_ADLLMT0_LLMT1_MASK       16U
  #define ADCA_ADLLMT0_LLMT2_MASK       32U
  #define ADCA_ADLLMT0_LLMT3_MASK       64U
  #define ADCA_ADLLMT0_LLMT4_MASK       128U
  #define ADCA_ADLLMT0_LLMT5_MASK       256U
  #define ADCA_ADLLMT0_LLMT6_MASK       512U
  #define ADCA_ADLLMT0_LLMT7_MASK       1024U
  #define ADCA_ADLLMT0_LLMT8_MASK       2048U
  #define ADCA_ADLLMT0_LLMT9_MASK       4096U
  #define ADCA_ADLLMT0_LLMT10_MASK      8192U
  #define ADCA_ADLLMT0_LLMT11_MASK      16384U
  #define ADCA_ADLLMT0_LLMT_MASK        32760U
  #define ADCA_ADLLMT0_LLMT_BITNUM      3U
  #define ADCA_ADLLMT0                  *((volatile word *)0x00001291)


  /*** ADCA_ADLLMT1 - ADCA Low Limit Register 1; 0x00001292 ***/
  union {
    word Word;
  } ADCA_ADLLMT1_STR;
  
  #define ADCA_ADLLMT1_LLMT0_MASK       8U
  #define ADCA_ADLLMT1_LLMT1_MASK       16U
  #define ADCA_ADLLMT1_LLMT2_MASK       32U
  #define ADCA_ADLLMT1_LLMT3_MASK       64U
  #define ADCA_ADLLMT1_LLMT4_MASK       128U
  #define ADCA_ADLLMT1_LLMT5_MASK       256U
  #define ADCA_ADLLMT1_LLMT6_MASK       512U
  #define ADCA_ADLLMT1_LLMT7_MASK       1024U
  #define ADCA_ADLLMT1_LLMT8_MASK       2048U
  #define ADCA_ADLLMT1_LLMT9_MASK       4096U
  #define ADCA_ADLLMT1_LLMT10_MASK      8192U
  #define ADCA_ADLLMT1_LLMT11_MASK      16384U
  #define ADCA_ADLLMT1_LLMT_MASK        32760U
  #define ADCA_ADLLMT1_LLMT_BITNUM      3U
  #define ADCA_ADLLMT1                  *((volatile word *)0x00001292)


  /*** ADCA_ADLLMT2 - ADCA Low Limit Register 2; 0x00001293 ***/
  union {
    word Word;
  } ADCA_ADLLMT2_STR;
  
  #define ADCA_ADLLMT2_LLMT0_MASK       8U
  #define ADCA_ADLLMT2_LLMT1_MASK       16U
  #define ADCA_ADLLMT2_LLMT2_MASK       32U
  #define ADCA_ADLLMT2_LLMT3_MASK       64U
  #define ADCA_ADLLMT2_LLMT4_MASK       128U
  #define ADCA_ADLLMT2_LLMT5_MASK       256U
  #define ADCA_ADLLMT2_LLMT6_MASK       512U
  #define ADCA_ADLLMT2_LLMT7_MASK       1024U
  #define ADCA_ADLLMT2_LLMT8_MASK       2048U
  #define ADCA_ADLLMT2_LLMT9_MASK       4096U
  #define ADCA_ADLLMT2_LLMT10_MASK      8192U
  #define ADCA_ADLLMT2_LLMT11_MASK      16384U
  #define ADCA_ADLLMT2_LLMT_MASK        32760U
  #define ADCA_ADLLMT2_LLMT_BITNUM      3U
  #define ADCA_ADLLMT2                  *((volatile word *)0x00001293)


  /*** ADCA_ADLLMT3 - ADCA Low Limit Register 3; 0x00001294 ***/
  union {
    word Word;
  } ADCA_ADLLMT3_STR;
  
  #define ADCA_ADLLMT3_LLMT0_MASK       8U
  #define ADCA_ADLLMT3_LLMT1_MASK       16U
  #define ADCA_ADLLMT3_LLMT2_MASK       32U
  #define ADCA_ADLLMT3_LLMT3_MASK       64U
  #define ADCA_ADLLMT3_LLMT4_MASK       128U
  #define ADCA_ADLLMT3_LLMT5_MASK       256U
  #define ADCA_ADLLMT3_LLMT6_MASK       512U
  #define ADCA_ADLLMT3_LLMT7_MASK       1024U
  #define ADCA_ADLLMT3_LLMT8_MASK       2048U
  #define ADCA_ADLLMT3_LLMT9_MASK       4096U
  #define ADCA_ADLLMT3_LLMT10_MASK      8192U
  #define ADCA_ADLLMT3_LLMT11_MASK      16384U
  #define ADCA_ADLLMT3_LLMT_MASK        32760U
  #define ADCA_ADLLMT3_LLMT_BITNUM      3U
  #define ADCA_ADLLMT3                  *((volatile word *)0x00001294)


  /*** ADCA_ADLLMT4 - ADCA Low Limit Register 4; 0x00001295 ***/
  union {
    word Word;
  } ADCA_ADLLMT4_STR;
  
  #define ADCA_ADLLMT4_LLMT0_MASK       8U
  #define ADCA_ADLLMT4_LLMT1_MASK       16U
  #define ADCA_ADLLMT4_LLMT2_MASK       32U
  #define ADCA_ADLLMT4_LLMT3_MASK       64U
  #define ADCA_ADLLMT4_LLMT4_MASK       128U
  #define ADCA_ADLLMT4_LLMT5_MASK       256U
  #define ADCA_ADLLMT4_LLMT6_MASK       512U
  #define ADCA_ADLLMT4_LLMT7_MASK       1024U
  #define ADCA_ADLLMT4_LLMT8_MASK       2048U
  #define ADCA_ADLLMT4_LLMT9_MASK       4096U
  #define ADCA_ADLLMT4_LLMT10_MASK      8192U
  #define ADCA_ADLLMT4_LLMT11_MASK      16384U
  #define ADCA_ADLLMT4_LLMT_MASK        32760U
  #define ADCA_ADLLMT4_LLMT_BITNUM      3U
  #define ADCA_ADLLMT4                  *((volatile word *)0x00001295)


  /*** ADCA_ADLLMT5 - ADCA Low Limit Register 5; 0x00001296 ***/
  union {
    word Word;
  } ADCA_ADLLMT5_STR;
  
  #define ADCA_ADLLMT5_LLMT0_MASK       8U
  #define ADCA_ADLLMT5_LLMT1_MASK       16U
  #define ADCA_ADLLMT5_LLMT2_MASK       32U
  #define ADCA_ADLLMT5_LLMT3_MASK       64U
  #define ADCA_ADLLMT5_LLMT4_MASK       128U
  #define ADCA_ADLLMT5_LLMT5_MASK       256U
  #define ADCA_ADLLMT5_LLMT6_MASK       512U
  #define ADCA_ADLLMT5_LLMT7_MASK       1024U
  #define ADCA_ADLLMT5_LLMT8_MASK       2048U
  #define ADCA_ADLLMT5_LLMT9_MASK       4096U
  #define ADCA_ADLLMT5_LLMT10_MASK      8192U
  #define ADCA_ADLLMT5_LLMT11_MASK      16384U
  #define ADCA_ADLLMT5_LLMT_MASK        32760U
  #define ADCA_ADLLMT5_LLMT_BITNUM      3U
  #define ADCA_ADLLMT5                  *((volatile word *)0x00001296)


  /*** ADCA_ADLLMT6 - ADCA Low Limit Register 6; 0x00001297 ***/
  union {
    word Word;
  } ADCA_ADLLMT6_STR;
  
  #define ADCA_ADLLMT6_LLMT0_MASK       8U
  #define ADCA_ADLLMT6_LLMT1_MASK       16U
  #define ADCA_ADLLMT6_LLMT2_MASK       32U
  #define ADCA_ADLLMT6_LLMT3_MASK       64U
  #define ADCA_ADLLMT6_LLMT4_MASK       128U
  #define ADCA_ADLLMT6_LLMT5_MASK       256U
  #define ADCA_ADLLMT6_LLMT6_MASK       512U
  #define ADCA_ADLLMT6_LLMT7_MASK       1024U
  #define ADCA_ADLLMT6_LLMT8_MASK       2048U
  #define ADCA_ADLLMT6_LLMT9_MASK       4096U
  #define ADCA_ADLLMT6_LLMT10_MASK      8192U
  #define ADCA_ADLLMT6_LLMT11_MASK      16384U
  #define ADCA_ADLLMT6_LLMT_MASK        32760U
  #define ADCA_ADLLMT6_LLMT_BITNUM      3U
  #define ADCA_ADLLMT6                  *((volatile word *)0x00001297)


  /*** ADCA_ADLLMT7 - ADCA Low Limit Register 7; 0x00001298 ***/
  union {
    word Word;
  } ADCA_ADLLMT7_STR;
  
  #define ADCA_ADLLMT7_LLMT0_MASK       8U
  #define ADCA_ADLLMT7_LLMT1_MASK       16U
  #define ADCA_ADLLMT7_LLMT2_MASK       32U
  #define ADCA_ADLLMT7_LLMT3_MASK       64U
  #define ADCA_ADLLMT7_LLMT4_MASK       128U
  #define ADCA_ADLLMT7_LLMT5_MASK       256U
  #define ADCA_ADLLMT7_LLMT6_MASK       512U
  #define ADCA_ADLLMT7_LLMT7_MASK       1024U
  #define ADCA_ADLLMT7_LLMT8_MASK       2048U
  #define ADCA_ADLLMT7_LLMT9_MASK       4096U
  #define ADCA_ADLLMT7_LLMT10_MASK      8192U
  #define ADCA_ADLLMT7_LLMT11_MASK      16384U
  #define ADCA_ADLLMT7_LLMT_MASK        32760U
  #define ADCA_ADLLMT7_LLMT_BITNUM      3U
  #define ADCA_ADLLMT7                  *((volatile word *)0x00001298)


  /*** ADCA_ADHLMT0 - ADCA High Limit Register 0; 0x00001299 ***/
  union {
    word Word;
  } ADCA_ADHLMT0_STR;
  
  #define ADCA_ADHLMT0_HLMT0_MASK       8U
  #define ADCA_ADHLMT0_HLMT1_MASK       16U
  #define ADCA_ADHLMT0_HLMT2_MASK       32U
  #define ADCA_ADHLMT0_HLMT3_MASK       64U
  #define ADCA_ADHLMT0_HLMT4_MASK       128U
  #define ADCA_ADHLMT0_HLMT5_MASK       256U
  #define ADCA_ADHLMT0_HLMT6_MASK       512U
  #define ADCA_ADHLMT0_HLMT7_MASK       1024U
  #define ADCA_ADHLMT0_HLMT8_MASK       2048U
  #define ADCA_ADHLMT0_HLMT9_MASK       4096U
  #define ADCA_ADHLMT0_HLMT10_MASK      8192U
  #define ADCA_ADHLMT0_HLMT11_MASK      16384U
  #define ADCA_ADHLMT0_HLMT_MASK        32760U
  #define ADCA_ADHLMT0_HLMT_BITNUM      3U
  #define ADCA_ADHLMT0                  *((volatile word *)0x00001299)


  /*** ADCA_ADHLMT1 - ADCA High Limit Register 1; 0x0000129A ***/
  union {
    word Word;
  } ADCA_ADHLMT1_STR;
  
  #define ADCA_ADHLMT1_HLMT0_MASK       8U
  #define ADCA_ADHLMT1_HLMT1_MASK       16U
  #define ADCA_ADHLMT1_HLMT2_MASK       32U
  #define ADCA_ADHLMT1_HLMT3_MASK       64U
  #define ADCA_ADHLMT1_HLMT4_MASK       128U
  #define ADCA_ADHLMT1_HLMT5_MASK       256U
  #define ADCA_ADHLMT1_HLMT6_MASK       512U
  #define ADCA_ADHLMT1_HLMT7_MASK       1024U
  #define ADCA_ADHLMT1_HLMT8_MASK       2048U
  #define ADCA_ADHLMT1_HLMT9_MASK       4096U
  #define ADCA_ADHLMT1_HLMT10_MASK      8192U
  #define ADCA_ADHLMT1_HLMT11_MASK      16384U
  #define ADCA_ADHLMT1_HLMT_MASK        32760U
  #define ADCA_ADHLMT1_HLMT_BITNUM      3U
  #define ADCA_ADHLMT1                  *((volatile word *)0x0000129A)


  /*** ADCA_ADHLMT2 - ADCA High Limit Register 2; 0x0000129B ***/
  union {
    word Word;
  } ADCA_ADHLMT2_STR;
  
  #define ADCA_ADHLMT2_HLMT0_MASK       8U
  #define ADCA_ADHLMT2_HLMT1_MASK       16U
  #define ADCA_ADHLMT2_HLMT2_MASK       32U
  #define ADCA_ADHLMT2_HLMT3_MASK       64U
  #define ADCA_ADHLMT2_HLMT4_MASK       128U
  #define ADCA_ADHLMT2_HLMT5_MASK       256U
  #define ADCA_ADHLMT2_HLMT6_MASK       512U
  #define ADCA_ADHLMT2_HLMT7_MASK       1024U
  #define ADCA_ADHLMT2_HLMT8_MASK       2048U
  #define ADCA_ADHLMT2_HLMT9_MASK       4096U
  #define ADCA_ADHLMT2_HLMT10_MASK      8192U
  #define ADCA_ADHLMT2_HLMT11_MASK      16384U
  #define ADCA_ADHLMT2_HLMT_MASK        32760U
  #define ADCA_ADHLMT2_HLMT_BITNUM      3U
  #define ADCA_ADHLMT2                  *((volatile word *)0x0000129B)


  /*** ADCA_ADHLMT3 - ADCA High Limit Register 3; 0x0000129C ***/
  union {
    word Word;
  } ADCA_ADHLMT3_STR;
  
  #define ADCA_ADHLMT3_HLMT0_MASK       8U
  #define ADCA_ADHLMT3_HLMT1_MASK       16U
  #define ADCA_ADHLMT3_HLMT2_MASK       32U
  #define ADCA_ADHLMT3_HLMT3_MASK       64U
  #define ADCA_ADHLMT3_HLMT4_MASK       128U
  #define ADCA_ADHLMT3_HLMT5_MASK       256U
  #define ADCA_ADHLMT3_HLMT6_MASK       512U
  #define ADCA_ADHLMT3_HLMT7_MASK       1024U
  #define ADCA_ADHLMT3_HLMT8_MASK       2048U
  #define ADCA_ADHLMT3_HLMT9_MASK       4096U
  #define ADCA_ADHLMT3_HLMT10_MASK      8192U
  #define ADCA_ADHLMT3_HLMT11_MASK      16384U
  #define ADCA_ADHLMT3_HLMT_MASK        32760U
  #define ADCA_ADHLMT3_HLMT_BITNUM      3U
  #define ADCA_ADHLMT3                  *((volatile word *)0x0000129C)


  /*** ADCA_ADHLMT4 - ADCA High Limit Register 4; 0x0000129D ***/
  union {
    word Word;
  } ADCA_ADHLMT4_STR;
  
  #define ADCA_ADHLMT4_HLMT0_MASK       8U
  #define ADCA_ADHLMT4_HLMT1_MASK       16U
  #define ADCA_ADHLMT4_HLMT2_MASK       32U
  #define ADCA_ADHLMT4_HLMT3_MASK       64U
  #define ADCA_ADHLMT4_HLMT4_MASK       128U
  #define ADCA_ADHLMT4_HLMT5_MASK       256U
  #define ADCA_ADHLMT4_HLMT6_MASK       512U
  #define ADCA_ADHLMT4_HLMT7_MASK       1024U
  #define ADCA_ADHLMT4_HLMT8_MASK       2048U
  #define ADCA_ADHLMT4_HLMT9_MASK       4096U
  #define ADCA_ADHLMT4_HLMT10_MASK      8192U
  #define ADCA_ADHLMT4_HLMT11_MASK      16384U
  #define ADCA_ADHLMT4_HLMT_MASK        32760U
  #define ADCA_ADHLMT4_HLMT_BITNUM      3U
  #define ADCA_ADHLMT4                  *((volatile word *)0x0000129D)


  /*** ADCA_ADHLMT5 - ADCA High Limit Register 5; 0x0000129E ***/
  union {
    word Word;
  } ADCA_ADHLMT5_STR;
  
  #define ADCA_ADHLMT5_HLMT0_MASK       8U
  #define ADCA_ADHLMT5_HLMT1_MASK       16U
  #define ADCA_ADHLMT5_HLMT2_MASK       32U
  #define ADCA_ADHLMT5_HLMT3_MASK       64U
  #define ADCA_ADHLMT5_HLMT4_MASK       128U
  #define ADCA_ADHLMT5_HLMT5_MASK       256U
  #define ADCA_ADHLMT5_HLMT6_MASK       512U
  #define ADCA_ADHLMT5_HLMT7_MASK       1024U
  #define ADCA_ADHLMT5_HLMT8_MASK       2048U
  #define ADCA_ADHLMT5_HLMT9_MASK       4096U
  #define ADCA_ADHLMT5_HLMT10_MASK      8192U
  #define ADCA_ADHLMT5_HLMT11_MASK      16384U
  #define ADCA_ADHLMT5_HLMT_MASK        32760U
  #define ADCA_ADHLMT5_HLMT_BITNUM      3U
  #define ADCA_ADHLMT5                  *((volatile word *)0x0000129E)


  /*** ADCA_ADHLMT6 - ADCA High Limit Register 6; 0x0000129F ***/
  union {
    word Word;
  } ADCA_ADHLMT6_STR;
  
  #define ADCA_ADHLMT6_HLMT0_MASK       8U
  #define ADCA_ADHLMT6_HLMT1_MASK       16U
  #define ADCA_ADHLMT6_HLMT2_MASK       32U
  #define ADCA_ADHLMT6_HLMT3_MASK       64U
  #define ADCA_ADHLMT6_HLMT4_MASK       128U
  #define ADCA_ADHLMT6_HLMT5_MASK       256U
  #define ADCA_ADHLMT6_HLMT6_MASK       512U
  #define ADCA_ADHLMT6_HLMT7_MASK       1024U
  #define ADCA_ADHLMT6_HLMT8_MASK       2048U
  #define ADCA_ADHLMT6_HLMT9_MASK       4096U
  #define ADCA_ADHLMT6_HLMT10_MASK      8192U
  #define ADCA_ADHLMT6_HLMT11_MASK      16384U
  #define ADCA_ADHLMT6_HLMT_MASK        32760U
  #define ADCA_ADHLMT6_HLMT_BITNUM      3U
  #define ADCA_ADHLMT6                  *((volatile word *)0x0000129F)


  /*** ADCA_ADHLMT7 - ADCA High Limit Register 7; 0x000012A0 ***/
  union {
    word Word;
  } ADCA_ADHLMT7_STR;
  
  #define ADCA_ADHLMT7_HLMT0_MASK       8U
  #define ADCA_ADHLMT7_HLMT1_MASK       16U
  #define ADCA_ADHLMT7_HLMT2_MASK       32U
  #define ADCA_ADHLMT7_HLMT3_MASK       64U
  #define ADCA_ADHLMT7_HLMT4_MASK       128U
  #define ADCA_ADHLMT7_HLMT5_MASK       256U
  #define ADCA_ADHLMT7_HLMT6_MASK       512U
  #define ADCA_ADHLMT7_HLMT7_MASK       1024U
  #define ADCA_ADHLMT7_HLMT8_MASK       2048U
  #define ADCA_ADHLMT7_HLMT9_MASK       4096U
  #define ADCA_ADHLMT7_HLMT10_MASK      8192U
  #define ADCA_ADHLMT7_HLMT11_MASK      16384U
  #define ADCA_ADHLMT7_HLMT_MASK        32760U
  #define ADCA_ADHLMT7_HLMT_BITNUM      3U
  #define ADCA_ADHLMT7                  *((volatile word *)0x000012A0)


  /*** ADCA_ADOFS0 - ADCA Offset Register 0; 0x000012A1 ***/
  union {
    word Word;
  } ADCA_ADOFS0_STR;
  
  #define ADCA_ADOFS0_OFFSET0_MASK      8U
  #define ADCA_ADOFS0_OFFSET1_MASK      16U
  #define ADCA_ADOFS0_OFFSET2_MASK      32U
  #define ADCA_ADOFS0_OFFSET3_MASK      64U
  #define ADCA_ADOFS0_OFFSET4_MASK      128U
  #define ADCA_ADOFS0_OFFSET5_MASK      256U
  #define ADCA_ADOFS0_OFFSET6_MASK      512U
  #define ADCA_ADOFS0_OFFSET7_MASK      1024U
  #define ADCA_ADOFS0_OFFSET8_MASK      2048U
  #define ADCA_ADOFS0_OFFSET9_MASK      4096U
  #define ADCA_ADOFS0_OFFSET10_MASK     8192U
  #define ADCA_ADOFS0_OFFSET11_MASK     16384U
  #define ADCA_ADOFS0_OFFSET_MASK       32760U
  #define ADCA_ADOFS0_OFFSET_BITNUM     3U
  #define ADCA_ADOFS0                   *((volatile word *)0x000012A1)


  /*** ADCA_ADOFS1 - ADCA Offset Register 1; 0x000012A2 ***/
  union {
    word Word;
  } ADCA_ADOFS1_STR;
  
  #define ADCA_ADOFS1_OFFSET0_MASK      8U
  #define ADCA_ADOFS1_OFFSET1_MASK      16U
  #define ADCA_ADOFS1_OFFSET2_MASK      32U
  #define ADCA_ADOFS1_OFFSET3_MASK      64U
  #define ADCA_ADOFS1_OFFSET4_MASK      128U
  #define ADCA_ADOFS1_OFFSET5_MASK      256U
  #define ADCA_ADOFS1_OFFSET6_MASK      512U
  #define ADCA_ADOFS1_OFFSET7_MASK      1024U
  #define ADCA_ADOFS1_OFFSET8_MASK      2048U
  #define ADCA_ADOFS1_OFFSET9_MASK      4096U
  #define ADCA_ADOFS1_OFFSET10_MASK     8192U
  #define ADCA_ADOFS1_OFFSET11_MASK     16384U
  #define ADCA_ADOFS1_OFFSET_MASK       32760U
  #define ADCA_ADOFS1_OFFSET_BITNUM     3U
  #define ADCA_ADOFS1                   *((volatile word *)0x000012A2)


  /*** ADCA_ADOFS2 - ADCA Offset Register 2; 0x000012A3 ***/
  union {
    word Word;
  } ADCA_ADOFS2_STR;
  
  #define ADCA_ADOFS2_OFFSET0_MASK      8U
  #define ADCA_ADOFS2_OFFSET1_MASK      16U
  #define ADCA_ADOFS2_OFFSET2_MASK      32U
  #define ADCA_ADOFS2_OFFSET3_MASK      64U
  #define ADCA_ADOFS2_OFFSET4_MASK      128U
  #define ADCA_ADOFS2_OFFSET5_MASK      256U
  #define ADCA_ADOFS2_OFFSET6_MASK      512U
  #define ADCA_ADOFS2_OFFSET7_MASK      1024U
  #define ADCA_ADOFS2_OFFSET8_MASK      2048U
  #define ADCA_ADOFS2_OFFSET9_MASK      4096U
  #define ADCA_ADOFS2_OFFSET10_MASK     8192U
  #define ADCA_ADOFS2_OFFSET11_MASK     16384U
  #define ADCA_ADOFS2_OFFSET_MASK       32760U
  #define ADCA_ADOFS2_OFFSET_BITNUM     3U
  #define ADCA_ADOFS2                   *((volatile word *)0x000012A3)


  /*** ADCA_ADOFS3 - ADCA Offset Register 3; 0x000012A4 ***/
  union {
    word Word;
  } ADCA_ADOFS3_STR;
  
  #define ADCA_ADOFS3_OFFSET0_MASK      8U
  #define ADCA_ADOFS3_OFFSET1_MASK      16U
  #define ADCA_ADOFS3_OFFSET2_MASK      32U
  #define ADCA_ADOFS3_OFFSET3_MASK      64U
  #define ADCA_ADOFS3_OFFSET4_MASK      128U
  #define ADCA_ADOFS3_OFFSET5_MASK      256U
  #define ADCA_ADOFS3_OFFSET6_MASK      512U
  #define ADCA_ADOFS3_OFFSET7_MASK      1024U
  #define ADCA_ADOFS3_OFFSET8_MASK      2048U
  #define ADCA_ADOFS3_OFFSET9_MASK      4096U
  #define ADCA_ADOFS3_OFFSET10_MASK     8192U
  #define ADCA_ADOFS3_OFFSET11_MASK     16384U
  #define ADCA_ADOFS3_OFFSET_MASK       32760U
  #define ADCA_ADOFS3_OFFSET_BITNUM     3U
  #define ADCA_ADOFS3                   *((volatile word *)0x000012A4)


  /*** ADCA_ADOFS4 - ADCA Offset Register 4; 0x000012A5 ***/
  union {
    word Word;
  } ADCA_ADOFS4_STR;
  
  #define ADCA_ADOFS4_OFFSET0_MASK      8U
  #define ADCA_ADOFS4_OFFSET1_MASK      16U
  #define ADCA_ADOFS4_OFFSET2_MASK      32U
  #define ADCA_ADOFS4_OFFSET3_MASK      64U
  #define ADCA_ADOFS4_OFFSET4_MASK      128U
  #define ADCA_ADOFS4_OFFSET5_MASK      256U
  #define ADCA_ADOFS4_OFFSET6_MASK      512U
  #define ADCA_ADOFS4_OFFSET7_MASK      1024U
  #define ADCA_ADOFS4_OFFSET8_MASK      2048U
  #define ADCA_ADOFS4_OFFSET9_MASK      4096U
  #define ADCA_ADOFS4_OFFSET10_MASK     8192U
  #define ADCA_ADOFS4_OFFSET11_MASK     16384U
  #define ADCA_ADOFS4_OFFSET_MASK       32760U
  #define ADCA_ADOFS4_OFFSET_BITNUM     3U
  #define ADCA_ADOFS4                   *((volatile word *)0x000012A5)


  /*** ADCA_ADOFS5 - ADCA Offset Register 5; 0x000012A6 ***/
  union {
    word Word;
  } ADCA_ADOFS5_STR;
  
  #define ADCA_ADOFS5_OFFSET0_MASK      8U
  #define ADCA_ADOFS5_OFFSET1_MASK      16U
  #define ADCA_ADOFS5_OFFSET2_MASK      32U
  #define ADCA_ADOFS5_OFFSET3_MASK      64U
  #define ADCA_ADOFS5_OFFSET4_MASK      128U
  #define ADCA_ADOFS5_OFFSET5_MASK      256U
  #define ADCA_ADOFS5_OFFSET6_MASK      512U
  #define ADCA_ADOFS5_OFFSET7_MASK      1024U
  #define ADCA_ADOFS5_OFFSET8_MASK      2048U
  #define ADCA_ADOFS5_OFFSET9_MASK      4096U
  #define ADCA_ADOFS5_OFFSET10_MASK     8192U
  #define ADCA_ADOFS5_OFFSET11_MASK     16384U
  #define ADCA_ADOFS5_OFFSET_MASK       32760U
  #define ADCA_ADOFS5_OFFSET_BITNUM     3U
  #define ADCA_ADOFS5                   *((volatile word *)0x000012A6)


  /*** ADCA_ADOFS6 - ADCA Offset Register 6; 0x000012A7 ***/
  union {
    word Word;
  } ADCA_ADOFS6_STR;
  
  #define ADCA_ADOFS6_OFFSET0_MASK      8U
  #define ADCA_ADOFS6_OFFSET1_MASK      16U
  #define ADCA_ADOFS6_OFFSET2_MASK      32U
  #define ADCA_ADOFS6_OFFSET3_MASK      64U
  #define ADCA_ADOFS6_OFFSET4_MASK      128U
  #define ADCA_ADOFS6_OFFSET5_MASK      256U
  #define ADCA_ADOFS6_OFFSET6_MASK      512U
  #define ADCA_ADOFS6_OFFSET7_MASK      1024U
  #define ADCA_ADOFS6_OFFSET8_MASK      2048U
  #define ADCA_ADOFS6_OFFSET9_MASK      4096U
  #define ADCA_ADOFS6_OFFSET10_MASK     8192U
  #define ADCA_ADOFS6_OFFSET11_MASK     16384U
  #define ADCA_ADOFS6_OFFSET_MASK       32760U
  #define ADCA_ADOFS6_OFFSET_BITNUM     3U
  #define ADCA_ADOFS6                   *((volatile word *)0x000012A7)


  /*** ADCA_ADOFS7 - ADCA Offset Register 7; 0x000012A8 ***/
  union {
    word Word;
  } ADCA_ADOFS7_STR;
  
  #define ADCA_ADOFS7_OFFSET0_MASK      8U
  #define ADCA_ADOFS7_OFFSET1_MASK      16U
  #define ADCA_ADOFS7_OFFSET2_MASK      32U
  #define ADCA_ADOFS7_OFFSET3_MASK      64U
  #define ADCA_ADOFS7_OFFSET4_MASK      128U
  #define ADCA_ADOFS7_OFFSET5_MASK      256U
  #define ADCA_ADOFS7_OFFSET6_MASK      512U
  #define ADCA_ADOFS7_OFFSET7_MASK      1024U
  #define ADCA_ADOFS7_OFFSET8_MASK      2048U
  #define ADCA_ADOFS7_OFFSET9_MASK      4096U
  #define ADCA_ADOFS7_OFFSET10_MASK     8192U
  #define ADCA_ADOFS7_OFFSET11_MASK     16384U
  #define ADCA_ADOFS7_OFFSET_MASK       32760U
  #define ADCA_ADOFS7_OFFSET_BITNUM     3U
  #define ADCA_ADOFS7                   *((volatile word *)0x000012A8)


  word Reserved0[23];                  /* Reserved (unused) registers */

} ADCA_PRPH;

/******************************************
*** Peripheral ADCB
*******************************************/
typedef volatile struct {
  /*** ADCB_ADCR1 - ADCB Control Register; 0x000012C0 ***/
  union {
    word Word;
  } ADCB_ADCR1_STR;
  
  #define ADCB_ADCR1_SMODE0_MASK        1U
  #define ADCB_ADCR1_SMODE1_MASK        2U
  #define ADCB_ADCR1_SMODE2_MASK        4U
  #define ADCB_ADCR1_CHNCFG0_MASK       16U
  #define ADCB_ADCR1_CHNCFG1_MASK       32U
  #define ADCB_ADCR1_CHNCFG2_MASK       64U
  #define ADCB_ADCR1_CHNCFG3_MASK       128U
  #define ADCB_ADCR1_HLMTIE_MASK        256U
  #define ADCB_ADCR1_LLMTIE_MASK        512U
  #define ADCB_ADCR1_ZCIE_MASK          1024U
  #define ADCB_ADCR1_EOSIE_MASK         2048U
  #define ADCB_ADCR1_SYNC_MASK          4096U
  #define ADCB_ADCR1_START_MASK         8192U
  #define ADCB_ADCR1_STOP_MASK          16384U
  #define ADCB_ADCR1_SMODE_MASK         7U
  #define ADCB_ADCR1_SMODE_BITNUM       0U
  #define ADCB_ADCR1_CHNCFG_MASK        240U
  #define ADCB_ADCR1_CHNCFG_BITNUM      4U
  #define ADCB_ADCR1                    *((volatile word *)0x000012C0)


  /*** ADCB_ADCR2 - ADCB Control Register 2; 0x000012C1 ***/
  union {
    word Word;
  } ADCB_ADCR2_STR;
  
  #define ADCB_ADCR2_DIV0_MASK          1U
  #define ADCB_ADCR2_DIV1_MASK          2U
  #define ADCB_ADCR2_DIV2_MASK          4U
  #define ADCB_ADCR2_DIV3_MASK          8U
  #define ADCB_ADCR2_DIV_MASK           15U
  #define ADCB_ADCR2_DIV_BITNUM         0U
  #define ADCB_ADCR2                    *((volatile word *)0x000012C1)


  /*** ADCB_ADZCC - ADCB Zero Crossing Control Register; 0x000012C2 ***/
  union {
    word Word;
  } ADCB_ADZCC_STR;
  
  #define ADCB_ADZCC_ZCE00_MASK         1U
  #define ADCB_ADZCC_ZCE01_MASK         2U
  #define ADCB_ADZCC_ZCE10_MASK         4U
  #define ADCB_ADZCC_ZCE11_MASK         8U
  #define ADCB_ADZCC_ZCE20_MASK         16U
  #define ADCB_ADZCC_ZCE21_MASK         32U
  #define ADCB_ADZCC_ZCE30_MASK         64U
  #define ADCB_ADZCC_ZCE31_MASK         128U
  #define ADCB_ADZCC_ZCE40_MASK         256U
  #define ADCB_ADZCC_ZCE41_MASK         512U
  #define ADCB_ADZCC_ZCE50_MASK         1024U
  #define ADCB_ADZCC_ZCE51_MASK         2048U
  #define ADCB_ADZCC_ZCE60_MASK         4096U
  #define ADCB_ADZCC_ZCE61_MASK         8192U
  #define ADCB_ADZCC_ZCE70_MASK         16384U
  #define ADCB_ADZCC_ZCE71_MASK         32768U
  #define ADCB_ADZCC_ZCE0_MASK          3U
  #define ADCB_ADZCC_ZCE0_BITNUM        0U
  #define ADCB_ADZCC_ZCE_10_MASK        12U
  #define ADCB_ADZCC_ZCE_10_BITNUM      2U
  #define ADCB_ADZCC_ZCE_20_MASK        48U
  #define ADCB_ADZCC_ZCE_20_BITNUM      4U
  #define ADCB_ADZCC_ZCE_30_MASK        192U
  #define ADCB_ADZCC_ZCE_30_BITNUM      6U
  #define ADCB_ADZCC_ZCE_40_MASK        768U
  #define ADCB_ADZCC_ZCE_40_BITNUM      8U
  #define ADCB_ADZCC_ZCE_50_MASK        3072U
  #define ADCB_ADZCC_ZCE_50_BITNUM      10U
  #define ADCB_ADZCC_ZCE_60_MASK        12288U
  #define ADCB_ADZCC_ZCE_60_BITNUM      12U
  #define ADCB_ADZCC                    *((volatile word *)0x000012C2)


  /*** ADCB_ADLST1 - ADCB Channel List Registers; 0x000012C3 ***/
  union {
    word Word;
  } ADCB_ADLST1_STR;
  
  #define ADCB_ADLST1_SAMPLE00_MASK     1U
  #define ADCB_ADLST1_SAMPLE01_MASK     2U
  #define ADCB_ADLST1_SAMPLE02_MASK     4U
  #define ADCB_ADLST1_SAMPLE10_MASK     16U
  #define ADCB_ADLST1_SAMPLE11_MASK     32U
  #define ADCB_ADLST1_SAMPLE12_MASK     64U
  #define ADCB_ADLST1_SAMPLE20_MASK     256U
  #define ADCB_ADLST1_SAMPLE21_MASK     512U
  #define ADCB_ADLST1_SAMPLE22_MASK     1024U
  #define ADCB_ADLST1_SAMPLE30_MASK     4096U
  #define ADCB_ADLST1_SAMPLE31_MASK     8192U
  #define ADCB_ADLST1_SAMPLE32_MASK     16384U
  #define ADCB_ADLST1_SAMPLE0_MASK      7U
  #define ADCB_ADLST1_SAMPLE0_BITNUM    0U
  #define ADCB_ADLST1_SAMPLE_10_MASK    112U
  #define ADCB_ADLST1_SAMPLE_10_BITNUM  4U
  #define ADCB_ADLST1_SAMPLE_20_MASK    1792U
  #define ADCB_ADLST1_SAMPLE_20_BITNUM  8U
  #define ADCB_ADLST1_SAMPLE_30_MASK    28672U
  #define ADCB_ADLST1_SAMPLE_30_BITNUM  12U
  #define ADCB_ADLST1                   *((volatile word *)0x000012C3)


  /*** ADCB_ADLST2 - ADCB Channel List Registers 2; 0x000012C4 ***/
  union {
    word Word;
  } ADCB_ADLST2_STR;
  
  #define ADCB_ADLST2_SAMPLE40_MASK     1U
  #define ADCB_ADLST2_SAMPLE41_MASK     2U
  #define ADCB_ADLST2_SAMPLE42_MASK     4U
  #define ADCB_ADLST2_SAMPLE50_MASK     16U
  #define ADCB_ADLST2_SAMPLE51_MASK     32U
  #define ADCB_ADLST2_SAMPLE52_MASK     64U
  #define ADCB_ADLST2_SAMPLE60_MASK     256U
  #define ADCB_ADLST2_SAMPLE61_MASK     512U
  #define ADCB_ADLST2_SAMPLE62_MASK     1024U
  #define ADCB_ADLST2_SAMPLE70_MASK     4096U
  #define ADCB_ADLST2_SAMPLE71_MASK     8192U
  #define ADCB_ADLST2_SAMPLE72_MASK     16384U
  #define ADCB_ADLST2_SAMPLE_40_MASK    7U
  #define ADCB_ADLST2_SAMPLE_40_BITNUM  0U
  #define ADCB_ADLST2_SAMPLE_50_MASK    112U
  #define ADCB_ADLST2_SAMPLE_50_BITNUM  4U
  #define ADCB_ADLST2_SAMPLE_60_MASK    1792U
  #define ADCB_ADLST2_SAMPLE_60_BITNUM  8U
  #define ADCB_ADLST2                   *((volatile word *)0x000012C4)


  /*** ADCB_ADSDIS - ADCB Sample Disable Register; 0x000012C5 ***/
  union {
    word Word;
  } ADCB_ADSDIS_STR;
  
  #define ADCB_ADSDIS_DS0_MASK          1U
  #define ADCB_ADSDIS_DS1_MASK          2U
  #define ADCB_ADSDIS_DS2_MASK          4U
  #define ADCB_ADSDIS_DS3_MASK          8U
  #define ADCB_ADSDIS_DS4_MASK          16U
  #define ADCB_ADSDIS_DS5_MASK          32U
  #define ADCB_ADSDIS_DS6_MASK          64U
  #define ADCB_ADSDIS_DS7_MASK          128U
  #define ADCB_ADSDIS_TEST0_MASK        16384U
  #define ADCB_ADSDIS_TEST1_MASK        32768U
  #define ADCB_ADSDIS_DS_MASK           255U
  #define ADCB_ADSDIS_DS_BITNUM         0U
  #define ADCB_ADSDIS_TEST_MASK         49152U
  #define ADCB_ADSDIS_TEST_BITNUM       14U
  #define ADCB_ADSDIS                   *((volatile word *)0x000012C5)


  /*** ADCB_ADSTAT - ADCB Status Register; 0x000012C6 ***/
  union {
    word Word;
  } ADCB_ADSTAT_STR;
  
  #define ADCB_ADSTAT_RDY0_MASK         1U
  #define ADCB_ADSTAT_RDY1_MASK         2U
  #define ADCB_ADSTAT_RDY2_MASK         4U
  #define ADCB_ADSTAT_RDY3_MASK         8U
  #define ADCB_ADSTAT_RDY4_MASK         16U
  #define ADCB_ADSTAT_RDY5_MASK         32U
  #define ADCB_ADSTAT_RDY6_MASK         64U
  #define ADCB_ADSTAT_RDY7_MASK         128U
  #define ADCB_ADSTAT_HLMTI_MASK        256U
  #define ADCB_ADSTAT_LLMTI_MASK        512U
  #define ADCB_ADSTAT_ZCI_MASK          1024U
  #define ADCB_ADSTAT_EOSI_MASK         2048U
  #define ADCB_ADSTAT_CIP_MASK          32768U
  #define ADCB_ADSTAT_RDY_MASK          255U
  #define ADCB_ADSTAT_RDY_BITNUM        0U
  #define ADCB_ADSTAT                   *((volatile word *)0x000012C6)


  /*** ADCB_ADLSTAT - ADCB Limit Status Register; 0x000012C7 ***/
  union {
    word Word;
  } ADCB_ADLSTAT_STR;
  
  #define ADCB_ADLSTAT_LLS0_MASK        1U
  #define ADCB_ADLSTAT_LLS1_MASK        2U
  #define ADCB_ADLSTAT_LLS2_MASK        4U
  #define ADCB_ADLSTAT_LLS3_MASK        8U
  #define ADCB_ADLSTAT_LLS4_MASK        16U
  #define ADCB_ADLSTAT_LLS5_MASK        32U
  #define ADCB_ADLSTAT_LLS6_MASK        64U
  #define ADCB_ADLSTAT_LLS7_MASK        128U
  #define ADCB_ADLSTAT_HLS0_MASK        256U
  #define ADCB_ADLSTAT_HLS1_MASK        512U
  #define ADCB_ADLSTAT_HLS2_MASK        1024U
  #define ADCB_ADLSTAT_HLS3_MASK        2048U
  #define ADCB_ADLSTAT_HLS4_MASK        4096U
  #define ADCB_ADLSTAT_HLS5_MASK        8192U
  #define ADCB_ADLSTAT_HLS6_MASK        16384U
  #define ADCB_ADLSTAT_HLS7_MASK        32768U
  #define ADCB_ADLSTAT_LLS_MASK         255U
  #define ADCB_ADLSTAT_LLS_BITNUM       0U
  #define ADCB_ADLSTAT_HLS_MASK         65280U
  #define ADCB_ADLSTAT_HLS_BITNUM       8U
  #define ADCB_ADLSTAT                  *((volatile word *)0x000012C7)


  /*** ADCB_ADZCSTAT - ADCB Zero Crossing Status Register; 0x000012C8 ***/
  union {
    word Word;
  } ADCB_ADZCSTAT_STR;
  
  #define ADCB_ADZCSTAT_ZCS0_MASK       1U
  #define ADCB_ADZCSTAT_ZCS1_MASK       2U
  #define ADCB_ADZCSTAT_ZCS2_MASK       4U
  #define ADCB_ADZCSTAT_ZCS3_MASK       8U
  #define ADCB_ADZCSTAT_ZCS4_MASK       16U
  #define ADCB_ADZCSTAT_ZCS5_MASK       32U
  #define ADCB_ADZCSTAT_ZCS6_MASK       64U
  #define ADCB_ADZCSTAT_ZCS7_MASK       128U
  #define ADCB_ADZCSTAT_ZCS_MASK        255U
  #define ADCB_ADZCSTAT_ZCS_BITNUM      0U
  #define ADCB_ADZCSTAT                 *((volatile word *)0x000012C8)


  /*** ADCB_ADRSLT0 - ADCB Result Register 0; 0x000012C9 ***/
  union {
    word Word;
  } ADCB_ADRSLT0_STR;
  
  #define ADCB_ADRSLT0_RSLT0_MASK       8U
  #define ADCB_ADRSLT0_RSLT1_MASK       16U
  #define ADCB_ADRSLT0_RSLT2_MASK       32U
  #define ADCB_ADRSLT0_RSLT3_MASK       64U
  #define ADCB_ADRSLT0_RSLT4_MASK       128U
  #define ADCB_ADRSLT0_RSLT5_MASK       256U
  #define ADCB_ADRSLT0_RSLT6_MASK       512U
  #define ADCB_ADRSLT0_RSLT7_MASK       1024U
  #define ADCB_ADRSLT0_RSLT8_MASK       2048U
  #define ADCB_ADRSLT0_RSLT9_MASK       4096U
  #define ADCB_ADRSLT0_RSLT10_MASK      8192U
  #define ADCB_ADRSLT0_RSLT11_MASK      16384U
  #define ADCB_ADRSLT0_SEXT_MASK        32768U
  #define ADCB_ADRSLT0_RSLT_MASK        32760U
  #define ADCB_ADRSLT0_RSLT_BITNUM      3U
  #define ADCB_ADRSLT0                  *((volatile word *)0x000012C9)


  /*** ADCB_ADRSLT1 - ADCB Result Register 1; 0x000012CA ***/
  union {
    word Word;
  } ADCB_ADRSLT1_STR;
  
  #define ADCB_ADRSLT1_RSLT0_MASK       8U
  #define ADCB_ADRSLT1_RSLT1_MASK       16U
  #define ADCB_ADRSLT1_RSLT2_MASK       32U
  #define ADCB_ADRSLT1_RSLT3_MASK       64U
  #define ADCB_ADRSLT1_RSLT4_MASK       128U
  #define ADCB_ADRSLT1_RSLT5_MASK       256U
  #define ADCB_ADRSLT1_RSLT6_MASK       512U
  #define ADCB_ADRSLT1_RSLT7_MASK       1024U
  #define ADCB_ADRSLT1_RSLT8_MASK       2048U
  #define ADCB_ADRSLT1_RSLT9_MASK       4096U
  #define ADCB_ADRSLT1_RSLT10_MASK      8192U
  #define ADCB_ADRSLT1_RSLT11_MASK      16384U
  #define ADCB_ADRSLT1_SEXT_MASK        32768U
  #define ADCB_ADRSLT1_RSLT_MASK        32760U
  #define ADCB_ADRSLT1_RSLT_BITNUM      3U
  #define ADCB_ADRSLT1                  *((volatile word *)0x000012CA)


  /*** ADCB_ADRSLT2 - ADCB Result Register 2; 0x000012CB ***/
  union {
    word Word;
  } ADCB_ADRSLT2_STR;
  
  #define ADCB_ADRSLT2_RSLT0_MASK       8U
  #define ADCB_ADRSLT2_RSLT1_MASK       16U
  #define ADCB_ADRSLT2_RSLT2_MASK       32U
  #define ADCB_ADRSLT2_RSLT3_MASK       64U
  #define ADCB_ADRSLT2_RSLT4_MASK       128U
  #define ADCB_ADRSLT2_RSLT5_MASK       256U
  #define ADCB_ADRSLT2_RSLT6_MASK       512U
  #define ADCB_ADRSLT2_RSLT7_MASK       1024U
  #define ADCB_ADRSLT2_RSLT8_MASK       2048U
  #define ADCB_ADRSLT2_RSLT9_MASK       4096U
  #define ADCB_ADRSLT2_RSLT10_MASK      8192U
  #define ADCB_ADRSLT2_RSLT11_MASK      16384U
  #define ADCB_ADRSLT2_SEXT_MASK        32768U
  #define ADCB_ADRSLT2_RSLT_MASK        32760U
  #define ADCB_ADRSLT2_RSLT_BITNUM      3U
  #define ADCB_ADRSLT2                  *((volatile word *)0x000012CB)


  /*** ADCB_ADRSLT3 - ADCB Result Register 3; 0x000012CC ***/
  union {
    word Word;
  } ADCB_ADRSLT3_STR;
  
  #define ADCB_ADRSLT3_RSLT0_MASK       8U
  #define ADCB_ADRSLT3_RSLT1_MASK       16U
  #define ADCB_ADRSLT3_RSLT2_MASK       32U
  #define ADCB_ADRSLT3_RSLT3_MASK       64U
  #define ADCB_ADRSLT3_RSLT4_MASK       128U
  #define ADCB_ADRSLT3_RSLT5_MASK       256U
  #define ADCB_ADRSLT3_RSLT6_MASK       512U
  #define ADCB_ADRSLT3_RSLT7_MASK       1024U
  #define ADCB_ADRSLT3_RSLT8_MASK       2048U
  #define ADCB_ADRSLT3_RSLT9_MASK       4096U
  #define ADCB_ADRSLT3_RSLT10_MASK      8192U
  #define ADCB_ADRSLT3_RSLT11_MASK      16384U
  #define ADCB_ADRSLT3_SEXT_MASK        32768U
  #define ADCB_ADRSLT3_RSLT_MASK        32760U
  #define ADCB_ADRSLT3_RSLT_BITNUM      3U
  #define ADCB_ADRSLT3                  *((volatile word *)0x000012CC)


  /*** ADCB_ADRSLT4 - ADCB Result Register 4; 0x000012CD ***/
  union {
    word Word;
  } ADCB_ADRSLT4_STR;
  
  #define ADCB_ADRSLT4_RSLT0_MASK       8U
  #define ADCB_ADRSLT4_RSLT1_MASK       16U
  #define ADCB_ADRSLT4_RSLT2_MASK       32U
  #define ADCB_ADRSLT4_RSLT3_MASK       64U
  #define ADCB_ADRSLT4_RSLT4_MASK       128U
  #define ADCB_ADRSLT4_RSLT5_MASK       256U
  #define ADCB_ADRSLT4_RSLT6_MASK       512U
  #define ADCB_ADRSLT4_RSLT7_MASK       1024U
  #define ADCB_ADRSLT4_RSLT8_MASK       2048U
  #define ADCB_ADRSLT4_RSLT9_MASK       4096U
  #define ADCB_ADRSLT4_RSLT10_MASK      8192U
  #define ADCB_ADRSLT4_RSLT11_MASK      16384U
  #define ADCB_ADRSLT4_SEXT_MASK        32768U
  #define ADCB_ADRSLT4_RSLT_MASK        32760U
  #define ADCB_ADRSLT4_RSLT_BITNUM      3U
  #define ADCB_ADRSLT4                  *((volatile word *)0x000012CD)


  /*** ADCB_ADRSLT5 - ADCB Result Register 5; 0x000012CE ***/
  union {
    word Word;
  } ADCB_ADRSLT5_STR;
  
  #define ADCB_ADRSLT5_RSLT0_MASK       8U
  #define ADCB_ADRSLT5_RSLT1_MASK       16U
  #define ADCB_ADRSLT5_RSLT2_MASK       32U
  #define ADCB_ADRSLT5_RSLT3_MASK       64U
  #define ADCB_ADRSLT5_RSLT4_MASK       128U
  #define ADCB_ADRSLT5_RSLT5_MASK       256U
  #define ADCB_ADRSLT5_RSLT6_MASK       512U
  #define ADCB_ADRSLT5_RSLT7_MASK       1024U
  #define ADCB_ADRSLT5_RSLT8_MASK       2048U
  #define ADCB_ADRSLT5_RSLT9_MASK       4096U
  #define ADCB_ADRSLT5_RSLT10_MASK      8192U
  #define ADCB_ADRSLT5_RSLT11_MASK      16384U
  #define ADCB_ADRSLT5_SEXT_MASK        32768U
  #define ADCB_ADRSLT5_RSLT_MASK        32760U
  #define ADCB_ADRSLT5_RSLT_BITNUM      3U
  #define ADCB_ADRSLT5                  *((volatile word *)0x000012CE)


  /*** ADCB_ADRSLT6 - ADCB Result Register 6; 0x000012CF ***/
  union {
    word Word;
  } ADCB_ADRSLT6_STR;
  
  #define ADCB_ADRSLT6_RSLT0_MASK       8U
  #define ADCB_ADRSLT6_RSLT1_MASK       16U
  #define ADCB_ADRSLT6_RSLT2_MASK       32U
  #define ADCB_ADRSLT6_RSLT3_MASK       64U
  #define ADCB_ADRSLT6_RSLT4_MASK       128U
  #define ADCB_ADRSLT6_RSLT5_MASK       256U
  #define ADCB_ADRSLT6_RSLT6_MASK       512U
  #define ADCB_ADRSLT6_RSLT7_MASK       1024U
  #define ADCB_ADRSLT6_RSLT8_MASK       2048U
  #define ADCB_ADRSLT6_RSLT9_MASK       4096U
  #define ADCB_ADRSLT6_RSLT10_MASK      8192U
  #define ADCB_ADRSLT6_RSLT11_MASK      16384U
  #define ADCB_ADRSLT6_SEXT_MASK        32768U
  #define ADCB_ADRSLT6_RSLT_MASK        32760U
  #define ADCB_ADRSLT6_RSLT_BITNUM      3U
  #define ADCB_ADRSLT6                  *((volatile word *)0x000012CF)


  /*** ADCB_ADRSLT7 - ADCB Result Register 7; 0x000012D0 ***/
  union {
    word Word;
  } ADCB_ADRSLT7_STR;
  
  #define ADCB_ADRSLT7_RSLT0_MASK       8U
  #define ADCB_ADRSLT7_RSLT1_MASK       16U
  #define ADCB_ADRSLT7_RSLT2_MASK       32U
  #define ADCB_ADRSLT7_RSLT3_MASK       64U
  #define ADCB_ADRSLT7_RSLT4_MASK       128U
  #define ADCB_ADRSLT7_RSLT5_MASK       256U
  #define ADCB_ADRSLT7_RSLT6_MASK       512U
  #define ADCB_ADRSLT7_RSLT7_MASK       1024U
  #define ADCB_ADRSLT7_RSLT8_MASK       2048U
  #define ADCB_ADRSLT7_RSLT9_MASK       4096U
  #define ADCB_ADRSLT7_RSLT10_MASK      8192U
  #define ADCB_ADRSLT7_RSLT11_MASK      16384U
  #define ADCB_ADRSLT7_SEXT_MASK        32768U
  #define ADCB_ADRSLT7_RSLT_MASK        32760U
  #define ADCB_ADRSLT7_RSLT_BITNUM      3U
  #define ADCB_ADRSLT7                  *((volatile word *)0x000012D0)


  /*** ADCB_ADLLMT0 - ADCB Low Limit Register 0; 0x000012D1 ***/
  union {
    word Word;
  } ADCB_ADLLMT0_STR;
  
  #define ADCB_ADLLMT0_LLMT0_MASK       8U
  #define ADCB_ADLLMT0_LLMT1_MASK       16U
  #define ADCB_ADLLMT0_LLMT2_MASK       32U
  #define ADCB_ADLLMT0_LLMT3_MASK       64U
  #define ADCB_ADLLMT0_LLMT4_MASK       128U
  #define ADCB_ADLLMT0_LLMT5_MASK       256U
  #define ADCB_ADLLMT0_LLMT6_MASK       512U
  #define ADCB_ADLLMT0_LLMT7_MASK       1024U
  #define ADCB_ADLLMT0_LLMT8_MASK       2048U
  #define ADCB_ADLLMT0_LLMT9_MASK       4096U
  #define ADCB_ADLLMT0_LLMT10_MASK      8192U
  #define ADCB_ADLLMT0_LLMT11_MASK      16384U
  #define ADCB_ADLLMT0_LLMT_MASK        32760U
  #define ADCB_ADLLMT0_LLMT_BITNUM      3U
  #define ADCB_ADLLMT0                  *((volatile word *)0x000012D1)


  /*** ADCB_ADLLMT1 - ADCB Low Limit Register 1; 0x000012D2 ***/
  union {
    word Word;
  } ADCB_ADLLMT1_STR;
  
  #define ADCB_ADLLMT1_LLMT0_MASK       8U
  #define ADCB_ADLLMT1_LLMT1_MASK       16U
  #define ADCB_ADLLMT1_LLMT2_MASK       32U
  #define ADCB_ADLLMT1_LLMT3_MASK       64U
  #define ADCB_ADLLMT1_LLMT4_MASK       128U
  #define ADCB_ADLLMT1_LLMT5_MASK       256U
  #define ADCB_ADLLMT1_LLMT6_MASK       512U
  #define ADCB_ADLLMT1_LLMT7_MASK       1024U
  #define ADCB_ADLLMT1_LLMT8_MASK       2048U
  #define ADCB_ADLLMT1_LLMT9_MASK       4096U
  #define ADCB_ADLLMT1_LLMT10_MASK      8192U
  #define ADCB_ADLLMT1_LLMT11_MASK      16384U
  #define ADCB_ADLLMT1_LLMT_MASK        32760U
  #define ADCB_ADLLMT1_LLMT_BITNUM      3U
  #define ADCB_ADLLMT1                  *((volatile word *)0x000012D2)


  /*** ADCB_ADLLMT2 - ADCB Low Limit Register 2; 0x000012D3 ***/
  union {
    word Word;
  } ADCB_ADLLMT2_STR;
  
  #define ADCB_ADLLMT2_LLMT0_MASK       8U
  #define ADCB_ADLLMT2_LLMT1_MASK       16U
  #define ADCB_ADLLMT2_LLMT2_MASK       32U
  #define ADCB_ADLLMT2_LLMT3_MASK       64U
  #define ADCB_ADLLMT2_LLMT4_MASK       128U
  #define ADCB_ADLLMT2_LLMT5_MASK       256U
  #define ADCB_ADLLMT2_LLMT6_MASK       512U
  #define ADCB_ADLLMT2_LLMT7_MASK       1024U
  #define ADCB_ADLLMT2_LLMT8_MASK       2048U
  #define ADCB_ADLLMT2_LLMT9_MASK       4096U
  #define ADCB_ADLLMT2_LLMT10_MASK      8192U
  #define ADCB_ADLLMT2_LLMT11_MASK      16384U
  #define ADCB_ADLLMT2_LLMT_MASK        32760U
  #define ADCB_ADLLMT2_LLMT_BITNUM      3U
  #define ADCB_ADLLMT2                  *((volatile word *)0x000012D3)


  /*** ADCB_ADLLMT3 - ADCB Low Limit Register 3; 0x000012D4 ***/
  union {
    word Word;
  } ADCB_ADLLMT3_STR;
  
  #define ADCB_ADLLMT3_LLMT0_MASK       8U
  #define ADCB_ADLLMT3_LLMT1_MASK       16U
  #define ADCB_ADLLMT3_LLMT2_MASK       32U
  #define ADCB_ADLLMT3_LLMT3_MASK       64U
  #define ADCB_ADLLMT3_LLMT4_MASK       128U
  #define ADCB_ADLLMT3_LLMT5_MASK       256U
  #define ADCB_ADLLMT3_LLMT6_MASK       512U
  #define ADCB_ADLLMT3_LLMT7_MASK       1024U
  #define ADCB_ADLLMT3_LLMT8_MASK       2048U
  #define ADCB_ADLLMT3_LLMT9_MASK       4096U
  #define ADCB_ADLLMT3_LLMT10_MASK      8192U
  #define ADCB_ADLLMT3_LLMT11_MASK      16384U
  #define ADCB_ADLLMT3_LLMT_MASK        32760U
  #define ADCB_ADLLMT3_LLMT_BITNUM      3U
  #define ADCB_ADLLMT3                  *((volatile word *)0x000012D4)


  /*** ADCB_ADLLMT4 - ADCB Low Limit Register 4; 0x000012D5 ***/
  union {
    word Word;
  } ADCB_ADLLMT4_STR;
  
  #define ADCB_ADLLMT4_LLMT0_MASK       8U
  #define ADCB_ADLLMT4_LLMT1_MASK       16U
  #define ADCB_ADLLMT4_LLMT2_MASK       32U
  #define ADCB_ADLLMT4_LLMT3_MASK       64U
  #define ADCB_ADLLMT4_LLMT4_MASK       128U
  #define ADCB_ADLLMT4_LLMT5_MASK       256U
  #define ADCB_ADLLMT4_LLMT6_MASK       512U
  #define ADCB_ADLLMT4_LLMT7_MASK       1024U
  #define ADCB_ADLLMT4_LLMT8_MASK       2048U
  #define ADCB_ADLLMT4_LLMT9_MASK       4096U
  #define ADCB_ADLLMT4_LLMT10_MASK      8192U
  #define ADCB_ADLLMT4_LLMT11_MASK      16384U
  #define ADCB_ADLLMT4_LLMT_MASK        32760U
  #define ADCB_ADLLMT4_LLMT_BITNUM      3U
  #define ADCB_ADLLMT4                  *((volatile word *)0x000012D5)


  /*** ADCB_ADLLMT5 - ADCB Low Limit Register 5; 0x000012D6 ***/
  union {
    word Word;
  } ADCB_ADLLMT5_STR;
  
  #define ADCB_ADLLMT5_LLMT0_MASK       8U
  #define ADCB_ADLLMT5_LLMT1_MASK       16U
  #define ADCB_ADLLMT5_LLMT2_MASK       32U
  #define ADCB_ADLLMT5_LLMT3_MASK       64U
  #define ADCB_ADLLMT5_LLMT4_MASK       128U
  #define ADCB_ADLLMT5_LLMT5_MASK       256U
  #define ADCB_ADLLMT5_LLMT6_MASK       512U
  #define ADCB_ADLLMT5_LLMT7_MASK       1024U
  #define ADCB_ADLLMT5_LLMT8_MASK       2048U
  #define ADCB_ADLLMT5_LLMT9_MASK       4096U
  #define ADCB_ADLLMT5_LLMT10_MASK      8192U
  #define ADCB_ADLLMT5_LLMT11_MASK      16384U
  #define ADCB_ADLLMT5_LLMT_MASK        32760U
  #define ADCB_ADLLMT5_LLMT_BITNUM      3U
  #define ADCB_ADLLMT5                  *((volatile word *)0x000012D6)


  /*** ADCB_ADLLMT6 - ADCB Low Limit Register 6; 0x000012D7 ***/
  union {
    word Word;
  } ADCB_ADLLMT6_STR;
  
  #define ADCB_ADLLMT6_LLMT0_MASK       8U
  #define ADCB_ADLLMT6_LLMT1_MASK       16U
  #define ADCB_ADLLMT6_LLMT2_MASK       32U
  #define ADCB_ADLLMT6_LLMT3_MASK       64U
  #define ADCB_ADLLMT6_LLMT4_MASK       128U
  #define ADCB_ADLLMT6_LLMT5_MASK       256U
  #define ADCB_ADLLMT6_LLMT6_MASK       512U
  #define ADCB_ADLLMT6_LLMT7_MASK       1024U
  #define ADCB_ADLLMT6_LLMT8_MASK       2048U
  #define ADCB_ADLLMT6_LLMT9_MASK       4096U
  #define ADCB_ADLLMT6_LLMT10_MASK      8192U
  #define ADCB_ADLLMT6_LLMT11_MASK      16384U
  #define ADCB_ADLLMT6_LLMT_MASK        32760U
  #define ADCB_ADLLMT6_LLMT_BITNUM      3U
  #define ADCB_ADLLMT6                  *((volatile word *)0x000012D7)


  /*** ADCB_ADLLMT7 - ADCB Low Limit Register 7; 0x000012D8 ***/
  union {
    word Word;
  } ADCB_ADLLMT7_STR;
  
  #define ADCB_ADLLMT7_LLMT0_MASK       8U
  #define ADCB_ADLLMT7_LLMT1_MASK       16U
  #define ADCB_ADLLMT7_LLMT2_MASK       32U
  #define ADCB_ADLLMT7_LLMT3_MASK       64U
  #define ADCB_ADLLMT7_LLMT4_MASK       128U
  #define ADCB_ADLLMT7_LLMT5_MASK       256U
  #define ADCB_ADLLMT7_LLMT6_MASK       512U
  #define ADCB_ADLLMT7_LLMT7_MASK       1024U
  #define ADCB_ADLLMT7_LLMT8_MASK       2048U
  #define ADCB_ADLLMT7_LLMT9_MASK       4096U
  #define ADCB_ADLLMT7_LLMT10_MASK      8192U
  #define ADCB_ADLLMT7_LLMT11_MASK      16384U
  #define ADCB_ADLLMT7_LLMT_MASK        32760U
  #define ADCB_ADLLMT7_LLMT_BITNUM      3U
  #define ADCB_ADLLMT7                  *((volatile word *)0x000012D8)


  /*** ADCB_ADHLMT0 - ADCB High Limit Register 0; 0x000012D9 ***/
  union {
    word Word;
  } ADCB_ADHLMT0_STR;
  
  #define ADCB_ADHLMT0_HLMT0_MASK       8U
  #define ADCB_ADHLMT0_HLMT1_MASK       16U
  #define ADCB_ADHLMT0_HLMT2_MASK       32U
  #define ADCB_ADHLMT0_HLMT3_MASK       64U
  #define ADCB_ADHLMT0_HLMT4_MASK       128U
  #define ADCB_ADHLMT0_HLMT5_MASK       256U
  #define ADCB_ADHLMT0_HLMT6_MASK       512U
  #define ADCB_ADHLMT0_HLMT7_MASK       1024U
  #define ADCB_ADHLMT0_HLMT8_MASK       2048U
  #define ADCB_ADHLMT0_HLMT9_MASK       4096U
  #define ADCB_ADHLMT0_HLMT10_MASK      8192U
  #define ADCB_ADHLMT0_HLMT11_MASK      16384U
  #define ADCB_ADHLMT0_HLMT_MASK        32760U
  #define ADCB_ADHLMT0_HLMT_BITNUM      3U
  #define ADCB_ADHLMT0                  *((volatile word *)0x000012D9)


  /*** ADCB_ADHLMT1 - ADCB High Limit Register 1; 0x000012DA ***/
  union {
    word Word;
  } ADCB_ADHLMT1_STR;
  
  #define ADCB_ADHLMT1_HLMT0_MASK       8U
  #define ADCB_ADHLMT1_HLMT1_MASK       16U
  #define ADCB_ADHLMT1_HLMT2_MASK       32U
  #define ADCB_ADHLMT1_HLMT3_MASK       64U
  #define ADCB_ADHLMT1_HLMT4_MASK       128U
  #define ADCB_ADHLMT1_HLMT5_MASK       256U
  #define ADCB_ADHLMT1_HLMT6_MASK       512U
  #define ADCB_ADHLMT1_HLMT7_MASK       1024U
  #define ADCB_ADHLMT1_HLMT8_MASK       2048U
  #define ADCB_ADHLMT1_HLMT9_MASK       4096U
  #define ADCB_ADHLMT1_HLMT10_MASK      8192U
  #define ADCB_ADHLMT1_HLMT11_MASK      16384U
  #define ADCB_ADHLMT1_HLMT_MASK        32760U
  #define ADCB_ADHLMT1_HLMT_BITNUM      3U
  #define ADCB_ADHLMT1                  *((volatile word *)0x000012DA)


  /*** ADCB_ADHLMT2 - ADCB High Limit Register 2; 0x000012DB ***/
  union {
    word Word;
  } ADCB_ADHLMT2_STR;
  
  #define ADCB_ADHLMT2_HLMT0_MASK       8U
  #define ADCB_ADHLMT2_HLMT1_MASK       16U
  #define ADCB_ADHLMT2_HLMT2_MASK       32U
  #define ADCB_ADHLMT2_HLMT3_MASK       64U
  #define ADCB_ADHLMT2_HLMT4_MASK       128U
  #define ADCB_ADHLMT2_HLMT5_MASK       256U
  #define ADCB_ADHLMT2_HLMT6_MASK       512U
  #define ADCB_ADHLMT2_HLMT7_MASK       1024U
  #define ADCB_ADHLMT2_HLMT8_MASK       2048U
  #define ADCB_ADHLMT2_HLMT9_MASK       4096U
  #define ADCB_ADHLMT2_HLMT10_MASK      8192U
  #define ADCB_ADHLMT2_HLMT11_MASK      16384U
  #define ADCB_ADHLMT2_HLMT_MASK        32760U
  #define ADCB_ADHLMT2_HLMT_BITNUM      3U
  #define ADCB_ADHLMT2                  *((volatile word *)0x000012DB)


  /*** ADCB_ADHLMT3 - ADCB High Limit Register 3; 0x000012DC ***/
  union {
    word Word;
  } ADCB_ADHLMT3_STR;
  
  #define ADCB_ADHLMT3_HLMT0_MASK       8U
  #define ADCB_ADHLMT3_HLMT1_MASK       16U
  #define ADCB_ADHLMT3_HLMT2_MASK       32U
  #define ADCB_ADHLMT3_HLMT3_MASK       64U
  #define ADCB_ADHLMT3_HLMT4_MASK       128U
  #define ADCB_ADHLMT3_HLMT5_MASK       256U
  #define ADCB_ADHLMT3_HLMT6_MASK       512U
  #define ADCB_ADHLMT3_HLMT7_MASK       1024U
  #define ADCB_ADHLMT3_HLMT8_MASK       2048U
  #define ADCB_ADHLMT3_HLMT9_MASK       4096U
  #define ADCB_ADHLMT3_HLMT10_MASK      8192U
  #define ADCB_ADHLMT3_HLMT11_MASK      16384U
  #define ADCB_ADHLMT3_HLMT_MASK        32760U
  #define ADCB_ADHLMT3_HLMT_BITNUM      3U
  #define ADCB_ADHLMT3                  *((volatile word *)0x000012DC)


  /*** ADCB_ADHLMT4 - ADCB High Limit Register 4; 0x000012DD ***/
  union {
    word Word;
  } ADCB_ADHLMT4_STR;
  
  #define ADCB_ADHLMT4_HLMT0_MASK       8U
  #define ADCB_ADHLMT4_HLMT1_MASK       16U
  #define ADCB_ADHLMT4_HLMT2_MASK       32U
  #define ADCB_ADHLMT4_HLMT3_MASK       64U
  #define ADCB_ADHLMT4_HLMT4_MASK       128U
  #define ADCB_ADHLMT4_HLMT5_MASK       256U
  #define ADCB_ADHLMT4_HLMT6_MASK       512U
  #define ADCB_ADHLMT4_HLMT7_MASK       1024U
  #define ADCB_ADHLMT4_HLMT8_MASK       2048U
  #define ADCB_ADHLMT4_HLMT9_MASK       4096U
  #define ADCB_ADHLMT4_HLMT10_MASK      8192U
  #define ADCB_ADHLMT4_HLMT11_MASK      16384U
  #define ADCB_ADHLMT4_HLMT_MASK        32760U
  #define ADCB_ADHLMT4_HLMT_BITNUM      3U
  #define ADCB_ADHLMT4                  *((volatile word *)0x000012DD)


  /*** ADCB_ADHLMT5 - ADCB High Limit Register 5; 0x000012DE ***/
  union {
    word Word;
  } ADCB_ADHLMT5_STR;
  
  #define ADCB_ADHLMT5_HLMT0_MASK       8U
  #define ADCB_ADHLMT5_HLMT1_MASK       16U
  #define ADCB_ADHLMT5_HLMT2_MASK       32U
  #define ADCB_ADHLMT5_HLMT3_MASK       64U
  #define ADCB_ADHLMT5_HLMT4_MASK       128U
  #define ADCB_ADHLMT5_HLMT5_MASK       256U
  #define ADCB_ADHLMT5_HLMT6_MASK       512U
  #define ADCB_ADHLMT5_HLMT7_MASK       1024U
  #define ADCB_ADHLMT5_HLMT8_MASK       2048U
  #define ADCB_ADHLMT5_HLMT9_MASK       4096U
  #define ADCB_ADHLMT5_HLMT10_MASK      8192U
  #define ADCB_ADHLMT5_HLMT11_MASK      16384U
  #define ADCB_ADHLMT5_HLMT_MASK        32760U
  #define ADCB_ADHLMT5_HLMT_BITNUM      3U
  #define ADCB_ADHLMT5                  *((volatile word *)0x000012DE)


  /*** ADCB_ADHLMT6 - ADCB High Limit Register 6; 0x000012DF ***/
  union {
    word Word;
  } ADCB_ADHLMT6_STR;
  
  #define ADCB_ADHLMT6_HLMT0_MASK       8U
  #define ADCB_ADHLMT6_HLMT1_MASK       16U
  #define ADCB_ADHLMT6_HLMT2_MASK       32U
  #define ADCB_ADHLMT6_HLMT3_MASK       64U
  #define ADCB_ADHLMT6_HLMT4_MASK       128U
  #define ADCB_ADHLMT6_HLMT5_MASK       256U
  #define ADCB_ADHLMT6_HLMT6_MASK       512U
  #define ADCB_ADHLMT6_HLMT7_MASK       1024U
  #define ADCB_ADHLMT6_HLMT8_MASK       2048U
  #define ADCB_ADHLMT6_HLMT9_MASK       4096U
  #define ADCB_ADHLMT6_HLMT10_MASK      8192U
  #define ADCB_ADHLMT6_HLMT11_MASK      16384U
  #define ADCB_ADHLMT6_HLMT_MASK        32760U
  #define ADCB_ADHLMT6_HLMT_BITNUM      3U
  #define ADCB_ADHLMT6                  *((volatile word *)0x000012DF)


  /*** ADCB_ADHLMT7 - ADCB High Limit Register 7; 0x000012E0 ***/
  union {
    word Word;
  } ADCB_ADHLMT7_STR;
  
  #define ADCB_ADHLMT7_HLMT0_MASK       8U
  #define ADCB_ADHLMT7_HLMT1_MASK       16U
  #define ADCB_ADHLMT7_HLMT2_MASK       32U
  #define ADCB_ADHLMT7_HLMT3_MASK       64U
  #define ADCB_ADHLMT7_HLMT4_MASK       128U
  #define ADCB_ADHLMT7_HLMT5_MASK       256U
  #define ADCB_ADHLMT7_HLMT6_MASK       512U
  #define ADCB_ADHLMT7_HLMT7_MASK       1024U
  #define ADCB_ADHLMT7_HLMT8_MASK       2048U
  #define ADCB_ADHLMT7_HLMT9_MASK       4096U
  #define ADCB_ADHLMT7_HLMT10_MASK      8192U
  #define ADCB_ADHLMT7_HLMT11_MASK      16384U
  #define ADCB_ADHLMT7_HLMT_MASK        32760U
  #define ADCB_ADHLMT7_HLMT_BITNUM      3U
  #define ADCB_ADHLMT7                  *((volatile word *)0x000012E0)


  /*** ADCB_ADOFS0 - ADCB Offset Register 0; 0x000012E1 ***/
  union {
    word Word;
  } ADCB_ADOFS0_STR;
  
  #define ADCB_ADOFS0_OFFSET0_MASK      8U
  #define ADCB_ADOFS0_OFFSET1_MASK      16U
  #define ADCB_ADOFS0_OFFSET2_MASK      32U
  #define ADCB_ADOFS0_OFFSET3_MASK      64U
  #define ADCB_ADOFS0_OFFSET4_MASK      128U
  #define ADCB_ADOFS0_OFFSET5_MASK      256U
  #define ADCB_ADOFS0_OFFSET6_MASK      512U
  #define ADCB_ADOFS0_OFFSET7_MASK      1024U
  #define ADCB_ADOFS0_OFFSET8_MASK      2048U
  #define ADCB_ADOFS0_OFFSET9_MASK      4096U
  #define ADCB_ADOFS0_OFFSET10_MASK     8192U
  #define ADCB_ADOFS0_OFFSET11_MASK     16384U
  #define ADCB_ADOFS0_OFFSET_MASK       32760U
  #define ADCB_ADOFS0_OFFSET_BITNUM     3U
  #define ADCB_ADOFS0                   *((volatile word *)0x000012E1)


  /*** ADCB_ADOFS1 - ADCB Offset Register 1; 0x000012E2 ***/
  union {
    word Word;
  } ADCB_ADOFS1_STR;
  
  #define ADCB_ADOFS1_OFFSET0_MASK      8U
  #define ADCB_ADOFS1_OFFSET1_MASK      16U
  #define ADCB_ADOFS1_OFFSET2_MASK      32U
  #define ADCB_ADOFS1_OFFSET3_MASK      64U
  #define ADCB_ADOFS1_OFFSET4_MASK      128U
  #define ADCB_ADOFS1_OFFSET5_MASK      256U
  #define ADCB_ADOFS1_OFFSET6_MASK      512U
  #define ADCB_ADOFS1_OFFSET7_MASK      1024U
  #define ADCB_ADOFS1_OFFSET8_MASK      2048U
  #define ADCB_ADOFS1_OFFSET9_MASK      4096U
  #define ADCB_ADOFS1_OFFSET10_MASK     8192U
  #define ADCB_ADOFS1_OFFSET11_MASK     16384U
  #define ADCB_ADOFS1_OFFSET_MASK       32760U
  #define ADCB_ADOFS1_OFFSET_BITNUM     3U
  #define ADCB_ADOFS1                   *((volatile word *)0x000012E2)


  /*** ADCB_ADOFS2 - ADCB Offset Register 2; 0x000012E3 ***/
  union {
    word Word;
  } ADCB_ADOFS2_STR;
  
  #define ADCB_ADOFS2_OFFSET0_MASK      8U
  #define ADCB_ADOFS2_OFFSET1_MASK      16U
  #define ADCB_ADOFS2_OFFSET2_MASK      32U
  #define ADCB_ADOFS2_OFFSET3_MASK      64U
  #define ADCB_ADOFS2_OFFSET4_MASK      128U
  #define ADCB_ADOFS2_OFFSET5_MASK      256U
  #define ADCB_ADOFS2_OFFSET6_MASK      512U
  #define ADCB_ADOFS2_OFFSET7_MASK      1024U
  #define ADCB_ADOFS2_OFFSET8_MASK      2048U
  #define ADCB_ADOFS2_OFFSET9_MASK      4096U
  #define ADCB_ADOFS2_OFFSET10_MASK     8192U
  #define ADCB_ADOFS2_OFFSET11_MASK     16384U
  #define ADCB_ADOFS2_OFFSET_MASK       32760U
  #define ADCB_ADOFS2_OFFSET_BITNUM     3U
  #define ADCB_ADOFS2                   *((volatile word *)0x000012E3)


  /*** ADCB_ADOFS3 - ADCB Offset Register 3; 0x000012E4 ***/
  union {
    word Word;
  } ADCB_ADOFS3_STR;
  
  #define ADCB_ADOFS3_OFFSET0_MASK      8U
  #define ADCB_ADOFS3_OFFSET1_MASK      16U
  #define ADCB_ADOFS3_OFFSET2_MASK      32U
  #define ADCB_ADOFS3_OFFSET3_MASK      64U
  #define ADCB_ADOFS3_OFFSET4_MASK      128U
  #define ADCB_ADOFS3_OFFSET5_MASK      256U
  #define ADCB_ADOFS3_OFFSET6_MASK      512U
  #define ADCB_ADOFS3_OFFSET7_MASK      1024U
  #define ADCB_ADOFS3_OFFSET8_MASK      2048U
  #define ADCB_ADOFS3_OFFSET9_MASK      4096U
  #define ADCB_ADOFS3_OFFSET10_MASK     8192U
  #define ADCB_ADOFS3_OFFSET11_MASK     16384U
  #define ADCB_ADOFS3_OFFSET_MASK       32760U
  #define ADCB_ADOFS3_OFFSET_BITNUM     3U
  #define ADCB_ADOFS3                   *((volatile word *)0x000012E4)


  /*** ADCB_ADOFS4 - ADCB Offset Register 4; 0x000012E5 ***/
  union {
    word Word;
  } ADCB_ADOFS4_STR;
  
  #define ADCB_ADOFS4_OFFSET0_MASK      8U
  #define ADCB_ADOFS4_OFFSET1_MASK      16U
  #define ADCB_ADOFS4_OFFSET2_MASK      32U
  #define ADCB_ADOFS4_OFFSET3_MASK      64U
  #define ADCB_ADOFS4_OFFSET4_MASK      128U
  #define ADCB_ADOFS4_OFFSET5_MASK      256U
  #define ADCB_ADOFS4_OFFSET6_MASK      512U
  #define ADCB_ADOFS4_OFFSET7_MASK      1024U
  #define ADCB_ADOFS4_OFFSET8_MASK      2048U
  #define ADCB_ADOFS4_OFFSET9_MASK      4096U
  #define ADCB_ADOFS4_OFFSET10_MASK     8192U
  #define ADCB_ADOFS4_OFFSET11_MASK     16384U
  #define ADCB_ADOFS4_OFFSET_MASK       32760U
  #define ADCB_ADOFS4_OFFSET_BITNUM     3U
  #define ADCB_ADOFS4                   *((volatile word *)0x000012E5)


  /*** ADCB_ADOFS5 - ADCB Offset Register 5; 0x000012E6 ***/
  union {
    word Word;
  } ADCB_ADOFS5_STR;
  
  #define ADCB_ADOFS5_OFFSET0_MASK      8U
  #define ADCB_ADOFS5_OFFSET1_MASK      16U
  #define ADCB_ADOFS5_OFFSET2_MASK      32U
  #define ADCB_ADOFS5_OFFSET3_MASK      64U
  #define ADCB_ADOFS5_OFFSET4_MASK      128U
  #define ADCB_ADOFS5_OFFSET5_MASK      256U
  #define ADCB_ADOFS5_OFFSET6_MASK      512U
  #define ADCB_ADOFS5_OFFSET7_MASK      1024U
  #define ADCB_ADOFS5_OFFSET8_MASK      2048U
  #define ADCB_ADOFS5_OFFSET9_MASK      4096U
  #define ADCB_ADOFS5_OFFSET10_MASK     8192U
  #define ADCB_ADOFS5_OFFSET11_MASK     16384U
  #define ADCB_ADOFS5_OFFSET_MASK       32760U
  #define ADCB_ADOFS5_OFFSET_BITNUM     3U
  #define ADCB_ADOFS5                   *((volatile word *)0x000012E6)


  /*** ADCB_ADOFS6 - ADCB Offset Register 6; 0x000012E7 ***/
  union {
    word Word;
  } ADCB_ADOFS6_STR;
  
  #define ADCB_ADOFS6_OFFSET0_MASK      8U
  #define ADCB_ADOFS6_OFFSET1_MASK      16U
  #define ADCB_ADOFS6_OFFSET2_MASK      32U
  #define ADCB_ADOFS6_OFFSET3_MASK      64U
  #define ADCB_ADOFS6_OFFSET4_MASK      128U
  #define ADCB_ADOFS6_OFFSET5_MASK      256U
  #define ADCB_ADOFS6_OFFSET6_MASK      512U
  #define ADCB_ADOFS6_OFFSET7_MASK      1024U
  #define ADCB_ADOFS6_OFFSET8_MASK      2048U
  #define ADCB_ADOFS6_OFFSET9_MASK      4096U
  #define ADCB_ADOFS6_OFFSET10_MASK     8192U
  #define ADCB_ADOFS6_OFFSET11_MASK     16384U
  #define ADCB_ADOFS6_OFFSET_MASK       32760U
  #define ADCB_ADOFS6_OFFSET_BITNUM     3U
  #define ADCB_ADOFS6                   *((volatile word *)0x000012E7)


  /*** ADCB_ADOFS7 - ADCB Offset Register 7; 0x000012E8 ***/
  union {
    word Word;
  } ADCB_ADOFS7_STR;
  
  #define ADCB_ADOFS7_OFFSET0_MASK      8U
  #define ADCB_ADOFS7_OFFSET1_MASK      16U
  #define ADCB_ADOFS7_OFFSET2_MASK      32U
  #define ADCB_ADOFS7_OFFSET3_MASK      64U
  #define ADCB_ADOFS7_OFFSET4_MASK      128U
  #define ADCB_ADOFS7_OFFSET5_MASK      256U
  #define ADCB_ADOFS7_OFFSET6_MASK      512U
  #define ADCB_ADOFS7_OFFSET7_MASK      1024U
  #define ADCB_ADOFS7_OFFSET8_MASK      2048U
  #define ADCB_ADOFS7_OFFSET9_MASK      4096U
  #define ADCB_ADOFS7_OFFSET10_MASK     8192U
  #define ADCB_ADOFS7_OFFSET11_MASK     16384U
  #define ADCB_ADOFS7_OFFSET_MASK       32760U
  #define ADCB_ADOFS7_OFFSET_BITNUM     3U
  #define ADCB_ADOFS7                   *((volatile word *)0x000012E8)


  word Reserved0[23];                  /* Reserved (unused) registers */

} ADCB_PRPH;

/******************************************
*** Peripheral SCI0
*******************************************/
typedef volatile struct {
  /*** SCI0_SCIBR - SCI0 Baud Rate Register; 0x00001300 ***/
  union {
    word Word;
  } SCI0_SCIBR_STR;
  
  #define SCI0_SCIBR_SBR0_MASK          1U
  #define SCI0_SCIBR_SBR1_MASK          2U
  #define SCI0_SCIBR_SBR2_MASK          4U
  #define SCI0_SCIBR_SBR3_MASK          8U
  #define SCI0_SCIBR_SBR4_MASK          16U
  #define SCI0_SCIBR_SBR5_MASK          32U
  #define SCI0_SCIBR_SBR6_MASK          64U
  #define SCI0_SCIBR_SBR7_MASK          128U
  #define SCI0_SCIBR_SBR8_MASK          256U
  #define SCI0_SCIBR_SBR9_MASK          512U
  #define SCI0_SCIBR_SBR10_MASK         1024U
  #define SCI0_SCIBR_SBR11_MASK         2048U
  #define SCI0_SCIBR_SBR12_MASK         4096U
  #define SCI0_SCIBR_SBR_MASK           8191U
  #define SCI0_SCIBR_SBR_BITNUM         0U
  #define SCI0_SCIBR                    *((volatile word *)0x00001300)


  /*** SCI0_SCICR - SCI0 Control Register; 0x00001301 ***/
  union {
    word Word;
  } SCI0_SCICR_STR;
  
  #define SCI0_SCICR_SBK_MASK           1U
  #define SCI0_SCICR_RWU_MASK           2U
  #define SCI0_SCICR_RE_MASK            4U
  #define SCI0_SCICR_TE_MASK            8U
  #define SCI0_SCICR_REIE_MASK          16U
  #define SCI0_SCICR_RIE_MASK           32U
  #define SCI0_SCICR_TIIE_MASK          64U
  #define SCI0_SCICR_TEIE_MASK          128U
  #define SCI0_SCICR_PT_MASK            256U
  #define SCI0_SCICR_PE_MASK            512U
  #define SCI0_SCICR_POL_MASK           1024U
  #define SCI0_SCICR_WAKE_MASK          2048U
  #define SCI0_SCICR_M_MASK             4096U
  #define SCI0_SCICR_RSRC_MASK          8192U
  #define SCI0_SCICR_SWAI_MASK          16384U
  #define SCI0_SCICR_LOOP_MASK          32768U
  #define SCI0_SCICR                    *((volatile word *)0x00001301)


  /*** SCI0_SCISR - SCI0 Status Register; 0x00001302 ***/
  union {
    word Word;
  } SCI0_SCISR_STR;
  
  #define SCI0_SCISR_RAF_MASK           1U
  #define SCI0_SCISR_PF_MASK            256U
  #define SCI0_SCISR_FE_MASK            512U
  #define SCI0_SCISR_NF_MASK            1024U
  #define SCI0_SCISR_OR_MASK            2048U
  #define SCI0_SCISR_RIDLE_MASK         4096U
  #define SCI0_SCISR_RDRF_MASK          8192U
  #define SCI0_SCISR_TIDLE_MASK         16384U
  #define SCI0_SCISR_TDRE_MASK          32768U
  #define SCI0_SCISR                    *((volatile word *)0x00001302)


  /*** SCI0_SCIDR - SCI0 Data Register; 0x00001303 ***/
  union {
    word Word;
  } SCI0_SCIDR_STR;
  
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI0_SCIDR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI0_SCIDR                    *((volatile word *)0x00001303)


  word Reserved0[12];                  /* Reserved (unused) registers */

} SCI0_PRPH;

/******************************************
*** Peripheral SCI1
*******************************************/
typedef volatile struct {
  /*** SCI1_SCIBR - SCI1 Baud Rate Register; 0x00001310 ***/
  union {
    word Word;
  } SCI1_SCIBR_STR;
  
  #define SCI1_SCIBR_SBR0_MASK          1U
  #define SCI1_SCIBR_SBR1_MASK          2U
  #define SCI1_SCIBR_SBR2_MASK          4U
  #define SCI1_SCIBR_SBR3_MASK          8U
  #define SCI1_SCIBR_SBR4_MASK          16U
  #define SCI1_SCIBR_SBR5_MASK          32U
  #define SCI1_SCIBR_SBR6_MASK          64U
  #define SCI1_SCIBR_SBR7_MASK          128U
  #define SCI1_SCIBR_SBR8_MASK          256U
  #define SCI1_SCIBR_SBR9_MASK          512U
  #define SCI1_SCIBR_SBR10_MASK         1024U
  #define SCI1_SCIBR_SBR11_MASK         2048U
  #define SCI1_SCIBR_SBR12_MASK         4096U
  #define SCI1_SCIBR_SBR_MASK           8191U
  #define SCI1_SCIBR_SBR_BITNUM         0U
  #define SCI1_SCIBR                    *((volatile word *)0x00001310)


  /*** SCI1_SCICR - SCI1 Control Register; 0x00001311 ***/
  union {
    word Word;
  } SCI1_SCICR_STR;
  
  #define SCI1_SCICR_SBK_MASK           1U
  #define SCI1_SCICR_RWU_MASK           2U
  #define SCI1_SCICR_RE_MASK            4U
  #define SCI1_SCICR_TE_MASK            8U
  #define SCI1_SCICR_REIE_MASK          16U
  #define SCI1_SCICR_RIE_MASK           32U
  #define SCI1_SCICR_TIIE_MASK          64U
  #define SCI1_SCICR_TEIE_MASK          128U
  #define SCI1_SCICR_PT_MASK            256U
  #define SCI1_SCICR_PE_MASK            512U
  #define SCI1_SCICR_POL_MASK           1024U
  #define SCI1_SCICR_WAKE_MASK          2048U
  #define SCI1_SCICR_M_MASK             4096U
  #define SCI1_SCICR_RSRC_MASK          8192U
  #define SCI1_SCICR_SWAI_MASK          16384U
  #define SCI1_SCICR_LOOP_MASK          32768U
  #define SCI1_SCICR                    *((volatile word *)0x00001311)


  /*** SCI1_SCISR - SCI1 Status Register; 0x00001312 ***/
  union {
    word Word;
  } SCI1_SCISR_STR;
  
  #define SCI1_SCISR_RAF_MASK           1U
  #define SCI1_SCISR_PF_MASK            256U
  #define SCI1_SCISR_FE_MASK            512U
  #define SCI1_SCISR_NF_MASK            1024U
  #define SCI1_SCISR_OR_MASK            2048U
  #define SCI1_SCISR_RIDLE_MASK         4096U
  #define SCI1_SCISR_RDRF_MASK          8192U
  #define SCI1_SCISR_TIDLE_MASK         16384U
  #define SCI1_SCISR_TDRE_MASK          32768U
  #define SCI1_SCISR                    *((volatile word *)0x00001312)


  /*** SCI1_SCIDR - SCI1 Data Register; 0x00001313 ***/
  union {
    word Word;
  } SCI1_SCIDR_STR;
  
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA0_MASK 1U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA1_MASK 2U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA2_MASK 4U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA3_MASK 8U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA4_MASK 16U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA5_MASK 32U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA6_MASK 64U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA7_MASK 128U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA8_MASK 256U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA_MASK 511U
  #define SCI1_SCIDR_RECEIVE_TRANSMIT_DATA_BITNUM 0U
  #define SCI1_SCIDR                    *((volatile word *)0x00001313)


  word Reserved0[12];                  /* Reserved (unused) registers */

} SCI1_PRPH;

/******************************************
*** Peripheral SPI
*******************************************/
typedef volatile struct {
  /*** SPSCR - SPI Status and Control Register; 0x00001320 ***/
  union {
    word Word;
  } SPSCR_STR;
  
  #define SPSCR_SPTIE_MASK              1U
  #define SPSCR_SPE_MASK                2U
  #define SPSCR_CPHA_MASK               4U
  #define SPSCR_CPOL_MASK               8U
  #define SPSCR_SPMSTR_MASK             16U
  #define SPSCR_SPRIE_MASK              32U
  #define SPSCR_SPR0_MASK               64U
  #define SPSCR_SPR1_MASK               128U
  #define SPSCR_MODFEN_MASK             256U
  #define SPSCR_SPTE_MASK               512U
  #define SPSCR_MODF_MASK               1024U
  #define SPSCR_OVRF_MASK               2048U
  #define SPSCR_ERRIE_MASK              4096U
  #define SPSCR_SPRF_MASK               8192U
  #define SPSCR_DSO_MASK                16384U
  #define SPSCR_SPR_MASK                192U
  #define SPSCR_SPR_BITNUM              6U
  #define SPSCR                         *((volatile word *)0x00001320)


  /*** SPDSR - SPI Data Size and Control Register; 0x00001321 ***/
  union {
    word Word;
  } SPDSR_STR;
  
  #define SPDSR_DS0_MASK                1U
  #define SPDSR_DS1_MASK                2U
  #define SPDSR_DS2_MASK                4U
  #define SPDSR_DS3_MASK                8U
  #define SPDSR_DS_MASK                 15U
  #define SPDSR_DS_BITNUM               0U
  #define SPDSR                         *((volatile word *)0x00001321)


  /*** SPDRR - SPI Data Receive Register; 0x00001322 ***/
  union {
    word Word;
  } SPDRR_STR;
  
  #define SPDRR                         *((volatile word *)0x00001322)


  /*** SPDTR - SPI Data Transmit Register; 0x00001323 ***/
  union {
    word Word;
  } SPDTR_STR;
  
  #define SPDTR                         *((volatile word *)0x00001323)


  word Reserved0[12];                  /* Reserved (unused) registers */

} SPI_PRPH;

/******************************************
*** Peripheral COP
*******************************************/
typedef volatile struct {
  /*** COPCTL - I/O Control Register ; 0x00001330 ***/
  union {
    word Word;
  } COPCTL_STR;
  
  #define COPCTL_CWP_MASK               1U
  #define COPCTL_CEN_MASK               2U
  #define COPCTL_CWEN_MASK              4U
  #define COPCTL_CSEN_MASK              8U
  #define COPCTL                        *((volatile word *)0x00001330)


  /*** COPTO - COP Time-Out Register; 0x00001331 ***/
  union {
    word Word;
  } COPTO_STR;
  
  #define COPTO_CT0_MASK                1U
  #define COPTO_CT1_MASK                2U
  #define COPTO_CT2_MASK                4U
  #define COPTO_CT3_MASK                8U
  #define COPTO_CT4_MASK                16U
  #define COPTO_CT5_MASK                32U
  #define COPTO_CT6_MASK                64U
  #define COPTO_CT7_MASK                128U
  #define COPTO_CT8_MASK                256U
  #define COPTO_CT9_MASK                512U
  #define COPTO_CT10_MASK               1024U
  #define COPTO_CT11_MASK               2048U
  #define COPTO_CT_MASK                 4095U
  #define COPTO_CT_BITNUM               0U
  #define COPTO                         *((volatile word *)0x00001331)


  /*** COPSRV - COP Service Register; 0x00001332 ***/
  union {
    word Word;
  } COPSRV_STR;
  
  #define COPSRV_COP_Service0_MASK      1U
  #define COPSRV_COP_Service1_MASK      2U
  #define COPSRV_COP_Service2_MASK      4U
  #define COPSRV_COP_Service3_MASK      8U
  #define COPSRV_COP_Service4_MASK      16U
  #define COPSRV_COP_Service5_MASK      32U
  #define COPSRV_COP_Service6_MASK      64U
  #define COPSRV_COP_Service7_MASK      128U
  #define COPSRV_COP_Service8_MASK      256U
  #define COPSRV_COP_Service9_MASK      512U
  #define COPSRV_COP_Service10_MASK     1024U
  #define COPSRV_COP_Service11_MASK     2048U
  #define COPSRV_COP_Service_MASK       4095U
  #define COPSRV_COP_Service_BITNUM     0U
  #define COPSRV                        *((volatile word *)0x00001332)


  word Reserved0[13];                  /* Reserved (unused) registers */

} COP_PRPH;

/******************************************
*** Peripheral PFIU
*******************************************/
typedef volatile struct {
  /*** PFIU_CNTL - Program Flash Control Register; 0x00001340 ***/
  union {
    word Word;
  } PFIU_CNTL_STR;
  
  #define PFIU_CNTL_NVSTR_MASK          1U
  #define PFIU_CNTL_MAS1_MASK           2U
  #define PFIU_CNTL_ERASE_MASK          4U
  #define PFIU_CNTL_PROG_MASK           8U
  #define PFIU_CNTL_YE_MASK             16U
  #define PFIU_CNTL_XE_MASK             32U
  #define PFIU_CNTL_IFREN_MASK          64U
  #define PFIU_CNTL_BUSY_MASK           32768U
  #define PFIU_CNTL                     *((volatile word *)0x00001340)


  /*** PFIU_PE - Program Flash Program Enable Register; 0x00001341 ***/
  union {
    word Word;
  } PFIU_PE_STR;
  
  #define PFIU_PE_ROW0_MASK             1U
  #define PFIU_PE_ROW1_MASK             2U
  #define PFIU_PE_ROW2_MASK             4U
  #define PFIU_PE_ROW3_MASK             8U
  #define PFIU_PE_ROW4_MASK             16U
  #define PFIU_PE_ROW5_MASK             32U
  #define PFIU_PE_ROW6_MASK             64U
  #define PFIU_PE_ROW7_MASK             128U
  #define PFIU_PE_ROW8_MASK             256U
  #define PFIU_PE_ROW9_MASK             512U
  #define PFIU_PE_IPE_MASK              16384U
  #define PFIU_PE_DPE_MASK              32768U
  #define PFIU_PE_ROW_MASK              1023U
  #define PFIU_PE_ROW_BITNUM            0U
  #define PFIU_PE                       *((volatile word *)0x00001341)


  /*** PFIU_EE - Program Flash Erase Enable Register; 0x00001342 ***/
  union {
    word Word;
  } PFIU_EE_STR;
  
  #define PFIU_EE_PAGE0_MASK            1U
  #define PFIU_EE_PAGE1_MASK            2U
  #define PFIU_EE_PAGE2_MASK            4U
  #define PFIU_EE_PAGE3_MASK            8U
  #define PFIU_EE_PAGE4_MASK            16U
  #define PFIU_EE_PAGE5_MASK            32U
  #define PFIU_EE_PAGE6_MASK            64U
  #define PFIU_EE_IEE_MASK              16384U
  #define PFIU_EE_DEE_MASK              32768U
  #define PFIU_EE_PAGE_MASK             127U
  #define PFIU_EE_PAGE_BITNUM           0U
  #define PFIU_EE                       *((volatile word *)0x00001342)


  /*** PFIU_ADDR - Program Flash Address Register; 0x00001343 ***/
  union {
    word Word;
  } PFIU_ADDR_STR;
  
  #define PFIU_ADDR_A0_MASK             1U
  #define PFIU_ADDR_A1_MASK             2U
  #define PFIU_ADDR_A2_MASK             4U
  #define PFIU_ADDR_A3_MASK             8U
  #define PFIU_ADDR_A4_MASK             16U
  #define PFIU_ADDR_A5_MASK             32U
  #define PFIU_ADDR_A6_MASK             64U
  #define PFIU_ADDR_A7_MASK             128U
  #define PFIU_ADDR_A8_MASK             256U
  #define PFIU_ADDR_A9_MASK             512U
  #define PFIU_ADDR_A10_MASK            1024U
  #define PFIU_ADDR_A11_MASK            2048U
  #define PFIU_ADDR_A12_MASK            4096U
  #define PFIU_ADDR_A13_MASK            8192U
  #define PFIU_ADDR_A14_MASK            16384U
  #define PFIU_ADDR_A15_MASK            32768U
  #define PFIU_ADDR                     *((volatile word *)0x00001343)


  /*** PFIU_DATA - Program Flash Data Register; 0x00001344 ***/
  union {
    word Word;
  } PFIU_DATA_STR;
  
  #define PFIU_DATA_D0_MASK             1U
  #define PFIU_DATA_D1_MASK             2U
  #define PFIU_DATA_D2_MASK             4U
  #define PFIU_DATA_D3_MASK             8U
  #define PFIU_DATA_D4_MASK             16U
  #define PFIU_DATA_D5_MASK             32U
  #define PFIU_DATA_D6_MASK             64U
  #define PFIU_DATA_D7_MASK             128U
  #define PFIU_DATA_D8_MASK             256U
  #define PFIU_DATA_D9_MASK             512U
  #define PFIU_DATA_D10_MASK            1024U
  #define PFIU_DATA_D11_MASK            2048U
  #define PFIU_DATA_D12_MASK            4096U
  #define PFIU_DATA_D13_MASK            8192U
  #define PFIU_DATA_D14_MASK            16384U
  #define PFIU_DATA_D15_MASK            32768U
  #define PFIU_DATA                     *((volatile word *)0x00001344)


  /*** PFIU_IE - Program Flash Interrupt Enable Register; 0x00001345 ***/
  union {
    word Word;
  } PFIU_IE_STR;
  
  #define PFIU_IE_IE0_MASK              1U
  #define PFIU_IE_IE1_MASK              2U
  #define PFIU_IE_IE2_MASK              4U
  #define PFIU_IE_IE3_MASK              8U
  #define PFIU_IE_IE4_MASK              16U
  #define PFIU_IE_IE5_MASK              32U
  #define PFIU_IE_IE6_MASK              64U
  #define PFIU_IE_IE7_MASK              128U
  #define PFIU_IE_IE8_MASK              256U
  #define PFIU_IE_IE9_MASK              512U
  #define PFIU_IE_IE10_MASK             1024U
  #define PFIU_IE_IE11_MASK             2048U
  #define PFIU_IE_IE_MASK               4095U
  #define PFIU_IE_IE_BITNUM             0U
  #define PFIU_IE                       *((volatile word *)0x00001345)


  /*** PFIU_IS - Program Flash Interrupt Source Register; 0x00001346 ***/
  union {
    word Word;
  } PFIU_IS_STR;
  
  #define PFIU_IS_IS0_MASK              1U
  #define PFIU_IS_IS1_MASK              2U
  #define PFIU_IS_IS2_MASK              4U
  #define PFIU_IS_IS3_MASK              8U
  #define PFIU_IS_IS4_MASK              16U
  #define PFIU_IS_IS5_MASK              32U
  #define PFIU_IS_IS6_MASK              64U
  #define PFIU_IS_IS7_MASK              128U
  #define PFIU_IS_IS8_MASK              256U
  #define PFIU_IS_IS9_MASK              512U
  #define PFIU_IS_IS10_MASK             1024U
  #define PFIU_IS_IS11_MASK             2048U
  #define PFIU_IS_IS_MASK               4095U
  #define PFIU_IS_IS_BITNUM             0U
  #define PFIU_IS                       *((volatile word *)0x00001346)


  /*** PFIU_IP - Program Flash Interrupt Pending Register; 0x00001347 ***/
  union {
    word Word;
  } PFIU_IP_STR;
  
  #define PFIU_IP_IP0_MASK              1U
  #define PFIU_IP_IP1_MASK              2U
  #define PFIU_IP_IP2_MASK              4U
  #define PFIU_IP_IP3_MASK              8U
  #define PFIU_IP_IP4_MASK              16U
  #define PFIU_IP_IP5_MASK              32U
  #define PFIU_IP_IP6_MASK              64U
  #define PFIU_IP_IP7_MASK              128U
  #define PFIU_IP_IP8_MASK              256U
  #define PFIU_IP_IP9_MASK              512U
  #define PFIU_IP_IP10_MASK             1024U
  #define PFIU_IP_IP11_MASK             2048U
  #define PFIU_IP_IP_MASK               4095U
  #define PFIU_IP_IP_BITNUM             0U
  #define PFIU_IP                       *((volatile word *)0x00001347)


  /*** PFIU_CKDIVISOR - Program Flash Clock Divisor Register; 0x00001348 ***/
  union {
    word Word;
  } PFIU_CKDIVISOR_STR;
  
  #define PFIU_CKDIVISOR_N0_MASK        1U
  #define PFIU_CKDIVISOR_N1_MASK        2U
  #define PFIU_CKDIVISOR_N2_MASK        4U
  #define PFIU_CKDIVISOR_N3_MASK        8U
  #define PFIU_CKDIVISOR_N_MASK         15U
  #define PFIU_CKDIVISOR_N_BITNUM       0U
  #define PFIU_CKDIVISOR                *((volatile word *)0x00001348)


  /*** PFIU_TERASEL - Program Flash Erase Time Limit Register; 0x00001349 ***/
  union {
    word Word;
  } PFIU_TERASEL_STR;
  
  #define PFIU_TERASEL_TERASEL0_MASK    1U
  #define PFIU_TERASEL_TERASEL1_MASK    2U
  #define PFIU_TERASEL_TERASEL2_MASK    4U
  #define PFIU_TERASEL_TERASEL3_MASK    8U
  #define PFIU_TERASEL_TERASEL4_MASK    16U
  #define PFIU_TERASEL_TERASEL5_MASK    32U
  #define PFIU_TERASEL_TERASEL6_MASK    64U
  #define PFIU_TERASEL_TERASEL_MASK     127U
  #define PFIU_TERASEL_TERASEL_BITNUM   0U
  #define PFIU_TERASEL                  *((volatile word *)0x00001349)


  /*** PFIU_TMEL - Program Flash Mass Erase Time Limit Register; 0x0000134A ***/
  union {
    word Word;
  } PFIU_TMEL_STR;
  
  #define PFIU_TMEL_TMEL0_MASK          1U
  #define PFIU_TMEL_TMEL1_MASK          2U
  #define PFIU_TMEL_TMEL2_MASK          4U
  #define PFIU_TMEL_TMEL3_MASK          8U
  #define PFIU_TMEL_TMEL4_MASK          16U
  #define PFIU_TMEL_TMEL5_MASK          32U
  #define PFIU_TMEL_TMEL6_MASK          64U
  #define PFIU_TMEL_TMEL7_MASK          128U
  #define PFIU_TMEL_TMEL_MASK           255U
  #define PFIU_TMEL_TMEL_BITNUM         0U
  #define PFIU_TMEL                     *((volatile word *)0x0000134A)


  /*** PFIU_TNVSL - Program Flash Non-Volatile Storage Limit Register; 0x0000134B ***/
  union {
    word Word;
  } PFIU_TNVSL_STR;
  
  #define PFIU_TNVSL_TNVSL0_MASK        1U
  #define PFIU_TNVSL_TNVSL1_MASK        2U
  #define PFIU_TNVSL_TNVSL2_MASK        4U
  #define PFIU_TNVSL_TNVSL3_MASK        8U
  #define PFIU_TNVSL_TNVSL4_MASK        16U
  #define PFIU_TNVSL_TNVSL5_MASK        32U
  #define PFIU_TNVSL_TNVSL6_MASK        64U
  #define PFIU_TNVSL_TNVSL7_MASK        128U
  #define PFIU_TNVSL_TNVSL8_MASK        256U
  #define PFIU_TNVSL_TNVSL9_MASK        512U
  #define PFIU_TNVSL_TNVSL10_MASK       1024U
  #define PFIU_TNVSL_TNVSL_MASK         2047U
  #define PFIU_TNVSL_TNVSL_BITNUM       0U
  #define PFIU_TNVSL                    *((volatile word *)0x0000134B)


  /*** PFIU_TPGSL - Program Flash Program Setup Limit Register; 0x0000134C ***/
  union {
    word Word;
  } PFIU_TPGSL_STR;
  
  #define PFIU_TPGSL_TPGSL0_MASK        1U
  #define PFIU_TPGSL_TPGSL1_MASK        2U
  #define PFIU_TPGSL_TPGSL2_MASK        4U
  #define PFIU_TPGSL_TPGSL3_MASK        8U
  #define PFIU_TPGSL_TPGSL4_MASK        16U
  #define PFIU_TPGSL_TPGSL5_MASK        32U
  #define PFIU_TPGSL_TPGSL6_MASK        64U
  #define PFIU_TPGSL_TPGSL7_MASK        128U
  #define PFIU_TPGSL_TPGSL8_MASK        256U
  #define PFIU_TPGSL_TPGSL9_MASK        512U
  #define PFIU_TPGSL_TPGSL10_MASK       1024U
  #define PFIU_TPGSL_TPGSL11_MASK       2048U
  #define PFIU_TPGSL_TPGSL_MASK         4095U
  #define PFIU_TPGSL_TPGSL_BITNUM       0U
  #define PFIU_TPGSL                    *((volatile word *)0x0000134C)


  /*** PFIU_TPROGL - Program Flash Program Limit Register; 0x0000134D ***/
  union {
    word Word;
  } PFIU_TPROGL_STR;
  
  #define PFIU_TPROGL_TPROGL0_MASK      1U
  #define PFIU_TPROGL_TPROGL1_MASK      2U
  #define PFIU_TPROGL_TPROGL2_MASK      4U
  #define PFIU_TPROGL_TPROGL3_MASK      8U
  #define PFIU_TPROGL_TPROGL4_MASK      16U
  #define PFIU_TPROGL_TPROGL5_MASK      32U
  #define PFIU_TPROGL_TPROGL6_MASK      64U
  #define PFIU_TPROGL_TPROGL7_MASK      128U
  #define PFIU_TPROGL_TPROGL8_MASK      256U
  #define PFIU_TPROGL_TPROGL9_MASK      512U
  #define PFIU_TPROGL_TPROGL10_MASK     1024U
  #define PFIU_TPROGL_TPROGL11_MASK     2048U
  #define PFIU_TPROGL_TPROGL12_MASK     4096U
  #define PFIU_TPROGL_TPROGL13_MASK     8192U
  #define PFIU_TPROGL_TPROGL_MASK       16383U
  #define PFIU_TPROGL_TPROGL_BITNUM     0U
  #define PFIU_TPROGL                   *((volatile word *)0x0000134D)


  /*** PFIU_TNVHL - Program Flash Non-Volatile Hold Limit Register; 0x0000134E ***/
  union {
    word Word;
  } PFIU_TNVHL_STR;
  
  #define PFIU_TNVHL_TNVHL0_MASK        1U
  #define PFIU_TNVHL_TNVHL1_MASK        2U
  #define PFIU_TNVHL_TNVHL2_MASK        4U
  #define PFIU_TNVHL_TNVHL3_MASK        8U
  #define PFIU_TNVHL_TNVHL4_MASK        16U
  #define PFIU_TNVHL_TNVHL5_MASK        32U
  #define PFIU_TNVHL_TNVHL6_MASK        64U
  #define PFIU_TNVHL_TNVHL7_MASK        128U
  #define PFIU_TNVHL_TNVHL8_MASK        256U
  #define PFIU_TNVHL_TNVHL9_MASK        512U
  #define PFIU_TNVHL_TNVHL10_MASK       1024U
  #define PFIU_TNVHL_TNVHL_MASK         2047U
  #define PFIU_TNVHL_TNVHL_BITNUM       0U
  #define PFIU_TNVHL                    *((volatile word *)0x0000134E)


  /*** PFIU_TNVH1L - Program Flash Non-Volatile Hold 1 Limit Register; 0x0000134F ***/
  union {
    word Word;
  } PFIU_TNVH1L_STR;
  
  #define PFIU_TNVH1L_TNVH1L0_MASK      1U
  #define PFIU_TNVH1L_TNVH1L1_MASK      2U
  #define PFIU_TNVH1L_TNVH1L2_MASK      4U
  #define PFIU_TNVH1L_TNVH1L3_MASK      8U
  #define PFIU_TNVH1L_TNVH1L4_MASK      16U
  #define PFIU_TNVH1L_TNVH1L5_MASK      32U
  #define PFIU_TNVH1L_TNVH1L6_MASK      64U
  #define PFIU_TNVH1L_TNVH1L7_MASK      128U
  #define PFIU_TNVH1L_TNVH1L8_MASK      256U
  #define PFIU_TNVH1L_TNVH1L9_MASK      512U
  #define PFIU_TNVH1L_TNVH1L10_MASK     1024U
  #define PFIU_TNVH1L_TNVH1L11_MASK     2048U
  #define PFIU_TNVH1L_TNVH1L12_MASK     4096U
  #define PFIU_TNVH1L_TNVH1L13_MASK     8192U
  #define PFIU_TNVH1L_TNVH1L14_MASK     16384U
  #define PFIU_TNVH1L_TNVH1L_MASK       32767U
  #define PFIU_TNVH1L_TNVH1L_BITNUM     0U
  #define PFIU_TNVH1L                   *((volatile word *)0x0000134F)


  /*** PFIU_TRCVL - Program Flash Recovery Limit Register; 0x00001350 ***/
  union {
    word Word;
  } PFIU_TRCVL_STR;
  
  #define PFIU_TRCVL_TRCVL0_MASK        1U
  #define PFIU_TRCVL_TRCVL1_MASK        2U
  #define PFIU_TRCVL_TRCVL2_MASK        4U
  #define PFIU_TRCVL_TRCVL3_MASK        8U
  #define PFIU_TRCVL_TRCVL4_MASK        16U
  #define PFIU_TRCVL_TRCVL5_MASK        32U
  #define PFIU_TRCVL_TRCVL6_MASK        64U
  #define PFIU_TRCVL_TRCVL7_MASK        128U
  #define PFIU_TRCVL_TRCVL8_MASK        256U
  #define PFIU_TRCVL_TRCVL_MASK         511U
  #define PFIU_TRCVL_TRCVL_BITNUM       0U
  #define PFIU_TRCVL                    *((volatile word *)0x00001350)


  word Reserved0[15];                  /* Reserved (unused) registers */

} PFIU_PRPH;

/******************************************
*** Peripheral DFIU
*******************************************/
typedef volatile struct {
  /*** DFIU_CNTL - Data Flash Control Register; 0x00001360 ***/
  union {
    word Word;
  } DFIU_CNTL_STR;
  
  #define DFIU_CNTL_NVSTR_MASK          1U
  #define DFIU_CNTL_MAS1_MASK           2U
  #define DFIU_CNTL_ERASE_MASK          4U
  #define DFIU_CNTL_PROG_MASK           8U
  #define DFIU_CNTL_YE_MASK             16U
  #define DFIU_CNTL_XE_MASK             32U
  #define DFIU_CNTL_IFREN_MASK          64U
  #define DFIU_CNTL_BUSY_MASK           32768U
  #define DFIU_CNTL                     *((volatile word *)0x00001360)


  /*** DFIU_PE - Data Flash Program Enable Register; 0x00001361 ***/
  union {
    word Word;
  } DFIU_PE_STR;
  
  #define DFIU_PE_ROW0_MASK             1U
  #define DFIU_PE_ROW1_MASK             2U
  #define DFIU_PE_ROW2_MASK             4U
  #define DFIU_PE_ROW3_MASK             8U
  #define DFIU_PE_ROW4_MASK             16U
  #define DFIU_PE_ROW5_MASK             32U
  #define DFIU_PE_ROW6_MASK             64U
  #define DFIU_PE_ROW7_MASK             128U
  #define DFIU_PE_ROW8_MASK             256U
  #define DFIU_PE_ROW9_MASK             512U
  #define DFIU_PE_IPE_MASK              16384U
  #define DFIU_PE_DPE_MASK              32768U
  #define DFIU_PE_ROW_MASK              1023U
  #define DFIU_PE_ROW_BITNUM            0U
  #define DFIU_PE                       *((volatile word *)0x00001361)


  /*** DFIU_EE - Data Flash Erase Enable Register; 0x00001362 ***/
  union {
    word Word;
  } DFIU_EE_STR;
  
  #define DFIU_EE_PAGE0_MASK            1U
  #define DFIU_EE_PAGE1_MASK            2U
  #define DFIU_EE_PAGE2_MASK            4U
  #define DFIU_EE_PAGE3_MASK            8U
  #define DFIU_EE_PAGE4_MASK            16U
  #define DFIU_EE_PAGE5_MASK            32U
  #define DFIU_EE_PAGE6_MASK            64U
  #define DFIU_EE_IEE_MASK              16384U
  #define DFIU_EE_DEE_MASK              32768U
  #define DFIU_EE_PAGE_MASK             127U
  #define DFIU_EE_PAGE_BITNUM           0U
  #define DFIU_EE                       *((volatile word *)0x00001362)


  /*** DFIU_ADDR - Data Flash Address Register; 0x00001363 ***/
  union {
    word Word;
  } DFIU_ADDR_STR;
  
  #define DFIU_ADDR_A0_MASK             1U
  #define DFIU_ADDR_A1_MASK             2U
  #define DFIU_ADDR_A2_MASK             4U
  #define DFIU_ADDR_A3_MASK             8U
  #define DFIU_ADDR_A4_MASK             16U
  #define DFIU_ADDR_A5_MASK             32U
  #define DFIU_ADDR_A6_MASK             64U
  #define DFIU_ADDR_A7_MASK             128U
  #define DFIU_ADDR_A8_MASK             256U
  #define DFIU_ADDR_A9_MASK             512U
  #define DFIU_ADDR_A10_MASK            1024U
  #define DFIU_ADDR_A11_MASK            2048U
  #define DFIU_ADDR_A12_MASK            4096U
  #define DFIU_ADDR_A13_MASK            8192U
  #define DFIU_ADDR_A14_MASK            16384U
  #define DFIU_ADDR_A15_MASK            32768U
  #define DFIU_ADDR                     *((volatile word *)0x00001363)


  /*** DFIU_DATA - Data Flash Data Register; 0x00001364 ***/
  union {
    word Word;
  } DFIU_DATA_STR;
  
  #define DFIU_DATA_D0_MASK             1U
  #define DFIU_DATA_D1_MASK             2U
  #define DFIU_DATA_D2_MASK             4U
  #define DFIU_DATA_D3_MASK             8U
  #define DFIU_DATA_D4_MASK             16U
  #define DFIU_DATA_D5_MASK             32U
  #define DFIU_DATA_D6_MASK             64U
  #define DFIU_DATA_D7_MASK             128U
  #define DFIU_DATA_D8_MASK             256U
  #define DFIU_DATA_D9_MASK             512U
  #define DFIU_DATA_D10_MASK            1024U
  #define DFIU_DATA_D11_MASK            2048U
  #define DFIU_DATA_D12_MASK            4096U
  #define DFIU_DATA_D13_MASK            8192U
  #define DFIU_DATA_D14_MASK            16384U
  #define DFIU_DATA_D15_MASK            32768U
  #define DFIU_DATA                     *((volatile word *)0x00001364)


  /*** DFIU_IE - Data Flash Interrupt Enable Register; 0x00001365 ***/
  union {
    word Word;
  } DFIU_IE_STR;
  
  #define DFIU_IE_IE0_MASK              1U
  #define DFIU_IE_IE1_MASK              2U
  #define DFIU_IE_IE2_MASK              4U
  #define DFIU_IE_IE3_MASK              8U
  #define DFIU_IE_IE4_MASK              16U
  #define DFIU_IE_IE5_MASK              32U
  #define DFIU_IE_IE6_MASK              64U
  #define DFIU_IE_IE7_MASK              128U
  #define DFIU_IE_IE8_MASK              256U
  #define DFIU_IE_IE9_MASK              512U
  #define DFIU_IE_IE10_MASK             1024U
  #define DFIU_IE_IE11_MASK             2048U
  #define DFIU_IE_IE_MASK               4095U
  #define DFIU_IE_IE_BITNUM             0U
  #define DFIU_IE                       *((volatile word *)0x00001365)


  /*** DFIU_IS - Data Flash Interrupt Source Register; 0x00001366 ***/
  union {
    word Word;
  } DFIU_IS_STR;
  
  #define DFIU_IS_IS0_MASK              1U
  #define DFIU_IS_IS1_MASK              2U
  #define DFIU_IS_IS2_MASK              4U
  #define DFIU_IS_IS3_MASK              8U
  #define DFIU_IS_IS4_MASK              16U
  #define DFIU_IS_IS5_MASK              32U
  #define DFIU_IS_IS6_MASK              64U
  #define DFIU_IS_IS7_MASK              128U
  #define DFIU_IS_IS8_MASK              256U
  #define DFIU_IS_IS9_MASK              512U
  #define DFIU_IS_IS10_MASK             1024U
  #define DFIU_IS_IS11_MASK             2048U
  #define DFIU_IS_IS_MASK               4095U
  #define DFIU_IS_IS_BITNUM             0U
  #define DFIU_IS                       *((volatile word *)0x00001366)


  /*** DFIU_IP - Data Flash Interrupt Pending Register; 0x00001367 ***/
  union {
    word Word;
  } DFIU_IP_STR;
  
  #define DFIU_IP_IP0_MASK              1U
  #define DFIU_IP_IP1_MASK              2U
  #define DFIU_IP_IP2_MASK              4U
  #define DFIU_IP_IP3_MASK              8U
  #define DFIU_IP_IP4_MASK              16U
  #define DFIU_IP_IP5_MASK              32U
  #define DFIU_IP_IP6_MASK              64U
  #define DFIU_IP_IP7_MASK              128U
  #define DFIU_IP_IP8_MASK              256U
  #define DFIU_IP_IP9_MASK              512U
  #define DFIU_IP_IP10_MASK             1024U
  #define DFIU_IP_IP11_MASK             2048U
  #define DFIU_IP_IP_MASK               4095U
  #define DFIU_IP_IP_BITNUM             0U
  #define DFIU_IP                       *((volatile word *)0x00001367)


  /*** DFIU_CKDIVISOR - Data Flash Clock Divisor Register; 0x00001368 ***/
  union {
    word Word;
  } DFIU_CKDIVISOR_STR;
  
  #define DFIU_CKDIVISOR_N0_MASK        1U
  #define DFIU_CKDIVISOR_N1_MASK        2U
  #define DFIU_CKDIVISOR_N2_MASK        4U
  #define DFIU_CKDIVISOR_N3_MASK        8U
  #define DFIU_CKDIVISOR_N_MASK         15U
  #define DFIU_CKDIVISOR_N_BITNUM       0U
  #define DFIU_CKDIVISOR                *((volatile word *)0x00001368)


  /*** DFIU_TERASEL - Data Flash Erase Time Limit Register; 0x00001369 ***/
  union {
    word Word;
  } DFIU_TERASEL_STR;
  
  #define DFIU_TERASEL_TERASEL0_MASK    1U
  #define DFIU_TERASEL_TERASEL1_MASK    2U
  #define DFIU_TERASEL_TERASEL2_MASK    4U
  #define DFIU_TERASEL_TERASEL3_MASK    8U
  #define DFIU_TERASEL_TERASEL4_MASK    16U
  #define DFIU_TERASEL_TERASEL5_MASK    32U
  #define DFIU_TERASEL_TERASEL6_MASK    64U
  #define DFIU_TERASEL_TERASEL_MASK     127U
  #define DFIU_TERASEL_TERASEL_BITNUM   0U
  #define DFIU_TERASEL                  *((volatile word *)0x00001369)


  /*** DFIU_TMEL - Data Flash Mass Erase Time Limit Register; 0x0000136A ***/
  union {
    word Word;
  } DFIU_TMEL_STR;
  
  #define DFIU_TMEL_TMEL0_MASK          1U
  #define DFIU_TMEL_TMEL1_MASK          2U
  #define DFIU_TMEL_TMEL2_MASK          4U
  #define DFIU_TMEL_TMEL3_MASK          8U
  #define DFIU_TMEL_TMEL4_MASK          16U
  #define DFIU_TMEL_TMEL5_MASK          32U
  #define DFIU_TMEL_TMEL6_MASK          64U
  #define DFIU_TMEL_TMEL7_MASK          128U
  #define DFIU_TMEL_TMEL_MASK           255U
  #define DFIU_TMEL_TMEL_BITNUM         0U
  #define DFIU_TMEL                     *((volatile word *)0x0000136A)


  /*** DFIU_TNVSL - Data Flash Non-Volatile Storage Limit Register; 0x0000136B ***/
  union {
    word Word;
  } DFIU_TNVSL_STR;
  
  #define DFIU_TNVSL_TNVSL0_MASK        1U
  #define DFIU_TNVSL_TNVSL1_MASK        2U
  #define DFIU_TNVSL_TNVSL2_MASK        4U
  #define DFIU_TNVSL_TNVSL3_MASK        8U
  #define DFIU_TNVSL_TNVSL4_MASK        16U
  #define DFIU_TNVSL_TNVSL5_MASK        32U
  #define DFIU_TNVSL_TNVSL6_MASK        64U
  #define DFIU_TNVSL_TNVSL7_MASK        128U
  #define DFIU_TNVSL_TNVSL8_MASK        256U
  #define DFIU_TNVSL_TNVSL9_MASK        512U
  #define DFIU_TNVSL_TNVSL10_MASK       1024U
  #define DFIU_TNVSL_TNVSL_MASK         2047U
  #define DFIU_TNVSL_TNVSL_BITNUM       0U
  #define DFIU_TNVSL                    *((volatile word *)0x0000136B)


  /*** DFIU_TPGSL - Data Flash Program Setup Limit Register; 0x0000136C ***/
  union {
    word Word;
  } DFIU_TPGSL_STR;
  
  #define DFIU_TPGSL_TPGSL0_MASK        1U
  #define DFIU_TPGSL_TPGSL1_MASK        2U
  #define DFIU_TPGSL_TPGSL2_MASK        4U
  #define DFIU_TPGSL_TPGSL3_MASK        8U
  #define DFIU_TPGSL_TPGSL4_MASK        16U
  #define DFIU_TPGSL_TPGSL5_MASK        32U
  #define DFIU_TPGSL_TPGSL6_MASK        64U
  #define DFIU_TPGSL_TPGSL7_MASK        128U
  #define DFIU_TPGSL_TPGSL8_MASK        256U
  #define DFIU_TPGSL_TPGSL9_MASK        512U
  #define DFIU_TPGSL_TPGSL10_MASK       1024U
  #define DFIU_TPGSL_TPGSL11_MASK       2048U
  #define DFIU_TPGSL_TPGSL_MASK         4095U
  #define DFIU_TPGSL_TPGSL_BITNUM       0U
  #define DFIU_TPGSL                    *((volatile word *)0x0000136C)


  /*** DFIU_TPROGL - Data Flash Program Limit Register; 0x0000136D ***/
  union {
    word Word;
  } DFIU_TPROGL_STR;
  
  #define DFIU_TPROGL_TPROGL0_MASK      1U
  #define DFIU_TPROGL_TPROGL1_MASK      2U
  #define DFIU_TPROGL_TPROGL2_MASK      4U
  #define DFIU_TPROGL_TPROGL3_MASK      8U
  #define DFIU_TPROGL_TPROGL4_MASK      16U
  #define DFIU_TPROGL_TPROGL5_MASK      32U
  #define DFIU_TPROGL_TPROGL6_MASK      64U
  #define DFIU_TPROGL_TPROGL7_MASK      128U
  #define DFIU_TPROGL_TPROGL8_MASK      256U
  #define DFIU_TPROGL_TPROGL9_MASK      512U
  #define DFIU_TPROGL_TPROGL10_MASK     1024U
  #define DFIU_TPROGL_TPROGL11_MASK     2048U
  #define DFIU_TPROGL_TPROGL12_MASK     4096U
  #define DFIU_TPROGL_TPROGL13_MASK     8192U
  #define DFIU_TPROGL_TPROGL_MASK       16383U
  #define DFIU_TPROGL_TPROGL_BITNUM     0U
  #define DFIU_TPROGL                   *((volatile word *)0x0000136D)


  /*** DFIU_TNVHL - Data Flash Non-Volatile Hold Limit Register; 0x0000136E ***/
  union {
    word Word;
  } DFIU_TNVHL_STR;
  
  #define DFIU_TNVHL_TNVHL0_MASK        1U
  #define DFIU_TNVHL_TNVHL1_MASK        2U
  #define DFIU_TNVHL_TNVHL2_MASK        4U
  #define DFIU_TNVHL_TNVHL3_MASK        8U
  #define DFIU_TNVHL_TNVHL4_MASK        16U
  #define DFIU_TNVHL_TNVHL5_MASK        32U
  #define DFIU_TNVHL_TNVHL6_MASK        64U
  #define DFIU_TNVHL_TNVHL7_MASK        128U
  #define DFIU_TNVHL_TNVHL8_MASK        256U
  #define DFIU_TNVHL_TNVHL9_MASK        512U
  #define DFIU_TNVHL_TNVHL10_MASK       1024U
  #define DFIU_TNVHL_TNVHL_MASK         2047U
  #define DFIU_TNVHL_TNVHL_BITNUM       0U
  #define DFIU_TNVHL                    *((volatile word *)0x0000136E)


  /*** DFIU_TNVH1L - Data Flash Non-Volatile Hold 1 Limit Register; 0x0000136F ***/
  union {
    word Word;
  } DFIU_TNVH1L_STR;
  
  #define DFIU_TNVH1L_TNVH1L0_MASK      1U
  #define DFIU_TNVH1L_TNVH1L1_MASK      2U
  #define DFIU_TNVH1L_TNVH1L2_MASK      4U
  #define DFIU_TNVH1L_TNVH1L3_MASK      8U
  #define DFIU_TNVH1L_TNVH1L4_MASK      16U
  #define DFIU_TNVH1L_TNVH1L5_MASK      32U
  #define DFIU_TNVH1L_TNVH1L6_MASK      64U
  #define DFIU_TNVH1L_TNVH1L7_MASK      128U
  #define DFIU_TNVH1L_TNVH1L8_MASK      256U
  #define DFIU_TNVH1L_TNVH1L9_MASK      512U
  #define DFIU_TNVH1L_TNVH1L10_MASK     1024U
  #define DFIU_TNVH1L_TNVH1L11_MASK     2048U
  #define DFIU_TNVH1L_TNVH1L12_MASK     4096U
  #define DFIU_TNVH1L_TNVH1L13_MASK     8192U
  #define DFIU_TNVH1L_TNVH1L14_MASK     16384U
  #define DFIU_TNVH1L_TNVH1L_MASK       32767U
  #define DFIU_TNVH1L_TNVH1L_BITNUM     0U
  #define DFIU_TNVH1L                   *((volatile word *)0x0000136F)


  /*** DFIU_TRCVL - Data Flash Recovery Limit Register; 0x00001370 ***/
  union {
    word Word;
  } DFIU_TRCVL_STR;
  
  #define DFIU_TRCVL_TRCVL0_MASK        1U
  #define DFIU_TRCVL_TRCVL1_MASK        2U
  #define DFIU_TRCVL_TRCVL2_MASK        4U
  #define DFIU_TRCVL_TRCVL3_MASK        8U
  #define DFIU_TRCVL_TRCVL4_MASK        16U
  #define DFIU_TRCVL_TRCVL5_MASK        32U
  #define DFIU_TRCVL_TRCVL6_MASK        64U
  #define DFIU_TRCVL_TRCVL7_MASK        128U
  #define DFIU_TRCVL_TRCVL8_MASK        256U
  #define DFIU_TRCVL_TRCVL_MASK         511U
  #define DFIU_TRCVL_TRCVL_BITNUM       0U
  #define DFIU_TRCVL                    *((volatile word *)0x00001370)


  word Reserved0[15];                  /* Reserved (unused) registers */

} DFIU_PRPH;

/******************************************
*** Peripheral BFIU
*******************************************/
typedef volatile struct {
  /*** BFIU_CNTL - Boot Flash Control Register; 0x00001380 ***/
  union {
    word Word;
  } BFIU_CNTL_STR;
  
  #define BFIU_CNTL_NVSTR_MASK          1U
  #define BFIU_CNTL_MAS1_MASK           2U
  #define BFIU_CNTL_ERASE_MASK          4U
  #define BFIU_CNTL_PROG_MASK           8U
  #define BFIU_CNTL_YE_MASK             16U
  #define BFIU_CNTL_XE_MASK             32U
  #define BFIU_CNTL_IFREN_MASK          64U
  #define BFIU_CNTL_BUSY_MASK           32768U
  #define BFIU_CNTL                     *((volatile word *)0x00001380)


  /*** BFIU_PE - Boot Flash Program Enable Register; 0x00001381 ***/
  union {
    word Word;
  } BFIU_PE_STR;
  
  #define BFIU_PE_ROW0_MASK             1U
  #define BFIU_PE_ROW1_MASK             2U
  #define BFIU_PE_ROW2_MASK             4U
  #define BFIU_PE_ROW3_MASK             8U
  #define BFIU_PE_ROW4_MASK             16U
  #define BFIU_PE_ROW5_MASK             32U
  #define BFIU_PE_ROW6_MASK             64U
  #define BFIU_PE_ROW7_MASK             128U
  #define BFIU_PE_ROW8_MASK             256U
  #define BFIU_PE_ROW9_MASK             512U
  #define BFIU_PE_IPE_MASK              16384U
  #define BFIU_PE_DPE_MASK              32768U
  #define BFIU_PE_ROW_MASK              1023U
  #define BFIU_PE_ROW_BITNUM            0U
  #define BFIU_PE                       *((volatile word *)0x00001381)


  /*** BFIU_EE - Boot Flash Erase Enable Register; 0x00001382 ***/
  union {
    word Word;
  } BFIU_EE_STR;
  
  #define BFIU_EE_PAGE0_MASK            1U
  #define BFIU_EE_PAGE1_MASK            2U
  #define BFIU_EE_PAGE2_MASK            4U
  #define BFIU_EE_PAGE3_MASK            8U
  #define BFIU_EE_PAGE4_MASK            16U
  #define BFIU_EE_PAGE5_MASK            32U
  #define BFIU_EE_PAGE6_MASK            64U
  #define BFIU_EE_IEE_MASK              16384U
  #define BFIU_EE_DEE_MASK              32768U
  #define BFIU_EE_PAGE_MASK             127U
  #define BFIU_EE_PAGE_BITNUM           0U
  #define BFIU_EE                       *((volatile word *)0x00001382)


  /*** BFIU_ADDR - Boot Flash Address Register; 0x00001383 ***/
  union {
    word Word;
  } BFIU_ADDR_STR;
  
  #define BFIU_ADDR_A0_MASK             1U
  #define BFIU_ADDR_A1_MASK             2U
  #define BFIU_ADDR_A2_MASK             4U
  #define BFIU_ADDR_A3_MASK             8U
  #define BFIU_ADDR_A4_MASK             16U
  #define BFIU_ADDR_A5_MASK             32U
  #define BFIU_ADDR_A6_MASK             64U
  #define BFIU_ADDR_A7_MASK             128U
  #define BFIU_ADDR_A8_MASK             256U
  #define BFIU_ADDR_A9_MASK             512U
  #define BFIU_ADDR_A10_MASK            1024U
  #define BFIU_ADDR_A11_MASK            2048U
  #define BFIU_ADDR_A12_MASK            4096U
  #define BFIU_ADDR_A13_MASK            8192U
  #define BFIU_ADDR_A14_MASK            16384U
  #define BFIU_ADDR_A15_MASK            32768U
  #define BFIU_ADDR                     *((volatile word *)0x00001383)


  /*** BFIU_DATA - Boot Flash Data Register; 0x00001384 ***/
  union {
    word Word;
  } BFIU_DATA_STR;
  
  #define BFIU_DATA_D0_MASK             1U
  #define BFIU_DATA_D1_MASK             2U
  #define BFIU_DATA_D2_MASK             4U
  #define BFIU_DATA_D3_MASK             8U
  #define BFIU_DATA_D4_MASK             16U
  #define BFIU_DATA_D5_MASK             32U
  #define BFIU_DATA_D6_MASK             64U
  #define BFIU_DATA_D7_MASK             128U
  #define BFIU_DATA_D8_MASK             256U
  #define BFIU_DATA_D9_MASK             512U
  #define BFIU_DATA_D10_MASK            1024U
  #define BFIU_DATA_D11_MASK            2048U
  #define BFIU_DATA_D12_MASK            4096U
  #define BFIU_DATA_D13_MASK            8192U
  #define BFIU_DATA_D14_MASK            16384U
  #define BFIU_DATA_D15_MASK            32768U
  #define BFIU_DATA                     *((volatile word *)0x00001384)


  /*** BFIU_IE - Boot Flash Interrupt Enable Register; 0x00001385 ***/
  union {
    word Word;
  } BFIU_IE_STR;
  
  #define BFIU_IE_IE0_MASK              1U
  #define BFIU_IE_IE1_MASK              2U
  #define BFIU_IE_IE2_MASK              4U
  #define BFIU_IE_IE3_MASK              8U
  #define BFIU_IE_IE4_MASK              16U
  #define BFIU_IE_IE5_MASK              32U
  #define BFIU_IE_IE6_MASK              64U
  #define BFIU_IE_IE7_MASK              128U
  #define BFIU_IE_IE8_MASK              256U
  #define BFIU_IE_IE9_MASK              512U
  #define BFIU_IE_IE10_MASK             1024U
  #define BFIU_IE_IE11_MASK             2048U
  #define BFIU_IE_IE_MASK               4095U
  #define BFIU_IE_IE_BITNUM             0U
  #define BFIU_IE                       *((volatile word *)0x00001385)


  /*** BFIU_IS - Boot Flash Interrupt Source Register; 0x00001386 ***/
  union {
    word Word;
  } BFIU_IS_STR;
  
  #define BFIU_IS_IS0_MASK              1U
  #define BFIU_IS_IS1_MASK              2U
  #define BFIU_IS_IS2_MASK              4U
  #define BFIU_IS_IS3_MASK              8U
  #define BFIU_IS_IS4_MASK              16U
  #define BFIU_IS_IS5_MASK              32U
  #define BFIU_IS_IS6_MASK              64U
  #define BFIU_IS_IS7_MASK              128U
  #define BFIU_IS_IS8_MASK              256U
  #define BFIU_IS_IS9_MASK              512U
  #define BFIU_IS_IS10_MASK             1024U
  #define BFIU_IS_IS11_MASK             2048U
  #define BFIU_IS_IS_MASK               4095U
  #define BFIU_IS_IS_BITNUM             0U
  #define BFIU_IS                       *((volatile word *)0x00001386)


  /*** BFIU_IP - Boot Flash Interrupt Pending Register; 0x00001387 ***/
  union {
    word Word;
  } BFIU_IP_STR;
  
  #define BFIU_IP_IP0_MASK              1U
  #define BFIU_IP_IP1_MASK              2U
  #define BFIU_IP_IP2_MASK              4U
  #define BFIU_IP_IP3_MASK              8U
  #define BFIU_IP_IP4_MASK              16U
  #define BFIU_IP_IP5_MASK              32U
  #define BFIU_IP_IP6_MASK              64U
  #define BFIU_IP_IP7_MASK              128U
  #define BFIU_IP_IP8_MASK              256U
  #define BFIU_IP_IP9_MASK              512U
  #define BFIU_IP_IP10_MASK             1024U
  #define BFIU_IP_IP11_MASK             2048U
  #define BFIU_IP_IP_MASK               4095U
  #define BFIU_IP_IP_BITNUM             0U
  #define BFIU_IP                       *((volatile word *)0x00001387)


  /*** BFIU_CKDIVISOR - Boot Flash Clock Divisor Register; 0x00001388 ***/
  union {
    word Word;
  } BFIU_CKDIVISOR_STR;
  
  #define BFIU_CKDIVISOR_N0_MASK        1U
  #define BFIU_CKDIVISOR_N1_MASK        2U
  #define BFIU_CKDIVISOR_N2_MASK        4U
  #define BFIU_CKDIVISOR_N3_MASK        8U
  #define BFIU_CKDIVISOR_N_MASK         15U
  #define BFIU_CKDIVISOR_N_BITNUM       0U
  #define BFIU_CKDIVISOR                *((volatile word *)0x00001388)


  /*** BFIU_TERASEL - Boot Flash Erase Time Limit Register; 0x00001389 ***/
  union {
    word Word;
  } BFIU_TERASEL_STR;
  
  #define BFIU_TERASEL_TERASEL0_MASK    1U
  #define BFIU_TERASEL_TERASEL1_MASK    2U
  #define BFIU_TERASEL_TERASEL2_MASK    4U
  #define BFIU_TERASEL_TERASEL3_MASK    8U
  #define BFIU_TERASEL_TERASEL4_MASK    16U
  #define BFIU_TERASEL_TERASEL5_MASK    32U
  #define BFIU_TERASEL_TERASEL6_MASK    64U
  #define BFIU_TERASEL_TERASEL_MASK     127U
  #define BFIU_TERASEL_TERASEL_BITNUM   0U
  #define BFIU_TERASEL                  *((volatile word *)0x00001389)


  /*** BFIU_TMEL - Boot Flash Mass Erase Time Limit Register; 0x0000138A ***/
  union {
    word Word;
  } BFIU_TMEL_STR;
  
  #define BFIU_TMEL_TMEL0_MASK          1U
  #define BFIU_TMEL_TMEL1_MASK          2U
  #define BFIU_TMEL_TMEL2_MASK          4U
  #define BFIU_TMEL_TMEL3_MASK          8U
  #define BFIU_TMEL_TMEL4_MASK          16U
  #define BFIU_TMEL_TMEL5_MASK          32U
  #define BFIU_TMEL_TMEL6_MASK          64U
  #define BFIU_TMEL_TMEL7_MASK          128U
  #define BFIU_TMEL_TMEL_MASK           255U
  #define BFIU_TMEL_TMEL_BITNUM         0U
  #define BFIU_TMEL                     *((volatile word *)0x0000138A)


  /*** BFIU_TNVSL - Boot Flash Non-Volatile Storage Limit Register; 0x0000138B ***/
  union {
    word Word;
  } BFIU_TNVSL_STR;
  
  #define BFIU_TNVSL_TNVSL0_MASK        1U
  #define BFIU_TNVSL_TNVSL1_MASK        2U
  #define BFIU_TNVSL_TNVSL2_MASK        4U
  #define BFIU_TNVSL_TNVSL3_MASK        8U
  #define BFIU_TNVSL_TNVSL4_MASK        16U
  #define BFIU_TNVSL_TNVSL5_MASK        32U
  #define BFIU_TNVSL_TNVSL6_MASK        64U
  #define BFIU_TNVSL_TNVSL7_MASK        128U
  #define BFIU_TNVSL_TNVSL8_MASK        256U
  #define BFIU_TNVSL_TNVSL9_MASK        512U
  #define BFIU_TNVSL_TNVSL10_MASK       1024U
  #define BFIU_TNVSL_TNVSL_MASK         2047U
  #define BFIU_TNVSL_TNVSL_BITNUM       0U
  #define BFIU_TNVSL                    *((volatile word *)0x0000138B)


  /*** BFIU_TPGSL - Boot Flash Program Setup Limit Register; 0x0000138C ***/
  union {
    word Word;
  } BFIU_TPGSL_STR;
  
  #define BFIU_TPGSL_TPGSL0_MASK        1U
  #define BFIU_TPGSL_TPGSL1_MASK        2U
  #define BFIU_TPGSL_TPGSL2_MASK        4U
  #define BFIU_TPGSL_TPGSL3_MASK        8U
  #define BFIU_TPGSL_TPGSL4_MASK        16U
  #define BFIU_TPGSL_TPGSL5_MASK        32U
  #define BFIU_TPGSL_TPGSL6_MASK        64U
  #define BFIU_TPGSL_TPGSL7_MASK        128U
  #define BFIU_TPGSL_TPGSL8_MASK        256U
  #define BFIU_TPGSL_TPGSL9_MASK        512U
  #define BFIU_TPGSL_TPGSL10_MASK       1024U
  #define BFIU_TPGSL_TPGSL11_MASK       2048U
  #define BFIU_TPGSL_TPGSL_MASK         4095U
  #define BFIU_TPGSL_TPGSL_BITNUM       0U
  #define BFIU_TPGSL                    *((volatile word *)0x0000138C)


  /*** BFIU_TPROGL - Boot Flash Program Limit Register; 0x0000138D ***/
  union {
    word Word;
  } BFIU_TPROGL_STR;
  
  #define BFIU_TPROGL_TPROGL0_MASK      1U
  #define BFIU_TPROGL_TPROGL1_MASK      2U
  #define BFIU_TPROGL_TPROGL2_MASK      4U
  #define BFIU_TPROGL_TPROGL3_MASK      8U
  #define BFIU_TPROGL_TPROGL4_MASK      16U
  #define BFIU_TPROGL_TPROGL5_MASK      32U
  #define BFIU_TPROGL_TPROGL6_MASK      64U
  #define BFIU_TPROGL_TPROGL7_MASK      128U
  #define BFIU_TPROGL_TPROGL8_MASK      256U
  #define BFIU_TPROGL_TPROGL9_MASK      512U
  #define BFIU_TPROGL_TPROGL10_MASK     1024U
  #define BFIU_TPROGL_TPROGL11_MASK     2048U
  #define BFIU_TPROGL_TPROGL12_MASK     4096U
  #define BFIU_TPROGL_TPROGL13_MASK     8192U
  #define BFIU_TPROGL_TPROGL_MASK       16383U
  #define BFIU_TPROGL_TPROGL_BITNUM     0U
  #define BFIU_TPROGL                   *((volatile word *)0x0000138D)


  /*** BFIU_TNVHL - Boot Flash Non-Volatile Hold Limit Register; 0x0000138E ***/
  union {
    word Word;
  } BFIU_TNVHL_STR;
  
  #define BFIU_TNVHL_TNVHL0_MASK        1U
  #define BFIU_TNVHL_TNVHL1_MASK        2U
  #define BFIU_TNVHL_TNVHL2_MASK        4U
  #define BFIU_TNVHL_TNVHL3_MASK        8U
  #define BFIU_TNVHL_TNVHL4_MASK        16U
  #define BFIU_TNVHL_TNVHL5_MASK        32U
  #define BFIU_TNVHL_TNVHL6_MASK        64U
  #define BFIU_TNVHL_TNVHL7_MASK        128U
  #define BFIU_TNVHL_TNVHL8_MASK        256U
  #define BFIU_TNVHL_TNVHL9_MASK        512U
  #define BFIU_TNVHL_TNVHL10_MASK       1024U
  #define BFIU_TNVHL_TNVHL_MASK         2047U
  #define BFIU_TNVHL_TNVHL_BITNUM       0U
  #define BFIU_TNVHL                    *((volatile word *)0x0000138E)


  /*** BFIU_TNVH1L - Boot Flash Non-Volatile Hold 1 Limit Register; 0x0000138F ***/
  union {
    word Word;
  } BFIU_TNVH1L_STR;
  
  #define BFIU_TNVH1L_TNVH1L0_MASK      1U
  #define BFIU_TNVH1L_TNVH1L1_MASK      2U
  #define BFIU_TNVH1L_TNVH1L2_MASK      4U
  #define BFIU_TNVH1L_TNVH1L3_MASK      8U
  #define BFIU_TNVH1L_TNVH1L4_MASK      16U
  #define BFIU_TNVH1L_TNVH1L5_MASK      32U
  #define BFIU_TNVH1L_TNVH1L6_MASK      64U
  #define BFIU_TNVH1L_TNVH1L7_MASK      128U
  #define BFIU_TNVH1L_TNVH1L8_MASK      256U
  #define BFIU_TNVH1L_TNVH1L9_MASK      512U
  #define BFIU_TNVH1L_TNVH1L10_MASK     1024U
  #define BFIU_TNVH1L_TNVH1L11_MASK     2048U
  #define BFIU_TNVH1L_TNVH1L12_MASK     4096U
  #define BFIU_TNVH1L_TNVH1L13_MASK     8192U
  #define BFIU_TNVH1L_TNVH1L14_MASK     16384U
  #define BFIU_TNVH1L_TNVH1L_MASK       32767U
  #define BFIU_TNVH1L_TNVH1L_BITNUM     0U
  #define BFIU_TNVH1L                   *((volatile word *)0x0000138F)


  /*** BFIU_TRCVL - Boot Flash Recovery Limit Register; 0x00001390 ***/
  union {
    word Word;
  } BFIU_TRCVL_STR;
  
  #define BFIU_TRCVL_TRCVL0_MASK        1U
  #define BFIU_TRCVL_TRCVL1_MASK        2U
  #define BFIU_TRCVL_TRCVL2_MASK        4U
  #define BFIU_TRCVL_TRCVL3_MASK        8U
  #define BFIU_TRCVL_TRCVL4_MASK        16U
  #define BFIU_TRCVL_TRCVL5_MASK        32U
  #define BFIU_TRCVL_TRCVL6_MASK        64U
  #define BFIU_TRCVL_TRCVL7_MASK        128U
  #define BFIU_TRCVL_TRCVL8_MASK        256U
  #define BFIU_TRCVL_TRCVL_MASK         511U
  #define BFIU_TRCVL_TRCVL_BITNUM       0U
  #define BFIU_TRCVL                    *((volatile word *)0x00001390)


  word Reserved0[15];                  /* Reserved (unused) registers */

} BFIU_PRPH;

/******************************************
*** Peripheral CLKGEN
*******************************************/
typedef volatile struct {
  /*** PLLCR - PLL Control Register; 0x000013A0 ***/
  union {
    word Word;
  } PLLCR_STR;
  
  #define PLLCR_ZSRC0_MASK              1U
  #define PLLCR_ZSRC1_MASK              2U
  #define PLLCR_PLLPD_MASK              16U
  #define PLLCR_CHPMPTRI_MASK           64U
  #define PLLCR_LCKON_MASK              128U
  #define PLLCR_LOCIE_MASK              2048U
  #define PLLCR_PLLIE00_MASK            4096U
  #define PLLCR_PLLIE01_MASK            8192U
  #define PLLCR_PLLIE10_MASK            16384U
  #define PLLCR_PLLIE11_MASK            32768U
  #define PLLCR_ZSRC_MASK               3U
  #define PLLCR_ZSRC_BITNUM             0U
  #define PLLCR_PLLIE0_MASK             12288U
  #define PLLCR_PLLIE0_BITNUM           12U
  #define PLLCR_PLLIE_10_MASK           49152U
  #define PLLCR_PLLIE_10_BITNUM         14U
  #define PLLCR                         *((volatile word *)0x000013A0)


  /*** PLLDB - PLL Divide- by Register; 0x000013A1 ***/
  union {
    word Word;
  } PLLDB_STR;
  
  #define PLLDB_PLLDB0_MASK             1U
  #define PLLDB_PLLDB1_MASK             2U
  #define PLLDB_PLLDB2_MASK             4U
  #define PLLDB_PLLDB3_MASK             8U
  #define PLLDB_PLLDB4_MASK             16U
  #define PLLDB_PLLDB5_MASK             32U
  #define PLLDB_PLLDB6_MASK             64U
  #define PLLDB_PLLCID0_MASK            256U
  #define PLLDB_PLLCID1_MASK            512U
  #define PLLDB_PLLCOD0_MASK            1024U
  #define PLLDB_PLLCOD1_MASK            2048U
  #define PLLDB_LORTP0_MASK             4096U
  #define PLLDB_LORTP1_MASK             8192U
  #define PLLDB_LORTP2_MASK             16384U
  #define PLLDB_LORTP3_MASK             32768U
  #define PLLDB_PLLDB_MASK              127U
  #define PLLDB_PLLDB_BITNUM            0U
  #define PLLDB_PLLCID_MASK             768U
  #define PLLDB_PLLCID_BITNUM           8U
  #define PLLDB_PLLCOD_MASK             3072U
  #define PLLDB_PLLCOD_BITNUM           10U
  #define PLLDB_LORTP_MASK              61440U
  #define PLLDB_LORTP_BITNUM            12U
  #define PLLDB                         *((volatile word *)0x000013A1)


  /*** PLLSR - PLL Status Register; 0x000013A2 ***/
  union {
    word Word;
  } PLLSR_STR;
  
  #define PLLSR_ZSRC0_MASK              1U
  #define PLLSR_ZSRC1_MASK              2U
  #define PLLSR_PLLPDN_MASK             16U
  #define PLLSR_LCK0_MASK               32U
  #define PLLSR_LCK1_MASK               64U
  #define PLLSR_LOCI_MASK               8192U
  #define PLLSR_LOLI0_MASK              16384U
  #define PLLSR_LOLI1_MASK              32768U
  #define PLLSR_ZSRC_MASK               3U
  #define PLLSR_ZSRC_BITNUM             0U
  #define PLLSR_LCK_MASK                96U
  #define PLLSR_LCK_BITNUM              5U
  #define PLLSR_LOLI_MASK               49152U
  #define PLLSR_LOLI_BITNUM             14U
  #define PLLSR                         *((volatile word *)0x000013A2)


  word Reserved0[1];                   /* Reserved (unused) registers */
  
  /*** CLKOSR - CLKO Select Register; 0x000013A4 ***/
  union {
    word Word;
  } CLKOSR_STR;
  
  #define CLKOSR_CLKOSEL0_MASK          1U
  #define CLKOSR_CLKOSEL1_MASK          2U
  #define CLKOSR_CLKOSEL2_MASK          4U
  #define CLKOSR_CLKOSEL3_MASK          8U
  #define CLKOSR_CLKOSEL4_MASK          16U
  #define CLKOSR_CLKOSEL_MASK           31U
  #define CLKOSR_CLKOSEL_BITNUM         0U
  #define CLKOSR                        *((volatile word *)0x000013A4)


  word Reserved1[11];                  /* Reserved (unused) registers */

} CLKGEN_PRPH;

/******************************************
*** Peripheral GPIOA
*******************************************/
typedef volatile struct {
  /*** GPIO_A_PUR - GPIO A Pull-up Enable Register; 0x000013B0 ***/
  union {
    word Word;
  } GPIO_A_PUR_STR;
  
  #define GPIO_A_PUR_PU0_MASK           1U
  #define GPIO_A_PUR_PU1_MASK           2U
  #define GPIO_A_PUR_PU2_MASK           4U
  #define GPIO_A_PUR_PU3_MASK           8U
  #define GPIO_A_PUR_PU4_MASK           16U
  #define GPIO_A_PUR_PU5_MASK           32U
  #define GPIO_A_PUR_PU6_MASK           64U
  #define GPIO_A_PUR_PU7_MASK           128U
  #define GPIO_A_PUR_PU_MASK            255U
  #define GPIO_A_PUR_PU_BITNUM          0U
  #define GPIO_A_PUR                    *((volatile word *)0x000013B0)


  /*** GPIO_A_DR - GPIO A Data Register; 0x000013B1 ***/
  union {
    word Word;
  } GPIO_A_DR_STR;
  
  #define GPIO_A_DR_D0_MASK             1U
  #define GPIO_A_DR_D1_MASK             2U
  #define GPIO_A_DR_D2_MASK             4U
  #define GPIO_A_DR_D3_MASK             8U
  #define GPIO_A_DR_D4_MASK             16U
  #define GPIO_A_DR_D5_MASK             32U
  #define GPIO_A_DR_D6_MASK             64U
  #define GPIO_A_DR_D7_MASK             128U
  #define GPIO_A_DR_D_MASK              255U
  #define GPIO_A_DR_D_BITNUM            0U
  #define GPIO_A_DR                     *((volatile word *)0x000013B1)


  /*** GPIO_A_DDR - GPIO A Data Direction Register; 0x000013B2 ***/
  union {
    word Word;
  } GPIO_A_DDR_STR;
  
  #define GPIO_A_DDR_DD0_MASK           1U
  #define GPIO_A_DDR_DD1_MASK           2U
  #define GPIO_A_DDR_DD2_MASK           4U
  #define GPIO_A_DDR_DD3_MASK           8U
  #define GPIO_A_DDR_DD4_MASK           16U
  #define GPIO_A_DDR_DD5_MASK           32U
  #define GPIO_A_DDR_DD6_MASK           64U
  #define GPIO_A_DDR_DD7_MASK           128U
  #define GPIO_A_DDR_DD_MASK            255U
  #define GPIO_A_DDR_DD_BITNUM          0U
  #define GPIO_A_DDR                    *((volatile word *)0x000013B2)


  /*** GPIO_A_PER - GPIO A Peripheral Enable Registers; 0x000013B3 ***/
  union {
    word Word;
  } GPIO_A_PER_STR;
  
  #define GPIO_A_PER_PE0_MASK           1U
  #define GPIO_A_PER_PE1_MASK           2U
  #define GPIO_A_PER_PE2_MASK           4U
  #define GPIO_A_PER_PE3_MASK           8U
  #define GPIO_A_PER_PE4_MASK           16U
  #define GPIO_A_PER_PE5_MASK           32U
  #define GPIO_A_PER_PE6_MASK           64U
  #define GPIO_A_PER_PE7_MASK           128U
  #define GPIO_A_PER_PE_MASK            255U
  #define GPIO_A_PER_PE_BITNUM          0U
  #define GPIO_A_PER                    *((volatile word *)0x000013B3)


  /*** GPIO_A_IAR - GPIO A Interrupt Assert Register; 0x000013B4 ***/
  union {
    word Word;
  } GPIO_A_IAR_STR;
  
  #define GPIO_A_IAR_IA0_MASK           1U
  #define GPIO_A_IAR_IA1_MASK           2U
  #define GPIO_A_IAR_IA2_MASK           4U
  #define GPIO_A_IAR_IA3_MASK           8U
  #define GPIO_A_IAR_IA4_MASK           16U
  #define GPIO_A_IAR_IA5_MASK           32U
  #define GPIO_A_IAR_IA6_MASK           64U
  #define GPIO_A_IAR_IA7_MASK           128U
  #define GPIO_A_IAR_IA_MASK            255U
  #define GPIO_A_IAR_IA_BITNUM          0U
  #define GPIO_A_IAR                    *((volatile word *)0x000013B4)


  /*** GPIO_A_IENR - GPIO A Interrupt Enable Register; 0x000013B5 ***/
  union {
    word Word;
  } GPIO_A_IENR_STR;
  
  #define GPIO_A_IENR_IEN0_MASK         1U
  #define GPIO_A_IENR_IEN1_MASK         2U
  #define GPIO_A_IENR_IEN2_MASK         4U
  #define GPIO_A_IENR_IEN3_MASK         8U
  #define GPIO_A_IENR_IEN4_MASK         16U
  #define GPIO_A_IENR_IEN5_MASK         32U
  #define GPIO_A_IENR_IEN6_MASK         64U
  #define GPIO_A_IENR_IEN7_MASK         128U
  #define GPIO_A_IENR_IEN_MASK          255U
  #define GPIO_A_IENR_IEN_BITNUM        0U
  #define GPIO_A_IENR                   *((volatile word *)0x000013B5)


  /*** GPIO_A_IPOLR - GPIO A Interrupt Polarity Register; 0x000013B6 ***/
  union {
    word Word;
  } GPIO_A_IPOLR_STR;
  
  #define GPIO_A_IPOLR_IPOL0_MASK       1U
  #define GPIO_A_IPOLR_IPOL1_MASK       2U
  #define GPIO_A_IPOLR_IPOL2_MASK       4U
  #define GPIO_A_IPOLR_IPOL3_MASK       8U
  #define GPIO_A_IPOLR_IPOL4_MASK       16U
  #define GPIO_A_IPOLR_IPOL5_MASK       32U
  #define GPIO_A_IPOLR_IPOL6_MASK       64U
  #define GPIO_A_IPOLR_IPOL7_MASK       128U
  #define GPIO_A_IPOLR_IPOL_MASK        255U
  #define GPIO_A_IPOLR_IPOL_BITNUM      0U
  #define GPIO_A_IPOLR                  *((volatile word *)0x000013B6)


  /*** GPIO_A_IPR - GPIO A Interrupt Pending Register; 0x000013B7 ***/
  union {
    word Word;
  } GPIO_A_IPR_STR;
  
  #define GPIO_A_IPR_IP0_MASK           1U
  #define GPIO_A_IPR_IP1_MASK           2U
  #define GPIO_A_IPR_IP2_MASK           4U
  #define GPIO_A_IPR_IP3_MASK           8U
  #define GPIO_A_IPR_IP4_MASK           16U
  #define GPIO_A_IPR_IP5_MASK           32U
  #define GPIO_A_IPR_IP6_MASK           64U
  #define GPIO_A_IPR_IP7_MASK           128U
  #define GPIO_A_IPR_IP_MASK            255U
  #define GPIO_A_IPR_IP_BITNUM          0U
  #define GPIO_A_IPR                    *((volatile word *)0x000013B7)


  /*** GPIO_A_IESR - GPIO A Interrupt Edge Sensitive Register; 0x000013B8 ***/
  union {
    word Word;
  } GPIO_A_IESR_STR;
  
  #define GPIO_A_IESR_IES0_MASK         1U
  #define GPIO_A_IESR_IES1_MASK         2U
  #define GPIO_A_IESR_IES2_MASK         4U
  #define GPIO_A_IESR_IES3_MASK         8U
  #define GPIO_A_IESR_IES4_MASK         16U
  #define GPIO_A_IESR_IES5_MASK         32U
  #define GPIO_A_IESR_IES6_MASK         64U
  #define GPIO_A_IESR_IES7_MASK         128U
  #define GPIO_A_IESR_IES_MASK          255U
  #define GPIO_A_IESR_IES_BITNUM        0U
  #define GPIO_A_IESR                   *((volatile word *)0x000013B8)


  word Reserved0[7];                   /* Reserved (unused) registers */

} GPIOA_PRPH;

/******************************************
*** Peripheral GPIOB
*******************************************/
typedef volatile struct {
  /*** GPIO_B_PUR - GPIO B Pull-up Enable Register; 0x000013C0 ***/
  union {
    word Word;
  } GPIO_B_PUR_STR;
  
  #define GPIO_B_PUR_PU0_MASK           1U
  #define GPIO_B_PUR_PU1_MASK           2U
  #define GPIO_B_PUR_PU2_MASK           4U
  #define GPIO_B_PUR_PU3_MASK           8U
  #define GPIO_B_PUR_PU4_MASK           16U
  #define GPIO_B_PUR_PU5_MASK           32U
  #define GPIO_B_PUR_PU6_MASK           64U
  #define GPIO_B_PUR_PU7_MASK           128U
  #define GPIO_B_PUR_PU_MASK            255U
  #define GPIO_B_PUR_PU_BITNUM          0U
  #define GPIO_B_PUR                    *((volatile word *)0x000013C0)


  /*** GPIO_B_DR - GPIO B Data Register; 0x000013C1 ***/
  union {
    word Word;
  } GPIO_B_DR_STR;
  
  #define GPIO_B_DR_D0_MASK             1U
  #define GPIO_B_DR_D1_MASK             2U
  #define GPIO_B_DR_D2_MASK             4U
  #define GPIO_B_DR_D3_MASK             8U
  #define GPIO_B_DR_D4_MASK             16U
  #define GPIO_B_DR_D5_MASK             32U
  #define GPIO_B_DR_D6_MASK             64U
  #define GPIO_B_DR_D7_MASK             128U
  #define GPIO_B_DR_D_MASK              255U
  #define GPIO_B_DR_D_BITNUM            0U
  #define GPIO_B_DR                     *((volatile word *)0x000013C1)


  /*** GPIO_B_DDR - GPIO B Data Direction Register; 0x000013C2 ***/
  union {
    word Word;
  } GPIO_B_DDR_STR;
  
  #define GPIO_B_DDR_DD0_MASK           1U
  #define GPIO_B_DDR_DD1_MASK           2U
  #define GPIO_B_DDR_DD2_MASK           4U
  #define GPIO_B_DDR_DD3_MASK           8U
  #define GPIO_B_DDR_DD4_MASK           16U
  #define GPIO_B_DDR_DD5_MASK           32U
  #define GPIO_B_DDR_DD6_MASK           64U
  #define GPIO_B_DDR_DD7_MASK           128U
  #define GPIO_B_DDR_DD_MASK            255U
  #define GPIO_B_DDR_DD_BITNUM          0U
  #define GPIO_B_DDR                    *((volatile word *)0x000013C2)


  /*** GPIO_B_PER - GPIO B Peripheral Enable Registers; 0x000013C3 ***/
  union {
    word Word;
  } GPIO_B_PER_STR;
  
  #define GPIO_B_PER_PE0_MASK           1U
  #define GPIO_B_PER_PE1_MASK           2U
  #define GPIO_B_PER_PE2_MASK           4U
  #define GPIO_B_PER_PE3_MASK           8U
  #define GPIO_B_PER_PE4_MASK           16U
  #define GPIO_B_PER_PE5_MASK           32U
  #define GPIO_B_PER_PE6_MASK           64U
  #define GPIO_B_PER_PE7_MASK           128U
  #define GPIO_B_PER_PE_MASK            255U
  #define GPIO_B_PER_PE_BITNUM          0U
  #define GPIO_B_PER                    *((volatile word *)0x000013C3)


  /*** GPIO_B_IAR - GPIO B Interrupt Assert Register; 0x000013C4 ***/
  union {
    word Word;
  } GPIO_B_IAR_STR;
  
  #define GPIO_B_IAR_IA0_MASK           1U
  #define GPIO_B_IAR_IA1_MASK           2U
  #define GPIO_B_IAR_IA2_MASK           4U
  #define GPIO_B_IAR_IA3_MASK           8U
  #define GPIO_B_IAR_IA4_MASK           16U
  #define GPIO_B_IAR_IA5_MASK           32U
  #define GPIO_B_IAR_IA6_MASK           64U
  #define GPIO_B_IAR_IA7_MASK           128U
  #define GPIO_B_IAR_IA_MASK            255U
  #define GPIO_B_IAR_IA_BITNUM          0U
  #define GPIO_B_IAR                    *((volatile word *)0x000013C4)


  /*** GPIO_B_IENR - GPIO B Interrupt Enable Register; 0x000013C5 ***/
  union {
    word Word;
  } GPIO_B_IENR_STR;
  
  #define GPIO_B_IENR_IEN0_MASK         1U
  #define GPIO_B_IENR_IEN1_MASK         2U
  #define GPIO_B_IENR_IEN2_MASK         4U
  #define GPIO_B_IENR_IEN3_MASK         8U
  #define GPIO_B_IENR_IEN4_MASK         16U
  #define GPIO_B_IENR_IEN5_MASK         32U
  #define GPIO_B_IENR_IEN6_MASK         64U
  #define GPIO_B_IENR_IEN7_MASK         128U
  #define GPIO_B_IENR_IEN_MASK          255U
  #define GPIO_B_IENR_IEN_BITNUM        0U
  #define GPIO_B_IENR                   *((volatile word *)0x000013C5)


  /*** GPIO_B_IPOLR - GPIO B Interrupt Polarity Register; 0x000013C6 ***/
  union {
    word Word;
  } GPIO_B_IPOLR_STR;
  
  #define GPIO_B_IPOLR_IPOL0_MASK       1U
  #define GPIO_B_IPOLR_IPOL1_MASK       2U
  #define GPIO_B_IPOLR_IPOL2_MASK       4U
  #define GPIO_B_IPOLR_IPOL3_MASK       8U
  #define GPIO_B_IPOLR_IPOL4_MASK       16U
  #define GPIO_B_IPOLR_IPOL5_MASK       32U
  #define GPIO_B_IPOLR_IPOL6_MASK       64U
  #define GPIO_B_IPOLR_IPOL7_MASK       128U
  #define GPIO_B_IPOLR_IPOL_MASK        255U
  #define GPIO_B_IPOLR_IPOL_BITNUM      0U
  #define GPIO_B_IPOLR                  *((volatile word *)0x000013C6)


  /*** GPIO_B_IPR - GPIO B Interrupt Pending Register; 0x000013C7 ***/
  union {
    word Word;
  } GPIO_B_IPR_STR;
  
  #define GPIO_B_IPR_IP0_MASK           1U
  #define GPIO_B_IPR_IP1_MASK           2U
  #define GPIO_B_IPR_IP2_MASK           4U
  #define GPIO_B_IPR_IP3_MASK           8U
  #define GPIO_B_IPR_IP4_MASK           16U
  #define GPIO_B_IPR_IP5_MASK           32U
  #define GPIO_B_IPR_IP6_MASK           64U
  #define GPIO_B_IPR_IP7_MASK           128U
  #define GPIO_B_IPR_IP_MASK            255U
  #define GPIO_B_IPR_IP_BITNUM          0U
  #define GPIO_B_IPR                    *((volatile word *)0x000013C7)


  /*** GPIO_B_IESR - GPIO B Interrupt Edge Sensitive Register; 0x000013C8 ***/
  union {
    word Word;
  } GPIO_B_IESR_STR;
  
  #define GPIO_B_IESR_IES0_MASK         1U
  #define GPIO_B_IESR_IES1_MASK         2U
  #define GPIO_B_IESR_IES2_MASK         4U
  #define GPIO_B_IESR_IES3_MASK         8U
  #define GPIO_B_IESR_IES4_MASK         16U
  #define GPIO_B_IESR_IES5_MASK         32U
  #define GPIO_B_IESR_IES6_MASK         64U
  #define GPIO_B_IESR_IES7_MASK         128U
  #define GPIO_B_IESR_IES_MASK          255U
  #define GPIO_B_IESR_IES_BITNUM        0U
  #define GPIO_B_IESR                   *((volatile word *)0x000013C8)


  word Reserved0[23];                  /* Reserved (unused) registers */

} GPIOB_PRPH;

/******************************************
*** Peripheral GPIOD
*******************************************/
typedef volatile struct {
  /*** GPIO_D_PUR - GPIO D Pull-up Enable Register; 0x000013E0 ***/
  union {
    word Word;
  } GPIO_D_PUR_STR;
  
  #define GPIO_D_PUR_PU0_MASK           1U
  #define GPIO_D_PUR_PU1_MASK           2U
  #define GPIO_D_PUR_PU2_MASK           4U
  #define GPIO_D_PUR_PU3_MASK           8U
  #define GPIO_D_PUR_PU4_MASK           16U
  #define GPIO_D_PUR_PU5_MASK           32U
  #define GPIO_D_PUR_PU6_MASK           64U
  #define GPIO_D_PUR_PU7_MASK           128U
  #define GPIO_D_PUR_PU_MASK            255U
  #define GPIO_D_PUR_PU_BITNUM          0U
  #define GPIO_D_PUR                    *((volatile word *)0x000013E0)


  /*** GPIO_D_DR - GPIO D Data Register; 0x000013E1 ***/
  union {
    word Word;
  } GPIO_D_DR_STR;
  
  #define GPIO_D_DR_D0_MASK             1U
  #define GPIO_D_DR_D1_MASK             2U
  #define GPIO_D_DR_D2_MASK             4U
  #define GPIO_D_DR_D3_MASK             8U
  #define GPIO_D_DR_D4_MASK             16U
  #define GPIO_D_DR_D5_MASK             32U
  #define GPIO_D_DR_D6_MASK             64U
  #define GPIO_D_DR_D7_MASK             128U
  #define GPIO_D_DR_D_MASK              255U
  #define GPIO_D_DR_D_BITNUM            0U
  #define GPIO_D_DR                     *((volatile word *)0x000013E1)


  /*** GPIO_D_DDR - GPIO D Data Direction Register; 0x000013E2 ***/
  union {
    word Word;
  } GPIO_D_DDR_STR;
  
  #define GPIO_D_DDR_DD0_MASK           1U
  #define GPIO_D_DDR_DD1_MASK           2U
  #define GPIO_D_DDR_DD2_MASK           4U
  #define GPIO_D_DDR_DD3_MASK           8U
  #define GPIO_D_DDR_DD4_MASK           16U
  #define GPIO_D_DDR_DD5_MASK           32U
  #define GPIO_D_DDR_DD6_MASK           64U
  #define GPIO_D_DDR_DD7_MASK           128U
  #define GPIO_D_DDR_DD_MASK            255U
  #define GPIO_D_DDR_DD_BITNUM          0U
  #define GPIO_D_DDR                    *((volatile word *)0x000013E2)


  /*** GPIO_D_PER - GPIO D Peripheral Enable Registers; 0x000013E3 ***/
  union {
    word Word;
  } GPIO_D_PER_STR;
  
  #define GPIO_D_PER_PE0_MASK           1U
  #define GPIO_D_PER_PE1_MASK           2U
  #define GPIO_D_PER_PE2_MASK           4U
  #define GPIO_D_PER_PE3_MASK           8U
  #define GPIO_D_PER_PE4_MASK           16U
  #define GPIO_D_PER_PE5_MASK           32U
  #define GPIO_D_PER_PE6_MASK           64U
  #define GPIO_D_PER_PE7_MASK           128U
  #define GPIO_D_PER_PE_MASK            255U
  #define GPIO_D_PER_PE_BITNUM          0U
  #define GPIO_D_PER                    *((volatile word *)0x000013E3)


  /*** GPIO_D_IAR - GPIO D Interrupt Assert Register; 0x000013E4 ***/
  union {
    word Word;
  } GPIO_D_IAR_STR;
  
  #define GPIO_D_IAR_IA0_MASK           1U
  #define GPIO_D_IAR_IA1_MASK           2U
  #define GPIO_D_IAR_IA2_MASK           4U
  #define GPIO_D_IAR_IA3_MASK           8U
  #define GPIO_D_IAR_IA4_MASK           16U
  #define GPIO_D_IAR_IA5_MASK           32U
  #define GPIO_D_IAR_IA6_MASK           64U
  #define GPIO_D_IAR_IA7_MASK           128U
  #define GPIO_D_IAR_IA_MASK            255U
  #define GPIO_D_IAR_IA_BITNUM          0U
  #define GPIO_D_IAR                    *((volatile word *)0x000013E4)


  /*** GPIO_D_IENR - GPIO D Interrupt Enable Register; 0x000013E5 ***/
  union {
    word Word;
  } GPIO_D_IENR_STR;
  
  #define GPIO_D_IENR_IEN0_MASK         1U
  #define GPIO_D_IENR_IEN1_MASK         2U
  #define GPIO_D_IENR_IEN2_MASK         4U
  #define GPIO_D_IENR_IEN3_MASK         8U
  #define GPIO_D_IENR_IEN4_MASK         16U
  #define GPIO_D_IENR_IEN5_MASK         32U
  #define GPIO_D_IENR_IEN6_MASK         64U
  #define GPIO_D_IENR_IEN7_MASK         128U
  #define GPIO_D_IENR_IEN_MASK          255U
  #define GPIO_D_IENR_IEN_BITNUM        0U
  #define GPIO_D_IENR                   *((volatile word *)0x000013E5)


  /*** GPIO_D_IPOLR - GPIO D Interrupt Polarity Register; 0x000013E6 ***/
  union {
    word Word;
  } GPIO_D_IPOLR_STR;
  
  #define GPIO_D_IPOLR_IPOL0_MASK       1U
  #define GPIO_D_IPOLR_IPOL1_MASK       2U
  #define GPIO_D_IPOLR_IPOL2_MASK       4U
  #define GPIO_D_IPOLR_IPOL3_MASK       8U
  #define GPIO_D_IPOLR_IPOL4_MASK       16U
  #define GPIO_D_IPOLR_IPOL5_MASK       32U
  #define GPIO_D_IPOLR_IPOL6_MASK       64U
  #define GPIO_D_IPOLR_IPOL7_MASK       128U
  #define GPIO_D_IPOLR_IPOL_MASK        255U
  #define GPIO_D_IPOLR_IPOL_BITNUM      0U
  #define GPIO_D_IPOLR                  *((volatile word *)0x000013E6)


  /*** GPIO_D_IPR - GPIO D Interrupt Pending Register; 0x000013E7 ***/
  union {
    word Word;
  } GPIO_D_IPR_STR;
  
  #define GPIO_D_IPR_IP0_MASK           1U
  #define GPIO_D_IPR_IP1_MASK           2U
  #define GPIO_D_IPR_IP2_MASK           4U
  #define GPIO_D_IPR_IP3_MASK           8U
  #define GPIO_D_IPR_IP4_MASK           16U
  #define GPIO_D_IPR_IP5_MASK           32U
  #define GPIO_D_IPR_IP6_MASK           64U
  #define GPIO_D_IPR_IP7_MASK           128U
  #define GPIO_D_IPR_IP_MASK            255U
  #define GPIO_D_IPR_IP_BITNUM          0U
  #define GPIO_D_IPR                    *((volatile word *)0x000013E7)


  /*** GPIO_D_IESR - GPIO D Interrupt Edge Sensitive Register; 0x000013E8 ***/
  union {
    word Word;
  } GPIO_D_IESR_STR;
  
  #define GPIO_D_IESR_IES0_MASK         1U
  #define GPIO_D_IESR_IES1_MASK         2U
  #define GPIO_D_IESR_IES2_MASK         4U
  #define GPIO_D_IESR_IES3_MASK         8U
  #define GPIO_D_IESR_IES4_MASK         16U
  #define GPIO_D_IESR_IES5_MASK         32U
  #define GPIO_D_IESR_IES6_MASK         64U
  #define GPIO_D_IESR_IES7_MASK         128U
  #define GPIO_D_IESR_IES_MASK          255U
  #define GPIO_D_IESR_IES_BITNUM        0U
  #define GPIO_D_IESR                   *((volatile word *)0x000013E8)


  word Reserved0[7];                   /* Reserved (unused) registers */

} GPIOD_PRPH;

/******************************************
*** Peripheral GPIOE
*******************************************/
typedef volatile struct {
  /*** GPIO_E_PUR - GPIO E Pull-up Enable Register; 0x000013F0 ***/
  union {
    word Word;
  } GPIO_E_PUR_STR;
  
  #define GPIO_E_PUR_PU0_MASK           1U
  #define GPIO_E_PUR_PU1_MASK           2U
  #define GPIO_E_PUR_PU2_MASK           4U
  #define GPIO_E_PUR_PU3_MASK           8U
  #define GPIO_E_PUR_PU4_MASK           16U
  #define GPIO_E_PUR_PU5_MASK           32U
  #define GPIO_E_PUR_PU6_MASK           64U
  #define GPIO_E_PUR_PU7_MASK           128U
  #define GPIO_E_PUR_PU_MASK            255U
  #define GPIO_E_PUR_PU_BITNUM          0U
  #define GPIO_E_PUR                    *((volatile word *)0x000013F0)


  /*** GPIO_E_DR - GPIO E Data Register; 0x000013F1 ***/
  union {
    word Word;
  } GPIO_E_DR_STR;
  
  #define GPIO_E_DR_D0_MASK             1U
  #define GPIO_E_DR_D1_MASK             2U
  #define GPIO_E_DR_D2_MASK             4U
  #define GPIO_E_DR_D3_MASK             8U
  #define GPIO_E_DR_D4_MASK             16U
  #define GPIO_E_DR_D5_MASK             32U
  #define GPIO_E_DR_D6_MASK             64U
  #define GPIO_E_DR_D7_MASK             128U
  #define GPIO_E_DR_D_MASK              255U
  #define GPIO_E_DR_D_BITNUM            0U
  #define GPIO_E_DR                     *((volatile word *)0x000013F1)


  /*** GPIO_E_DDR - GPIO E Data Direction Register; 0x000013F2 ***/
  union {
    word Word;
  } GPIO_E_DDR_STR;
  
  #define GPIO_E_DDR_DD0_MASK           1U
  #define GPIO_E_DDR_DD1_MASK           2U
  #define GPIO_E_DDR_DD2_MASK           4U
  #define GPIO_E_DDR_DD3_MASK           8U
  #define GPIO_E_DDR_DD4_MASK           16U
  #define GPIO_E_DDR_DD5_MASK           32U
  #define GPIO_E_DDR_DD6_MASK           64U
  #define GPIO_E_DDR_DD7_MASK           128U
  #define GPIO_E_DDR_DD_MASK            255U
  #define GPIO_E_DDR_DD_BITNUM          0U
  #define GPIO_E_DDR                    *((volatile word *)0x000013F2)


  /*** GPIO_E_PER - GPIO E Peripheral Enable Registers; 0x000013F3 ***/
  union {
    word Word;
  } GPIO_E_PER_STR;
  
  #define GPIO_E_PER_PE0_MASK           1U
  #define GPIO_E_PER_PE1_MASK           2U
  #define GPIO_E_PER_PE2_MASK           4U
  #define GPIO_E_PER_PE3_MASK           8U
  #define GPIO_E_PER_PE4_MASK           16U
  #define GPIO_E_PER_PE5_MASK           32U
  #define GPIO_E_PER_PE6_MASK           64U
  #define GPIO_E_PER_PE7_MASK           128U
  #define GPIO_E_PER_PE_MASK            255U
  #define GPIO_E_PER_PE_BITNUM          0U
  #define GPIO_E_PER                    *((volatile word *)0x000013F3)


  /*** GPIO_E_IAR - GPIO E Interrupt Assert Register; 0x000013F4 ***/
  union {
    word Word;
  } GPIO_E_IAR_STR;
  
  #define GPIO_E_IAR_IA0_MASK           1U
  #define GPIO_E_IAR_IA1_MASK           2U
  #define GPIO_E_IAR_IA2_MASK           4U
  #define GPIO_E_IAR_IA3_MASK           8U
  #define GPIO_E_IAR_IA4_MASK           16U
  #define GPIO_E_IAR_IA5_MASK           32U
  #define GPIO_E_IAR_IA6_MASK           64U
  #define GPIO_E_IAR_IA7_MASK           128U
  #define GPIO_E_IAR_IA_MASK            255U
  #define GPIO_E_IAR_IA_BITNUM          0U
  #define GPIO_E_IAR                    *((volatile word *)0x000013F4)


  /*** GPIO_E_IENR - GPIO E Interrupt Enable Register; 0x000013F5 ***/
  union {
    word Word;
  } GPIO_E_IENR_STR;
  
  #define GPIO_E_IENR_IEN0_MASK         1U
  #define GPIO_E_IENR_IEN1_MASK         2U
  #define GPIO_E_IENR_IEN2_MASK         4U
  #define GPIO_E_IENR_IEN3_MASK         8U
  #define GPIO_E_IENR_IEN4_MASK         16U
  #define GPIO_E_IENR_IEN5_MASK         32U
  #define GPIO_E_IENR_IEN6_MASK         64U
  #define GPIO_E_IENR_IEN7_MASK         128U
  #define GPIO_E_IENR_IEN_MASK          255U
  #define GPIO_E_IENR_IEN_BITNUM        0U
  #define GPIO_E_IENR                   *((volatile word *)0x000013F5)


  /*** GPIO_E_IPOLR - GPIO E Interrupt Polarity Register; 0x000013F6 ***/
  union {
    word Word;
  } GPIO_E_IPOLR_STR;
  
  #define GPIO_E_IPOLR_IPOL0_MASK       1U
  #define GPIO_E_IPOLR_IPOL1_MASK       2U
  #define GPIO_E_IPOLR_IPOL2_MASK       4U
  #define GPIO_E_IPOLR_IPOL3_MASK       8U
  #define GPIO_E_IPOLR_IPOL4_MASK       16U
  #define GPIO_E_IPOLR_IPOL5_MASK       32U
  #define GPIO_E_IPOLR_IPOL6_MASK       64U
  #define GPIO_E_IPOLR_IPOL7_MASK       128U
  #define GPIO_E_IPOLR_IPOL_MASK        255U
  #define GPIO_E_IPOLR_IPOL_BITNUM      0U
  #define GPIO_E_IPOLR                  *((volatile word *)0x000013F6)


  /*** GPIO_E_IPR - GPIO E Interrupt Pending Register; 0x000013F7 ***/
  union {
    word Word;
  } GPIO_E_IPR_STR;
  
  #define GPIO_E_IPR_IP0_MASK           1U
  #define GPIO_E_IPR_IP1_MASK           2U
  #define GPIO_E_IPR_IP2_MASK           4U
  #define GPIO_E_IPR_IP3_MASK           8U
  #define GPIO_E_IPR_IP4_MASK           16U
  #define GPIO_E_IPR_IP5_MASK           32U
  #define GPIO_E_IPR_IP6_MASK           64U
  #define GPIO_E_IPR_IP7_MASK           128U
  #define GPIO_E_IPR_IP_MASK            255U
  #define GPIO_E_IPR_IP_BITNUM          0U
  #define GPIO_E_IPR                    *((volatile word *)0x000013F7)


  /*** GPIO_E_IESR - GPIO E Interrupt Edge Sensitive Register; 0x000013F8 ***/
  union {
    word Word;
  } GPIO_E_IESR_STR;
  
  #define GPIO_E_IESR_IES0_MASK         1U
  #define GPIO_E_IESR_IES1_MASK         2U
  #define GPIO_E_IESR_IES2_MASK         4U
  #define GPIO_E_IESR_IES3_MASK         8U
  #define GPIO_E_IESR_IES4_MASK         16U
  #define GPIO_E_IESR_IES5_MASK         32U
  #define GPIO_E_IESR_IES6_MASK         64U
  #define GPIO_E_IESR_IES7_MASK         128U
  #define GPIO_E_IESR_IES_MASK          255U
  #define GPIO_E_IESR_IES_BITNUM        0U
  #define GPIO_E_IESR                   *((volatile word *)0x000013F8)


  word Reserved0[39];                  /* Reserved (unused) registers */

} GPIOE_PRPH;

/******************************************
*** Peripheral PFIU2
*******************************************/
typedef volatile struct {
  /*** PFIU2_CNTL - Program Flash 2 Control Register; 0x00001420 ***/
  union {
    word Word;
  } PFIU2_CNTL_STR;
  
  #define PFIU2_CNTL_NVSTR_MASK         1U
  #define PFIU2_CNTL_MAS1_MASK          2U
  #define PFIU2_CNTL_ERASE_MASK         4U
  #define PFIU2_CNTL_PROG_MASK          8U
  #define PFIU2_CNTL_YE_MASK            16U
  #define PFIU2_CNTL_XE_MASK            32U
  #define PFIU2_CNTL_IFREN_MASK         64U
  #define PFIU2_CNTL_BUSY_MASK          32768U
  #define PFIU2_CNTL                    *((volatile word *)0x00001420)


  /*** PFIU2_PE - Program Flash 2 Program Enable Register; 0x00001421 ***/
  union {
    word Word;
  } PFIU2_PE_STR;
  
  #define PFIU2_PE_ROW0_MASK            1U
  #define PFIU2_PE_ROW1_MASK            2U
  #define PFIU2_PE_ROW2_MASK            4U
  #define PFIU2_PE_ROW3_MASK            8U
  #define PFIU2_PE_ROW4_MASK            16U
  #define PFIU2_PE_ROW5_MASK            32U
  #define PFIU2_PE_ROW6_MASK            64U
  #define PFIU2_PE_ROW7_MASK            128U
  #define PFIU2_PE_ROW8_MASK            256U
  #define PFIU2_PE_ROW9_MASK            512U
  #define PFIU2_PE_IPE_MASK             16384U
  #define PFIU2_PE_DPE_MASK             32768U
  #define PFIU2_PE_ROW_MASK             1023U
  #define PFIU2_PE_ROW_BITNUM           0U
  #define PFIU2_PE                      *((volatile word *)0x00001421)


  /*** PFIU2_EE - Program Flash 2 Erase Enable Register; 0x00001422 ***/
  union {
    word Word;
  } PFIU2_EE_STR;
  
  #define PFIU2_EE_PAGE0_MASK           1U
  #define PFIU2_EE_PAGE1_MASK           2U
  #define PFIU2_EE_PAGE2_MASK           4U
  #define PFIU2_EE_PAGE3_MASK           8U
  #define PFIU2_EE_PAGE4_MASK           16U
  #define PFIU2_EE_PAGE5_MASK           32U
  #define PFIU2_EE_PAGE6_MASK           64U
  #define PFIU2_EE_IEE_MASK             16384U
  #define PFIU2_EE_DEE_MASK             32768U
  #define PFIU2_EE_PAGE_MASK            127U
  #define PFIU2_EE_PAGE_BITNUM          0U
  #define PFIU2_EE                      *((volatile word *)0x00001422)


  /*** PFIU2_ADDR - Program Flash 2 Address Register; 0x00001423 ***/
  union {
    word Word;
  } PFIU2_ADDR_STR;
  
  #define PFIU2_ADDR_A0_MASK            1U
  #define PFIU2_ADDR_A1_MASK            2U
  #define PFIU2_ADDR_A2_MASK            4U
  #define PFIU2_ADDR_A3_MASK            8U
  #define PFIU2_ADDR_A4_MASK            16U
  #define PFIU2_ADDR_A5_MASK            32U
  #define PFIU2_ADDR_A6_MASK            64U
  #define PFIU2_ADDR_A7_MASK            128U
  #define PFIU2_ADDR_A8_MASK            256U
  #define PFIU2_ADDR_A9_MASK            512U
  #define PFIU2_ADDR_A10_MASK           1024U
  #define PFIU2_ADDR_A11_MASK           2048U
  #define PFIU2_ADDR_A12_MASK           4096U
  #define PFIU2_ADDR_A13_MASK           8192U
  #define PFIU2_ADDR_A14_MASK           16384U
  #define PFIU2_ADDR_A15_MASK           32768U
  #define PFIU2_ADDR                    *((volatile word *)0x00001423)


  /*** PFIU2_DATA - Program Flash 2 Data Register; 0x00001424 ***/
  union {
    word Word;
  } PFIU2_DATA_STR;
  
  #define PFIU2_DATA_D0_MASK            1U
  #define PFIU2_DATA_D1_MASK            2U
  #define PFIU2_DATA_D2_MASK            4U
  #define PFIU2_DATA_D3_MASK            8U
  #define PFIU2_DATA_D4_MASK            16U
  #define PFIU2_DATA_D5_MASK            32U
  #define PFIU2_DATA_D6_MASK            64U
  #define PFIU2_DATA_D7_MASK            128U
  #define PFIU2_DATA_D8_MASK            256U
  #define PFIU2_DATA_D9_MASK            512U
  #define PFIU2_DATA_D10_MASK           1024U
  #define PFIU2_DATA_D11_MASK           2048U
  #define PFIU2_DATA_D12_MASK           4096U
  #define PFIU2_DATA_D13_MASK           8192U
  #define PFIU2_DATA_D14_MASK           16384U
  #define PFIU2_DATA_D15_MASK           32768U
  #define PFIU2_DATA                    *((volatile word *)0x00001424)


  /*** PFIU2_IE - Program Flash 2 Interrupt Enable Register; 0x00001425 ***/
  union {
    word Word;
  } PFIU2_IE_STR;
  
  #define PFIU2_IE_IE0_MASK             1U
  #define PFIU2_IE_IE1_MASK             2U
  #define PFIU2_IE_IE2_MASK             4U
  #define PFIU2_IE_IE3_MASK             8U
  #define PFIU2_IE_IE4_MASK             16U
  #define PFIU2_IE_IE5_MASK             32U
  #define PFIU2_IE_IE6_MASK             64U
  #define PFIU2_IE_IE7_MASK             128U
  #define PFIU2_IE_IE8_MASK             256U
  #define PFIU2_IE_IE9_MASK             512U
  #define PFIU2_IE_IE10_MASK            1024U
  #define PFIU2_IE_IE11_MASK            2048U
  #define PFIU2_IE_IE_MASK              4095U
  #define PFIU2_IE_IE_BITNUM            0U
  #define PFIU2_IE                      *((volatile word *)0x00001425)


  /*** PFIU2_IS - Program Flash 2 Interrupt Source Register; 0x00001426 ***/
  union {
    word Word;
  } PFIU2_IS_STR;
  
  #define PFIU2_IS_IS0_MASK             1U
  #define PFIU2_IS_IS1_MASK             2U
  #define PFIU2_IS_IS2_MASK             4U
  #define PFIU2_IS_IS3_MASK             8U
  #define PFIU2_IS_IS4_MASK             16U
  #define PFIU2_IS_IS5_MASK             32U
  #define PFIU2_IS_IS6_MASK             64U
  #define PFIU2_IS_IS7_MASK             128U
  #define PFIU2_IS_IS8_MASK             256U
  #define PFIU2_IS_IS9_MASK             512U
  #define PFIU2_IS_IS10_MASK            1024U
  #define PFIU2_IS_IS11_MASK            2048U
  #define PFIU2_IS_IS_MASK              4095U
  #define PFIU2_IS_IS_BITNUM            0U
  #define PFIU2_IS                      *((volatile word *)0x00001426)


  /*** PFIU2_IP - Program Flash 2 Interrupt Pending Register; 0x00001427 ***/
  union {
    word Word;
  } PFIU2_IP_STR;
  
  #define PFIU2_IP_IP0_MASK             1U
  #define PFIU2_IP_IP1_MASK             2U
  #define PFIU2_IP_IP2_MASK             4U
  #define PFIU2_IP_IP3_MASK             8U
  #define PFIU2_IP_IP4_MASK             16U
  #define PFIU2_IP_IP5_MASK             32U
  #define PFIU2_IP_IP6_MASK             64U
  #define PFIU2_IP_IP7_MASK             128U
  #define PFIU2_IP_IP8_MASK             256U
  #define PFIU2_IP_IP9_MASK             512U
  #define PFIU2_IP_IP10_MASK            1024U
  #define PFIU2_IP_IP11_MASK            2048U
  #define PFIU2_IP_IP_MASK              4095U
  #define PFIU2_IP_IP_BITNUM            0U
  #define PFIU2_IP                      *((volatile word *)0x00001427)


  /*** PFIU2_CKDIVISOR - Program Flash 2 Clock Divisor Register; 0x00001428 ***/
  union {
    word Word;
  } PFIU2_CKDIVISOR_STR;
  
  #define PFIU2_CKDIVISOR_N0_MASK       1U
  #define PFIU2_CKDIVISOR_N1_MASK       2U
  #define PFIU2_CKDIVISOR_N2_MASK       4U
  #define PFIU2_CKDIVISOR_N3_MASK       8U
  #define PFIU2_CKDIVISOR_N_MASK        15U
  #define PFIU2_CKDIVISOR_N_BITNUM      0U
  #define PFIU2_CKDIVISOR               *((volatile word *)0x00001428)


  /*** PFIU2_TERASEL - Program Flash 2 Erase Time Limit Register; 0x00001429 ***/
  union {
    word Word;
  } PFIU2_TERASEL_STR;
  
  #define PFIU2_TERASEL_TERASEL0_MASK   1U
  #define PFIU2_TERASEL_TERASEL1_MASK   2U
  #define PFIU2_TERASEL_TERASEL2_MASK   4U
  #define PFIU2_TERASEL_TERASEL3_MASK   8U
  #define PFIU2_TERASEL_TERASEL4_MASK   16U
  #define PFIU2_TERASEL_TERASEL5_MASK   32U
  #define PFIU2_TERASEL_TERASEL6_MASK   64U
  #define PFIU2_TERASEL_TERASEL_MASK    127U
  #define PFIU2_TERASEL_TERASEL_BITNUM  0U
  #define PFIU2_TERASEL                 *((volatile word *)0x00001429)


  /*** PFIU2_TMEL - Program Flash 2 Mass Erase Time Limit Register; 0x0000142A ***/
  union {
    word Word;
  } PFIU2_TMEL_STR;
  
  #define PFIU2_TMEL_TMEL0_MASK         1U
  #define PFIU2_TMEL_TMEL1_MASK         2U
  #define PFIU2_TMEL_TMEL2_MASK         4U
  #define PFIU2_TMEL_TMEL3_MASK         8U
  #define PFIU2_TMEL_TMEL4_MASK         16U
  #define PFIU2_TMEL_TMEL5_MASK         32U
  #define PFIU2_TMEL_TMEL6_MASK         64U
  #define PFIU2_TMEL_TMEL7_MASK         128U
  #define PFIU2_TMEL_TMEL_MASK          255U
  #define PFIU2_TMEL_TMEL_BITNUM        0U
  #define PFIU2_TMEL                    *((volatile word *)0x0000142A)


  /*** PFIU2_TNVSL - Program Flash 2 Non-Volatile Storage Limit Register; 0x0000142B ***/
  union {
    word Word;
  } PFIU2_TNVSL_STR;
  
  #define PFIU2_TNVSL_TNVSL0_MASK       1U
  #define PFIU2_TNVSL_TNVSL1_MASK       2U
  #define PFIU2_TNVSL_TNVSL2_MASK       4U
  #define PFIU2_TNVSL_TNVSL3_MASK       8U
  #define PFIU2_TNVSL_TNVSL4_MASK       16U
  #define PFIU2_TNVSL_TNVSL5_MASK       32U
  #define PFIU2_TNVSL_TNVSL6_MASK       64U
  #define PFIU2_TNVSL_TNVSL7_MASK       128U
  #define PFIU2_TNVSL_TNVSL8_MASK       256U
  #define PFIU2_TNVSL_TNVSL9_MASK       512U
  #define PFIU2_TNVSL_TNVSL10_MASK      1024U
  #define PFIU2_TNVSL_TNVSL_MASK        2047U
  #define PFIU2_TNVSL_TNVSL_BITNUM      0U
  #define PFIU2_TNVSL                   *((volatile word *)0x0000142B)


  /*** PFIU2_TPGSL - Program Flash 2 Program Setup Limit Register; 0x0000142C ***/
  union {
    word Word;
  } PFIU2_TPGSL_STR;
  
  #define PFIU2_TPGSL_TPGSL0_MASK       1U
  #define PFIU2_TPGSL_TPGSL1_MASK       2U
  #define PFIU2_TPGSL_TPGSL2_MASK       4U
  #define PFIU2_TPGSL_TPGSL3_MASK       8U
  #define PFIU2_TPGSL_TPGSL4_MASK       16U
  #define PFIU2_TPGSL_TPGSL5_MASK       32U
  #define PFIU2_TPGSL_TPGSL6_MASK       64U
  #define PFIU2_TPGSL_TPGSL7_MASK       128U
  #define PFIU2_TPGSL_TPGSL8_MASK       256U
  #define PFIU2_TPGSL_TPGSL9_MASK       512U
  #define PFIU2_TPGSL_TPGSL10_MASK      1024U
  #define PFIU2_TPGSL_TPGSL11_MASK      2048U
  #define PFIU2_TPGSL_TPGSL_MASK        4095U
  #define PFIU2_TPGSL_TPGSL_BITNUM      0U
  #define PFIU2_TPGSL                   *((volatile word *)0x0000142C)


  /*** PFIU2_TPROGL - Program Flash 2 Program Limit Register; 0x0000142D ***/
  union {
    word Word;
  } PFIU2_TPROGL_STR;
  
  #define PFIU2_TPROGL_TPROGL0_MASK     1U
  #define PFIU2_TPROGL_TPROGL1_MASK     2U
  #define PFIU2_TPROGL_TPROGL2_MASK     4U
  #define PFIU2_TPROGL_TPROGL3_MASK     8U
  #define PFIU2_TPROGL_TPROGL4_MASK     16U
  #define PFIU2_TPROGL_TPROGL5_MASK     32U
  #define PFIU2_TPROGL_TPROGL6_MASK     64U
  #define PFIU2_TPROGL_TPROGL7_MASK     128U
  #define PFIU2_TPROGL_TPROGL8_MASK     256U
  #define PFIU2_TPROGL_TPROGL9_MASK     512U
  #define PFIU2_TPROGL_TPROGL10_MASK    1024U
  #define PFIU2_TPROGL_TPROGL11_MASK    2048U
  #define PFIU2_TPROGL_TPROGL12_MASK    4096U
  #define PFIU2_TPROGL_TPROGL13_MASK    8192U
  #define PFIU2_TPROGL_TPROGL_MASK      16383U
  #define PFIU2_TPROGL_TPROGL_BITNUM    0U
  #define PFIU2_TPROGL                  *((volatile word *)0x0000142D)


  /*** PFIU2_TNVHL - Program Flash 2 Non-Volatile Hold Limit Register; 0x0000142E ***/
  union {
    word Word;
  } PFIU2_TNVHL_STR;
  
  #define PFIU2_TNVHL_TNVHL0_MASK       1U
  #define PFIU2_TNVHL_TNVHL1_MASK       2U
  #define PFIU2_TNVHL_TNVHL2_MASK       4U
  #define PFIU2_TNVHL_TNVHL3_MASK       8U
  #define PFIU2_TNVHL_TNVHL4_MASK       16U
  #define PFIU2_TNVHL_TNVHL5_MASK       32U
  #define PFIU2_TNVHL_TNVHL6_MASK       64U
  #define PFIU2_TNVHL_TNVHL7_MASK       128U
  #define PFIU2_TNVHL_TNVHL8_MASK       256U
  #define PFIU2_TNVHL_TNVHL9_MASK       512U
  #define PFIU2_TNVHL_TNVHL10_MASK      1024U
  #define PFIU2_TNVHL_TNVHL_MASK        2047U
  #define PFIU2_TNVHL_TNVHL_BITNUM      0U
  #define PFIU2_TNVHL                   *((volatile word *)0x0000142E)


  /*** PFIU2_TNVH1L - Program Flash 2 Non-Volatile Hold 1 Limit Register; 0x0000142F ***/
  union {
    word Word;
  } PFIU2_TNVH1L_STR;
  
  #define PFIU2_TNVH1L_TNVH1L0_MASK     1U
  #define PFIU2_TNVH1L_TNVH1L1_MASK     2U
  #define PFIU2_TNVH1L_TNVH1L2_MASK     4U
  #define PFIU2_TNVH1L_TNVH1L3_MASK     8U
  #define PFIU2_TNVH1L_TNVH1L4_MASK     16U
  #define PFIU2_TNVH1L_TNVH1L5_MASK     32U
  #define PFIU2_TNVH1L_TNVH1L6_MASK     64U
  #define PFIU2_TNVH1L_TNVH1L7_MASK     128U
  #define PFIU2_TNVH1L_TNVH1L8_MASK     256U
  #define PFIU2_TNVH1L_TNVH1L9_MASK     512U
  #define PFIU2_TNVH1L_TNVH1L10_MASK    1024U
  #define PFIU2_TNVH1L_TNVH1L11_MASK    2048U
  #define PFIU2_TNVH1L_TNVH1L12_MASK    4096U
  #define PFIU2_TNVH1L_TNVH1L13_MASK    8192U
  #define PFIU2_TNVH1L_TNVH1L14_MASK    16384U
  #define PFIU2_TNVH1L_TNVH1L_MASK      32767U
  #define PFIU2_TNVH1L_TNVH1L_BITNUM    0U
  #define PFIU2_TNVH1L                  *((volatile word *)0x0000142F)


  /*** PFIU2_TRCVL - Program Flash 2 Recovery Limit Register; 0x00001430 ***/
  union {
    word Word;
  } PFIU2_TRCVL_STR;
  
  #define PFIU2_TRCVL_TRCVL0_MASK       1U
  #define PFIU2_TRCVL_TRCVL1_MASK       2U
  #define PFIU2_TRCVL_TRCVL2_MASK       4U
  #define PFIU2_TRCVL_TRCVL3_MASK       8U
  #define PFIU2_TRCVL_TRCVL4_MASK       16U
  #define PFIU2_TRCVL_TRCVL5_MASK       32U
  #define PFIU2_TRCVL_TRCVL6_MASK       64U
  #define PFIU2_TRCVL_TRCVL7_MASK       128U
  #define PFIU2_TRCVL_TRCVL8_MASK       256U
  #define PFIU2_TRCVL_TRCVL_MASK        511U
  #define PFIU2_TRCVL_TRCVL_BITNUM      0U
  #define PFIU2_TRCVL                   *((volatile word *)0x00001430)


  word Reserved0[60239];               /* Reserved (unused) registers */

} PFIU2_PRPH;

/******************************************
*** Peripheral Core
*******************************************/
typedef volatile struct {
  /*** CORE0 - Core configuration register 0; 0x0000FF80 ***/
  union {
    word Word;
  } CORE0_STR;
  
  #define CORE0_CORE00_MASK             1U
  #define CORE0_CORE01_MASK             2U
  #define CORE0_CORE02_MASK             4U
  #define CORE0_CORE03_MASK             8U
  #define CORE0_CORE04_MASK             16U
  #define CORE0_CORE05_MASK             32U
  #define CORE0_CORE06_MASK             64U
  #define CORE0_CORE07_MASK             128U
  #define CORE0_CORE08_MASK             256U
  #define CORE0_CORE09_MASK             512U
  #define CORE0_CORE010_MASK            1024U
  #define CORE0_CORE011_MASK            2048U
  #define CORE0_CORE012_MASK            4096U
  #define CORE0_CORE013_MASK            8192U
  #define CORE0_CORE014_MASK            16384U
  #define CORE0_CORE015_MASK            32768U
  #define CORE0                         *((volatile word *)0x0000FF80)


  word Reserved0[120];                 /* Reserved (unused) registers */
  
  /*** BCR - Bus Control Register; 0x0000FFF9 ***/
  union {
    word Word;
  } BCR_STR;
  
  #define BCR_WSP0_MASK                 1U
  #define BCR_WSP1_MASK                 2U
  #define BCR_WSP2_MASK                 4U
  #define BCR_WSP3_MASK                 8U
  #define BCR_WSX0_MASK                 16U
  #define BCR_WSX1_MASK                 32U
  #define BCR_WSX2_MASK                 64U
  #define BCR_WSX3_MASK                 128U
  #define BCR_DRV_MASK                  512U
  #define BCR_WSP_MASK                  15U
  #define BCR_WSP_BITNUM                0U
  #define BCR_WSX_MASK                  240U
  #define BCR_WSX_BITNUM                4U
  #define BCR                           *((volatile word *)0x0000FFF9)


  word Reserved1[1];                   /* Reserved (unused) registers */
  
  /*** IPR - Interrupt Priority Register; 0x0000FFFB ***/
  union {
    word Word;
  } IPR_STR;
  
  #define IPR_IAINV_MASK                1U
  #define IPR_IAL0_MASK                 2U
  #define IPR_IAL1_MASK                 4U
  #define IPR_IBINV_MASK                8U
  #define IPR_IBL0_MASK                 16U
  #define IPR_IBL1_MASK                 32U
  #define IPR_CH6_MASK                  512U
  #define IPR_CH5_MASK                  1024U
  #define IPR_CH4_MASK                  2048U
  #define IPR_CH3_MASK                  4096U
  #define IPR_CH2_MASK                  8192U
  #define IPR_CH1_MASK                  16384U
  #define IPR_CH0_MASK                  32768U
  #define IPR_IAL_MASK                  6U
  #define IPR_IAL_BITNUM                1U
  #define IPR_IBL_MASK                  48U
  #define IPR_IBL_BITNUM                4U
  #define IPR                           *((volatile word *)0x0000FFFB)


} Core_PRPH;





#endif
/* __IO_Map_H */

/*
** ###################################################################
**
**     This file was created by UNIS Processor Expert 2.95 [03.58]
**     for the Freescale 56800 series of microcontrollers.
**
** ###################################################################
*/
