// Seed: 1606404329
module module_0 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  always @(*) begin
    id_4 <= id_2 > 1;
  end
  module_0();
  initial begin
    assign id_4 = id_1[1];
    id_4 <= id_2;
  end
  wire id_5;
endmodule
module module_2;
  uwire id_1;
  uwire id_2;
  assign id_2 = id_1;
  module_0();
  supply1 id_3;
  assign id_2 = 1 ? id_3 : 1;
endmodule
