
<html><head><title>SystemVerilog Interconnects</title>
<meta name="Approver" content="Technical Publications" />
<meta name="Author" content="jaini" />
<meta name="CreateDate" content="2023-03-01" />
<meta name="CreateTime" content="1677668852" />
<meta name="DataType" content="Manuals" />
<meta name="Description" content="Describes the Digital-centric Mixed-signal Verification methodology that enables top-level verification at digital speed." />
<meta name="DocTitle" content="Real Number Modeling Guide" />
<meta name="DocType" content="User Guide" />
<meta name="FileTitle" content="SystemVerilog Interconnects" />
<meta name="Keywords" content="SV Interconnects" />
<meta name="topic_type" content="reference" />
<meta name="reference_type" content="" />
<meta name="prod_feature" content="Digital Mixed-Signal,Digital Mixed-Signal," />
<meta name="prod_subfeature" content="SystemVerilog Real Number Modeling, Wreal/Real Nets," />
<meta name="new_topic" content="No" />
<meta name="spotlight_topic" content="" />
<meta name="FileType" content="Chapter" />
<meta name="Keyword" content="wreal" />
<meta name="Language" content="English" />
<meta name="ModifiedDate" content="2023-03-01" />
<meta name="ModifiedTime" content="1677668852" />
<meta name="NextFile" content="Modeling_with_Wreal.html" />
<meta name="Group" content="Mixed-Signal Simulation" />
<meta name="Platform" content="Functional Verification," />
<meta name="PrevFile" content="Connect_Modules_for_SV-RNM_Connections.html" />
<meta name="c_product" content="Xcelium," />
<meta name="Product" content="Xcelium," />
<meta name="ProductFamily" content="Xcelium," />
<meta name="ProductVersion" content="22.09" />
<meta name="RightsManagement" content="Copyright 2023 Cadence Design Systems Inc." />
<meta name="Title" content="Real Number Modeling Guide -- SystemVerilog Interconnects" />
<meta name="Version" content="22.09" />
<meta name="Renderer" content="WIKI" />
<meta name="SpaceKey" content="wreal2209" />
<meta name="confluence-version" content="7.4.1" />
<meta name="ecms-plugin-version" content="04.10.026" />

        
        <link href="styles/site.css" rel="stylesheet" type="text/css" />
        <meta content="text/html; charset=UTF-8" http-equiv="Content-Type" />
    

    
<script>
  document.addEventListener("DOMContentLoaded", function(event) {
    document.querySelectorAll("img").forEach((img, index) => {
   img.addEventListener("click", (e) => { 
    document.querySelector("#cad_image_modal").classList.add("opac");
      document.querySelector("#cad_image_modal_center").innerHTML = `<img style="position:absolute;top:0;bottom:0;left:0;right:0; margin: auto;max-height: 96%;max-width: 96%;" src="${e.target.src}">`;});});});
</script>

<style>
 img{cursor:pointer;
 }
 #cad_image_modal{
 position:fixed;left:0;top:0;width:100%;background:#00000099;overflow:hidden;height:0;opacity:0;transition: height 0ms 1s, opacity 1s 0ms;
 }
 #cad_image_modal.opac{height: 100%;opacity: 1;transition: height 0ms 0ms, opacity 1s 0ms;
 }
 #cad_image_modal span{
  position:fixed;right:10px;top:10px;cursor:pointer;color:#fff;
 }
 </style>

</head><body style="background-color: #FFFFFF;"><!-- Begin Buttons --><header xmlns:html="http://www.w3.org/1999/xhtml"><div class="docHeadr">Product Documentation<img src="images/Cadence-Logo.jpg" /></div>
<nav class="blueHead"><ul><li><a class="content" href="wrealTOC.html">Contents</a></li><li><a class="prev" href="Connect_Modules_for_SV-RNM_Connections.html" title="Connect_Modules_for_SV-RNM_Connections">Connect_Modules_for_SV-RNM_Con ...</a></li><li style="float: right;"><a class="viewPrint" href="wreal.pdf">View/Print PDF</a></li><li style="float: right;margin-right: 25px;"><a class="nextd" href="Modeling_with_Wreal.html" title="Modeling_with_Wreal">Modeling_with_Wreal</a></li></ul></nav></header><!-- End Buttons --><div xmlns:html="http://www.w3.org/1999/xhtml" style="font-size:14px;line-height:1.42857142857;margin:20px 0 0 0;font-weight:bold;"><center>Real Number Modeling Guide<br />Product Version 22.09, September 2022</center></div>
<div xmlns:html="http://www.w3.org/1999/xhtml" style="margin-left:5%;">
<p></p>

<p></p>
<div id="main-header">
                    
                    
                                                <h1 style="margin: 4px 0 4px;"><span>SystemVerilog Interconnects</span></h1>

                    
                </div>
<div class="wiki-content group" id="main-content">
                    
<p>SystemVerilog (SV) interconnect nets are specified using the keyword interconnect and can be&#160;used only in net_lvalue port expressions. These are also called explicit interconnects. In addition,&#160;there are interconnect nets, also called implicit interconnects, that are declared as wires but&#160;through analysis, the elaborator determines whether they should be treated as interconnect nets.&#160;Implicit interconnect nets are not declared using the interconnect keyword. SV supports both types&#160;of interconnect nets.</p>

<p>An implicit interconnect is considered an interconnect net, if it meets all of the below criteria:</p>
<ul><li>The net is declared as <code>wire</code>, <code>tri</code>, <code>wand</code>, <code>triand</code>, <code>wor</code>, or <code>trior</code></li><li>The net is used only in <code>net_lvalue</code> port expressions</li><li>The net is either singular or a packed/unpacked array with a single dimension</li><li>The net is used in concatenation expressions as actual or formal of a non-collapsible port&#160;association</li><li>The net does not connect to a variable or expression with any of the following data types:<ul><li>string</li><li>event</li><li>C Handle</li><li>unpacked struct that is not supported in the nettype declaration</li></ul></li></ul>
<p>In general, explicit interconnects can only be connected to nets. However, they can be connected to&#160;non-nets under the following conditions:</p>
<ul><li>If an interconnect connects to both non-nets and nets, the nettype of the interconnect will be the nettype of its net connections</li><li>If all its connections (both net and non-net) do not have assignment-compatible datatype, an error is generated</li><li>If its net connections do not have an equivalent nettype, an error is generated</li><li>If an interconnect connects only to non-nets:<ul><li>If the datatypes of all the non-net connections are not assignment-compatible, an error is generated</li><li>If all the non-nets have real datatype, the nettype of the interconnect is the built-in real nettype with the resolution CDS_res_wreal1driver</li><li>If all the non-nets have assignment-compatible non-real datatype, the nettype of the interconnect is an implied unresolved nettype with the datatype of the non-nets</li><li>If the non-nets have non-equivalent datatypes that are assignment-compatible, one of the datatypes is chosen for the implied unresolved nettype</li></ul></li></ul>
<p>Explicit interconnects are supported in the AMS CPF flow. For explicit interconnects, the following&#160;is supported:</p>
<ul><li>Power domain information on the interconnect net</li><li>Creation of boundary port information on the interconnect net</li><li><span style="">Power-smart IE (LPS IE) connections to the interconnect net</span></li><li>Power state propagation on the mixed-signal boundary</li></ul><h2 id="SystemVerilogInterconnects-PortConnectionRules">Port Connection Rules</h2>

<p>A singular interconnect can connect to any of the following:</p>
<ul><li>Singular net of user-defined nettype</li><li>Scalar electrical net</li><li>Singular wreal</li><li>Singular built-in logic net</li></ul>
<p>Connection of a singular interconnect to an array port, or an array port to a singular interconnect is&#160;governed by the following rules:</p>
<ul><li>If an interconnect array is connected to an SV array net of user-defined nettype, both upper and lower port expressions must have the same number of elements. You can use the&#160;<code>xmelab</code>/<code>xrun</code> option <code>-nettype_port_relax</code> to make the upper and lower port expressions have&#160;different number of elements.</li><li>If an interconnect array is connected to a wreal array, the upper and lower port expressions&#160;may have different numbers of elements.</li><li>If an interconnect array is connected to an electrical bus, the upper and lower port expressions&#160;may have different numbers of elements.</li><li>If an interconnect array is connected to a packed built-in logic net array or structure, the upper&#160;and lower port expressions may have different numbers of elements.</li><li>If an interconnect array is connected to an unpacked built-in logic net array, both upper and&#160;lower port expressions must have the same number of elements.</li><li>An interconnect array cannot be connected to an unpacked built-in logic net structure.</li><li>Power domain voltage check on mixed-signal boundary.</li></ul>
<p><br /></p>

<p><br /></p>

                    </div>
<br /><br /></div>
<footer xmlns:html="http://www.w3.org/1999/xhtml"><nav class="navigation"><b><em><a href="Connect_Modules_for_SV-RNM_Connections.html" id="prev" title="Connect_Modules_for_SV-RNM_Connections">Connect_Modules_for_SV-RNM_Con ...</a></em></b><b><em><a href="Modeling_with_Wreal.html" id="nex" title="Modeling_with_Wreal">Modeling_with_Wreal</a></em></b></nav><div>
          For further assistance, contact <a href="https://support.cadence.com">Cadence Online Support</a>. Copyright &#169; 2023, <a href="https://www.cadence.com">Cadence Design Systems, Inc.</a> All rights reserved.
        </div>
</footer><br xmlns:html="http://www.w3.org/1999/xhtml" />
<div id="cad_image_modal" style="background-color: rgba(0, 0, 0, 0.6);"><center id="cad_image_modal_center">&#160;&#10240;</center><span style="margin-right:50px;margin-top:100px;font-weight:bold;font-size:20px;background:#e5e5e5;border:1px solid #e5e5e5;border-radius:25px;height:30px;width:20px;padding-left:6px;padding-top:2px;color: black;" onclick="document.querySelector('#cad_image_modal').classList.remove('opac');">X</span></div>

</body></html>