Return-Path: <linux-kernel-owner@vger.kernel.org>
X-Original-To: lists+linux-kernel@lfdr.de
Delivered-To: lists+linux-kernel@lfdr.de
Received: from vger.kernel.org (vger.kernel.org [209.132.180.67])
	by mail.lfdr.de (Postfix) with ESMTP id 4798F32298
	for <lists+linux-kernel@lfdr.de>; Sun,  2 Jun 2019 10:03:02 +0200 (CEST)
Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand
        id S1726858AbfFBIC4 (ORCPT <rfc822;lists+linux-kernel@lfdr.de>);
        Sun, 2 Jun 2019 04:02:56 -0400
Received: from mail-wr1-f52.google.com ([209.85.221.52]:40586 "EHLO
        mail-wr1-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org
        with ESMTP id S1725966AbfFBIC4 (ORCPT
        <rfc822;linux-kernel@vger.kernel.org>);
        Sun, 2 Jun 2019 04:02:56 -0400
Received: by mail-wr1-f52.google.com with SMTP id p11so4357915wre.7
        for <linux-kernel@vger.kernel.org>; Sun, 02 Jun 2019 01:02:55 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=sifive.com; s=google;
        h=from:to:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=RfBHDW1JUK0JUXgOE+kdqfunwUHLMQw5E4XKM+X0x50=;
        b=anm+Dr7sIKonBpe62/0B12Hbb8SytUNvaQi/qKE4/DtNerrc86fjvfm3qA3DrqI1/2
         nADTEVxINGsUqeA7zov9yzo7BIS69lUUR5pjJXYBdgLHMXN1su0nZTrPWh8Y+ynC11rS
         b62lzuAGjDoi7Wnlt7PObkutIyEd0hihxHmI3xN4CXdKcjhQEl1z52ZPf6e7m0ix/uK7
         6FVnqc3QOqtxgK5Oklh6eVIh2vDKGRG5W4RNNYOYAFWLcHgtWEUe7caWmKXZ7HIVB4kd
         2/MFJ15yGNEuM0hHgAVOta7MQwrcUmvIpfb7CJZJ2cMVcpi/AvB305rE3vBhADS3XizE
         Frtg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
        d=1e100.net; s=20161025;
        h=x-gm-message-state:from:to:subject:date:message-id:mime-version
         :content-transfer-encoding;
        bh=RfBHDW1JUK0JUXgOE+kdqfunwUHLMQw5E4XKM+X0x50=;
        b=Mha5rbE4rjx7IJpMaVub2dRFcRaxQCU0b9H2mlLOlYGJsRp9A152ErDFQ5sY7Jmt+I
         azOB8t9GNVabueB39enZSPec1Dvz12HqAolIUJgnot+NpFnv1I2Vog9P5smr8IaGENfs
         AcAvZ14QoUY6cEg1wolSw/KJOtVNmVDK289voGndR4nu81r7a5d6BARwL3ERxsLWCLvi
         HXKchaUPmyeji90vNq2rDB/NjF7qNxT75xy8CAp28yB4V2ixxRoiQNUtIAIJJHzfNTpA
         l58nnydJVu/SV7tI7p1+w6s7j2JcfFDtYZDZJ9ihUtUdetAtPYibIopJ+kfqM+s91g4r
         R8YQ==
X-Gm-Message-State: APjAAAXJWJ5JddQks0lyocvRdtJIQ3KVJgXdI3hosM+rnrPgw+DXk0XS
        pOy+da91LbBQvqIBlE5YqDfqD4axOFA=
X-Google-Smtp-Source: APXvYqwvKWpEiy6n61BWYhZgheURdahrS+5bR/ew2E6eykrb/JdIR0hY5dqoyN41RN+tfAQQ5WJGtg==
X-Received: by 2002:a5d:6849:: with SMTP id o9mr12258612wrw.196.1559462574661;
        Sun, 02 Jun 2019 01:02:54 -0700 (PDT)
Received: from viisi.fritz.box (217-76-161-89.static.highway.a1.net. [217.76.161.89])
        by smtp.gmail.com with ESMTPSA id t6sm22208264wmt.34.2019.06.02.01.02.53
        (version=TLS1_3 cipher=AEAD-AES256-GCM-SHA384 bits=256/256);
        Sun, 02 Jun 2019 01:02:54 -0700 (PDT)
From:   Paul Walmsley <paul.walmsley@sifive.com>
To:     linux-kernel@vger.kernel.org, linux-riscv@lists.infradead.org
Subject: [PATCH 0/5] arch: riscv: add board and SoC DT file support
Date:   Sun,  2 Jun 2019 01:02:46 -0700
Message-Id: <20190602080251.31372-1-paul.walmsley@sifive.com>
X-Mailer: git-send-email 2.20.1
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Sender: linux-kernel-owner@vger.kernel.org
Precedence: bulk
List-ID: <linux-kernel.vger.kernel.org>
X-Mailing-List: linux-kernel@vger.kernel.org

Add support for building flattened DT files from DT source files under
arch/riscv/boot/dts.  Follow existing kernel precedent from other SoC
architectures.  Start our board support by adding initial support for
the SiFive FU540 SoC and the first development board that uses it, the
SiFive HiFive Unleashed A00.

This third version of the patch set adds I2C data for the chip,
incorporates all remaining changes that riscv-pk was making
automatically, and addresses a comment from Rob Herring
<robh@kernel.org>.

Boot-tested on v5.2-rc1 on a HiFive Unleashed A00 board, using the
BBL and open-source FSBL, with modifications to pass in the DTB
file generated by these patches.

This patch series can be found, along with the PRCI patch set
and the DT macro prerequisite patch, at:

https://github.com/sifive/riscv-linux/tree/dev/paulw/dts-v5.2-rc1


- Paul


Paul Walmsley (5):
  arch: riscv: add support for building DTB files from DT source data
  dt-bindings: riscv: sifive: add YAML documentation for the SiFive
    FU540
  dt-bindings: riscv: convert cpu binding to json-schema
  riscv: dts: add initial support for the SiFive FU540-C000 SoC
  riscv: dts: add initial board data for the SiFive HiFive Unleashed

 .../devicetree/bindings/riscv/cpus.yaml       | 168 ++++++++++++++
 .../devicetree/bindings/riscv/sifive.yaml     |  25 ++
 MAINTAINERS                                   |   9 +
 arch/riscv/boot/dts/Makefile                  |   2 +
 arch/riscv/boot/dts/sifive/Makefile           |   2 +
 arch/riscv/boot/dts/sifive/fu540-c000.dtsi    | 215 ++++++++++++++++++
 .../boot/dts/sifive/hifive-unleashed-a00.dts  |  67 ++++++
 7 files changed, 488 insertions(+)
 create mode 100644 Documentation/devicetree/bindings/riscv/cpus.yaml
 create mode 100644 Documentation/devicetree/bindings/riscv/sifive.yaml
 create mode 100644 arch/riscv/boot/dts/Makefile
 create mode 100644 arch/riscv/boot/dts/sifive/Makefile
 create mode 100644 arch/riscv/boot/dts/sifive/fu540-c000.dtsi
 create mode 100644 arch/riscv/boot/dts/sifive/hifive-unleashed-a00.dts

-- 
2.20.1

