Loading plugins phase: Elapsed time ==> 0s.222ms
Initializing data phase: Elapsed time ==> 0s.000ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -p C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 -s C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.433ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.092ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 C-CAN.v -verilog
======================================================================

======================================================================
Compiling:  C-CAN.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Aug 19 23:15:44 2016


======================================================================
Compiling:  C-CAN.v
Program  :   vpp
Options  :    -yv2 -q10 C-CAN.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Aug 19 23:15:44 2016

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'C-CAN.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 368, col 46):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v (line 374, col 62):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Aug 19 23:15:44 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  C-CAN.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -dcpsoc3 -verilog C-CAN.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Aug 19 23:15:45 2016

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\AMux_v1_80\AMux_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\codegentemp\C-CAN.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_vref_v1_60\cy_vref_v1_60.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\B_Timer_v2_70\B_Timer_v2_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\UART_1:BUART:reset_sr\
	Net_37
	Net_38
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_1\
	\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:b_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_0\
	\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	Net_33
	\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_1\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gt_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:lti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:gti_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:albi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:agbi_0\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xeq\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xlte\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgt\
	\UART_1:BUART:sRX:MODULE_5:g1:a0:xgte\
	\UART_1:BUART:sRX:MODULE_5:lt\
	\UART_1:BUART:sRX:MODULE_5:eq\
	\UART_1:BUART:sRX:MODULE_5:gt\
	\UART_1:BUART:sRX:MODULE_5:gte\
	\UART_1:BUART:sRX:MODULE_5:lte\
	\CAN_1:Net_31\
	\CAN_1:Net_30\
	Net_1025
	Net_1023
	\Encoder_Left:Net_49\
	\Encoder_Left:Net_82\
	\Encoder_Left:Net_95\
	\Encoder_Left:Net_91\
	\Encoder_Left:Net_102\
	\Encoder_Left:CounterUDB:ctrl_cmod_2\
	\Encoder_Left:CounterUDB:ctrl_cmod_1\
	\Encoder_Left:CounterUDB:ctrl_cmod_0\
	Net_1024
	\Encoder_Left:CounterUDB:reload_tc\
	Net_1034
	Net_1032
	\leftEncTimer:Net_49\
	\leftEncTimer:Net_82\
	\leftEncTimer:Net_95\
	\leftEncTimer:Net_91\
	\leftEncTimer:Net_102\
	\leftEncTimer:CounterUDB:ctrl_cmod_2\
	\leftEncTimer:CounterUDB:ctrl_cmod_1\
	\leftEncTimer:CounterUDB:ctrl_cmod_0\
	Net_1033
	\leftEncTimer:CounterUDB:reload_tc\
	\CAN_TIMER:Net_260\
	Net_1220
	\CAN_TIMER:Net_53\
	\CAN_TIMER:TimerUDB:ctrl_ten\
	\CAN_TIMER:TimerUDB:ctrl_cmode_0\
	\CAN_TIMER:TimerUDB:ctrl_tmode_1\
	\CAN_TIMER:TimerUDB:ctrl_tmode_0\
	\CAN_TIMER:TimerUDB:ctrl_ic_1\
	\CAN_TIMER:TimerUDB:ctrl_ic_0\
	Net_1219
	\CAN_TIMER:TimerUDB:zeros_3\
	\CAN_TIMER:TimerUDB:zeros_2\
	\CAN_TIMER:Net_102\
	\CAN_TIMER:Net_266\
	Net_1262
	Net_1260
	\Encoder_Right:Net_49\
	\Encoder_Right:Net_82\
	\Encoder_Right:Net_95\
	\Encoder_Right:Net_91\
	\Encoder_Right:Net_102\
	\Encoder_Right:CounterUDB:ctrl_cmod_2\
	\Encoder_Right:CounterUDB:ctrl_cmod_1\
	\Encoder_Right:CounterUDB:ctrl_cmod_0\
	Net_1261
	\Encoder_Right:CounterUDB:reload_tc\
	Net_1283
	Net_1280
	\rightEncTimer:Net_49\
	\rightEncTimer:Net_82\
	\rightEncTimer:Net_95\
	\rightEncTimer:Net_91\
	\rightEncTimer:Net_102\
	\rightEncTimer:CounterUDB:ctrl_cmod_2\
	\rightEncTimer:CounterUDB:ctrl_cmod_1\
	\rightEncTimer:CounterUDB:ctrl_cmod_0\
	Net_1281
	\rightEncTimer:CounterUDB:reload_tc\


Deleted 91 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:tx_hd_send_break\ to zero
Aliasing \UART_1:BUART:HalfDuplexSend\ to zero
Aliasing \UART_1:BUART:FinalParityType_1\ to zero
Aliasing \UART_1:BUART:FinalParityType_0\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_2\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_1\ to zero
Aliasing \UART_1:BUART:FinalAddrMode_0\ to zero
Aliasing \UART_1:BUART:tx_ctrl_mark\ to zero
Aliasing \UART_1:BUART:tx_status_6\ to zero
Aliasing \UART_1:BUART:tx_status_5\ to zero
Aliasing \UART_1:BUART:tx_status_4\ to zero
Aliasing \UART_1:BUART:rx_count7_bit8_wire\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN2_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\ to zero
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\ to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_1\ to \UART_1:BUART:sRX:s23Poll:MODIN1_1\
Aliasing \UART_1:BUART:sRX:s23Poll:MODIN3_0\ to \UART_1:BUART:sRX:s23Poll:MODIN1_0\
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:rx_status_1\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\ to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\ to tmpOE__Vin_180_net_0
Aliasing \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\ to zero
Aliasing \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\ to tmpOE__Vin_180_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Vin_180_net_0
Aliasing \ADC_SAR_1:vp_ctl_0\ to zero
Aliasing \ADC_SAR_1:vp_ctl_2\ to zero
Aliasing \ADC_SAR_1:vn_ctl_1\ to zero
Aliasing \ADC_SAR_1:vn_ctl_3\ to zero
Aliasing \ADC_SAR_1:vp_ctl_1\ to zero
Aliasing \ADC_SAR_1:vp_ctl_3\ to zero
Aliasing \ADC_SAR_1:vn_ctl_0\ to zero
Aliasing \ADC_SAR_1:vn_ctl_2\ to zero
Aliasing \ADC_SAR_1:soc\ to zero
Aliasing \ADC_SAR_1:tmpOE__Bypass_net_0\ to tmpOE__Vin_180_net_0
Aliasing \ADC_SAR_1:Net_381\ to zero
Aliasing tmpOE__Vin_90_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__Vin_Pot_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__mcp2515_clk_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__RX_2_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__TX_2_net_0 to tmpOE__Vin_180_net_0
Aliasing \Encoder_Left:Net_89\ to tmpOE__Vin_180_net_0
Aliasing \Encoder_Left:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Encoder_Left:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Encoder_Left:CounterUDB:capt_rising\ to zero
Aliasing \Encoder_Left:CounterUDB:reload\ to zero
Aliasing \Encoder_Left:CounterUDB:reset\ to zero
Aliasing \leftEncTimer:Net_89\ to tmpOE__Vin_180_net_0
Aliasing \leftEncTimer:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \leftEncTimer:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \leftEncTimer:CounterUDB:capt_rising\ to zero
Aliasing \leftEncTimer:CounterUDB:reload\ to zero
Aliasing \leftEncTimer:CounterUDB:reset\ to zero
Aliasing tmpOE__Enc_L_net_0 to tmpOE__Vin_180_net_0
Aliasing Net_1133 to zero
Aliasing \CAN_TIMER:TimerUDB:ctrl_cmode_1\ to zero
Aliasing \CAN_TIMER:TimerUDB:trigger_enable\ to tmpOE__Vin_180_net_0
Aliasing \CAN_TIMER:TimerUDB:status_6\ to zero
Aliasing \CAN_TIMER:TimerUDB:status_5\ to zero
Aliasing \CAN_TIMER:TimerUDB:status_4\ to zero
Aliasing \CAN_TIMER:TimerUDB:status_0\ to \CAN_TIMER:TimerUDB:tc_i\
Aliasing tmpOE__Test_Pin_net_0 to tmpOE__Vin_180_net_0
Aliasing tmpOE__ISR_PIN_net_0 to tmpOE__Vin_180_net_0
Aliasing \Encoder_Right:Net_89\ to tmpOE__Vin_180_net_0
Aliasing \Encoder_Right:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \Encoder_Right:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \Encoder_Right:CounterUDB:capt_rising\ to zero
Aliasing \Encoder_Right:CounterUDB:reload\ to zero
Aliasing \Encoder_Right:CounterUDB:reset\ to zero
Aliasing tmpOE__Enc_R_net_0 to tmpOE__Vin_180_net_0
Aliasing \rightEncTimer:Net_89\ to tmpOE__Vin_180_net_0
Aliasing \rightEncTimer:CounterUDB:ctrl_capmode_1\ to zero
Aliasing \rightEncTimer:CounterUDB:ctrl_capmode_0\ to zero
Aliasing \rightEncTimer:CounterUDB:capt_rising\ to zero
Aliasing \rightEncTimer:CounterUDB:reload\ to zero
Aliasing \rightEncTimer:CounterUDB:reset\ to zero
Aliasing \UART_1:BUART:reset_reg\\D\ to zero
Aliasing \UART_1:BUART:rx_break_status\\D\ to zero
Aliasing \Encoder_Left:CounterUDB:prevCapture\\D\ to zero
Aliasing \Encoder_Left:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_Left:CounterUDB:prevCompare\\D\
Aliasing \leftEncTimer:CounterUDB:prevCapture\\D\ to zero
Aliasing \leftEncTimer:CounterUDB:cmp_out_reg_i\\D\ to \leftEncTimer:CounterUDB:prevCompare\\D\
Aliasing \CAN_TIMER:TimerUDB:capture_last\\D\ to zero
Aliasing \CAN_TIMER:TimerUDB:hwEnable_reg\\D\ to \CAN_TIMER:TimerUDB:run_mode\
Aliasing \CAN_TIMER:TimerUDB:capture_out_reg_i\\D\ to \CAN_TIMER:TimerUDB:capt_fifo_load_int\
Aliasing \Encoder_Right:CounterUDB:prevCapture\\D\ to zero
Aliasing \Encoder_Right:CounterUDB:cmp_out_reg_i\\D\ to \Encoder_Right:CounterUDB:prevCompare\\D\
Aliasing \rightEncTimer:CounterUDB:prevCapture\\D\ to zero
Aliasing \rightEncTimer:CounterUDB:cmp_out_reg_i\\D\ to \rightEncTimer:CounterUDB:prevCompare\\D\
Aliasing \rightEncTimer:CounterUDB:count_stored_i\\D\ to \leftEncTimer:CounterUDB:count_stored_i\\D\
Removing Lhs of wire one[11] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:Net_61\[15] = \UART_1:Net_9\[14]
Removing Lhs of wire \UART_1:BUART:tx_hd_send_break\[19] = zero[4]
Removing Lhs of wire \UART_1:BUART:HalfDuplexSend\[20] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_1\[21] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalParityType_0\[22] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_2\[23] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_1\[24] = zero[4]
Removing Lhs of wire \UART_1:BUART:FinalAddrMode_0\[25] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark\[26] = zero[4]
Removing Rhs of wire \UART_1:BUART:tx_bitclk_enable_pre\[38] = \UART_1:BUART:tx_bitclk_dp\[74]
Removing Lhs of wire \UART_1:BUART:tx_counter_tc\[84] = \UART_1:BUART:tx_counter_dp\[75]
Removing Lhs of wire \UART_1:BUART:tx_status_6\[85] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_5\[86] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_4\[87] = zero[4]
Removing Lhs of wire \UART_1:BUART:tx_status_1\[89] = \UART_1:BUART:tx_fifo_empty\[52]
Removing Lhs of wire \UART_1:BUART:tx_status_3\[91] = \UART_1:BUART:tx_fifo_notfull\[51]
Removing Lhs of wire \UART_1:BUART:rx_count7_bit8_wire\[151] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_1\[159] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\[170]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:add_vv_vv_MODGEN_1_0\[161] = \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\[171]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_2\[162] = \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\[187]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[163] = \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[201]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_1\[164] = \UART_1:BUART:sRX:s23Poll:MODIN1_1\[165]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_1\[165] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:a_0\[166] = \UART_1:BUART:sRX:s23Poll:MODIN1_0\[167]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN1_0\[167] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[173] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[174] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_1\[175] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_1\[176] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newa_0\[177] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN2_0\[178] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_1\[179] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:newb_0\[180] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_1\[181] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:dataa_0\[182] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_1\[183] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:datab_0\[184] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[189] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_1\[190] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[191] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODIN3_0\[192] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[193] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[194] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[195] = \UART_1:BUART:pollcount_1\[157]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[196] = \UART_1:BUART:pollcount_0\[160]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[197] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[198] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_1\[205] = zero[4]
Removing Rhs of wire \UART_1:BUART:rx_status_2\[206] = \UART_1:BUART:rx_parity_error_status\[207]
Removing Rhs of wire \UART_1:BUART:rx_status_3\[208] = \UART_1:BUART:rx_stop_bit_error\[209]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_4\[219] = \UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\[268]
Removing Lhs of wire \UART_1:BUART:sRX:cmp_vv_vv_MODGEN_5\[223] = \UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\[290]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_6\[224] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_5\[225] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_4\[226] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_3\[227] = \UART_1:BUART:sRX:MODIN4_6\[228]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_6\[228] = \UART_1:BUART:rx_count_6\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_2\[229] = \UART_1:BUART:sRX:MODIN4_5\[230]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_5\[230] = \UART_1:BUART:rx_count_5\[147]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_1\[231] = \UART_1:BUART:sRX:MODIN4_4\[232]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_4\[232] = \UART_1:BUART:rx_count_4\[148]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newa_0\[233] = \UART_1:BUART:sRX:MODIN4_3\[234]
Removing Lhs of wire \UART_1:BUART:sRX:MODIN4_3\[234] = \UART_1:BUART:rx_count_3\[149]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_6\[235] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_5\[236] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_4\[237] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_3\[238] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_2\[239] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_1\[240] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:newb_0\[241] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_6\[242] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_5\[243] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_4\[244] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_3\[245] = \UART_1:BUART:rx_count_6\[146]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_2\[246] = \UART_1:BUART:rx_count_5\[147]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_1\[247] = \UART_1:BUART:rx_count_4\[148]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:dataa_0\[248] = \UART_1:BUART:rx_count_3\[149]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_6\[249] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_5\[250] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_4\[251] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_3\[252] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_2\[253] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_1\[254] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_4:g2:a0:datab_0\[255] = zero[4]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newa_0\[270] = \UART_1:BUART:rx_postpoll\[105]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:newb_0\[271] = \UART_1:BUART:rx_parity_bit\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:dataa_0\[272] = \UART_1:BUART:rx_postpoll\[105]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:datab_0\[273] = \UART_1:BUART:rx_parity_bit\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:a_0\[274] = \UART_1:BUART:rx_postpoll\[105]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:b_0\[275] = \UART_1:BUART:rx_parity_bit\[222]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_0\[277] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eq_0\[278] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[276]
Removing Lhs of wire \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:eqi_0\[279] = \UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\[276]
Removing Lhs of wire tmpOE__Rx_1_net_0[301] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__Tx_1_net_0[306] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_0\[316] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_2\[317] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_1\[318] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_3\[319] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_1\[320] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vp_ctl_3\[321] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_0\[322] = zero[4]
Removing Lhs of wire \ADC_SAR_1:vn_ctl_2\[323] = zero[4]
Removing Rhs of wire \ADC_SAR_1:Net_188\[326] = \ADC_SAR_1:Net_221\[327]
Removing Lhs of wire \ADC_SAR_1:soc\[332] = zero[4]
Removing Lhs of wire \ADC_SAR_1:tmpOE__Bypass_net_0\[350] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \ADC_SAR_1:Net_381\[365] = zero[4]
Removing Lhs of wire tmpOE__Vin_90_net_0[367] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__Vin_Pot_net_0[373] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__mcp2515_clk_net_0[381] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__RX_2_net_0[387] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__TX_2_net_0[393] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Left:Net_89\[412] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_capmode_1\[422] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_capmode_0\[423] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:ctrl_enable\[435] = \Encoder_Left:CounterUDB:control_7\[427]
Removing Lhs of wire \Encoder_Left:CounterUDB:capt_rising\[437] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:capt_falling\[438] = \Encoder_Left:CounterUDB:prevCapture\[436]
Removing Lhs of wire \Encoder_Left:CounterUDB:reload\[441] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:final_enable\[442] = \Encoder_Left:CounterUDB:control_7\[427]
Removing Lhs of wire \Encoder_Left:CounterUDB:counter_enable\[443] = \Encoder_Left:CounterUDB:control_7\[427]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_0\[444] = \Encoder_Left:CounterUDB:cmp_out_status\[445]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_1\[446] = \Encoder_Left:CounterUDB:per_zero\[447]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_2\[448] = \Encoder_Left:CounterUDB:overflow_status\[449]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_3\[450] = \Encoder_Left:CounterUDB:underflow_status\[451]
Removing Lhs of wire \Encoder_Left:CounterUDB:status_4\[452] = \Encoder_Left:CounterUDB:hwCapture\[440]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_5\[453] = \Encoder_Left:CounterUDB:fifo_full\[454]
Removing Rhs of wire \Encoder_Left:CounterUDB:status_6\[455] = \Encoder_Left:CounterUDB:fifo_nempty\[456]
Removing Lhs of wire \Encoder_Left:CounterUDB:reset\[458] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:dp_dir\[460] = tmpOE__Vin_180_net_0[7]
Removing Rhs of wire \Encoder_Left:CounterUDB:cmp_out_i\[467] = \Encoder_Left:CounterUDB:cmp_less\[468]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_2\[476] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_1\[477] = \Encoder_Left:CounterUDB:count_enable\[474]
Removing Lhs of wire \Encoder_Left:CounterUDB:cs_addr_0\[478] = zero[4]
Removing Lhs of wire \leftEncTimer:Net_89\[563] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_capmode_1\[572] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_capmode_0\[573] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:ctrl_enable\[585] = \leftEncTimer:CounterUDB:control_7\[577]
Removing Lhs of wire \leftEncTimer:CounterUDB:capt_rising\[587] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:capt_falling\[588] = \leftEncTimer:CounterUDB:prevCapture\[586]
Removing Lhs of wire \leftEncTimer:CounterUDB:reload\[591] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:final_enable\[592] = \leftEncTimer:CounterUDB:control_7\[577]
Removing Lhs of wire \leftEncTimer:CounterUDB:counter_enable\[593] = \leftEncTimer:CounterUDB:control_7\[577]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_0\[594] = \leftEncTimer:CounterUDB:cmp_out_status\[595]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_1\[596] = \leftEncTimer:CounterUDB:per_zero\[597]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_2\[598] = \leftEncTimer:CounterUDB:overflow_status\[599]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_3\[600] = \leftEncTimer:CounterUDB:underflow_status\[601]
Removing Lhs of wire \leftEncTimer:CounterUDB:status_4\[602] = \leftEncTimer:CounterUDB:hwCapture\[590]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_5\[603] = \leftEncTimer:CounterUDB:fifo_full\[604]
Removing Rhs of wire \leftEncTimer:CounterUDB:status_6\[605] = \leftEncTimer:CounterUDB:fifo_nempty\[606]
Removing Lhs of wire \leftEncTimer:CounterUDB:reset\[608] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:dp_dir\[610] = tmpOE__Vin_180_net_0[7]
Removing Rhs of wire \leftEncTimer:CounterUDB:cmp_out_i\[617] = \leftEncTimer:CounterUDB:cmp_less\[618]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_2\[626] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_1\[627] = \leftEncTimer:CounterUDB:count_enable\[624]
Removing Lhs of wire \leftEncTimer:CounterUDB:cs_addr_0\[628] = zero[4]
Removing Lhs of wire tmpOE__Enc_L_net_0[707] = tmpOE__Vin_180_net_0[7]
Removing Rhs of wire Net_1181[712] = \CAN_TIMER:Net_55\[715]
Removing Lhs of wire Net_1133[713] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:ctrl_enable\[731] = \CAN_TIMER:TimerUDB:control_7\[723]
Removing Lhs of wire \CAN_TIMER:TimerUDB:ctrl_cmode_1\[733] = zero[4]
Removing Rhs of wire \CAN_TIMER:TimerUDB:timer_enable\[742] = \CAN_TIMER:TimerUDB:runmode_enable\[754]
Removing Rhs of wire \CAN_TIMER:TimerUDB:run_mode\[743] = \CAN_TIMER:TimerUDB:hwEnable\[744]
Removing Lhs of wire \CAN_TIMER:TimerUDB:run_mode\[743] = \CAN_TIMER:TimerUDB:control_7\[723]
Removing Lhs of wire \CAN_TIMER:TimerUDB:trigger_enable\[746] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \CAN_TIMER:TimerUDB:tc_i\[748] = \CAN_TIMER:TimerUDB:status_tc\[745]
Removing Lhs of wire \CAN_TIMER:TimerUDB:capt_fifo_load_int\[753] = \CAN_TIMER:TimerUDB:capt_fifo_load\[741]
Removing Lhs of wire \CAN_TIMER:TimerUDB:status_6\[756] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:status_5\[757] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:status_4\[758] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:status_0\[759] = \CAN_TIMER:TimerUDB:status_tc\[745]
Removing Lhs of wire \CAN_TIMER:TimerUDB:status_1\[760] = \CAN_TIMER:TimerUDB:capt_fifo_load\[741]
Removing Rhs of wire \CAN_TIMER:TimerUDB:status_2\[761] = \CAN_TIMER:TimerUDB:fifo_full\[762]
Removing Rhs of wire \CAN_TIMER:TimerUDB:status_3\[763] = \CAN_TIMER:TimerUDB:fifo_nempty\[764]
Removing Lhs of wire \CAN_TIMER:TimerUDB:cs_addr_2\[766] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:cs_addr_1\[767] = \CAN_TIMER:TimerUDB:trig_reg\[755]
Removing Lhs of wire \CAN_TIMER:TimerUDB:cs_addr_0\[768] = \CAN_TIMER:TimerUDB:per_zero\[747]
Removing Lhs of wire tmpOE__Test_Pin_net_0[852] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire tmpOE__ISR_PIN_net_0[858] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Right:Net_89\[868] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_capmode_1\[877] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_capmode_0\[878] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:ctrl_enable\[890] = \Encoder_Right:CounterUDB:control_7\[882]
Removing Lhs of wire \Encoder_Right:CounterUDB:capt_rising\[892] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:capt_falling\[893] = \Encoder_Right:CounterUDB:prevCapture\[891]
Removing Lhs of wire \Encoder_Right:CounterUDB:reload\[896] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:final_enable\[897] = \Encoder_Right:CounterUDB:control_7\[882]
Removing Lhs of wire \Encoder_Right:CounterUDB:counter_enable\[898] = \Encoder_Right:CounterUDB:control_7\[882]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_0\[899] = \Encoder_Right:CounterUDB:cmp_out_status\[900]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_1\[901] = \Encoder_Right:CounterUDB:per_zero\[902]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_2\[903] = \Encoder_Right:CounterUDB:overflow_status\[904]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_3\[905] = \Encoder_Right:CounterUDB:underflow_status\[906]
Removing Lhs of wire \Encoder_Right:CounterUDB:status_4\[907] = \Encoder_Right:CounterUDB:hwCapture\[895]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_5\[908] = \Encoder_Right:CounterUDB:fifo_full\[909]
Removing Rhs of wire \Encoder_Right:CounterUDB:status_6\[910] = \Encoder_Right:CounterUDB:fifo_nempty\[911]
Removing Lhs of wire \Encoder_Right:CounterUDB:reset\[913] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:dp_dir\[915] = tmpOE__Vin_180_net_0[7]
Removing Rhs of wire \Encoder_Right:CounterUDB:cmp_out_i\[922] = \Encoder_Right:CounterUDB:cmp_less\[923]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_2\[931] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_1\[932] = \Encoder_Right:CounterUDB:count_enable\[929]
Removing Lhs of wire \Encoder_Right:CounterUDB:cs_addr_0\[933] = zero[4]
Removing Lhs of wire tmpOE__Enc_R_net_0[1011] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \rightEncTimer:Net_89\[1020] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_capmode_1\[1029] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_capmode_0\[1030] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:ctrl_enable\[1042] = \rightEncTimer:CounterUDB:control_7\[1034]
Removing Lhs of wire \rightEncTimer:CounterUDB:capt_rising\[1044] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:capt_falling\[1045] = \rightEncTimer:CounterUDB:prevCapture\[1043]
Removing Lhs of wire \rightEncTimer:CounterUDB:reload\[1048] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:final_enable\[1049] = \rightEncTimer:CounterUDB:control_7\[1034]
Removing Lhs of wire \rightEncTimer:CounterUDB:counter_enable\[1050] = \rightEncTimer:CounterUDB:control_7\[1034]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_0\[1051] = \rightEncTimer:CounterUDB:cmp_out_status\[1052]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_1\[1053] = \rightEncTimer:CounterUDB:per_zero\[1054]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_2\[1055] = \rightEncTimer:CounterUDB:overflow_status\[1056]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_3\[1057] = \rightEncTimer:CounterUDB:underflow_status\[1058]
Removing Lhs of wire \rightEncTimer:CounterUDB:status_4\[1059] = \rightEncTimer:CounterUDB:hwCapture\[1047]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_5\[1060] = \rightEncTimer:CounterUDB:fifo_full\[1061]
Removing Rhs of wire \rightEncTimer:CounterUDB:status_6\[1062] = \rightEncTimer:CounterUDB:fifo_nempty\[1063]
Removing Lhs of wire \rightEncTimer:CounterUDB:reset\[1065] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:dp_dir\[1067] = tmpOE__Vin_180_net_0[7]
Removing Rhs of wire \rightEncTimer:CounterUDB:cmp_out_i\[1074] = \rightEncTimer:CounterUDB:cmp_less\[1075]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_2\[1082] = tmpOE__Vin_180_net_0[7]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_1\[1083] = \rightEncTimer:CounterUDB:count_enable\[1080]
Removing Lhs of wire \rightEncTimer:CounterUDB:cs_addr_0\[1084] = zero[4]
Removing Lhs of wire \UART_1:BUART:reset_reg\\D\[1161] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_bitclk\\D\[1176] = \UART_1:BUART:rx_bitclk_pre\[140]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_pre\\D\[1185] = \UART_1:BUART:rx_parity_error_pre\[217]
Removing Lhs of wire \UART_1:BUART:rx_break_status\\D\[1186] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:prevCapture\\D\[1190] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:overflow_reg_i\\D\[1191] = \Encoder_Left:CounterUDB:overflow\[459]
Removing Lhs of wire \Encoder_Left:CounterUDB:underflow_reg_i\\D\[1192] = \Encoder_Left:CounterUDB:underflow\[462]
Removing Lhs of wire \Encoder_Left:CounterUDB:tc_reg_i\\D\[1193] = \Encoder_Left:CounterUDB:tc_i\[465]
Removing Lhs of wire \Encoder_Left:CounterUDB:prevCompare\\D\[1194] = \Encoder_Left:CounterUDB:cmp_out_i\[467]
Removing Lhs of wire \Encoder_Left:CounterUDB:cmp_out_reg_i\\D\[1195] = \Encoder_Left:CounterUDB:cmp_out_i\[467]
Removing Lhs of wire \Encoder_Left:CounterUDB:count_stored_i\\D\[1196] = Net_911[473]
Removing Lhs of wire \leftEncTimer:CounterUDB:prevCapture\\D\[1197] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:overflow_reg_i\\D\[1198] = \leftEncTimer:CounterUDB:overflow\[609]
Removing Lhs of wire \leftEncTimer:CounterUDB:underflow_reg_i\\D\[1199] = \leftEncTimer:CounterUDB:underflow\[612]
Removing Lhs of wire \leftEncTimer:CounterUDB:tc_reg_i\\D\[1200] = \leftEncTimer:CounterUDB:tc_i\[615]
Removing Lhs of wire \leftEncTimer:CounterUDB:prevCompare\\D\[1201] = \leftEncTimer:CounterUDB:cmp_out_i\[617]
Removing Lhs of wire \leftEncTimer:CounterUDB:cmp_out_reg_i\\D\[1202] = \leftEncTimer:CounterUDB:cmp_out_i\[617]
Removing Lhs of wire \leftEncTimer:CounterUDB:count_stored_i\\D\[1203] = Net_1162[623]
Removing Lhs of wire \CAN_TIMER:TimerUDB:capture_last\\D\[1204] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:tc_reg_i\\D\[1205] = \CAN_TIMER:TimerUDB:status_tc\[745]
Removing Lhs of wire \CAN_TIMER:TimerUDB:hwEnable_reg\\D\[1206] = \CAN_TIMER:TimerUDB:control_7\[723]
Removing Lhs of wire \CAN_TIMER:TimerUDB:capture_out_reg_i\\D\[1207] = \CAN_TIMER:TimerUDB:capt_fifo_load\[741]
Removing Lhs of wire \Encoder_Right:CounterUDB:prevCapture\\D\[1208] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:overflow_reg_i\\D\[1209] = \Encoder_Right:CounterUDB:overflow\[914]
Removing Lhs of wire \Encoder_Right:CounterUDB:underflow_reg_i\\D\[1210] = \Encoder_Right:CounterUDB:underflow\[917]
Removing Lhs of wire \Encoder_Right:CounterUDB:tc_reg_i\\D\[1211] = \Encoder_Right:CounterUDB:tc_i\[920]
Removing Lhs of wire \Encoder_Right:CounterUDB:prevCompare\\D\[1212] = \Encoder_Right:CounterUDB:cmp_out_i\[922]
Removing Lhs of wire \Encoder_Right:CounterUDB:cmp_out_reg_i\\D\[1213] = \Encoder_Right:CounterUDB:cmp_out_i\[922]
Removing Lhs of wire \Encoder_Right:CounterUDB:count_stored_i\\D\[1214] = Net_1249[928]
Removing Lhs of wire \rightEncTimer:CounterUDB:prevCapture\\D\[1215] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:overflow_reg_i\\D\[1216] = \rightEncTimer:CounterUDB:overflow\[1066]
Removing Lhs of wire \rightEncTimer:CounterUDB:underflow_reg_i\\D\[1217] = \rightEncTimer:CounterUDB:underflow\[1069]
Removing Lhs of wire \rightEncTimer:CounterUDB:tc_reg_i\\D\[1218] = \rightEncTimer:CounterUDB:tc_i\[1072]
Removing Lhs of wire \rightEncTimer:CounterUDB:prevCompare\\D\[1219] = \rightEncTimer:CounterUDB:cmp_out_i\[1074]
Removing Lhs of wire \rightEncTimer:CounterUDB:cmp_out_reg_i\\D\[1220] = \rightEncTimer:CounterUDB:cmp_out_i\[1074]
Removing Lhs of wire \rightEncTimer:CounterUDB:count_stored_i\\D\[1221] = Net_1162[623]

------------------------------------------------------
Aliased 0 equations, 261 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Vin_180_net_0' (cost = 0):
tmpOE__Vin_180_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\UART_1:BUART:rx_addressmatch\' (cost = 0):
\UART_1:BUART:rx_addressmatch\ <= (\UART_1:BUART:rx_addressmatch2\
	OR \UART_1:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre\' (cost = 1):
\UART_1:BUART:rx_bitclk_pre\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART_1:BUART:rx_bitclk_pre16x\ <= ((not \UART_1:BUART:rx_count_2\ and \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit1\' (cost = 1):
\UART_1:BUART:rx_poll_bit1\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:rx_poll_bit2\' (cost = 1):
\UART_1:BUART:rx_poll_bit2\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\ and not \UART_1:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:pollingrange\' (cost = 4):
\UART_1:BUART:pollingrange\ <= ((not \UART_1:BUART:rx_count_2\ and not \UART_1:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_0\ <= (not \UART_1:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:gta_1\ <= (\UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 1):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_2\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 2):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_1\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART_1:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_1:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 8):
\UART_1:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_4\)
	OR (not \UART_1:BUART:rx_count_6\ and not \UART_1:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_Left:CounterUDB:capt_either_edge\ <= (\Encoder_Left:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:overflow\' (cost = 0):
\Encoder_Left:CounterUDB:overflow\ <= (\Encoder_Left:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_Left:CounterUDB:underflow\' (cost = 0):
\Encoder_Left:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:capt_either_edge\' (cost = 0):
\leftEncTimer:CounterUDB:capt_either_edge\ <= (\leftEncTimer:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:overflow\' (cost = 0):
\leftEncTimer:CounterUDB:overflow\ <= (\leftEncTimer:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\leftEncTimer:CounterUDB:underflow\' (cost = 0):
\leftEncTimer:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\CAN_TIMER:TimerUDB:fifo_load_polarized\' (cost = 0):
\CAN_TIMER:TimerUDB:fifo_load_polarized\ <=  ('0') ;

Note:  Expanding virtual equation for '\CAN_TIMER:TimerUDB:timer_enable\' (cost = 0):
\CAN_TIMER:TimerUDB:timer_enable\ <= (\CAN_TIMER:TimerUDB:control_7\);

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:capt_either_edge\' (cost = 0):
\Encoder_Right:CounterUDB:capt_either_edge\ <= (\Encoder_Right:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:overflow\' (cost = 0):
\Encoder_Right:CounterUDB:overflow\ <= (\Encoder_Right:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\Encoder_Right:CounterUDB:underflow\' (cost = 0):
\Encoder_Right:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:capt_either_edge\' (cost = 0):
\rightEncTimer:CounterUDB:capt_either_edge\ <= (\rightEncTimer:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:overflow\' (cost = 0):
\rightEncTimer:CounterUDB:overflow\ <= (\rightEncTimer:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\rightEncTimer:CounterUDB:underflow\' (cost = 0):
\rightEncTimer:CounterUDB:underflow\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\' (cost = 4):
\UART_1:BUART:sRX:s23Poll:MODULE_2:g2:a0:lta_0\ <= ((not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 0):
\UART_1:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= (not \UART_1:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\' (cost = 2):
\UART_1:BUART:sRX:s23Poll:MODULE_1:g2:a0:s_1\ <= ((not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:pollcount_1\)
	OR (not \UART_1:BUART:pollcount_1\ and \UART_1:BUART:pollcount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\UART_1:BUART:rx_postpoll\' (cost = 72):
\UART_1:BUART:rx_postpoll\ <= (\UART_1:BUART:pollcount_1\
	OR (Net_25 and \UART_1:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART_1:BUART:sRX:MODULE_5:g1:a0:gx:u0:aeqb_1\ <= ((not \UART_1:BUART:pollcount_1\ and not Net_25 and not \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and not \UART_1:BUART:rx_parity_bit\)
	OR (\UART_1:BUART:pollcount_1\ and \UART_1:BUART:rx_parity_bit\)
	OR (Net_25 and \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 47 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \UART_1:BUART:rx_status_0\ to zero
Aliasing \UART_1:BUART:rx_status_6\ to zero
Aliasing \Encoder_Left:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_Left:CounterUDB:status_3\ to zero
Aliasing \Encoder_Left:CounterUDB:underflow\ to zero
Aliasing \leftEncTimer:CounterUDB:hwCapture\ to zero
Aliasing \leftEncTimer:CounterUDB:status_3\ to zero
Aliasing \leftEncTimer:CounterUDB:underflow\ to zero
Aliasing \CAN_TIMER:TimerUDB:capt_fifo_load\ to zero
Aliasing \Encoder_Right:CounterUDB:hwCapture\ to zero
Aliasing \Encoder_Right:CounterUDB:status_3\ to zero
Aliasing \Encoder_Right:CounterUDB:underflow\ to zero
Aliasing \rightEncTimer:CounterUDB:hwCapture\ to zero
Aliasing \rightEncTimer:CounterUDB:status_3\ to zero
Aliasing \rightEncTimer:CounterUDB:underflow\ to zero
Aliasing \UART_1:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_1:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_1:BUART:rx_addr_match_status\\D\ to zero
Removing Rhs of wire \UART_1:BUART:rx_bitclk_enable\[104] = \UART_1:BUART:rx_bitclk\[152]
Removing Lhs of wire \UART_1:BUART:rx_status_0\[203] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_status_6\[212] = zero[4]
Removing Lhs of wire \ADC_SAR_1:Net_188\[326] = \ADC_SAR_1:Net_376\[325]
Removing Lhs of wire \Encoder_Left:CounterUDB:hwCapture\[440] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:status_3\[450] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:underflow\[462] = zero[4]
Removing Lhs of wire \Encoder_Left:CounterUDB:tc_i\[465] = \Encoder_Left:CounterUDB:per_equal\[461]
Removing Lhs of wire \leftEncTimer:CounterUDB:hwCapture\[590] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:status_3\[600] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:underflow\[612] = zero[4]
Removing Lhs of wire \leftEncTimer:CounterUDB:tc_i\[615] = \leftEncTimer:CounterUDB:per_equal\[611]
Removing Lhs of wire \CAN_TIMER:TimerUDB:capt_fifo_load\[741] = zero[4]
Removing Lhs of wire \CAN_TIMER:TimerUDB:trig_reg\[755] = \CAN_TIMER:TimerUDB:control_7\[723]
Removing Lhs of wire \Encoder_Right:CounterUDB:hwCapture\[895] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:status_3\[905] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:underflow\[917] = zero[4]
Removing Lhs of wire \Encoder_Right:CounterUDB:tc_i\[920] = \Encoder_Right:CounterUDB:per_equal\[916]
Removing Lhs of wire \rightEncTimer:CounterUDB:hwCapture\[1047] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:status_3\[1057] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:underflow\[1069] = zero[4]
Removing Lhs of wire \rightEncTimer:CounterUDB:tc_i\[1072] = \rightEncTimer:CounterUDB:per_equal\[1068]
Removing Lhs of wire \UART_1:BUART:tx_ctrl_mark_last\\D\[1168] = \UART_1:BUART:tx_ctrl_mark_last\[95]
Removing Lhs of wire \UART_1:BUART:rx_markspace_status\\D\[1180] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_parity_error_status\\D\[1181] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_addr_match_status\\D\[1183] = zero[4]
Removing Lhs of wire \UART_1:BUART:rx_markspace_pre\\D\[1184] = \UART_1:BUART:rx_markspace_pre\[216]
Removing Lhs of wire \UART_1:BUART:rx_parity_bit\\D\[1189] = \UART_1:BUART:rx_parity_bit\[222]

------------------------------------------------------
Aliased 0 equations, 28 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_1:BUART:sRX:MODULE_5:g1:a0:xneq\ <= ((not \UART_1:BUART:rx_parity_bit\ and Net_25 and \UART_1:BUART:pollcount_0\)
	OR (not \UART_1:BUART:pollcount_1\ and not \UART_1:BUART:pollcount_0\ and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:pollcount_1\ and not Net_25 and \UART_1:BUART:rx_parity_bit\)
	OR (not \UART_1:BUART:rx_parity_bit\ and \UART_1:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\3.3\PSoC Creator\warp\bin/warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj" -dcpsoc3 C-CAN.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.042ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V3.3.0.9604, Family: PSoC3, Started at: Friday, 19 August 2016 23:15:46
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Patrick\Documents\GitHub\PSoC 5LP FIles\C-CAN_PSoC_DevKit\C-CAN.cydsn\C-CAN.cyprj -d CY8C5888LTI-LP097 C-CAN.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.025ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Converted constant MacroCell: \UART_1:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_1:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Left:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Left:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \leftEncTimer:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \leftEncTimer:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \CAN_TIMER:TimerUDB:capture_last\ from registered to combinatorial
    Converted constant MacroCell: \CAN_TIMER:TimerUDB:capture_out_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Right:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \Encoder_Right:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \rightEncTimer:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \rightEncTimer:CounterUDB:underflow_reg_i\ from registered to combinatorial
Assigning clock CAN_1_Clock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_2'. Fanout=9, Signal=Net_1117
    Digital Clock 1: Automatic-assigning  clock 'ADC_SAR_1_theACLK'. Fanout=1, Signal=\ADC_SAR_1:Net_376\
    Digital Clock 2: Automatic-assigning  clock 'Clock_1'. Fanout=1, Signal=Net_995
    Digital Clock 3: Automatic-assigning  clock 'Clock_3'. Fanout=1, Signal=Net_1214
    Digital Clock 4: Automatic-assigning  clock 'UART_1_IntClock'. Fanout=1, Signal=\UART_1:Net_9\
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \UART_1:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Left:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Left:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \leftEncTimer:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \leftEncTimer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \CAN_TIMER:TimerUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: \Sync_1:genblk1[0]:INST\:synccell.out was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: \Sync_1:genblk1[0]:INST\:synccell.out
    UDB Clk/Enable \CAN_TIMER:TimerUDB:sCTRLReg:SyncCtl:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: \Sync_1:genblk1[0]:INST\:synccell.out was determined to be a routed clock that is synchronous to Clock_2
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: \Sync_1:genblk1[0]:INST\:synccell.out
    UDB Clk/Enable \Encoder_Right:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \Encoder_Right:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \rightEncTimer:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
    UDB Clk/Enable \rightEncTimer:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: Clock_2 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_2, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \rightEncTimer:CounterUDB:count_stored_i\, Duplicate of \leftEncTimer:CounterUDB:count_stored_i\ 
    MacroCell: Name=\rightEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \rightEncTimer:CounterUDB:count_stored_i\ (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_1:BUART:rx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:rx_address_detected\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_1:BUART:rx_parity_error_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_markspace_pre\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_1:BUART:rx_state_1\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:rx_state_1\ (fanout=8)

    Removing \UART_1:BUART:tx_parity_bit\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_1:BUART:tx_mark\, Duplicate of \UART_1:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_1:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_mark\ (fanout=0)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Vin_180(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_180(0)__PA ,
            analog_term => Net_1120 ,
            pad => Vin_180(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_25 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            input => Net_20 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC_SAR_1:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
            analog_term => \ADC_SAR_1:Net_210\ ,
            pad => \ADC_SAR_1:Bypass(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = Vin_90(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_90(0)__PA ,
            analog_term => Net_7 ,
            pad => Vin_90(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Vin_Pot(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Vin_Pot(0)__PA ,
            analog_term => Net_803 ,
            pad => Vin_Pot(0)_PAD );
        Properties:
        {
        }

    Pin : Name = mcp2515_clk(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => mcp2515_clk(0)__PA ,
            input => Net_995_local ,
            pad => mcp2515_clk(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RX_2(0)__PA ,
            fb => Net_11 ,
            pad => RX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TX_2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => TX_2(0)__PA ,
            input => Net_12 ,
            pad => TX_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_L(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_L(0)__PA ,
            fb => Net_911 ,
            pad => Enc_L(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Test_Pin(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Test_Pin(0)__PA ,
            input => Net_1181 ,
            pad => Test_Pin(0)_PAD );
        Properties:
        {
        }

    Pin : Name = ISR_PIN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => ISR_PIN(0)__PA ,
            input => Net_1181 ,
            pad => ISR_PIN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Enc_R(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Enc_R(0)__PA ,
            fb => Net_1249 ,
            pad => Enc_R(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_20, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)

    MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\ * 
              !\Encoder_Left:CounterUDB:prevCompare\
        );
        Output = \Encoder_Left:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\ * 
              !\Encoder_Left:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Left:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:control_7\ * 
              !\Encoder_Left:CounterUDB:count_stored_i\ * Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\leftEncTimer:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\ * 
              !\leftEncTimer:CounterUDB:prevCompare\
        );
        Output = \leftEncTimer:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\ * 
              !\leftEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \leftEncTimer:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:control_7\ * 
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\CAN_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CAN_TIMER:TimerUDB:control_7\ * \CAN_TIMER:TimerUDB:per_zero\
        );
        Output = \CAN_TIMER:TimerUDB:status_tc\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\ * 
              !\Encoder_Right:CounterUDB:prevCompare\
        );
        Output = \Encoder_Right:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\ * 
              !\Encoder_Right:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Right:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:control_7\ * 
              !\Encoder_Right:CounterUDB:count_stored_i\ * Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=\rightEncTimer:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\ * 
              !\rightEncTimer:CounterUDB:prevCompare\
        );
        Output = \rightEncTimer:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\ * 
              !\rightEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \rightEncTimer:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162 * 
              \rightEncTimer:CounterUDB:control_7\
        );
        Output = \rightEncTimer:CounterUDB:count_enable\ (fanout=2)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)

    MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_25_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_25_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_25_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\
        );
        Output = \Encoder_Left:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Left:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_Left:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\
        );
        Output = \leftEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \leftEncTimer:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\leftEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_stored_i\ (fanout=2)

    MacroCell: Name=\Encoder_Right:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\
        );
        Output = \Encoder_Right:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Right:CounterUDB:prevCompare\ (fanout=1)

    MacroCell: Name=\Encoder_Right:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\
        );
        Output = \rightEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)

    MacroCell: Name=\rightEncTimer:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \rightEncTimer:CounterUDB:prevCompare\ (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_1:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
            ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_1:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
            route_si => \UART_1:BUART:rx_postpoll\ ,
            f0_load => \UART_1:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
            chain_out => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
            ce0_comb => \Encoder_Left:CounterUDB:per_equal\ ,
            z0_comb => \Encoder_Left:CounterUDB:status_1\ ,
            cl1_comb => \Encoder_Left:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Encoder_Left:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_Left:CounterUDB:status_5\ ,
            chain_in => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
            chain_out => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
            ce0_comb => \leftEncTimer:CounterUDB:per_equal\ ,
            z0_comb => \leftEncTimer:CounterUDB:status_1\ ,
            cl1_comb => \leftEncTimer:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \leftEncTimer:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \leftEncTimer:CounterUDB:status_5\ ,
            chain_in => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\CAN_TIMER:TimerUDB:sT16:timerdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\ ,
            chain_out => \CAN_TIMER:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => Net_1162 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1162)
        Next in chain : \CAN_TIMER:TimerUDB:sT16:timerdp:u1\

    datapathcell: Name =\CAN_TIMER:TimerUDB:sT16:timerdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\ ,
            cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\ ,
            z0_comb => \CAN_TIMER:TimerUDB:per_zero\ ,
            f0_bus_stat_comb => \CAN_TIMER:TimerUDB:status_3\ ,
            f0_blk_stat_comb => \CAN_TIMER:TimerUDB:status_2\ ,
            chain_in => \CAN_TIMER:TimerUDB:sT16:timerdp:carry\ ,
            clk_en => Net_1162 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1162)
        Previous in chain : \CAN_TIMER:TimerUDB:sT16:timerdp:u0\

    datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
            chain_out => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
            ce0_comb => \Encoder_Right:CounterUDB:per_equal\ ,
            z0_comb => \Encoder_Right:CounterUDB:status_1\ ,
            cl1_comb => \Encoder_Right:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \Encoder_Right:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \Encoder_Right:CounterUDB:status_5\ ,
            chain_in => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u0\

    datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u0\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
            chain_out => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u1\

    datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u1\
        PORT MAP (
            clock => Net_1117 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
            ce0_comb => \rightEncTimer:CounterUDB:per_equal\ ,
            z0_comb => \rightEncTimer:CounterUDB:status_1\ ,
            cl1_comb => \rightEncTimer:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \rightEncTimer:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \rightEncTimer:CounterUDB:status_5\ ,
            chain_in => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\UART_1:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_1:BUART:tx_status_2\ ,
            status_1 => \UART_1:BUART:tx_fifo_empty\ ,
            status_0 => \UART_1:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_1:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            status_5 => \UART_1:BUART:rx_status_5\ ,
            status_4 => \UART_1:BUART:rx_status_4\ ,
            status_3 => \UART_1:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\Encoder_Left:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \Encoder_Left:CounterUDB:status_6\ ,
            status_5 => \Encoder_Left:CounterUDB:status_5\ ,
            status_2 => \Encoder_Left:CounterUDB:status_2\ ,
            status_1 => \Encoder_Left:CounterUDB:status_1\ ,
            status_0 => \Encoder_Left:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\leftEncTimer:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \leftEncTimer:CounterUDB:status_6\ ,
            status_5 => \leftEncTimer:CounterUDB:status_5\ ,
            status_2 => \leftEncTimer:CounterUDB:status_2\ ,
            status_1 => \leftEncTimer:CounterUDB:status_1\ ,
            status_0 => \leftEncTimer:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\CAN_TIMER:TimerUDB:rstSts:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_3 => \CAN_TIMER:TimerUDB:status_3\ ,
            status_2 => \CAN_TIMER:TimerUDB:status_2\ ,
            status_0 => \CAN_TIMER:TimerUDB:status_tc\ ,
            interrupt => Net_1181 ,
            clk_en => Net_1162 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000011"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1162)

    statusicell: Name =\Encoder_Right:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \Encoder_Right:CounterUDB:status_6\ ,
            status_5 => \Encoder_Right:CounterUDB:status_5\ ,
            status_2 => \Encoder_Right:CounterUDB:status_2\ ,
            status_1 => \Encoder_Right:CounterUDB:status_1\ ,
            status_0 => \Encoder_Right:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\rightEncTimer:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            clock => Net_1117 ,
            status_6 => \rightEncTimer:CounterUDB:status_6\ ,
            status_5 => \rightEncTimer:CounterUDB:status_5\ ,
            status_2 => \rightEncTimer:CounterUDB:status_2\ ,
            status_1 => \rightEncTimer:CounterUDB:status_1\ ,
            status_0 => \rightEncTimer:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =Rx_1(0)_SYNC
        PORT MAP (
            in => Net_25 ,
            out => Net_25_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => Net_1117 ,
            in => Net_1214_local ,
            out => Net_1162 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \Encoder_Left:CounterUDB:control_7\ ,
            control_6 => \Encoder_Left:CounterUDB:control_6\ ,
            control_5 => \Encoder_Left:CounterUDB:control_5\ ,
            control_4 => \Encoder_Left:CounterUDB:control_4\ ,
            control_3 => \Encoder_Left:CounterUDB:control_3\ ,
            control_2 => \Encoder_Left:CounterUDB:control_2\ ,
            control_1 => \Encoder_Left:CounterUDB:control_1\ ,
            control_0 => \Encoder_Left:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \leftEncTimer:CounterUDB:control_7\ ,
            control_6 => \leftEncTimer:CounterUDB:control_6\ ,
            control_5 => \leftEncTimer:CounterUDB:control_5\ ,
            control_4 => \leftEncTimer:CounterUDB:control_4\ ,
            control_3 => \leftEncTimer:CounterUDB:control_3\ ,
            control_2 => \leftEncTimer:CounterUDB:control_2\ ,
            control_1 => \leftEncTimer:CounterUDB:control_1\ ,
            control_0 => \leftEncTimer:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\CAN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \CAN_TIMER:TimerUDB:control_7\ ,
            control_6 => \CAN_TIMER:TimerUDB:control_6\ ,
            control_5 => \CAN_TIMER:TimerUDB:control_5\ ,
            control_4 => \CAN_TIMER:TimerUDB:control_4\ ,
            control_3 => \CAN_TIMER:TimerUDB:control_3\ ,
            control_2 => \CAN_TIMER:TimerUDB:control_2\ ,
            control_1 => \CAN_TIMER:TimerUDB:control_1\ ,
            control_0 => \CAN_TIMER:TimerUDB:control_0\ ,
            clk_en => Net_1162 );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: PosEdge(Net_1162)

    controlcell: Name =\Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \Encoder_Right:CounterUDB:control_7\ ,
            control_6 => \Encoder_Right:CounterUDB:control_6\ ,
            control_5 => \Encoder_Right:CounterUDB:control_5\ ,
            control_4 => \Encoder_Right:CounterUDB:control_4\ ,
            control_3 => \Encoder_Right:CounterUDB:control_3\ ,
            control_2 => \Encoder_Right:CounterUDB:control_2\ ,
            control_1 => \Encoder_Right:CounterUDB:control_1\ ,
            control_0 => \Encoder_Right:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1117 ,
            control_7 => \rightEncTimer:CounterUDB:control_7\ ,
            control_6 => \rightEncTimer:CounterUDB:control_6\ ,
            control_5 => \rightEncTimer:CounterUDB:control_5\ ,
            control_4 => \rightEncTimer:CounterUDB:control_4\ ,
            control_3 => \rightEncTimer:CounterUDB:control_3\ ,
            control_2 => \rightEncTimer:CounterUDB:control_2\ ,
            control_1 => \rightEncTimer:CounterUDB:control_1\ ,
            control_0 => \rightEncTimer:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART_1:Net_9\ ,
            load => \UART_1:BUART:rx_counter_load\ ,
            count_6 => \UART_1:BUART:rx_count_6\ ,
            count_5 => \UART_1:BUART:rx_count_5\ ,
            count_4 => \UART_1:BUART:rx_count_4\ ,
            count_3 => \UART_1:BUART:rx_count_3\ ,
            count_2 => \UART_1:BUART:rx_count_2\ ,
            count_1 => \UART_1:BUART:rx_count_1\ ,
            count_0 => \UART_1:BUART:rx_count_0\ ,
            tc => \UART_1:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_812 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
        }

    interrupt: Name =CAN_ISR
        PORT MAP (
            interrupt => Net_1181 );
        Properties:
        {
            int_type = "01"
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    5 :    3 :    8 : 62.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   16 :   32 :   48 : 33.33 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    1 :    0 :    1 : 100.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   49 :  143 :  192 : 25.52 %
  Unique P-terms              :   68 :  316 :  384 : 17.71 %
  Total P-terms               :   77 :      :      :        
  Datapath Cells              :   13 :   11 :   24 : 54.17 %
  Status Cells                :    9 :   15 :   24 : 37.50 %
    StatusI Registers         :    7 :      :      :        
    Sync Cells (x2)           :    1 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    6 :   18 :   24 : 25.00 %
    Control Registers         :    5 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.044ms
Tech mapping phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Enc_L(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Enc_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : ISR_PIN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Test_Pin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Vin_180(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Vin_90(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Vin_Pot(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_1@[IOP=(0)][IoId=(1)] : mcp2515_clk(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\
Analog Placement Results:
IO_6@[IOP=(1)][IoId=(6)] : Enc_L(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : Enc_R(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : ISR_PIN(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RX_2(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : Rx_1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : TX_2(0) (fixed)
IO_0@[IOP=(0)][IoId=(0)] : Test_Pin(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : Tx_1(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Vin_180(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : Vin_90(0) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : Vin_Pot(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : \ADC_SAR_1:Bypass(0)\ (fixed, SAR-ExtVref)
IO_1@[IOP=(0)][IoId=(1)] : mcp2515_clk(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC_SAR_1:ADC_SAR\ (fixed, SAR-ExtVref)
Vref[13]@[FFB(Vref,13)] : \ADC_SAR_1:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 0s.035ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.006ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_771 {
    sar_0_vplus
  }
  Net: Net_1120 {
    p0_2
  }
  Net: Net_7 {
    p0_6
  }
  Net: Net_803 {
    p0_5
  }
  Net: \ADC_SAR_1:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC_SAR_1:Net_210\ {
    p0_4
    p0_4_exvref
  }
  Net: \ADC_SAR_1:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
  Net: AmuxNet::AMux_1 {
    sar_0_vplus
    agl5_x_sar_0_vplus
    agl5
    agl5_x_p0_5
    agl6_x_sar_0_vplus
    agl6
    agl6_x_p0_6
    agl6_x_p0_2
    p0_5
    p0_6
    p0_2
  }
}
Map of item to net {
  sar_0_vrefhi                                     -> \ADC_SAR_1:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC_SAR_1:Net_126\
  sar_0_vminus                                     -> \ADC_SAR_1:Net_126\
  p0_4                                             -> \ADC_SAR_1:Net_210\
  p0_4_exvref                                      -> \ADC_SAR_1:Net_210\
  common_sar_vref_vdda/2                           -> \ADC_SAR_1:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC_SAR_1:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC_SAR_1:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC_SAR_1:Net_235\
  sar_0_vref                                       -> \ADC_SAR_1:Net_235\
  sar_0_vplus                                      -> Net_771
  p0_2                                             -> Net_1120
  p0_6                                             -> Net_7
  p0_5                                             -> Net_803
  agl5_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl5                                             -> AmuxNet::AMux_1
  agl5_x_p0_5                                      -> AmuxNet::AMux_1
  agl6_x_sar_0_vplus                               -> AmuxNet::AMux_1
  agl6                                             -> AmuxNet::AMux_1
  agl6_x_p0_6                                      -> AmuxNet::AMux_1
  agl6_x_p0_2                                      -> AmuxNet::AMux_1
}
Mux Info {
  Mux: AMux_1 {
     Mouth: Net_771
     Guts:  AmuxNet::AMux_1
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1120
      Outer: agl6_x_p0_2
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_2
        agl6_x_p0_2
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 1 {
      Net:   Net_7
      Outer: agl6_x_p0_6
      Inner: agl6_x_sar_0_vplus
      Path {
        p0_6
        agl6_x_p0_6
        agl6
        agl6_x_sar_0_vplus
        sar_0_vplus
      }
    }
    Arm: 2 {
      Net:   Net_803
      Outer: agl5_x_p0_5
      Inner: agl5_x_sar_0_vplus
      Path {
        p0_5
        agl5_x_p0_5
        agl5
        agl5_x_sar_0_vplus
        sar_0_vplus
      }
    }
  }
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.418ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   23 :   25 :   48 :  47.92%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.09
                   Pterms :            3.17
               Macrocells :            2.13
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.102ms
</CYPRESSTAG>
<CYPRESSTAG name="Simulated Annealing">
Annealing: Elapsed time ==> 0s.001ms
<CYPRESSTAG name="Simulated Annealing Results">
The seed used for moves was 114161200.
Inital cost was 408, final cost is 408 (0.00% improvement).</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         15 :       5.53 :       3.27
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * !\UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              \UART_1:BUART:rx_last\ * !Net_25_SYNCOUT
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:rx_count_0\
        );
        Output = \UART_1:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_20, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:txn\
        );
        Output = Net_20 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              !\UART_1:BUART:rx_state_2\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_5\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * \UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\ * 
              !\UART_1:BUART:rx_count_6\ * !\UART_1:BUART:rx_count_4\
        );
        Output = \UART_1:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              !\UART_1:BUART:rx_state_3\ * !\UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_0 => \UART_1:BUART:counter_load_not\ ,
        ce0_reg => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_1:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART_1:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        load => \UART_1:BUART:rx_counter_load\ ,
        count_6 => \UART_1:BUART:rx_count_6\ ,
        count_5 => \UART_1:BUART:rx_count_5\ ,
        count_4 => \UART_1:BUART:rx_count_4\ ,
        count_3 => \UART_1:BUART:rx_count_3\ ,
        count_2 => \UART_1:BUART:rx_count_2\ ,
        count_1 => \UART_1:BUART:rx_count_1\ ,
        count_0 => \UART_1:BUART:rx_count_0\ ,
        tc => \UART_1:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=12, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_fifonotempty\ * 
              \UART_1:BUART:rx_state_stop1_reg\
        );
        Output = \UART_1:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_state_3\ * \UART_1:BUART:rx_state_2\
        );
        Output = \UART_1:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_0\ * Net_25_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_0\ * !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_1:BUART:rx_load_fifo\ * \UART_1:BUART:rx_fifofull\
        );
        Output = \UART_1:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              !\UART_1:BUART:pollcount_1\ * \UART_1:BUART:pollcount_0\ * 
              Net_25_SYNCOUT
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:rx_count_2\ * !\UART_1:BUART:rx_count_1\ * 
              \UART_1:BUART:pollcount_1\ * !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART_1:BUART:pollcount_1\
            + \UART_1:BUART:pollcount_0\ * Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !\UART_1:BUART:pollcount_0\
            + !\UART_1:BUART:tx_ctrl_mark_last\ * !\UART_1:BUART:rx_state_0\ * 
              \UART_1:BUART:rx_bitclk_enable\ * \UART_1:BUART:rx_state_3\ * 
              \UART_1:BUART:rx_state_2\ * !\UART_1:BUART:pollcount_1\ * 
              !Net_25_SYNCOUT
        );
        Output = \UART_1:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_1:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART_1:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:rx_bitclk_enable\ ,
        route_si => \UART_1:BUART:rx_postpoll\ ,
        f0_load => \UART_1:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_1:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_1:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART_1:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_5 => \UART_1:BUART:rx_status_5\ ,
        status_4 => \UART_1:BUART:rx_status_4\ ,
        status_3 => \UART_1:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_1:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:txn\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_1\ * 
              !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:txn\ * \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * !\UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_shift_out\ * !\UART_1:BUART:tx_state_2\ * 
              !\UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
        ce0_comb => \Encoder_Left:CounterUDB:per_equal\ ,
        z0_comb => \Encoder_Left:CounterUDB:status_1\ ,
        cl1_comb => \Encoder_Left:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Encoder_Left:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_Left:CounterUDB:status_5\ ,
        chain_in => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u0\

synccell: Name =Rx_1(0)_SYNC
    PORT MAP (
        in => Net_25 ,
        out => Net_25_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Left:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\ * 
              !\Encoder_Left:CounterUDB:prevCompare\
        );
        Output = \Encoder_Left:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_Left:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Left:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\Encoder_Left:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\
        );
        Output = \Encoder_Left:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_state_2\ * \UART_1:BUART:tx_bitclk\
            + \UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_counter_dp\ * \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_Left:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:per_equal\ * 
              !\Encoder_Left:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Left:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
        chain_out => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\Encoder_Left:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \Encoder_Left:CounterUDB:status_6\ ,
        status_5 => \Encoder_Left:CounterUDB:status_5\ ,
        status_2 => \Encoder_Left:CounterUDB:status_2\ ,
        status_1 => \Encoder_Left:CounterUDB:status_1\ ,
        status_0 => \Encoder_Left:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Left:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Left:CounterUDB:control_7\ * 
              !\Encoder_Left:CounterUDB:count_stored_i\ * Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Left:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_911
        );
        Output = \Encoder_Left:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\Encoder_Left:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \Encoder_Left:CounterUDB:control_7\ ,
        control_6 => \Encoder_Left:CounterUDB:control_6\ ,
        control_5 => \Encoder_Left:CounterUDB:control_5\ ,
        control_4 => \Encoder_Left:CounterUDB:control_4\ ,
        control_3 => \Encoder_Left:CounterUDB:control_3\ ,
        control_2 => \Encoder_Left:CounterUDB:control_2\ ,
        control_1 => \Encoder_Left:CounterUDB:control_1\ ,
        control_0 => \Encoder_Left:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_Right:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_1:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        cs_addr_2 => \UART_1:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_1:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_1:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_1:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_1:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_1:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Encoder_Right:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \Encoder_Right:CounterUDB:control_7\ ,
        control_6 => \Encoder_Right:CounterUDB:control_6\ ,
        control_5 => \Encoder_Right:CounterUDB:control_5\ ,
        control_4 => \Encoder_Right:CounterUDB:control_4\ ,
        control_3 => \Encoder_Right:CounterUDB:control_3\ ,
        control_2 => \Encoder_Right:CounterUDB:control_2\ ,
        control_1 => \Encoder_Right:CounterUDB:control_1\ ,
        control_0 => \Encoder_Right:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_1:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              !\UART_1:BUART:tx_fifo_empty\
            + !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              !\UART_1:BUART:tx_fifo_empty\ * !\UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_1\ * \UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
            + \UART_1:BUART:tx_state_0\ * !\UART_1:BUART:tx_state_2\ * 
              \UART_1:BUART:tx_bitclk\
        );
        Output = \UART_1:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_1:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_fifo_notfull\
        );
        Output = \UART_1:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,2)][LB=1] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_1:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART_1:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_state_2\
            + !\UART_1:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_1:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\Encoder_Right:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:control_7\ * 
              !\Encoder_Right:CounterUDB:count_stored_i\ * Net_1249
        );
        Output = \Encoder_Right:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_1:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_1:BUART:tx_state_1\ * !\UART_1:BUART:tx_state_0\ * 
              \UART_1:BUART:tx_bitclk_enable_pre\ * 
              \UART_1:BUART:tx_fifo_empty\ * \UART_1:BUART:tx_state_2\
        );
        Output = \UART_1:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\Encoder_Left:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Left:CounterUDB:count_enable\ ,
        chain_out => \Encoder_Left:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \Encoder_Left:CounterUDB:sC16:counterdp:u1\

statusicell: Name =\UART_1:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART_1:Net_9\ ,
        status_3 => \UART_1:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_1:BUART:tx_status_2\ ,
        status_1 => \UART_1:BUART:tx_fifo_empty\ ,
        status_0 => \UART_1:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\Encoder_Right:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\
        );
        Output = \Encoder_Right:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\Encoder_Right:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\ * 
              !\Encoder_Right:CounterUDB:prevCompare\
        );
        Output = \Encoder_Right:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\Encoder_Right:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:per_equal\ * 
              !\Encoder_Right:CounterUDB:overflow_reg_i\
        );
        Output = \Encoder_Right:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\Encoder_Right:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \Encoder_Right:CounterUDB:cmp_out_i\
        );
        Output = \Encoder_Right:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\Encoder_Right:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \Encoder_Right:CounterUDB:count_enable\ ,
        ce0_comb => \Encoder_Right:CounterUDB:per_equal\ ,
        z0_comb => \Encoder_Right:CounterUDB:status_1\ ,
        cl1_comb => \Encoder_Right:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \Encoder_Right:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \Encoder_Right:CounterUDB:status_5\ ,
        chain_in => \Encoder_Right:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \Encoder_Right:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\Encoder_Right:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \Encoder_Right:CounterUDB:status_6\ ,
        status_5 => \Encoder_Right:CounterUDB:status_5\ ,
        status_2 => \Encoder_Right:CounterUDB:status_2\ ,
        status_1 => \Encoder_Right:CounterUDB:status_1\ ,
        status_0 => \Encoder_Right:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=0, #pterms=0
{
    [McSlotId=0]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\rightEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162 * 
              \rightEncTimer:CounterUDB:control_7\
        );
        Output = \rightEncTimer:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
        chain_out => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u1\

controlcell: Name =\rightEncTimer:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \rightEncTimer:CounterUDB:control_7\ ,
        control_6 => \rightEncTimer:CounterUDB:control_6\ ,
        control_5 => \rightEncTimer:CounterUDB:control_5\ ,
        control_4 => \rightEncTimer:CounterUDB:control_4\ ,
        control_3 => \rightEncTimer:CounterUDB:control_3\ ,
        control_2 => \rightEncTimer:CounterUDB:control_2\ ,
        control_1 => \rightEncTimer:CounterUDB:control_1\ ,
        control_0 => \rightEncTimer:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => Net_1117 ,
        in => Net_1214_local ,
        out => Net_1162 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\leftEncTimer:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_stored_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\CAN_TIMER:TimerUDB:status_tc\, Mode=(Combinatorial) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \CAN_TIMER:TimerUDB:control_7\ * \CAN_TIMER:TimerUDB:per_zero\
        );
        Output = \CAN_TIMER:TimerUDB:status_tc\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\CAN_TIMER:TimerUDB:sT16:timerdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\ ,
        z0_comb => \CAN_TIMER:TimerUDB:per_zero\ ,
        f0_bus_stat_comb => \CAN_TIMER:TimerUDB:status_3\ ,
        f0_blk_stat_comb => \CAN_TIMER:TimerUDB:status_2\ ,
        chain_in => \CAN_TIMER:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => Net_1162 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1162)
    Previous in chain : \CAN_TIMER:TimerUDB:sT16:timerdp:u0\

statusicell: Name =\CAN_TIMER:TimerUDB:rstSts:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_3 => \CAN_TIMER:TimerUDB:status_3\ ,
        status_2 => \CAN_TIMER:TimerUDB:status_2\ ,
        status_0 => \CAN_TIMER:TimerUDB:status_tc\ ,
        interrupt => Net_1181 ,
        clk_en => Net_1162 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000011"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1162)

controlcell: Name =\CAN_TIMER:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \CAN_TIMER:TimerUDB:control_7\ ,
        control_6 => \CAN_TIMER:TimerUDB:control_6\ ,
        control_5 => \CAN_TIMER:TimerUDB:control_5\ ,
        control_4 => \CAN_TIMER:TimerUDB:control_4\ ,
        control_3 => \CAN_TIMER:TimerUDB:control_3\ ,
        control_2 => \CAN_TIMER:TimerUDB:control_2\ ,
        control_1 => \CAN_TIMER:TimerUDB:control_1\ ,
        control_0 => \CAN_TIMER:TimerUDB:control_0\ ,
        clk_en => Net_1162 );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1162)

UDB [UDB=(2,5)] contents:
datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
        chain_out => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u1\

UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\rightEncTimer:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\ * 
              !\rightEncTimer:CounterUDB:prevCompare\
        );
        Output = \rightEncTimer:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\rightEncTimer:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\ * 
              !\rightEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \rightEncTimer:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\rightEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:per_equal\
        );
        Output = \rightEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\rightEncTimer:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \rightEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \rightEncTimer:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\rightEncTimer:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \rightEncTimer:CounterUDB:count_enable\ ,
        ce0_comb => \rightEncTimer:CounterUDB:per_equal\ ,
        z0_comb => \rightEncTimer:CounterUDB:status_1\ ,
        cl1_comb => \rightEncTimer:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \rightEncTimer:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \rightEncTimer:CounterUDB:status_5\ ,
        chain_in => \rightEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \rightEncTimer:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\rightEncTimer:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \rightEncTimer:CounterUDB:status_6\ ,
        status_5 => \rightEncTimer:CounterUDB:status_5\ ,
        status_2 => \rightEncTimer:CounterUDB:status_2\ ,
        status_1 => \rightEncTimer:CounterUDB:status_1\ ,
        status_0 => \rightEncTimer:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=1, #inputs=3, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\leftEncTimer:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:control_7\ * 
              !\leftEncTimer:CounterUDB:count_stored_i\ * Net_1162
        );
        Output = \leftEncTimer:CounterUDB:count_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\CAN_TIMER:TimerUDB:sT16:timerdp:u0\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_1 => \CAN_TIMER:TimerUDB:control_7\ ,
        cs_addr_0 => \CAN_TIMER:TimerUDB:per_zero\ ,
        chain_out => \CAN_TIMER:TimerUDB:sT16:timerdp:carry\ ,
        clk_en => Net_1162 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: PosEdge(Net_1162)
    Next in chain : \CAN_TIMER:TimerUDB:sT16:timerdp:u1\

controlcell: Name =\leftEncTimer:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1117 ,
        control_7 => \leftEncTimer:CounterUDB:control_7\ ,
        control_6 => \leftEncTimer:CounterUDB:control_6\ ,
        control_5 => \leftEncTimer:CounterUDB:control_5\ ,
        control_4 => \leftEncTimer:CounterUDB:control_4\ ,
        control_3 => \leftEncTimer:CounterUDB:control_3\ ,
        control_2 => \leftEncTimer:CounterUDB:control_2\ ,
        control_1 => \leftEncTimer:CounterUDB:control_1\ ,
        control_0 => \leftEncTimer:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\leftEncTimer:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\
        );
        Output = \leftEncTimer:CounterUDB:overflow_reg_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\leftEncTimer:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:per_equal\ * 
              !\leftEncTimer:CounterUDB:overflow_reg_i\
        );
        Output = \leftEncTimer:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\leftEncTimer:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\ * 
              !\leftEncTimer:CounterUDB:prevCompare\
        );
        Output = \leftEncTimer:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\leftEncTimer:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(3,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1117) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \leftEncTimer:CounterUDB:cmp_out_i\
        );
        Output = \leftEncTimer:CounterUDB:prevCompare\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\leftEncTimer:CounterUDB:sC16:counterdp:u1\
    PORT MAP (
        clock => Net_1117 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \leftEncTimer:CounterUDB:count_enable\ ,
        ce0_comb => \leftEncTimer:CounterUDB:per_equal\ ,
        z0_comb => \leftEncTimer:CounterUDB:status_1\ ,
        cl1_comb => \leftEncTimer:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \leftEncTimer:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \leftEncTimer:CounterUDB:status_5\ ,
        chain_in => \leftEncTimer:CounterUDB:sC16:counterdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101011110000000000000001000001110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \leftEncTimer:CounterUDB:sC16:counterdp:u0\

statusicell: Name =\leftEncTimer:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        clock => Net_1117 ,
        status_6 => \leftEncTimer:CounterUDB:status_6\ ,
        status_5 => \leftEncTimer:CounterUDB:status_5\ ,
        status_2 => \leftEncTimer:CounterUDB:status_2\ ,
        status_1 => \leftEncTimer:CounterUDB:status_1\ ,
        status_0 => \leftEncTimer:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =CAN_ISR
        PORT MAP (
            interrupt => Net_1181 );
        Properties:
        {
            int_type = "01"
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC_SAR_1:IRQ\
        PORT MAP (
            interrupt => Net_812 );
        Properties:
        {
            int_type = "10"
        }
  Intr@ [IntrContainer=(0)][IntrId=(16)] 
    interrupt: Name =\CAN_1:isr\
        PORT MAP (
            interrupt => Net_836 );
        Properties:
        {
            int_type = "10"
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = Test_Pin(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Test_Pin(0)__PA ,
        input => Net_1181 ,
        pad => Test_Pin(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = mcp2515_clk(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => mcp2515_clk(0)__PA ,
        input => Net_995_local ,
        pad => mcp2515_clk(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = Vin_180(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_180(0)__PA ,
        analog_term => Net_1120 ,
        pad => Vin_180(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \ADC_SAR_1:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC_SAR_1:Bypass(0)\__PA ,
        analog_term => \ADC_SAR_1:Net_210\ ,
        pad => \ADC_SAR_1:Bypass(0)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = Vin_Pot(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_Pot(0)__PA ,
        analog_term => Net_803 ,
        pad => Vin_Pot(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Vin_90(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Vin_90(0)__PA ,
        analog_term => Net_7 ,
        pad => Vin_90(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = RX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RX_2(0)__PA ,
        fb => Net_11 ,
        pad => RX_2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = TX_2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => TX_2(0)__PA ,
        input => Net_12 ,
        pad => TX_2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = Enc_L(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_L(0)__PA ,
        fb => Net_911 ,
        pad => Enc_L(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Enc_R(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Enc_R(0)__PA ,
        fb => Net_1249 ,
        pad => Enc_R(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = ISR_PIN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => ISR_PIN(0)__PA ,
        input => Net_1181 ,
        pad => ISR_PIN(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 12 contains the following IO cells:
[IoId=6]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_25 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        input => Net_20 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 15 is empty
CAN 2.0b group 0: 
    CAN Block @ F(CAN,0): 
    cancell: Name =\CAN_1:CanIP\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            can_rx => Net_11 ,
            can_tx => Net_12 ,
            can_tx_en => Net_835 ,
            interrupt => Net_836 );
        Properties:
        {
            cy_registers = ""
        }
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_1117 ,
            dclk_0 => Net_1117_local ,
            dclk_glb_1 => \ADC_SAR_1:Net_376\ ,
            dclk_1 => \ADC_SAR_1:Net_376_local\ ,
            dclk_glb_2 => Net_995 ,
            dclk_2 => Net_995_local ,
            dclk_glb_3 => Net_1214 ,
            dclk_3 => Net_1214_local ,
            dclk_glb_4 => \UART_1:Net_9\ ,
            dclk_4 => \UART_1:Net_9_local\ );
        Properties:
        {
        }
Comparator group 0: empty
Digital Filter Block group 0: empty
Delta-Sigma ADC group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
Segment LCD group 0: empty
LVD group 0: empty
PM group 0: empty
Analog (SC/CT) Blocks group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
Opamp group 0: empty
CapSense Buffers group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC_SAR_1:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC_SAR_1:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR ADC group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC_SAR_1:ADC_SAR\
        PORT MAP (
            vplus => Net_771 ,
            vminus => \ADC_SAR_1:Net_126\ ,
            ext_pin => \ADC_SAR_1:Net_210\ ,
            vrefhi_out => \ADC_SAR_1:Net_126\ ,
            vref => \ADC_SAR_1:Net_235\ ,
            clk_udb => \ADC_SAR_1:Net_376_local\ ,
            irq => \ADC_SAR_1:Net_252\ ,
            next => Net_815 ,
            data_out_udb_11 => \ADC_SAR_1:Net_207_11\ ,
            data_out_udb_10 => \ADC_SAR_1:Net_207_10\ ,
            data_out_udb_9 => \ADC_SAR_1:Net_207_9\ ,
            data_out_udb_8 => \ADC_SAR_1:Net_207_8\ ,
            data_out_udb_7 => \ADC_SAR_1:Net_207_7\ ,
            data_out_udb_6 => \ADC_SAR_1:Net_207_6\ ,
            data_out_udb_5 => \ADC_SAR_1:Net_207_5\ ,
            data_out_udb_4 => \ADC_SAR_1:Net_207_4\ ,
            data_out_udb_3 => \ADC_SAR_1:Net_207_3\ ,
            data_out_udb_2 => \ADC_SAR_1:Net_207_2\ ,
            data_out_udb_1 => \ADC_SAR_1:Net_207_1\ ,
            data_out_udb_0 => \ADC_SAR_1:Net_207_0\ ,
            eof_udb => Net_812 );
        Properties:
        {
            cy_registers = ""
        }

Blocks not positioned by the digital component placer:
    Amux Block @ <No Location>: 
    amuxcell: Name =AMux_1
        PORT MAP (
            muxin_2 => Net_803 ,
            muxin_1 => Net_7 ,
            muxin_0 => Net_1120 ,
            vout => Net_771 );
        Properties:
        {
            api_type = 0
            connect_mode = 2
            cy_registers = ""
            hw_control = 0
            init_mux_sel = "000"
            muxin_width = 3
            one_active = 1
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                       | 
Port | Pin | Fixed |      Type |       Drive Mode |                  Name | Connections
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   0 |   0 |     * |      NONE |         CMOS_OUT |           Test_Pin(0) | In(Net_1181)
     |   1 |     * |      NONE |         CMOS_OUT |        mcp2515_clk(0) | In(Net_995_local)
     |   2 |     * |      NONE |      HI_Z_ANALOG |            Vin_180(0) | Analog(Net_1120)
     |   4 |     * |      NONE |      HI_Z_ANALOG | \ADC_SAR_1:Bypass(0)\ | Analog(\ADC_SAR_1:Net_210\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |            Vin_Pot(0) | Analog(Net_803)
     |   6 |     * |      NONE |      HI_Z_ANALOG |             Vin_90(0) | Analog(Net_7)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   1 |   4 |     * |      NONE |     HI_Z_DIGITAL |               RX_2(0) | FB(Net_11)
     |   5 |     * |      NONE |         CMOS_OUT |               TX_2(0) | In(Net_12)
     |   6 |     * |      NONE |      RES_PULL_UP |              Enc_L(0) | FB(Net_911)
     |   7 |     * |      NONE |      RES_PULL_UP |              Enc_R(0) | FB(Net_1249)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |            ISR_PIN(0) | In(Net_1181)
-----+-----+-------+-----------+------------------+-----------------------+----------------------------
  12 |   6 |     * |      NONE |     HI_Z_DIGITAL |               Rx_1(0) | FB(Net_25)
     |   7 |     * |      NONE |         CMOS_OUT |               Tx_1(0) | In(Net_20)
-------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.003ms
Digital Placement phase: Elapsed time ==> 1s.795ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.408ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream and API generation">
Bitstream and API generation phase: Elapsed time ==> 0s.543ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream verification">
Bitstream verification phase: Elapsed time ==> 0s.093ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in C-CAN_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.485ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.224ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 6s.190ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 6s.224ms
API generation phase: Elapsed time ==> 2s.464ms
Dependency generation phase: Elapsed time ==> 0s.025ms
Cleanup phase: Elapsed time ==> 0s.000ms
