
gate_sensor_ave.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000c0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004678  080000c0  080000c0  000010c0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08004738  08004738  00005738  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004850  08004850  0000607c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08004850  08004850  0000607c  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08004850  08004850  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004850  08004850  00005850  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004854  08004854  00005854  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08004858  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000300  2000007c  080048d4  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000037c  080048d4  0000637c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001f0e4  00000000  00000000  000060a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000034ea  00000000  00000000  00025188  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loclists 00011214  00000000  00000000  00028672  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001328  00000000  00000000  00039888  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fac  00000000  00000000  0003abb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00015f12  00000000  00000000  0003bb5c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020d84  00000000  00000000  00051a6e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00085c8e  00000000  00000000  000727f2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000f8480  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003b3c  00000000  00000000  000f84c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000056  00000000  00000000  000fc000  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000c0 <__do_global_dtors_aux>:
 80000c0:	b510      	push	{r4, lr}
 80000c2:	4c06      	ldr	r4, [pc, #24]	@ (80000dc <__do_global_dtors_aux+0x1c>)
 80000c4:	7823      	ldrb	r3, [r4, #0]
 80000c6:	2b00      	cmp	r3, #0
 80000c8:	d107      	bne.n	80000da <__do_global_dtors_aux+0x1a>
 80000ca:	4b05      	ldr	r3, [pc, #20]	@ (80000e0 <__do_global_dtors_aux+0x20>)
 80000cc:	2b00      	cmp	r3, #0
 80000ce:	d002      	beq.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d0:	4804      	ldr	r0, [pc, #16]	@ (80000e4 <__do_global_dtors_aux+0x24>)
 80000d2:	e000      	b.n	80000d6 <__do_global_dtors_aux+0x16>
 80000d4:	bf00      	nop
 80000d6:	2301      	movs	r3, #1
 80000d8:	7023      	strb	r3, [r4, #0]
 80000da:	bd10      	pop	{r4, pc}
 80000dc:	2000007c 	.word	0x2000007c
 80000e0:	00000000 	.word	0x00000000
 80000e4:	08004720 	.word	0x08004720

080000e8 <frame_dummy>:
 80000e8:	4b04      	ldr	r3, [pc, #16]	@ (80000fc <frame_dummy+0x14>)
 80000ea:	b510      	push	{r4, lr}
 80000ec:	2b00      	cmp	r3, #0
 80000ee:	d003      	beq.n	80000f8 <frame_dummy+0x10>
 80000f0:	4903      	ldr	r1, [pc, #12]	@ (8000100 <frame_dummy+0x18>)
 80000f2:	4804      	ldr	r0, [pc, #16]	@ (8000104 <frame_dummy+0x1c>)
 80000f4:	e000      	b.n	80000f8 <frame_dummy+0x10>
 80000f6:	bf00      	nop
 80000f8:	bd10      	pop	{r4, pc}
 80000fa:	46c0      	nop			@ (mov r8, r8)
 80000fc:	00000000 	.word	0x00000000
 8000100:	20000080 	.word	0x20000080
 8000104:	08004720 	.word	0x08004720

08000108 <strlen>:
 8000108:	2300      	movs	r3, #0
 800010a:	5cc2      	ldrb	r2, [r0, r3]
 800010c:	3301      	adds	r3, #1
 800010e:	2a00      	cmp	r2, #0
 8000110:	d1fb      	bne.n	800010a <strlen+0x2>
 8000112:	1e58      	subs	r0, r3, #1
 8000114:	4770      	bx	lr
	...

08000118 <__gnu_thumb1_case_shi>:
 8000118:	b403      	push	{r0, r1}
 800011a:	4671      	mov	r1, lr
 800011c:	0849      	lsrs	r1, r1, #1
 800011e:	0040      	lsls	r0, r0, #1
 8000120:	0049      	lsls	r1, r1, #1
 8000122:	5e09      	ldrsh	r1, [r1, r0]
 8000124:	0049      	lsls	r1, r1, #1
 8000126:	448e      	add	lr, r1
 8000128:	bc03      	pop	{r0, r1}
 800012a:	4770      	bx	lr

0800012c <__udivsi3>:
 800012c:	2200      	movs	r2, #0
 800012e:	0843      	lsrs	r3, r0, #1
 8000130:	428b      	cmp	r3, r1
 8000132:	d374      	bcc.n	800021e <__udivsi3+0xf2>
 8000134:	0903      	lsrs	r3, r0, #4
 8000136:	428b      	cmp	r3, r1
 8000138:	d35f      	bcc.n	80001fa <__udivsi3+0xce>
 800013a:	0a03      	lsrs	r3, r0, #8
 800013c:	428b      	cmp	r3, r1
 800013e:	d344      	bcc.n	80001ca <__udivsi3+0x9e>
 8000140:	0b03      	lsrs	r3, r0, #12
 8000142:	428b      	cmp	r3, r1
 8000144:	d328      	bcc.n	8000198 <__udivsi3+0x6c>
 8000146:	0c03      	lsrs	r3, r0, #16
 8000148:	428b      	cmp	r3, r1
 800014a:	d30d      	bcc.n	8000168 <__udivsi3+0x3c>
 800014c:	22ff      	movs	r2, #255	@ 0xff
 800014e:	0209      	lsls	r1, r1, #8
 8000150:	ba12      	rev	r2, r2
 8000152:	0c03      	lsrs	r3, r0, #16
 8000154:	428b      	cmp	r3, r1
 8000156:	d302      	bcc.n	800015e <__udivsi3+0x32>
 8000158:	1212      	asrs	r2, r2, #8
 800015a:	0209      	lsls	r1, r1, #8
 800015c:	d065      	beq.n	800022a <__udivsi3+0xfe>
 800015e:	0b03      	lsrs	r3, r0, #12
 8000160:	428b      	cmp	r3, r1
 8000162:	d319      	bcc.n	8000198 <__udivsi3+0x6c>
 8000164:	e000      	b.n	8000168 <__udivsi3+0x3c>
 8000166:	0a09      	lsrs	r1, r1, #8
 8000168:	0bc3      	lsrs	r3, r0, #15
 800016a:	428b      	cmp	r3, r1
 800016c:	d301      	bcc.n	8000172 <__udivsi3+0x46>
 800016e:	03cb      	lsls	r3, r1, #15
 8000170:	1ac0      	subs	r0, r0, r3
 8000172:	4152      	adcs	r2, r2
 8000174:	0b83      	lsrs	r3, r0, #14
 8000176:	428b      	cmp	r3, r1
 8000178:	d301      	bcc.n	800017e <__udivsi3+0x52>
 800017a:	038b      	lsls	r3, r1, #14
 800017c:	1ac0      	subs	r0, r0, r3
 800017e:	4152      	adcs	r2, r2
 8000180:	0b43      	lsrs	r3, r0, #13
 8000182:	428b      	cmp	r3, r1
 8000184:	d301      	bcc.n	800018a <__udivsi3+0x5e>
 8000186:	034b      	lsls	r3, r1, #13
 8000188:	1ac0      	subs	r0, r0, r3
 800018a:	4152      	adcs	r2, r2
 800018c:	0b03      	lsrs	r3, r0, #12
 800018e:	428b      	cmp	r3, r1
 8000190:	d301      	bcc.n	8000196 <__udivsi3+0x6a>
 8000192:	030b      	lsls	r3, r1, #12
 8000194:	1ac0      	subs	r0, r0, r3
 8000196:	4152      	adcs	r2, r2
 8000198:	0ac3      	lsrs	r3, r0, #11
 800019a:	428b      	cmp	r3, r1
 800019c:	d301      	bcc.n	80001a2 <__udivsi3+0x76>
 800019e:	02cb      	lsls	r3, r1, #11
 80001a0:	1ac0      	subs	r0, r0, r3
 80001a2:	4152      	adcs	r2, r2
 80001a4:	0a83      	lsrs	r3, r0, #10
 80001a6:	428b      	cmp	r3, r1
 80001a8:	d301      	bcc.n	80001ae <__udivsi3+0x82>
 80001aa:	028b      	lsls	r3, r1, #10
 80001ac:	1ac0      	subs	r0, r0, r3
 80001ae:	4152      	adcs	r2, r2
 80001b0:	0a43      	lsrs	r3, r0, #9
 80001b2:	428b      	cmp	r3, r1
 80001b4:	d301      	bcc.n	80001ba <__udivsi3+0x8e>
 80001b6:	024b      	lsls	r3, r1, #9
 80001b8:	1ac0      	subs	r0, r0, r3
 80001ba:	4152      	adcs	r2, r2
 80001bc:	0a03      	lsrs	r3, r0, #8
 80001be:	428b      	cmp	r3, r1
 80001c0:	d301      	bcc.n	80001c6 <__udivsi3+0x9a>
 80001c2:	020b      	lsls	r3, r1, #8
 80001c4:	1ac0      	subs	r0, r0, r3
 80001c6:	4152      	adcs	r2, r2
 80001c8:	d2cd      	bcs.n	8000166 <__udivsi3+0x3a>
 80001ca:	09c3      	lsrs	r3, r0, #7
 80001cc:	428b      	cmp	r3, r1
 80001ce:	d301      	bcc.n	80001d4 <__udivsi3+0xa8>
 80001d0:	01cb      	lsls	r3, r1, #7
 80001d2:	1ac0      	subs	r0, r0, r3
 80001d4:	4152      	adcs	r2, r2
 80001d6:	0983      	lsrs	r3, r0, #6
 80001d8:	428b      	cmp	r3, r1
 80001da:	d301      	bcc.n	80001e0 <__udivsi3+0xb4>
 80001dc:	018b      	lsls	r3, r1, #6
 80001de:	1ac0      	subs	r0, r0, r3
 80001e0:	4152      	adcs	r2, r2
 80001e2:	0943      	lsrs	r3, r0, #5
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d301      	bcc.n	80001ec <__udivsi3+0xc0>
 80001e8:	014b      	lsls	r3, r1, #5
 80001ea:	1ac0      	subs	r0, r0, r3
 80001ec:	4152      	adcs	r2, r2
 80001ee:	0903      	lsrs	r3, r0, #4
 80001f0:	428b      	cmp	r3, r1
 80001f2:	d301      	bcc.n	80001f8 <__udivsi3+0xcc>
 80001f4:	010b      	lsls	r3, r1, #4
 80001f6:	1ac0      	subs	r0, r0, r3
 80001f8:	4152      	adcs	r2, r2
 80001fa:	08c3      	lsrs	r3, r0, #3
 80001fc:	428b      	cmp	r3, r1
 80001fe:	d301      	bcc.n	8000204 <__udivsi3+0xd8>
 8000200:	00cb      	lsls	r3, r1, #3
 8000202:	1ac0      	subs	r0, r0, r3
 8000204:	4152      	adcs	r2, r2
 8000206:	0883      	lsrs	r3, r0, #2
 8000208:	428b      	cmp	r3, r1
 800020a:	d301      	bcc.n	8000210 <__udivsi3+0xe4>
 800020c:	008b      	lsls	r3, r1, #2
 800020e:	1ac0      	subs	r0, r0, r3
 8000210:	4152      	adcs	r2, r2
 8000212:	0843      	lsrs	r3, r0, #1
 8000214:	428b      	cmp	r3, r1
 8000216:	d301      	bcc.n	800021c <__udivsi3+0xf0>
 8000218:	004b      	lsls	r3, r1, #1
 800021a:	1ac0      	subs	r0, r0, r3
 800021c:	4152      	adcs	r2, r2
 800021e:	1a41      	subs	r1, r0, r1
 8000220:	d200      	bcs.n	8000224 <__udivsi3+0xf8>
 8000222:	4601      	mov	r1, r0
 8000224:	4152      	adcs	r2, r2
 8000226:	4610      	mov	r0, r2
 8000228:	4770      	bx	lr
 800022a:	e7ff      	b.n	800022c <__udivsi3+0x100>
 800022c:	b501      	push	{r0, lr}
 800022e:	2000      	movs	r0, #0
 8000230:	f000 f8f0 	bl	8000414 <__aeabi_idiv0>
 8000234:	bd02      	pop	{r1, pc}
 8000236:	46c0      	nop			@ (mov r8, r8)

08000238 <__aeabi_uidivmod>:
 8000238:	2900      	cmp	r1, #0
 800023a:	d0f7      	beq.n	800022c <__udivsi3+0x100>
 800023c:	e776      	b.n	800012c <__udivsi3>
 800023e:	4770      	bx	lr

08000240 <__divsi3>:
 8000240:	4603      	mov	r3, r0
 8000242:	430b      	orrs	r3, r1
 8000244:	d47f      	bmi.n	8000346 <__divsi3+0x106>
 8000246:	2200      	movs	r2, #0
 8000248:	0843      	lsrs	r3, r0, #1
 800024a:	428b      	cmp	r3, r1
 800024c:	d374      	bcc.n	8000338 <__divsi3+0xf8>
 800024e:	0903      	lsrs	r3, r0, #4
 8000250:	428b      	cmp	r3, r1
 8000252:	d35f      	bcc.n	8000314 <__divsi3+0xd4>
 8000254:	0a03      	lsrs	r3, r0, #8
 8000256:	428b      	cmp	r3, r1
 8000258:	d344      	bcc.n	80002e4 <__divsi3+0xa4>
 800025a:	0b03      	lsrs	r3, r0, #12
 800025c:	428b      	cmp	r3, r1
 800025e:	d328      	bcc.n	80002b2 <__divsi3+0x72>
 8000260:	0c03      	lsrs	r3, r0, #16
 8000262:	428b      	cmp	r3, r1
 8000264:	d30d      	bcc.n	8000282 <__divsi3+0x42>
 8000266:	22ff      	movs	r2, #255	@ 0xff
 8000268:	0209      	lsls	r1, r1, #8
 800026a:	ba12      	rev	r2, r2
 800026c:	0c03      	lsrs	r3, r0, #16
 800026e:	428b      	cmp	r3, r1
 8000270:	d302      	bcc.n	8000278 <__divsi3+0x38>
 8000272:	1212      	asrs	r2, r2, #8
 8000274:	0209      	lsls	r1, r1, #8
 8000276:	d065      	beq.n	8000344 <__divsi3+0x104>
 8000278:	0b03      	lsrs	r3, r0, #12
 800027a:	428b      	cmp	r3, r1
 800027c:	d319      	bcc.n	80002b2 <__divsi3+0x72>
 800027e:	e000      	b.n	8000282 <__divsi3+0x42>
 8000280:	0a09      	lsrs	r1, r1, #8
 8000282:	0bc3      	lsrs	r3, r0, #15
 8000284:	428b      	cmp	r3, r1
 8000286:	d301      	bcc.n	800028c <__divsi3+0x4c>
 8000288:	03cb      	lsls	r3, r1, #15
 800028a:	1ac0      	subs	r0, r0, r3
 800028c:	4152      	adcs	r2, r2
 800028e:	0b83      	lsrs	r3, r0, #14
 8000290:	428b      	cmp	r3, r1
 8000292:	d301      	bcc.n	8000298 <__divsi3+0x58>
 8000294:	038b      	lsls	r3, r1, #14
 8000296:	1ac0      	subs	r0, r0, r3
 8000298:	4152      	adcs	r2, r2
 800029a:	0b43      	lsrs	r3, r0, #13
 800029c:	428b      	cmp	r3, r1
 800029e:	d301      	bcc.n	80002a4 <__divsi3+0x64>
 80002a0:	034b      	lsls	r3, r1, #13
 80002a2:	1ac0      	subs	r0, r0, r3
 80002a4:	4152      	adcs	r2, r2
 80002a6:	0b03      	lsrs	r3, r0, #12
 80002a8:	428b      	cmp	r3, r1
 80002aa:	d301      	bcc.n	80002b0 <__divsi3+0x70>
 80002ac:	030b      	lsls	r3, r1, #12
 80002ae:	1ac0      	subs	r0, r0, r3
 80002b0:	4152      	adcs	r2, r2
 80002b2:	0ac3      	lsrs	r3, r0, #11
 80002b4:	428b      	cmp	r3, r1
 80002b6:	d301      	bcc.n	80002bc <__divsi3+0x7c>
 80002b8:	02cb      	lsls	r3, r1, #11
 80002ba:	1ac0      	subs	r0, r0, r3
 80002bc:	4152      	adcs	r2, r2
 80002be:	0a83      	lsrs	r3, r0, #10
 80002c0:	428b      	cmp	r3, r1
 80002c2:	d301      	bcc.n	80002c8 <__divsi3+0x88>
 80002c4:	028b      	lsls	r3, r1, #10
 80002c6:	1ac0      	subs	r0, r0, r3
 80002c8:	4152      	adcs	r2, r2
 80002ca:	0a43      	lsrs	r3, r0, #9
 80002cc:	428b      	cmp	r3, r1
 80002ce:	d301      	bcc.n	80002d4 <__divsi3+0x94>
 80002d0:	024b      	lsls	r3, r1, #9
 80002d2:	1ac0      	subs	r0, r0, r3
 80002d4:	4152      	adcs	r2, r2
 80002d6:	0a03      	lsrs	r3, r0, #8
 80002d8:	428b      	cmp	r3, r1
 80002da:	d301      	bcc.n	80002e0 <__divsi3+0xa0>
 80002dc:	020b      	lsls	r3, r1, #8
 80002de:	1ac0      	subs	r0, r0, r3
 80002e0:	4152      	adcs	r2, r2
 80002e2:	d2cd      	bcs.n	8000280 <__divsi3+0x40>
 80002e4:	09c3      	lsrs	r3, r0, #7
 80002e6:	428b      	cmp	r3, r1
 80002e8:	d301      	bcc.n	80002ee <__divsi3+0xae>
 80002ea:	01cb      	lsls	r3, r1, #7
 80002ec:	1ac0      	subs	r0, r0, r3
 80002ee:	4152      	adcs	r2, r2
 80002f0:	0983      	lsrs	r3, r0, #6
 80002f2:	428b      	cmp	r3, r1
 80002f4:	d301      	bcc.n	80002fa <__divsi3+0xba>
 80002f6:	018b      	lsls	r3, r1, #6
 80002f8:	1ac0      	subs	r0, r0, r3
 80002fa:	4152      	adcs	r2, r2
 80002fc:	0943      	lsrs	r3, r0, #5
 80002fe:	428b      	cmp	r3, r1
 8000300:	d301      	bcc.n	8000306 <__divsi3+0xc6>
 8000302:	014b      	lsls	r3, r1, #5
 8000304:	1ac0      	subs	r0, r0, r3
 8000306:	4152      	adcs	r2, r2
 8000308:	0903      	lsrs	r3, r0, #4
 800030a:	428b      	cmp	r3, r1
 800030c:	d301      	bcc.n	8000312 <__divsi3+0xd2>
 800030e:	010b      	lsls	r3, r1, #4
 8000310:	1ac0      	subs	r0, r0, r3
 8000312:	4152      	adcs	r2, r2
 8000314:	08c3      	lsrs	r3, r0, #3
 8000316:	428b      	cmp	r3, r1
 8000318:	d301      	bcc.n	800031e <__divsi3+0xde>
 800031a:	00cb      	lsls	r3, r1, #3
 800031c:	1ac0      	subs	r0, r0, r3
 800031e:	4152      	adcs	r2, r2
 8000320:	0883      	lsrs	r3, r0, #2
 8000322:	428b      	cmp	r3, r1
 8000324:	d301      	bcc.n	800032a <__divsi3+0xea>
 8000326:	008b      	lsls	r3, r1, #2
 8000328:	1ac0      	subs	r0, r0, r3
 800032a:	4152      	adcs	r2, r2
 800032c:	0843      	lsrs	r3, r0, #1
 800032e:	428b      	cmp	r3, r1
 8000330:	d301      	bcc.n	8000336 <__divsi3+0xf6>
 8000332:	004b      	lsls	r3, r1, #1
 8000334:	1ac0      	subs	r0, r0, r3
 8000336:	4152      	adcs	r2, r2
 8000338:	1a41      	subs	r1, r0, r1
 800033a:	d200      	bcs.n	800033e <__divsi3+0xfe>
 800033c:	4601      	mov	r1, r0
 800033e:	4152      	adcs	r2, r2
 8000340:	4610      	mov	r0, r2
 8000342:	4770      	bx	lr
 8000344:	e05d      	b.n	8000402 <__divsi3+0x1c2>
 8000346:	0fca      	lsrs	r2, r1, #31
 8000348:	d000      	beq.n	800034c <__divsi3+0x10c>
 800034a:	4249      	negs	r1, r1
 800034c:	1003      	asrs	r3, r0, #32
 800034e:	d300      	bcc.n	8000352 <__divsi3+0x112>
 8000350:	4240      	negs	r0, r0
 8000352:	4053      	eors	r3, r2
 8000354:	2200      	movs	r2, #0
 8000356:	469c      	mov	ip, r3
 8000358:	0903      	lsrs	r3, r0, #4
 800035a:	428b      	cmp	r3, r1
 800035c:	d32d      	bcc.n	80003ba <__divsi3+0x17a>
 800035e:	0a03      	lsrs	r3, r0, #8
 8000360:	428b      	cmp	r3, r1
 8000362:	d312      	bcc.n	800038a <__divsi3+0x14a>
 8000364:	22fc      	movs	r2, #252	@ 0xfc
 8000366:	0189      	lsls	r1, r1, #6
 8000368:	ba12      	rev	r2, r2
 800036a:	0a03      	lsrs	r3, r0, #8
 800036c:	428b      	cmp	r3, r1
 800036e:	d30c      	bcc.n	800038a <__divsi3+0x14a>
 8000370:	0189      	lsls	r1, r1, #6
 8000372:	1192      	asrs	r2, r2, #6
 8000374:	428b      	cmp	r3, r1
 8000376:	d308      	bcc.n	800038a <__divsi3+0x14a>
 8000378:	0189      	lsls	r1, r1, #6
 800037a:	1192      	asrs	r2, r2, #6
 800037c:	428b      	cmp	r3, r1
 800037e:	d304      	bcc.n	800038a <__divsi3+0x14a>
 8000380:	0189      	lsls	r1, r1, #6
 8000382:	d03a      	beq.n	80003fa <__divsi3+0x1ba>
 8000384:	1192      	asrs	r2, r2, #6
 8000386:	e000      	b.n	800038a <__divsi3+0x14a>
 8000388:	0989      	lsrs	r1, r1, #6
 800038a:	09c3      	lsrs	r3, r0, #7
 800038c:	428b      	cmp	r3, r1
 800038e:	d301      	bcc.n	8000394 <__divsi3+0x154>
 8000390:	01cb      	lsls	r3, r1, #7
 8000392:	1ac0      	subs	r0, r0, r3
 8000394:	4152      	adcs	r2, r2
 8000396:	0983      	lsrs	r3, r0, #6
 8000398:	428b      	cmp	r3, r1
 800039a:	d301      	bcc.n	80003a0 <__divsi3+0x160>
 800039c:	018b      	lsls	r3, r1, #6
 800039e:	1ac0      	subs	r0, r0, r3
 80003a0:	4152      	adcs	r2, r2
 80003a2:	0943      	lsrs	r3, r0, #5
 80003a4:	428b      	cmp	r3, r1
 80003a6:	d301      	bcc.n	80003ac <__divsi3+0x16c>
 80003a8:	014b      	lsls	r3, r1, #5
 80003aa:	1ac0      	subs	r0, r0, r3
 80003ac:	4152      	adcs	r2, r2
 80003ae:	0903      	lsrs	r3, r0, #4
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d301      	bcc.n	80003b8 <__divsi3+0x178>
 80003b4:	010b      	lsls	r3, r1, #4
 80003b6:	1ac0      	subs	r0, r0, r3
 80003b8:	4152      	adcs	r2, r2
 80003ba:	08c3      	lsrs	r3, r0, #3
 80003bc:	428b      	cmp	r3, r1
 80003be:	d301      	bcc.n	80003c4 <__divsi3+0x184>
 80003c0:	00cb      	lsls	r3, r1, #3
 80003c2:	1ac0      	subs	r0, r0, r3
 80003c4:	4152      	adcs	r2, r2
 80003c6:	0883      	lsrs	r3, r0, #2
 80003c8:	428b      	cmp	r3, r1
 80003ca:	d301      	bcc.n	80003d0 <__divsi3+0x190>
 80003cc:	008b      	lsls	r3, r1, #2
 80003ce:	1ac0      	subs	r0, r0, r3
 80003d0:	4152      	adcs	r2, r2
 80003d2:	d2d9      	bcs.n	8000388 <__divsi3+0x148>
 80003d4:	0843      	lsrs	r3, r0, #1
 80003d6:	428b      	cmp	r3, r1
 80003d8:	d301      	bcc.n	80003de <__divsi3+0x19e>
 80003da:	004b      	lsls	r3, r1, #1
 80003dc:	1ac0      	subs	r0, r0, r3
 80003de:	4152      	adcs	r2, r2
 80003e0:	1a41      	subs	r1, r0, r1
 80003e2:	d200      	bcs.n	80003e6 <__divsi3+0x1a6>
 80003e4:	4601      	mov	r1, r0
 80003e6:	4663      	mov	r3, ip
 80003e8:	4152      	adcs	r2, r2
 80003ea:	105b      	asrs	r3, r3, #1
 80003ec:	4610      	mov	r0, r2
 80003ee:	d301      	bcc.n	80003f4 <__divsi3+0x1b4>
 80003f0:	4240      	negs	r0, r0
 80003f2:	2b00      	cmp	r3, #0
 80003f4:	d500      	bpl.n	80003f8 <__divsi3+0x1b8>
 80003f6:	4249      	negs	r1, r1
 80003f8:	4770      	bx	lr
 80003fa:	4663      	mov	r3, ip
 80003fc:	105b      	asrs	r3, r3, #1
 80003fe:	d300      	bcc.n	8000402 <__divsi3+0x1c2>
 8000400:	4240      	negs	r0, r0
 8000402:	b501      	push	{r0, lr}
 8000404:	2000      	movs	r0, #0
 8000406:	f000 f805 	bl	8000414 <__aeabi_idiv0>
 800040a:	bd02      	pop	{r1, pc}

0800040c <__aeabi_idivmod>:
 800040c:	2900      	cmp	r1, #0
 800040e:	d0f8      	beq.n	8000402 <__divsi3+0x1c2>
 8000410:	e716      	b.n	8000240 <__divsi3>
 8000412:	4770      	bx	lr

08000414 <__aeabi_idiv0>:
 8000414:	4770      	bx	lr
 8000416:	46c0      	nop			@ (mov r8, r8)

08000418 <__aeabi_cfrcmple>:
 8000418:	4684      	mov	ip, r0
 800041a:	0008      	movs	r0, r1
 800041c:	4661      	mov	r1, ip
 800041e:	e7ff      	b.n	8000420 <__aeabi_cfcmpeq>

08000420 <__aeabi_cfcmpeq>:
 8000420:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000422:	f000 f8a3 	bl	800056c <__lesf2>
 8000426:	2800      	cmp	r0, #0
 8000428:	d401      	bmi.n	800042e <__aeabi_cfcmpeq+0xe>
 800042a:	2100      	movs	r1, #0
 800042c:	42c8      	cmn	r0, r1
 800042e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000430 <__aeabi_fcmpeq>:
 8000430:	b510      	push	{r4, lr}
 8000432:	f000 f82b 	bl	800048c <__eqsf2>
 8000436:	4240      	negs	r0, r0
 8000438:	3001      	adds	r0, #1
 800043a:	bd10      	pop	{r4, pc}

0800043c <__aeabi_fcmplt>:
 800043c:	b510      	push	{r4, lr}
 800043e:	f000 f895 	bl	800056c <__lesf2>
 8000442:	2800      	cmp	r0, #0
 8000444:	db01      	blt.n	800044a <__aeabi_fcmplt+0xe>
 8000446:	2000      	movs	r0, #0
 8000448:	bd10      	pop	{r4, pc}
 800044a:	2001      	movs	r0, #1
 800044c:	bd10      	pop	{r4, pc}
 800044e:	46c0      	nop			@ (mov r8, r8)

08000450 <__aeabi_fcmple>:
 8000450:	b510      	push	{r4, lr}
 8000452:	f000 f88b 	bl	800056c <__lesf2>
 8000456:	2800      	cmp	r0, #0
 8000458:	dd01      	ble.n	800045e <__aeabi_fcmple+0xe>
 800045a:	2000      	movs	r0, #0
 800045c:	bd10      	pop	{r4, pc}
 800045e:	2001      	movs	r0, #1
 8000460:	bd10      	pop	{r4, pc}
 8000462:	46c0      	nop			@ (mov r8, r8)

08000464 <__aeabi_fcmpgt>:
 8000464:	b510      	push	{r4, lr}
 8000466:	f000 f839 	bl	80004dc <__gesf2>
 800046a:	2800      	cmp	r0, #0
 800046c:	dc01      	bgt.n	8000472 <__aeabi_fcmpgt+0xe>
 800046e:	2000      	movs	r0, #0
 8000470:	bd10      	pop	{r4, pc}
 8000472:	2001      	movs	r0, #1
 8000474:	bd10      	pop	{r4, pc}
 8000476:	46c0      	nop			@ (mov r8, r8)

08000478 <__aeabi_fcmpge>:
 8000478:	b510      	push	{r4, lr}
 800047a:	f000 f82f 	bl	80004dc <__gesf2>
 800047e:	2800      	cmp	r0, #0
 8000480:	da01      	bge.n	8000486 <__aeabi_fcmpge+0xe>
 8000482:	2000      	movs	r0, #0
 8000484:	bd10      	pop	{r4, pc}
 8000486:	2001      	movs	r0, #1
 8000488:	bd10      	pop	{r4, pc}
 800048a:	46c0      	nop			@ (mov r8, r8)

0800048c <__eqsf2>:
 800048c:	b570      	push	{r4, r5, r6, lr}
 800048e:	0042      	lsls	r2, r0, #1
 8000490:	024e      	lsls	r6, r1, #9
 8000492:	004c      	lsls	r4, r1, #1
 8000494:	0245      	lsls	r5, r0, #9
 8000496:	0a6d      	lsrs	r5, r5, #9
 8000498:	0e12      	lsrs	r2, r2, #24
 800049a:	0fc3      	lsrs	r3, r0, #31
 800049c:	0a76      	lsrs	r6, r6, #9
 800049e:	0e24      	lsrs	r4, r4, #24
 80004a0:	0fc9      	lsrs	r1, r1, #31
 80004a2:	2aff      	cmp	r2, #255	@ 0xff
 80004a4:	d010      	beq.n	80004c8 <__eqsf2+0x3c>
 80004a6:	2cff      	cmp	r4, #255	@ 0xff
 80004a8:	d00c      	beq.n	80004c4 <__eqsf2+0x38>
 80004aa:	2001      	movs	r0, #1
 80004ac:	42a2      	cmp	r2, r4
 80004ae:	d10a      	bne.n	80004c6 <__eqsf2+0x3a>
 80004b0:	42b5      	cmp	r5, r6
 80004b2:	d108      	bne.n	80004c6 <__eqsf2+0x3a>
 80004b4:	428b      	cmp	r3, r1
 80004b6:	d00f      	beq.n	80004d8 <__eqsf2+0x4c>
 80004b8:	2a00      	cmp	r2, #0
 80004ba:	d104      	bne.n	80004c6 <__eqsf2+0x3a>
 80004bc:	0028      	movs	r0, r5
 80004be:	1e43      	subs	r3, r0, #1
 80004c0:	4198      	sbcs	r0, r3
 80004c2:	e000      	b.n	80004c6 <__eqsf2+0x3a>
 80004c4:	2001      	movs	r0, #1
 80004c6:	bd70      	pop	{r4, r5, r6, pc}
 80004c8:	2001      	movs	r0, #1
 80004ca:	2cff      	cmp	r4, #255	@ 0xff
 80004cc:	d1fb      	bne.n	80004c6 <__eqsf2+0x3a>
 80004ce:	4335      	orrs	r5, r6
 80004d0:	d1f9      	bne.n	80004c6 <__eqsf2+0x3a>
 80004d2:	404b      	eors	r3, r1
 80004d4:	0018      	movs	r0, r3
 80004d6:	e7f6      	b.n	80004c6 <__eqsf2+0x3a>
 80004d8:	2000      	movs	r0, #0
 80004da:	e7f4      	b.n	80004c6 <__eqsf2+0x3a>

080004dc <__gesf2>:
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	0042      	lsls	r2, r0, #1
 80004e0:	0244      	lsls	r4, r0, #9
 80004e2:	024d      	lsls	r5, r1, #9
 80004e4:	0fc3      	lsrs	r3, r0, #31
 80004e6:	0048      	lsls	r0, r1, #1
 80004e8:	0a64      	lsrs	r4, r4, #9
 80004ea:	0e12      	lsrs	r2, r2, #24
 80004ec:	0a6d      	lsrs	r5, r5, #9
 80004ee:	0e00      	lsrs	r0, r0, #24
 80004f0:	0fc9      	lsrs	r1, r1, #31
 80004f2:	2aff      	cmp	r2, #255	@ 0xff
 80004f4:	d018      	beq.n	8000528 <__gesf2+0x4c>
 80004f6:	28ff      	cmp	r0, #255	@ 0xff
 80004f8:	d00a      	beq.n	8000510 <__gesf2+0x34>
 80004fa:	2a00      	cmp	r2, #0
 80004fc:	d11e      	bne.n	800053c <__gesf2+0x60>
 80004fe:	2800      	cmp	r0, #0
 8000500:	d10a      	bne.n	8000518 <__gesf2+0x3c>
 8000502:	2d00      	cmp	r5, #0
 8000504:	d029      	beq.n	800055a <__gesf2+0x7e>
 8000506:	2c00      	cmp	r4, #0
 8000508:	d12d      	bne.n	8000566 <__gesf2+0x8a>
 800050a:	0048      	lsls	r0, r1, #1
 800050c:	3801      	subs	r0, #1
 800050e:	bd30      	pop	{r4, r5, pc}
 8000510:	2d00      	cmp	r5, #0
 8000512:	d125      	bne.n	8000560 <__gesf2+0x84>
 8000514:	2a00      	cmp	r2, #0
 8000516:	d101      	bne.n	800051c <__gesf2+0x40>
 8000518:	2c00      	cmp	r4, #0
 800051a:	d0f6      	beq.n	800050a <__gesf2+0x2e>
 800051c:	428b      	cmp	r3, r1
 800051e:	d019      	beq.n	8000554 <__gesf2+0x78>
 8000520:	2001      	movs	r0, #1
 8000522:	425b      	negs	r3, r3
 8000524:	4318      	orrs	r0, r3
 8000526:	e7f2      	b.n	800050e <__gesf2+0x32>
 8000528:	2c00      	cmp	r4, #0
 800052a:	d119      	bne.n	8000560 <__gesf2+0x84>
 800052c:	28ff      	cmp	r0, #255	@ 0xff
 800052e:	d1f7      	bne.n	8000520 <__gesf2+0x44>
 8000530:	2d00      	cmp	r5, #0
 8000532:	d115      	bne.n	8000560 <__gesf2+0x84>
 8000534:	2000      	movs	r0, #0
 8000536:	428b      	cmp	r3, r1
 8000538:	d1f2      	bne.n	8000520 <__gesf2+0x44>
 800053a:	e7e8      	b.n	800050e <__gesf2+0x32>
 800053c:	2800      	cmp	r0, #0
 800053e:	d0ef      	beq.n	8000520 <__gesf2+0x44>
 8000540:	428b      	cmp	r3, r1
 8000542:	d1ed      	bne.n	8000520 <__gesf2+0x44>
 8000544:	4282      	cmp	r2, r0
 8000546:	dceb      	bgt.n	8000520 <__gesf2+0x44>
 8000548:	db04      	blt.n	8000554 <__gesf2+0x78>
 800054a:	42ac      	cmp	r4, r5
 800054c:	d8e8      	bhi.n	8000520 <__gesf2+0x44>
 800054e:	2000      	movs	r0, #0
 8000550:	42ac      	cmp	r4, r5
 8000552:	d2dc      	bcs.n	800050e <__gesf2+0x32>
 8000554:	0058      	lsls	r0, r3, #1
 8000556:	3801      	subs	r0, #1
 8000558:	e7d9      	b.n	800050e <__gesf2+0x32>
 800055a:	2c00      	cmp	r4, #0
 800055c:	d0d7      	beq.n	800050e <__gesf2+0x32>
 800055e:	e7df      	b.n	8000520 <__gesf2+0x44>
 8000560:	2002      	movs	r0, #2
 8000562:	4240      	negs	r0, r0
 8000564:	e7d3      	b.n	800050e <__gesf2+0x32>
 8000566:	428b      	cmp	r3, r1
 8000568:	d1da      	bne.n	8000520 <__gesf2+0x44>
 800056a:	e7ee      	b.n	800054a <__gesf2+0x6e>

0800056c <__lesf2>:
 800056c:	b530      	push	{r4, r5, lr}
 800056e:	0042      	lsls	r2, r0, #1
 8000570:	0244      	lsls	r4, r0, #9
 8000572:	024d      	lsls	r5, r1, #9
 8000574:	0fc3      	lsrs	r3, r0, #31
 8000576:	0048      	lsls	r0, r1, #1
 8000578:	0a64      	lsrs	r4, r4, #9
 800057a:	0e12      	lsrs	r2, r2, #24
 800057c:	0a6d      	lsrs	r5, r5, #9
 800057e:	0e00      	lsrs	r0, r0, #24
 8000580:	0fc9      	lsrs	r1, r1, #31
 8000582:	2aff      	cmp	r2, #255	@ 0xff
 8000584:	d017      	beq.n	80005b6 <__lesf2+0x4a>
 8000586:	28ff      	cmp	r0, #255	@ 0xff
 8000588:	d00a      	beq.n	80005a0 <__lesf2+0x34>
 800058a:	2a00      	cmp	r2, #0
 800058c:	d11b      	bne.n	80005c6 <__lesf2+0x5a>
 800058e:	2800      	cmp	r0, #0
 8000590:	d10a      	bne.n	80005a8 <__lesf2+0x3c>
 8000592:	2d00      	cmp	r5, #0
 8000594:	d01d      	beq.n	80005d2 <__lesf2+0x66>
 8000596:	2c00      	cmp	r4, #0
 8000598:	d12d      	bne.n	80005f6 <__lesf2+0x8a>
 800059a:	0048      	lsls	r0, r1, #1
 800059c:	3801      	subs	r0, #1
 800059e:	e011      	b.n	80005c4 <__lesf2+0x58>
 80005a0:	2d00      	cmp	r5, #0
 80005a2:	d10e      	bne.n	80005c2 <__lesf2+0x56>
 80005a4:	2a00      	cmp	r2, #0
 80005a6:	d101      	bne.n	80005ac <__lesf2+0x40>
 80005a8:	2c00      	cmp	r4, #0
 80005aa:	d0f6      	beq.n	800059a <__lesf2+0x2e>
 80005ac:	428b      	cmp	r3, r1
 80005ae:	d10c      	bne.n	80005ca <__lesf2+0x5e>
 80005b0:	0058      	lsls	r0, r3, #1
 80005b2:	3801      	subs	r0, #1
 80005b4:	e006      	b.n	80005c4 <__lesf2+0x58>
 80005b6:	2c00      	cmp	r4, #0
 80005b8:	d103      	bne.n	80005c2 <__lesf2+0x56>
 80005ba:	28ff      	cmp	r0, #255	@ 0xff
 80005bc:	d105      	bne.n	80005ca <__lesf2+0x5e>
 80005be:	2d00      	cmp	r5, #0
 80005c0:	d015      	beq.n	80005ee <__lesf2+0x82>
 80005c2:	2002      	movs	r0, #2
 80005c4:	bd30      	pop	{r4, r5, pc}
 80005c6:	2800      	cmp	r0, #0
 80005c8:	d106      	bne.n	80005d8 <__lesf2+0x6c>
 80005ca:	2001      	movs	r0, #1
 80005cc:	425b      	negs	r3, r3
 80005ce:	4318      	orrs	r0, r3
 80005d0:	e7f8      	b.n	80005c4 <__lesf2+0x58>
 80005d2:	2c00      	cmp	r4, #0
 80005d4:	d0f6      	beq.n	80005c4 <__lesf2+0x58>
 80005d6:	e7f8      	b.n	80005ca <__lesf2+0x5e>
 80005d8:	428b      	cmp	r3, r1
 80005da:	d1f6      	bne.n	80005ca <__lesf2+0x5e>
 80005dc:	4282      	cmp	r2, r0
 80005de:	dcf4      	bgt.n	80005ca <__lesf2+0x5e>
 80005e0:	dbe6      	blt.n	80005b0 <__lesf2+0x44>
 80005e2:	42ac      	cmp	r4, r5
 80005e4:	d8f1      	bhi.n	80005ca <__lesf2+0x5e>
 80005e6:	2000      	movs	r0, #0
 80005e8:	42ac      	cmp	r4, r5
 80005ea:	d2eb      	bcs.n	80005c4 <__lesf2+0x58>
 80005ec:	e7e0      	b.n	80005b0 <__lesf2+0x44>
 80005ee:	2000      	movs	r0, #0
 80005f0:	428b      	cmp	r3, r1
 80005f2:	d1ea      	bne.n	80005ca <__lesf2+0x5e>
 80005f4:	e7e6      	b.n	80005c4 <__lesf2+0x58>
 80005f6:	428b      	cmp	r3, r1
 80005f8:	d1e7      	bne.n	80005ca <__lesf2+0x5e>
 80005fa:	e7f2      	b.n	80005e2 <__lesf2+0x76>

080005fc <__aeabi_fsub>:
 80005fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80005fe:	4647      	mov	r7, r8
 8000600:	46ce      	mov	lr, r9
 8000602:	0243      	lsls	r3, r0, #9
 8000604:	b580      	push	{r7, lr}
 8000606:	0a5f      	lsrs	r7, r3, #9
 8000608:	099b      	lsrs	r3, r3, #6
 800060a:	0045      	lsls	r5, r0, #1
 800060c:	004a      	lsls	r2, r1, #1
 800060e:	469c      	mov	ip, r3
 8000610:	024b      	lsls	r3, r1, #9
 8000612:	0fc4      	lsrs	r4, r0, #31
 8000614:	0fce      	lsrs	r6, r1, #31
 8000616:	0e2d      	lsrs	r5, r5, #24
 8000618:	0a58      	lsrs	r0, r3, #9
 800061a:	0e12      	lsrs	r2, r2, #24
 800061c:	0999      	lsrs	r1, r3, #6
 800061e:	2aff      	cmp	r2, #255	@ 0xff
 8000620:	d06b      	beq.n	80006fa <__aeabi_fsub+0xfe>
 8000622:	2301      	movs	r3, #1
 8000624:	405e      	eors	r6, r3
 8000626:	1aab      	subs	r3, r5, r2
 8000628:	42b4      	cmp	r4, r6
 800062a:	d04b      	beq.n	80006c4 <__aeabi_fsub+0xc8>
 800062c:	2b00      	cmp	r3, #0
 800062e:	dc00      	bgt.n	8000632 <__aeabi_fsub+0x36>
 8000630:	e0ff      	b.n	8000832 <__aeabi_fsub+0x236>
 8000632:	2a00      	cmp	r2, #0
 8000634:	d100      	bne.n	8000638 <__aeabi_fsub+0x3c>
 8000636:	e088      	b.n	800074a <__aeabi_fsub+0x14e>
 8000638:	2dff      	cmp	r5, #255	@ 0xff
 800063a:	d100      	bne.n	800063e <__aeabi_fsub+0x42>
 800063c:	e0ef      	b.n	800081e <__aeabi_fsub+0x222>
 800063e:	2280      	movs	r2, #128	@ 0x80
 8000640:	04d2      	lsls	r2, r2, #19
 8000642:	4311      	orrs	r1, r2
 8000644:	2001      	movs	r0, #1
 8000646:	2b1b      	cmp	r3, #27
 8000648:	dc08      	bgt.n	800065c <__aeabi_fsub+0x60>
 800064a:	0008      	movs	r0, r1
 800064c:	2220      	movs	r2, #32
 800064e:	40d8      	lsrs	r0, r3
 8000650:	1ad3      	subs	r3, r2, r3
 8000652:	4099      	lsls	r1, r3
 8000654:	000b      	movs	r3, r1
 8000656:	1e5a      	subs	r2, r3, #1
 8000658:	4193      	sbcs	r3, r2
 800065a:	4318      	orrs	r0, r3
 800065c:	4663      	mov	r3, ip
 800065e:	1a1b      	subs	r3, r3, r0
 8000660:	469c      	mov	ip, r3
 8000662:	4663      	mov	r3, ip
 8000664:	015b      	lsls	r3, r3, #5
 8000666:	d400      	bmi.n	800066a <__aeabi_fsub+0x6e>
 8000668:	e0cd      	b.n	8000806 <__aeabi_fsub+0x20a>
 800066a:	4663      	mov	r3, ip
 800066c:	019f      	lsls	r7, r3, #6
 800066e:	09bf      	lsrs	r7, r7, #6
 8000670:	0038      	movs	r0, r7
 8000672:	f000 fa77 	bl	8000b64 <__clzsi2>
 8000676:	003b      	movs	r3, r7
 8000678:	3805      	subs	r0, #5
 800067a:	4083      	lsls	r3, r0
 800067c:	4285      	cmp	r5, r0
 800067e:	dc00      	bgt.n	8000682 <__aeabi_fsub+0x86>
 8000680:	e0a2      	b.n	80007c8 <__aeabi_fsub+0x1cc>
 8000682:	4ab7      	ldr	r2, [pc, #732]	@ (8000960 <__aeabi_fsub+0x364>)
 8000684:	1a2d      	subs	r5, r5, r0
 8000686:	401a      	ands	r2, r3
 8000688:	4694      	mov	ip, r2
 800068a:	075a      	lsls	r2, r3, #29
 800068c:	d100      	bne.n	8000690 <__aeabi_fsub+0x94>
 800068e:	e0c3      	b.n	8000818 <__aeabi_fsub+0x21c>
 8000690:	220f      	movs	r2, #15
 8000692:	4013      	ands	r3, r2
 8000694:	2b04      	cmp	r3, #4
 8000696:	d100      	bne.n	800069a <__aeabi_fsub+0x9e>
 8000698:	e0be      	b.n	8000818 <__aeabi_fsub+0x21c>
 800069a:	2304      	movs	r3, #4
 800069c:	4698      	mov	r8, r3
 800069e:	44c4      	add	ip, r8
 80006a0:	4663      	mov	r3, ip
 80006a2:	015b      	lsls	r3, r3, #5
 80006a4:	d400      	bmi.n	80006a8 <__aeabi_fsub+0xac>
 80006a6:	e0b7      	b.n	8000818 <__aeabi_fsub+0x21c>
 80006a8:	1c68      	adds	r0, r5, #1
 80006aa:	2dfe      	cmp	r5, #254	@ 0xfe
 80006ac:	d000      	beq.n	80006b0 <__aeabi_fsub+0xb4>
 80006ae:	e0a5      	b.n	80007fc <__aeabi_fsub+0x200>
 80006b0:	20ff      	movs	r0, #255	@ 0xff
 80006b2:	2200      	movs	r2, #0
 80006b4:	05c0      	lsls	r0, r0, #23
 80006b6:	4310      	orrs	r0, r2
 80006b8:	07e4      	lsls	r4, r4, #31
 80006ba:	4320      	orrs	r0, r4
 80006bc:	bcc0      	pop	{r6, r7}
 80006be:	46b9      	mov	r9, r7
 80006c0:	46b0      	mov	r8, r6
 80006c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80006c4:	2b00      	cmp	r3, #0
 80006c6:	dc00      	bgt.n	80006ca <__aeabi_fsub+0xce>
 80006c8:	e1eb      	b.n	8000aa2 <__aeabi_fsub+0x4a6>
 80006ca:	2a00      	cmp	r2, #0
 80006cc:	d046      	beq.n	800075c <__aeabi_fsub+0x160>
 80006ce:	2dff      	cmp	r5, #255	@ 0xff
 80006d0:	d100      	bne.n	80006d4 <__aeabi_fsub+0xd8>
 80006d2:	e0a4      	b.n	800081e <__aeabi_fsub+0x222>
 80006d4:	2280      	movs	r2, #128	@ 0x80
 80006d6:	04d2      	lsls	r2, r2, #19
 80006d8:	4311      	orrs	r1, r2
 80006da:	2b1b      	cmp	r3, #27
 80006dc:	dc00      	bgt.n	80006e0 <__aeabi_fsub+0xe4>
 80006de:	e0fb      	b.n	80008d8 <__aeabi_fsub+0x2dc>
 80006e0:	2305      	movs	r3, #5
 80006e2:	4698      	mov	r8, r3
 80006e4:	002b      	movs	r3, r5
 80006e6:	44c4      	add	ip, r8
 80006e8:	4662      	mov	r2, ip
 80006ea:	08d7      	lsrs	r7, r2, #3
 80006ec:	2bff      	cmp	r3, #255	@ 0xff
 80006ee:	d100      	bne.n	80006f2 <__aeabi_fsub+0xf6>
 80006f0:	e095      	b.n	800081e <__aeabi_fsub+0x222>
 80006f2:	027a      	lsls	r2, r7, #9
 80006f4:	0a52      	lsrs	r2, r2, #9
 80006f6:	b2d8      	uxtb	r0, r3
 80006f8:	e7dc      	b.n	80006b4 <__aeabi_fsub+0xb8>
 80006fa:	002b      	movs	r3, r5
 80006fc:	3bff      	subs	r3, #255	@ 0xff
 80006fe:	4699      	mov	r9, r3
 8000700:	2900      	cmp	r1, #0
 8000702:	d118      	bne.n	8000736 <__aeabi_fsub+0x13a>
 8000704:	2301      	movs	r3, #1
 8000706:	405e      	eors	r6, r3
 8000708:	42b4      	cmp	r4, r6
 800070a:	d100      	bne.n	800070e <__aeabi_fsub+0x112>
 800070c:	e0ca      	b.n	80008a4 <__aeabi_fsub+0x2a8>
 800070e:	464b      	mov	r3, r9
 8000710:	2b00      	cmp	r3, #0
 8000712:	d02d      	beq.n	8000770 <__aeabi_fsub+0x174>
 8000714:	2d00      	cmp	r5, #0
 8000716:	d000      	beq.n	800071a <__aeabi_fsub+0x11e>
 8000718:	e13c      	b.n	8000994 <__aeabi_fsub+0x398>
 800071a:	23ff      	movs	r3, #255	@ 0xff
 800071c:	4664      	mov	r4, ip
 800071e:	2c00      	cmp	r4, #0
 8000720:	d100      	bne.n	8000724 <__aeabi_fsub+0x128>
 8000722:	e15f      	b.n	80009e4 <__aeabi_fsub+0x3e8>
 8000724:	1e5d      	subs	r5, r3, #1
 8000726:	2b01      	cmp	r3, #1
 8000728:	d100      	bne.n	800072c <__aeabi_fsub+0x130>
 800072a:	e174      	b.n	8000a16 <__aeabi_fsub+0x41a>
 800072c:	0034      	movs	r4, r6
 800072e:	2bff      	cmp	r3, #255	@ 0xff
 8000730:	d074      	beq.n	800081c <__aeabi_fsub+0x220>
 8000732:	002b      	movs	r3, r5
 8000734:	e103      	b.n	800093e <__aeabi_fsub+0x342>
 8000736:	42b4      	cmp	r4, r6
 8000738:	d100      	bne.n	800073c <__aeabi_fsub+0x140>
 800073a:	e09c      	b.n	8000876 <__aeabi_fsub+0x27a>
 800073c:	2b00      	cmp	r3, #0
 800073e:	d017      	beq.n	8000770 <__aeabi_fsub+0x174>
 8000740:	2d00      	cmp	r5, #0
 8000742:	d0ea      	beq.n	800071a <__aeabi_fsub+0x11e>
 8000744:	0007      	movs	r7, r0
 8000746:	0034      	movs	r4, r6
 8000748:	e06c      	b.n	8000824 <__aeabi_fsub+0x228>
 800074a:	2900      	cmp	r1, #0
 800074c:	d0cc      	beq.n	80006e8 <__aeabi_fsub+0xec>
 800074e:	1e5a      	subs	r2, r3, #1
 8000750:	2b01      	cmp	r3, #1
 8000752:	d02b      	beq.n	80007ac <__aeabi_fsub+0x1b0>
 8000754:	2bff      	cmp	r3, #255	@ 0xff
 8000756:	d062      	beq.n	800081e <__aeabi_fsub+0x222>
 8000758:	0013      	movs	r3, r2
 800075a:	e773      	b.n	8000644 <__aeabi_fsub+0x48>
 800075c:	2900      	cmp	r1, #0
 800075e:	d0c3      	beq.n	80006e8 <__aeabi_fsub+0xec>
 8000760:	1e5a      	subs	r2, r3, #1
 8000762:	2b01      	cmp	r3, #1
 8000764:	d100      	bne.n	8000768 <__aeabi_fsub+0x16c>
 8000766:	e11e      	b.n	80009a6 <__aeabi_fsub+0x3aa>
 8000768:	2bff      	cmp	r3, #255	@ 0xff
 800076a:	d058      	beq.n	800081e <__aeabi_fsub+0x222>
 800076c:	0013      	movs	r3, r2
 800076e:	e7b4      	b.n	80006da <__aeabi_fsub+0xde>
 8000770:	22fe      	movs	r2, #254	@ 0xfe
 8000772:	1c6b      	adds	r3, r5, #1
 8000774:	421a      	tst	r2, r3
 8000776:	d10d      	bne.n	8000794 <__aeabi_fsub+0x198>
 8000778:	2d00      	cmp	r5, #0
 800077a:	d060      	beq.n	800083e <__aeabi_fsub+0x242>
 800077c:	4663      	mov	r3, ip
 800077e:	2b00      	cmp	r3, #0
 8000780:	d000      	beq.n	8000784 <__aeabi_fsub+0x188>
 8000782:	e120      	b.n	80009c6 <__aeabi_fsub+0x3ca>
 8000784:	2900      	cmp	r1, #0
 8000786:	d000      	beq.n	800078a <__aeabi_fsub+0x18e>
 8000788:	e128      	b.n	80009dc <__aeabi_fsub+0x3e0>
 800078a:	2280      	movs	r2, #128	@ 0x80
 800078c:	2400      	movs	r4, #0
 800078e:	20ff      	movs	r0, #255	@ 0xff
 8000790:	03d2      	lsls	r2, r2, #15
 8000792:	e78f      	b.n	80006b4 <__aeabi_fsub+0xb8>
 8000794:	4663      	mov	r3, ip
 8000796:	1a5f      	subs	r7, r3, r1
 8000798:	017b      	lsls	r3, r7, #5
 800079a:	d500      	bpl.n	800079e <__aeabi_fsub+0x1a2>
 800079c:	e0fe      	b.n	800099c <__aeabi_fsub+0x3a0>
 800079e:	2f00      	cmp	r7, #0
 80007a0:	d000      	beq.n	80007a4 <__aeabi_fsub+0x1a8>
 80007a2:	e765      	b.n	8000670 <__aeabi_fsub+0x74>
 80007a4:	2400      	movs	r4, #0
 80007a6:	2000      	movs	r0, #0
 80007a8:	2200      	movs	r2, #0
 80007aa:	e783      	b.n	80006b4 <__aeabi_fsub+0xb8>
 80007ac:	4663      	mov	r3, ip
 80007ae:	1a59      	subs	r1, r3, r1
 80007b0:	014b      	lsls	r3, r1, #5
 80007b2:	d400      	bmi.n	80007b6 <__aeabi_fsub+0x1ba>
 80007b4:	e119      	b.n	80009ea <__aeabi_fsub+0x3ee>
 80007b6:	018f      	lsls	r7, r1, #6
 80007b8:	09bf      	lsrs	r7, r7, #6
 80007ba:	0038      	movs	r0, r7
 80007bc:	f000 f9d2 	bl	8000b64 <__clzsi2>
 80007c0:	003b      	movs	r3, r7
 80007c2:	3805      	subs	r0, #5
 80007c4:	4083      	lsls	r3, r0
 80007c6:	2501      	movs	r5, #1
 80007c8:	2220      	movs	r2, #32
 80007ca:	1b40      	subs	r0, r0, r5
 80007cc:	3001      	adds	r0, #1
 80007ce:	1a12      	subs	r2, r2, r0
 80007d0:	0019      	movs	r1, r3
 80007d2:	4093      	lsls	r3, r2
 80007d4:	40c1      	lsrs	r1, r0
 80007d6:	1e5a      	subs	r2, r3, #1
 80007d8:	4193      	sbcs	r3, r2
 80007da:	4319      	orrs	r1, r3
 80007dc:	468c      	mov	ip, r1
 80007de:	1e0b      	subs	r3, r1, #0
 80007e0:	d0e1      	beq.n	80007a6 <__aeabi_fsub+0x1aa>
 80007e2:	075b      	lsls	r3, r3, #29
 80007e4:	d100      	bne.n	80007e8 <__aeabi_fsub+0x1ec>
 80007e6:	e152      	b.n	8000a8e <__aeabi_fsub+0x492>
 80007e8:	230f      	movs	r3, #15
 80007ea:	2500      	movs	r5, #0
 80007ec:	400b      	ands	r3, r1
 80007ee:	2b04      	cmp	r3, #4
 80007f0:	d000      	beq.n	80007f4 <__aeabi_fsub+0x1f8>
 80007f2:	e752      	b.n	800069a <__aeabi_fsub+0x9e>
 80007f4:	2001      	movs	r0, #1
 80007f6:	014a      	lsls	r2, r1, #5
 80007f8:	d400      	bmi.n	80007fc <__aeabi_fsub+0x200>
 80007fa:	e092      	b.n	8000922 <__aeabi_fsub+0x326>
 80007fc:	b2c0      	uxtb	r0, r0
 80007fe:	4663      	mov	r3, ip
 8000800:	019a      	lsls	r2, r3, #6
 8000802:	0a52      	lsrs	r2, r2, #9
 8000804:	e756      	b.n	80006b4 <__aeabi_fsub+0xb8>
 8000806:	4663      	mov	r3, ip
 8000808:	075b      	lsls	r3, r3, #29
 800080a:	d005      	beq.n	8000818 <__aeabi_fsub+0x21c>
 800080c:	230f      	movs	r3, #15
 800080e:	4662      	mov	r2, ip
 8000810:	4013      	ands	r3, r2
 8000812:	2b04      	cmp	r3, #4
 8000814:	d000      	beq.n	8000818 <__aeabi_fsub+0x21c>
 8000816:	e740      	b.n	800069a <__aeabi_fsub+0x9e>
 8000818:	002b      	movs	r3, r5
 800081a:	e765      	b.n	80006e8 <__aeabi_fsub+0xec>
 800081c:	0007      	movs	r7, r0
 800081e:	2f00      	cmp	r7, #0
 8000820:	d100      	bne.n	8000824 <__aeabi_fsub+0x228>
 8000822:	e745      	b.n	80006b0 <__aeabi_fsub+0xb4>
 8000824:	2280      	movs	r2, #128	@ 0x80
 8000826:	03d2      	lsls	r2, r2, #15
 8000828:	433a      	orrs	r2, r7
 800082a:	0252      	lsls	r2, r2, #9
 800082c:	20ff      	movs	r0, #255	@ 0xff
 800082e:	0a52      	lsrs	r2, r2, #9
 8000830:	e740      	b.n	80006b4 <__aeabi_fsub+0xb8>
 8000832:	2b00      	cmp	r3, #0
 8000834:	d179      	bne.n	800092a <__aeabi_fsub+0x32e>
 8000836:	22fe      	movs	r2, #254	@ 0xfe
 8000838:	1c6b      	adds	r3, r5, #1
 800083a:	421a      	tst	r2, r3
 800083c:	d1aa      	bne.n	8000794 <__aeabi_fsub+0x198>
 800083e:	4663      	mov	r3, ip
 8000840:	2b00      	cmp	r3, #0
 8000842:	d100      	bne.n	8000846 <__aeabi_fsub+0x24a>
 8000844:	e0f5      	b.n	8000a32 <__aeabi_fsub+0x436>
 8000846:	2900      	cmp	r1, #0
 8000848:	d100      	bne.n	800084c <__aeabi_fsub+0x250>
 800084a:	e0d1      	b.n	80009f0 <__aeabi_fsub+0x3f4>
 800084c:	1a5f      	subs	r7, r3, r1
 800084e:	2380      	movs	r3, #128	@ 0x80
 8000850:	04db      	lsls	r3, r3, #19
 8000852:	421f      	tst	r7, r3
 8000854:	d100      	bne.n	8000858 <__aeabi_fsub+0x25c>
 8000856:	e10e      	b.n	8000a76 <__aeabi_fsub+0x47a>
 8000858:	4662      	mov	r2, ip
 800085a:	2401      	movs	r4, #1
 800085c:	1a8a      	subs	r2, r1, r2
 800085e:	4694      	mov	ip, r2
 8000860:	2000      	movs	r0, #0
 8000862:	4034      	ands	r4, r6
 8000864:	2a00      	cmp	r2, #0
 8000866:	d100      	bne.n	800086a <__aeabi_fsub+0x26e>
 8000868:	e724      	b.n	80006b4 <__aeabi_fsub+0xb8>
 800086a:	2001      	movs	r0, #1
 800086c:	421a      	tst	r2, r3
 800086e:	d1c6      	bne.n	80007fe <__aeabi_fsub+0x202>
 8000870:	2300      	movs	r3, #0
 8000872:	08d7      	lsrs	r7, r2, #3
 8000874:	e73d      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000876:	2b00      	cmp	r3, #0
 8000878:	d017      	beq.n	80008aa <__aeabi_fsub+0x2ae>
 800087a:	2d00      	cmp	r5, #0
 800087c:	d000      	beq.n	8000880 <__aeabi_fsub+0x284>
 800087e:	e0af      	b.n	80009e0 <__aeabi_fsub+0x3e4>
 8000880:	23ff      	movs	r3, #255	@ 0xff
 8000882:	4665      	mov	r5, ip
 8000884:	2d00      	cmp	r5, #0
 8000886:	d100      	bne.n	800088a <__aeabi_fsub+0x28e>
 8000888:	e0ad      	b.n	80009e6 <__aeabi_fsub+0x3ea>
 800088a:	1e5e      	subs	r6, r3, #1
 800088c:	2b01      	cmp	r3, #1
 800088e:	d100      	bne.n	8000892 <__aeabi_fsub+0x296>
 8000890:	e089      	b.n	80009a6 <__aeabi_fsub+0x3aa>
 8000892:	2bff      	cmp	r3, #255	@ 0xff
 8000894:	d0c2      	beq.n	800081c <__aeabi_fsub+0x220>
 8000896:	2e1b      	cmp	r6, #27
 8000898:	dc00      	bgt.n	800089c <__aeabi_fsub+0x2a0>
 800089a:	e0ab      	b.n	80009f4 <__aeabi_fsub+0x3f8>
 800089c:	1d4b      	adds	r3, r1, #5
 800089e:	469c      	mov	ip, r3
 80008a0:	0013      	movs	r3, r2
 80008a2:	e721      	b.n	80006e8 <__aeabi_fsub+0xec>
 80008a4:	464b      	mov	r3, r9
 80008a6:	2b00      	cmp	r3, #0
 80008a8:	d170      	bne.n	800098c <__aeabi_fsub+0x390>
 80008aa:	22fe      	movs	r2, #254	@ 0xfe
 80008ac:	1c6b      	adds	r3, r5, #1
 80008ae:	421a      	tst	r2, r3
 80008b0:	d15e      	bne.n	8000970 <__aeabi_fsub+0x374>
 80008b2:	2d00      	cmp	r5, #0
 80008b4:	d000      	beq.n	80008b8 <__aeabi_fsub+0x2bc>
 80008b6:	e0c3      	b.n	8000a40 <__aeabi_fsub+0x444>
 80008b8:	4663      	mov	r3, ip
 80008ba:	2b00      	cmp	r3, #0
 80008bc:	d100      	bne.n	80008c0 <__aeabi_fsub+0x2c4>
 80008be:	e0d0      	b.n	8000a62 <__aeabi_fsub+0x466>
 80008c0:	2900      	cmp	r1, #0
 80008c2:	d100      	bne.n	80008c6 <__aeabi_fsub+0x2ca>
 80008c4:	e094      	b.n	80009f0 <__aeabi_fsub+0x3f4>
 80008c6:	000a      	movs	r2, r1
 80008c8:	4462      	add	r2, ip
 80008ca:	0153      	lsls	r3, r2, #5
 80008cc:	d400      	bmi.n	80008d0 <__aeabi_fsub+0x2d4>
 80008ce:	e0d8      	b.n	8000a82 <__aeabi_fsub+0x486>
 80008d0:	0192      	lsls	r2, r2, #6
 80008d2:	2001      	movs	r0, #1
 80008d4:	0a52      	lsrs	r2, r2, #9
 80008d6:	e6ed      	b.n	80006b4 <__aeabi_fsub+0xb8>
 80008d8:	0008      	movs	r0, r1
 80008da:	2220      	movs	r2, #32
 80008dc:	40d8      	lsrs	r0, r3
 80008de:	1ad3      	subs	r3, r2, r3
 80008e0:	4099      	lsls	r1, r3
 80008e2:	000b      	movs	r3, r1
 80008e4:	1e5a      	subs	r2, r3, #1
 80008e6:	4193      	sbcs	r3, r2
 80008e8:	4303      	orrs	r3, r0
 80008ea:	449c      	add	ip, r3
 80008ec:	4663      	mov	r3, ip
 80008ee:	015b      	lsls	r3, r3, #5
 80008f0:	d589      	bpl.n	8000806 <__aeabi_fsub+0x20a>
 80008f2:	3501      	adds	r5, #1
 80008f4:	2dff      	cmp	r5, #255	@ 0xff
 80008f6:	d100      	bne.n	80008fa <__aeabi_fsub+0x2fe>
 80008f8:	e6da      	b.n	80006b0 <__aeabi_fsub+0xb4>
 80008fa:	4662      	mov	r2, ip
 80008fc:	2301      	movs	r3, #1
 80008fe:	4919      	ldr	r1, [pc, #100]	@ (8000964 <__aeabi_fsub+0x368>)
 8000900:	4013      	ands	r3, r2
 8000902:	0852      	lsrs	r2, r2, #1
 8000904:	400a      	ands	r2, r1
 8000906:	431a      	orrs	r2, r3
 8000908:	0013      	movs	r3, r2
 800090a:	4694      	mov	ip, r2
 800090c:	075b      	lsls	r3, r3, #29
 800090e:	d004      	beq.n	800091a <__aeabi_fsub+0x31e>
 8000910:	230f      	movs	r3, #15
 8000912:	4013      	ands	r3, r2
 8000914:	2b04      	cmp	r3, #4
 8000916:	d000      	beq.n	800091a <__aeabi_fsub+0x31e>
 8000918:	e6bf      	b.n	800069a <__aeabi_fsub+0x9e>
 800091a:	4663      	mov	r3, ip
 800091c:	015b      	lsls	r3, r3, #5
 800091e:	d500      	bpl.n	8000922 <__aeabi_fsub+0x326>
 8000920:	e6c2      	b.n	80006a8 <__aeabi_fsub+0xac>
 8000922:	4663      	mov	r3, ip
 8000924:	08df      	lsrs	r7, r3, #3
 8000926:	002b      	movs	r3, r5
 8000928:	e6e3      	b.n	80006f2 <__aeabi_fsub+0xf6>
 800092a:	1b53      	subs	r3, r2, r5
 800092c:	2d00      	cmp	r5, #0
 800092e:	d100      	bne.n	8000932 <__aeabi_fsub+0x336>
 8000930:	e6f4      	b.n	800071c <__aeabi_fsub+0x120>
 8000932:	2080      	movs	r0, #128	@ 0x80
 8000934:	4664      	mov	r4, ip
 8000936:	04c0      	lsls	r0, r0, #19
 8000938:	4304      	orrs	r4, r0
 800093a:	46a4      	mov	ip, r4
 800093c:	0034      	movs	r4, r6
 800093e:	2001      	movs	r0, #1
 8000940:	2b1b      	cmp	r3, #27
 8000942:	dc09      	bgt.n	8000958 <__aeabi_fsub+0x35c>
 8000944:	2520      	movs	r5, #32
 8000946:	4660      	mov	r0, ip
 8000948:	40d8      	lsrs	r0, r3
 800094a:	1aeb      	subs	r3, r5, r3
 800094c:	4665      	mov	r5, ip
 800094e:	409d      	lsls	r5, r3
 8000950:	002b      	movs	r3, r5
 8000952:	1e5d      	subs	r5, r3, #1
 8000954:	41ab      	sbcs	r3, r5
 8000956:	4318      	orrs	r0, r3
 8000958:	1a0b      	subs	r3, r1, r0
 800095a:	469c      	mov	ip, r3
 800095c:	0015      	movs	r5, r2
 800095e:	e680      	b.n	8000662 <__aeabi_fsub+0x66>
 8000960:	fbffffff 	.word	0xfbffffff
 8000964:	7dffffff 	.word	0x7dffffff
 8000968:	22fe      	movs	r2, #254	@ 0xfe
 800096a:	1c6b      	adds	r3, r5, #1
 800096c:	4213      	tst	r3, r2
 800096e:	d0a3      	beq.n	80008b8 <__aeabi_fsub+0x2bc>
 8000970:	2bff      	cmp	r3, #255	@ 0xff
 8000972:	d100      	bne.n	8000976 <__aeabi_fsub+0x37a>
 8000974:	e69c      	b.n	80006b0 <__aeabi_fsub+0xb4>
 8000976:	4461      	add	r1, ip
 8000978:	0849      	lsrs	r1, r1, #1
 800097a:	074a      	lsls	r2, r1, #29
 800097c:	d049      	beq.n	8000a12 <__aeabi_fsub+0x416>
 800097e:	220f      	movs	r2, #15
 8000980:	400a      	ands	r2, r1
 8000982:	2a04      	cmp	r2, #4
 8000984:	d045      	beq.n	8000a12 <__aeabi_fsub+0x416>
 8000986:	1d0a      	adds	r2, r1, #4
 8000988:	4694      	mov	ip, r2
 800098a:	e6ad      	b.n	80006e8 <__aeabi_fsub+0xec>
 800098c:	2d00      	cmp	r5, #0
 800098e:	d100      	bne.n	8000992 <__aeabi_fsub+0x396>
 8000990:	e776      	b.n	8000880 <__aeabi_fsub+0x284>
 8000992:	e68d      	b.n	80006b0 <__aeabi_fsub+0xb4>
 8000994:	0034      	movs	r4, r6
 8000996:	20ff      	movs	r0, #255	@ 0xff
 8000998:	2200      	movs	r2, #0
 800099a:	e68b      	b.n	80006b4 <__aeabi_fsub+0xb8>
 800099c:	4663      	mov	r3, ip
 800099e:	2401      	movs	r4, #1
 80009a0:	1acf      	subs	r7, r1, r3
 80009a2:	4034      	ands	r4, r6
 80009a4:	e664      	b.n	8000670 <__aeabi_fsub+0x74>
 80009a6:	4461      	add	r1, ip
 80009a8:	014b      	lsls	r3, r1, #5
 80009aa:	d56d      	bpl.n	8000a88 <__aeabi_fsub+0x48c>
 80009ac:	0848      	lsrs	r0, r1, #1
 80009ae:	4944      	ldr	r1, [pc, #272]	@ (8000ac0 <__aeabi_fsub+0x4c4>)
 80009b0:	4001      	ands	r1, r0
 80009b2:	0743      	lsls	r3, r0, #29
 80009b4:	d02c      	beq.n	8000a10 <__aeabi_fsub+0x414>
 80009b6:	230f      	movs	r3, #15
 80009b8:	4003      	ands	r3, r0
 80009ba:	2b04      	cmp	r3, #4
 80009bc:	d028      	beq.n	8000a10 <__aeabi_fsub+0x414>
 80009be:	1d0b      	adds	r3, r1, #4
 80009c0:	469c      	mov	ip, r3
 80009c2:	2302      	movs	r3, #2
 80009c4:	e690      	b.n	80006e8 <__aeabi_fsub+0xec>
 80009c6:	2900      	cmp	r1, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fsub+0x3d0>
 80009ca:	e72b      	b.n	8000824 <__aeabi_fsub+0x228>
 80009cc:	2380      	movs	r3, #128	@ 0x80
 80009ce:	03db      	lsls	r3, r3, #15
 80009d0:	429f      	cmp	r7, r3
 80009d2:	d200      	bcs.n	80009d6 <__aeabi_fsub+0x3da>
 80009d4:	e726      	b.n	8000824 <__aeabi_fsub+0x228>
 80009d6:	4298      	cmp	r0, r3
 80009d8:	d300      	bcc.n	80009dc <__aeabi_fsub+0x3e0>
 80009da:	e723      	b.n	8000824 <__aeabi_fsub+0x228>
 80009dc:	2401      	movs	r4, #1
 80009de:	4034      	ands	r4, r6
 80009e0:	0007      	movs	r7, r0
 80009e2:	e71f      	b.n	8000824 <__aeabi_fsub+0x228>
 80009e4:	0034      	movs	r4, r6
 80009e6:	468c      	mov	ip, r1
 80009e8:	e67e      	b.n	80006e8 <__aeabi_fsub+0xec>
 80009ea:	2301      	movs	r3, #1
 80009ec:	08cf      	lsrs	r7, r1, #3
 80009ee:	e680      	b.n	80006f2 <__aeabi_fsub+0xf6>
 80009f0:	2300      	movs	r3, #0
 80009f2:	e67e      	b.n	80006f2 <__aeabi_fsub+0xf6>
 80009f4:	2020      	movs	r0, #32
 80009f6:	4665      	mov	r5, ip
 80009f8:	1b80      	subs	r0, r0, r6
 80009fa:	4085      	lsls	r5, r0
 80009fc:	4663      	mov	r3, ip
 80009fe:	0028      	movs	r0, r5
 8000a00:	40f3      	lsrs	r3, r6
 8000a02:	1e45      	subs	r5, r0, #1
 8000a04:	41a8      	sbcs	r0, r5
 8000a06:	4303      	orrs	r3, r0
 8000a08:	469c      	mov	ip, r3
 8000a0a:	0015      	movs	r5, r2
 8000a0c:	448c      	add	ip, r1
 8000a0e:	e76d      	b.n	80008ec <__aeabi_fsub+0x2f0>
 8000a10:	2302      	movs	r3, #2
 8000a12:	08cf      	lsrs	r7, r1, #3
 8000a14:	e66d      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a16:	1b0f      	subs	r7, r1, r4
 8000a18:	017b      	lsls	r3, r7, #5
 8000a1a:	d528      	bpl.n	8000a6e <__aeabi_fsub+0x472>
 8000a1c:	01bf      	lsls	r7, r7, #6
 8000a1e:	09bf      	lsrs	r7, r7, #6
 8000a20:	0038      	movs	r0, r7
 8000a22:	f000 f89f 	bl	8000b64 <__clzsi2>
 8000a26:	003b      	movs	r3, r7
 8000a28:	3805      	subs	r0, #5
 8000a2a:	4083      	lsls	r3, r0
 8000a2c:	0034      	movs	r4, r6
 8000a2e:	2501      	movs	r5, #1
 8000a30:	e6ca      	b.n	80007c8 <__aeabi_fsub+0x1cc>
 8000a32:	2900      	cmp	r1, #0
 8000a34:	d100      	bne.n	8000a38 <__aeabi_fsub+0x43c>
 8000a36:	e6b5      	b.n	80007a4 <__aeabi_fsub+0x1a8>
 8000a38:	2401      	movs	r4, #1
 8000a3a:	0007      	movs	r7, r0
 8000a3c:	4034      	ands	r4, r6
 8000a3e:	e658      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a40:	4663      	mov	r3, ip
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d100      	bne.n	8000a48 <__aeabi_fsub+0x44c>
 8000a46:	e6e9      	b.n	800081c <__aeabi_fsub+0x220>
 8000a48:	2900      	cmp	r1, #0
 8000a4a:	d100      	bne.n	8000a4e <__aeabi_fsub+0x452>
 8000a4c:	e6ea      	b.n	8000824 <__aeabi_fsub+0x228>
 8000a4e:	2380      	movs	r3, #128	@ 0x80
 8000a50:	03db      	lsls	r3, r3, #15
 8000a52:	429f      	cmp	r7, r3
 8000a54:	d200      	bcs.n	8000a58 <__aeabi_fsub+0x45c>
 8000a56:	e6e5      	b.n	8000824 <__aeabi_fsub+0x228>
 8000a58:	4298      	cmp	r0, r3
 8000a5a:	d300      	bcc.n	8000a5e <__aeabi_fsub+0x462>
 8000a5c:	e6e2      	b.n	8000824 <__aeabi_fsub+0x228>
 8000a5e:	0007      	movs	r7, r0
 8000a60:	e6e0      	b.n	8000824 <__aeabi_fsub+0x228>
 8000a62:	2900      	cmp	r1, #0
 8000a64:	d100      	bne.n	8000a68 <__aeabi_fsub+0x46c>
 8000a66:	e69e      	b.n	80007a6 <__aeabi_fsub+0x1aa>
 8000a68:	2300      	movs	r3, #0
 8000a6a:	08cf      	lsrs	r7, r1, #3
 8000a6c:	e641      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a6e:	0034      	movs	r4, r6
 8000a70:	2301      	movs	r3, #1
 8000a72:	08ff      	lsrs	r7, r7, #3
 8000a74:	e63d      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a76:	2f00      	cmp	r7, #0
 8000a78:	d100      	bne.n	8000a7c <__aeabi_fsub+0x480>
 8000a7a:	e693      	b.n	80007a4 <__aeabi_fsub+0x1a8>
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	08ff      	lsrs	r7, r7, #3
 8000a80:	e637      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a82:	2300      	movs	r3, #0
 8000a84:	08d7      	lsrs	r7, r2, #3
 8000a86:	e634      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a88:	2301      	movs	r3, #1
 8000a8a:	08cf      	lsrs	r7, r1, #3
 8000a8c:	e631      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000a8e:	2280      	movs	r2, #128	@ 0x80
 8000a90:	000b      	movs	r3, r1
 8000a92:	04d2      	lsls	r2, r2, #19
 8000a94:	2001      	movs	r0, #1
 8000a96:	4013      	ands	r3, r2
 8000a98:	4211      	tst	r1, r2
 8000a9a:	d000      	beq.n	8000a9e <__aeabi_fsub+0x4a2>
 8000a9c:	e6ae      	b.n	80007fc <__aeabi_fsub+0x200>
 8000a9e:	08cf      	lsrs	r7, r1, #3
 8000aa0:	e627      	b.n	80006f2 <__aeabi_fsub+0xf6>
 8000aa2:	2b00      	cmp	r3, #0
 8000aa4:	d100      	bne.n	8000aa8 <__aeabi_fsub+0x4ac>
 8000aa6:	e75f      	b.n	8000968 <__aeabi_fsub+0x36c>
 8000aa8:	1b56      	subs	r6, r2, r5
 8000aaa:	2d00      	cmp	r5, #0
 8000aac:	d101      	bne.n	8000ab2 <__aeabi_fsub+0x4b6>
 8000aae:	0033      	movs	r3, r6
 8000ab0:	e6e7      	b.n	8000882 <__aeabi_fsub+0x286>
 8000ab2:	2380      	movs	r3, #128	@ 0x80
 8000ab4:	4660      	mov	r0, ip
 8000ab6:	04db      	lsls	r3, r3, #19
 8000ab8:	4318      	orrs	r0, r3
 8000aba:	4684      	mov	ip, r0
 8000abc:	e6eb      	b.n	8000896 <__aeabi_fsub+0x29a>
 8000abe:	46c0      	nop			@ (mov r8, r8)
 8000ac0:	7dffffff 	.word	0x7dffffff

08000ac4 <__aeabi_i2f>:
 8000ac4:	b570      	push	{r4, r5, r6, lr}
 8000ac6:	2800      	cmp	r0, #0
 8000ac8:	d012      	beq.n	8000af0 <__aeabi_i2f+0x2c>
 8000aca:	17c3      	asrs	r3, r0, #31
 8000acc:	18c5      	adds	r5, r0, r3
 8000ace:	405d      	eors	r5, r3
 8000ad0:	0fc4      	lsrs	r4, r0, #31
 8000ad2:	0028      	movs	r0, r5
 8000ad4:	f000 f846 	bl	8000b64 <__clzsi2>
 8000ad8:	239e      	movs	r3, #158	@ 0x9e
 8000ada:	1a1b      	subs	r3, r3, r0
 8000adc:	2b96      	cmp	r3, #150	@ 0x96
 8000ade:	dc0f      	bgt.n	8000b00 <__aeabi_i2f+0x3c>
 8000ae0:	2808      	cmp	r0, #8
 8000ae2:	d038      	beq.n	8000b56 <__aeabi_i2f+0x92>
 8000ae4:	3808      	subs	r0, #8
 8000ae6:	4085      	lsls	r5, r0
 8000ae8:	026d      	lsls	r5, r5, #9
 8000aea:	0a6d      	lsrs	r5, r5, #9
 8000aec:	b2d8      	uxtb	r0, r3
 8000aee:	e002      	b.n	8000af6 <__aeabi_i2f+0x32>
 8000af0:	2400      	movs	r4, #0
 8000af2:	2000      	movs	r0, #0
 8000af4:	2500      	movs	r5, #0
 8000af6:	05c0      	lsls	r0, r0, #23
 8000af8:	4328      	orrs	r0, r5
 8000afa:	07e4      	lsls	r4, r4, #31
 8000afc:	4320      	orrs	r0, r4
 8000afe:	bd70      	pop	{r4, r5, r6, pc}
 8000b00:	2b99      	cmp	r3, #153	@ 0x99
 8000b02:	dc14      	bgt.n	8000b2e <__aeabi_i2f+0x6a>
 8000b04:	1f42      	subs	r2, r0, #5
 8000b06:	4095      	lsls	r5, r2
 8000b08:	002a      	movs	r2, r5
 8000b0a:	4915      	ldr	r1, [pc, #84]	@ (8000b60 <__aeabi_i2f+0x9c>)
 8000b0c:	4011      	ands	r1, r2
 8000b0e:	0755      	lsls	r5, r2, #29
 8000b10:	d01c      	beq.n	8000b4c <__aeabi_i2f+0x88>
 8000b12:	250f      	movs	r5, #15
 8000b14:	402a      	ands	r2, r5
 8000b16:	2a04      	cmp	r2, #4
 8000b18:	d018      	beq.n	8000b4c <__aeabi_i2f+0x88>
 8000b1a:	3104      	adds	r1, #4
 8000b1c:	08ca      	lsrs	r2, r1, #3
 8000b1e:	0149      	lsls	r1, r1, #5
 8000b20:	d515      	bpl.n	8000b4e <__aeabi_i2f+0x8a>
 8000b22:	239f      	movs	r3, #159	@ 0x9f
 8000b24:	0252      	lsls	r2, r2, #9
 8000b26:	1a18      	subs	r0, r3, r0
 8000b28:	0a55      	lsrs	r5, r2, #9
 8000b2a:	b2c0      	uxtb	r0, r0
 8000b2c:	e7e3      	b.n	8000af6 <__aeabi_i2f+0x32>
 8000b2e:	2205      	movs	r2, #5
 8000b30:	0029      	movs	r1, r5
 8000b32:	1a12      	subs	r2, r2, r0
 8000b34:	40d1      	lsrs	r1, r2
 8000b36:	0002      	movs	r2, r0
 8000b38:	321b      	adds	r2, #27
 8000b3a:	4095      	lsls	r5, r2
 8000b3c:	002a      	movs	r2, r5
 8000b3e:	1e55      	subs	r5, r2, #1
 8000b40:	41aa      	sbcs	r2, r5
 8000b42:	430a      	orrs	r2, r1
 8000b44:	4906      	ldr	r1, [pc, #24]	@ (8000b60 <__aeabi_i2f+0x9c>)
 8000b46:	4011      	ands	r1, r2
 8000b48:	0755      	lsls	r5, r2, #29
 8000b4a:	d1e2      	bne.n	8000b12 <__aeabi_i2f+0x4e>
 8000b4c:	08ca      	lsrs	r2, r1, #3
 8000b4e:	0252      	lsls	r2, r2, #9
 8000b50:	0a55      	lsrs	r5, r2, #9
 8000b52:	b2d8      	uxtb	r0, r3
 8000b54:	e7cf      	b.n	8000af6 <__aeabi_i2f+0x32>
 8000b56:	026d      	lsls	r5, r5, #9
 8000b58:	0a6d      	lsrs	r5, r5, #9
 8000b5a:	308e      	adds	r0, #142	@ 0x8e
 8000b5c:	e7cb      	b.n	8000af6 <__aeabi_i2f+0x32>
 8000b5e:	46c0      	nop			@ (mov r8, r8)
 8000b60:	fbffffff 	.word	0xfbffffff

08000b64 <__clzsi2>:
 8000b64:	211c      	movs	r1, #28
 8000b66:	2301      	movs	r3, #1
 8000b68:	041b      	lsls	r3, r3, #16
 8000b6a:	4298      	cmp	r0, r3
 8000b6c:	d301      	bcc.n	8000b72 <__clzsi2+0xe>
 8000b6e:	0c00      	lsrs	r0, r0, #16
 8000b70:	3910      	subs	r1, #16
 8000b72:	0a1b      	lsrs	r3, r3, #8
 8000b74:	4298      	cmp	r0, r3
 8000b76:	d301      	bcc.n	8000b7c <__clzsi2+0x18>
 8000b78:	0a00      	lsrs	r0, r0, #8
 8000b7a:	3908      	subs	r1, #8
 8000b7c:	091b      	lsrs	r3, r3, #4
 8000b7e:	4298      	cmp	r0, r3
 8000b80:	d301      	bcc.n	8000b86 <__clzsi2+0x22>
 8000b82:	0900      	lsrs	r0, r0, #4
 8000b84:	3904      	subs	r1, #4
 8000b86:	a202      	add	r2, pc, #8	@ (adr r2, 8000b90 <__clzsi2+0x2c>)
 8000b88:	5c10      	ldrb	r0, [r2, r0]
 8000b8a:	1840      	adds	r0, r0, r1
 8000b8c:	4770      	bx	lr
 8000b8e:	46c0      	nop			@ (mov r8, r8)
 8000b90:	02020304 	.word	0x02020304
 8000b94:	01010101 	.word	0x01010101
	...

08000ba0 <null_ptr_check>:

static int8_t null_ptr_check(const struct bma400_dev *dev)
{
    int8_t rslt;

    if ((dev == NULL) || (dev->read == NULL) || (dev->write == NULL) || (dev->intf_ptr == NULL))
 8000ba0:	2800      	cmp	r0, #0
 8000ba2:	d00d      	beq.n	8000bc0 <null_ptr_check+0x20>
 8000ba4:	68c3      	ldr	r3, [r0, #12]
 8000ba6:	2b00      	cmp	r3, #0
 8000ba8:	d00d      	beq.n	8000bc6 <null_ptr_check+0x26>
 8000baa:	6903      	ldr	r3, [r0, #16]
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d00d      	beq.n	8000bcc <null_ptr_check+0x2c>
 8000bb0:	6843      	ldr	r3, [r0, #4]
 8000bb2:	2b00      	cmp	r3, #0
 8000bb4:	d001      	beq.n	8000bba <null_ptr_check+0x1a>
        rslt = BMA400_E_NULL_PTR;
    }
    else
    {
        /* Device structure is fine */
        rslt = BMA400_OK;
 8000bb6:	2000      	movs	r0, #0
    }

    return rslt;
}
 8000bb8:	4770      	bx	lr
        rslt = BMA400_E_NULL_PTR;
 8000bba:	2001      	movs	r0, #1
 8000bbc:	4240      	negs	r0, r0
 8000bbe:	e7fb      	b.n	8000bb8 <null_ptr_check+0x18>
 8000bc0:	2001      	movs	r0, #1
 8000bc2:	4240      	negs	r0, r0
 8000bc4:	e7f8      	b.n	8000bb8 <null_ptr_check+0x18>
 8000bc6:	2001      	movs	r0, #1
 8000bc8:	4240      	negs	r0, r0
 8000bca:	e7f5      	b.n	8000bb8 <null_ptr_check+0x18>
 8000bcc:	2001      	movs	r0, #1
 8000bce:	4240      	negs	r0, r0
 8000bd0:	e7f2      	b.n	8000bb8 <null_ptr_check+0x18>
	...

08000bd4 <map_int_pin>:

    return rslt;
}

static void map_int_pin(uint8_t *data_array, uint8_t int_enable, enum bma400_int_chan int_map)
{
 8000bd4:	b510      	push	{r4, lr}
    switch (int_enable)
 8000bd6:	290b      	cmp	r1, #11
 8000bd8:	d812      	bhi.n	8000c00 <map_int_pin+0x2c>
 8000bda:	0089      	lsls	r1, r1, #2
 8000bdc:	4bb9      	ldr	r3, [pc, #740]	@ (8000ec4 <map_int_pin+0x2f0>)
 8000bde:	585b      	ldr	r3, [r3, r1]
 8000be0:	469f      	mov	pc, r3
    {
        case BMA400_DATA_READY_INT_MAP:
            if (int_map == BMA400_INT_CHANNEL_1)
 8000be2:	2a01      	cmp	r2, #1
 8000be4:	d00d      	beq.n	8000c02 <map_int_pin+0x2e>
            {
                /* Mapping interrupt to INT pin 1*/
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
            }

            if (int_map == BMA400_INT_CHANNEL_2)
 8000be6:	2a02      	cmp	r2, #2
 8000be8:	d011      	beq.n	8000c0e <map_int_pin+0x3a>
            {
                /* Mapping interrupt to INT pin 2*/
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
            }

            if (int_map == BMA400_UNMAP_INT_PIN)
 8000bea:	2a00      	cmp	r2, #0
 8000bec:	d106      	bne.n	8000bfc <map_int_pin+0x28>
            {
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_DRDY);
 8000bee:	7801      	ldrb	r1, [r0, #0]
 8000bf0:	237f      	movs	r3, #127	@ 0x7f
 8000bf2:	4019      	ands	r1, r3
 8000bf4:	7001      	strb	r1, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_DRDY);
 8000bf6:	7841      	ldrb	r1, [r0, #1]
 8000bf8:	400b      	ands	r3, r1
 8000bfa:	7043      	strb	r3, [r0, #1]
            }

            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000bfc:	2a03      	cmp	r2, #3
 8000bfe:	d00c      	beq.n	8000c1a <map_int_pin+0x46>

            break;
        default:
            break;
    }
}
 8000c00:	bd10      	pop	{r4, pc}
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
 8000c02:	7801      	ldrb	r1, [r0, #0]
 8000c04:	2380      	movs	r3, #128	@ 0x80
 8000c06:	425b      	negs	r3, r3
 8000c08:	430b      	orrs	r3, r1
 8000c0a:	7003      	strb	r3, [r0, #0]
 8000c0c:	e7eb      	b.n	8000be6 <map_int_pin+0x12>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
 8000c0e:	7841      	ldrb	r1, [r0, #1]
 8000c10:	2380      	movs	r3, #128	@ 0x80
 8000c12:	425b      	negs	r3, r3
 8000c14:	430b      	orrs	r3, r1
 8000c16:	7043      	strb	r3, [r0, #1]
 8000c18:	e7e7      	b.n	8000bea <map_int_pin+0x16>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_DRDY, BMA400_ENABLE);
 8000c1a:	7802      	ldrb	r2, [r0, #0]
 8000c1c:	2380      	movs	r3, #128	@ 0x80
 8000c1e:	425b      	negs	r3, r3
 8000c20:	431a      	orrs	r2, r3
 8000c22:	7002      	strb	r2, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_DRDY, BMA400_ENABLE);
 8000c24:	7842      	ldrb	r2, [r0, #1]
 8000c26:	4313      	orrs	r3, r2
 8000c28:	7043      	strb	r3, [r0, #1]
 8000c2a:	e7e9      	b.n	8000c00 <map_int_pin+0x2c>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000c2c:	2a01      	cmp	r2, #1
 8000c2e:	d014      	beq.n	8000c5a <map_int_pin+0x86>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000c30:	2a02      	cmp	r2, #2
 8000c32:	d017      	beq.n	8000c64 <map_int_pin+0x90>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000c34:	2a00      	cmp	r2, #0
 8000c36:	d106      	bne.n	8000c46 <map_int_pin+0x72>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_FIFO_WM);
 8000c38:	7803      	ldrb	r3, [r0, #0]
 8000c3a:	2140      	movs	r1, #64	@ 0x40
 8000c3c:	438b      	bics	r3, r1
 8000c3e:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_FIFO_WM);
 8000c40:	7843      	ldrb	r3, [r0, #1]
 8000c42:	438b      	bics	r3, r1
 8000c44:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000c46:	2a03      	cmp	r2, #3
 8000c48:	d1da      	bne.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8000c4a:	7803      	ldrb	r3, [r0, #0]
 8000c4c:	2240      	movs	r2, #64	@ 0x40
 8000c4e:	4313      	orrs	r3, r2
 8000c50:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8000c52:	7843      	ldrb	r3, [r0, #1]
 8000c54:	4313      	orrs	r3, r2
 8000c56:	7043      	strb	r3, [r0, #1]
 8000c58:	e7d2      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8000c5a:	7803      	ldrb	r3, [r0, #0]
 8000c5c:	2140      	movs	r1, #64	@ 0x40
 8000c5e:	430b      	orrs	r3, r1
 8000c60:	7003      	strb	r3, [r0, #0]
 8000c62:	e7e5      	b.n	8000c30 <map_int_pin+0x5c>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_WM, BMA400_ENABLE);
 8000c64:	7843      	ldrb	r3, [r0, #1]
 8000c66:	2140      	movs	r1, #64	@ 0x40
 8000c68:	430b      	orrs	r3, r1
 8000c6a:	7043      	strb	r3, [r0, #1]
 8000c6c:	e7e2      	b.n	8000c34 <map_int_pin+0x60>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000c6e:	2a01      	cmp	r2, #1
 8000c70:	d014      	beq.n	8000c9c <map_int_pin+0xc8>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000c72:	2a02      	cmp	r2, #2
 8000c74:	d017      	beq.n	8000ca6 <map_int_pin+0xd2>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000c76:	2a00      	cmp	r2, #0
 8000c78:	d106      	bne.n	8000c88 <map_int_pin+0xb4>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_FIFO_FULL);
 8000c7a:	7803      	ldrb	r3, [r0, #0]
 8000c7c:	2120      	movs	r1, #32
 8000c7e:	438b      	bics	r3, r1
 8000c80:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_FIFO_FULL);
 8000c82:	7843      	ldrb	r3, [r0, #1]
 8000c84:	438b      	bics	r3, r1
 8000c86:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000c88:	2a03      	cmp	r2, #3
 8000c8a:	d1b9      	bne.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8000c8c:	7803      	ldrb	r3, [r0, #0]
 8000c8e:	2220      	movs	r2, #32
 8000c90:	4313      	orrs	r3, r2
 8000c92:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8000c94:	7843      	ldrb	r3, [r0, #1]
 8000c96:	4313      	orrs	r3, r2
 8000c98:	7043      	strb	r3, [r0, #1]
 8000c9a:	e7b1      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8000c9c:	7803      	ldrb	r3, [r0, #0]
 8000c9e:	2120      	movs	r1, #32
 8000ca0:	430b      	orrs	r3, r1
 8000ca2:	7003      	strb	r3, [r0, #0]
 8000ca4:	e7e5      	b.n	8000c72 <map_int_pin+0x9e>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_FIFO_FULL, BMA400_ENABLE);
 8000ca6:	7843      	ldrb	r3, [r0, #1]
 8000ca8:	2120      	movs	r1, #32
 8000caa:	430b      	orrs	r3, r1
 8000cac:	7043      	strb	r3, [r0, #1]
 8000cae:	e7e2      	b.n	8000c76 <map_int_pin+0xa2>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000cb0:	2a01      	cmp	r2, #1
 8000cb2:	d014      	beq.n	8000cde <map_int_pin+0x10a>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000cb4:	2a02      	cmp	r2, #2
 8000cb6:	d017      	beq.n	8000ce8 <map_int_pin+0x114>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000cb8:	2a00      	cmp	r2, #0
 8000cba:	d106      	bne.n	8000cca <map_int_pin+0xf6>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_INT_OVERRUN);
 8000cbc:	7803      	ldrb	r3, [r0, #0]
 8000cbe:	2110      	movs	r1, #16
 8000cc0:	438b      	bics	r3, r1
 8000cc2:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_INT_OVERRUN);
 8000cc4:	7843      	ldrb	r3, [r0, #1]
 8000cc6:	438b      	bics	r3, r1
 8000cc8:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000cca:	2a03      	cmp	r2, #3
 8000ccc:	d198      	bne.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 8000cce:	7803      	ldrb	r3, [r0, #0]
 8000cd0:	2210      	movs	r2, #16
 8000cd2:	4313      	orrs	r3, r2
 8000cd4:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 8000cd6:	7843      	ldrb	r3, [r0, #1]
 8000cd8:	4313      	orrs	r3, r2
 8000cda:	7043      	strb	r3, [r0, #1]
 8000cdc:	e790      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 8000cde:	7803      	ldrb	r3, [r0, #0]
 8000ce0:	2110      	movs	r1, #16
 8000ce2:	430b      	orrs	r3, r1
 8000ce4:	7003      	strb	r3, [r0, #0]
 8000ce6:	e7e5      	b.n	8000cb4 <map_int_pin+0xe0>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_INT_OVERRUN, BMA400_ENABLE);
 8000ce8:	7843      	ldrb	r3, [r0, #1]
 8000cea:	2110      	movs	r1, #16
 8000cec:	430b      	orrs	r3, r1
 8000cee:	7043      	strb	r3, [r0, #1]
 8000cf0:	e7e2      	b.n	8000cb8 <map_int_pin+0xe4>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000cf2:	2a01      	cmp	r2, #1
 8000cf4:	d015      	beq.n	8000d22 <map_int_pin+0x14e>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000cf6:	2a02      	cmp	r2, #2
 8000cf8:	d018      	beq.n	8000d2c <map_int_pin+0x158>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000cfa:	2a00      	cmp	r2, #0
 8000cfc:	d106      	bne.n	8000d0c <map_int_pin+0x138>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_GEN2);
 8000cfe:	7803      	ldrb	r3, [r0, #0]
 8000d00:	2108      	movs	r1, #8
 8000d02:	438b      	bics	r3, r1
 8000d04:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_GEN2);
 8000d06:	7843      	ldrb	r3, [r0, #1]
 8000d08:	438b      	bics	r3, r1
 8000d0a:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000d0c:	2a03      	cmp	r2, #3
 8000d0e:	d000      	beq.n	8000d12 <map_int_pin+0x13e>
 8000d10:	e776      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN2, BMA400_ENABLE);
 8000d12:	7803      	ldrb	r3, [r0, #0]
 8000d14:	2208      	movs	r2, #8
 8000d16:	4313      	orrs	r3, r2
 8000d18:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN2, BMA400_ENABLE);
 8000d1a:	7843      	ldrb	r3, [r0, #1]
 8000d1c:	4313      	orrs	r3, r2
 8000d1e:	7043      	strb	r3, [r0, #1]
 8000d20:	e76e      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN2, BMA400_ENABLE);
 8000d22:	7803      	ldrb	r3, [r0, #0]
 8000d24:	2108      	movs	r1, #8
 8000d26:	430b      	orrs	r3, r1
 8000d28:	7003      	strb	r3, [r0, #0]
 8000d2a:	e7e4      	b.n	8000cf6 <map_int_pin+0x122>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN2, BMA400_ENABLE);
 8000d2c:	7843      	ldrb	r3, [r0, #1]
 8000d2e:	2108      	movs	r1, #8
 8000d30:	430b      	orrs	r3, r1
 8000d32:	7043      	strb	r3, [r0, #1]
 8000d34:	e7e1      	b.n	8000cfa <map_int_pin+0x126>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000d36:	2a01      	cmp	r2, #1
 8000d38:	d015      	beq.n	8000d66 <map_int_pin+0x192>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000d3a:	2a02      	cmp	r2, #2
 8000d3c:	d018      	beq.n	8000d70 <map_int_pin+0x19c>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000d3e:	2a00      	cmp	r2, #0
 8000d40:	d106      	bne.n	8000d50 <map_int_pin+0x17c>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_GEN1);
 8000d42:	7803      	ldrb	r3, [r0, #0]
 8000d44:	2104      	movs	r1, #4
 8000d46:	438b      	bics	r3, r1
 8000d48:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_GEN1);
 8000d4a:	7843      	ldrb	r3, [r0, #1]
 8000d4c:	438b      	bics	r3, r1
 8000d4e:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000d50:	2a03      	cmp	r2, #3
 8000d52:	d000      	beq.n	8000d56 <map_int_pin+0x182>
 8000d54:	e754      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN1, BMA400_ENABLE);
 8000d56:	7803      	ldrb	r3, [r0, #0]
 8000d58:	2204      	movs	r2, #4
 8000d5a:	4313      	orrs	r3, r2
 8000d5c:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN1, BMA400_ENABLE);
 8000d5e:	7843      	ldrb	r3, [r0, #1]
 8000d60:	4313      	orrs	r3, r2
 8000d62:	7043      	strb	r3, [r0, #1]
 8000d64:	e74c      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_GEN1, BMA400_ENABLE);
 8000d66:	7803      	ldrb	r3, [r0, #0]
 8000d68:	2104      	movs	r1, #4
 8000d6a:	430b      	orrs	r3, r1
 8000d6c:	7003      	strb	r3, [r0, #0]
 8000d6e:	e7e4      	b.n	8000d3a <map_int_pin+0x166>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_GEN1, BMA400_ENABLE);
 8000d70:	7843      	ldrb	r3, [r0, #1]
 8000d72:	2104      	movs	r1, #4
 8000d74:	430b      	orrs	r3, r1
 8000d76:	7043      	strb	r3, [r0, #1]
 8000d78:	e7e1      	b.n	8000d3e <map_int_pin+0x16a>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000d7a:	2a01      	cmp	r2, #1
 8000d7c:	d015      	beq.n	8000daa <map_int_pin+0x1d6>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000d7e:	2a02      	cmp	r2, #2
 8000d80:	d018      	beq.n	8000db4 <map_int_pin+0x1e0>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000d82:	2a00      	cmp	r2, #0
 8000d84:	d106      	bne.n	8000d94 <map_int_pin+0x1c0>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_ORIENT_CH);
 8000d86:	7803      	ldrb	r3, [r0, #0]
 8000d88:	2102      	movs	r1, #2
 8000d8a:	438b      	bics	r3, r1
 8000d8c:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_ORIENT_CH);
 8000d8e:	7843      	ldrb	r3, [r0, #1]
 8000d90:	438b      	bics	r3, r1
 8000d92:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000d94:	2a03      	cmp	r2, #3
 8000d96:	d000      	beq.n	8000d9a <map_int_pin+0x1c6>
 8000d98:	e732      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8000d9a:	7803      	ldrb	r3, [r0, #0]
 8000d9c:	2202      	movs	r2, #2
 8000d9e:	4313      	orrs	r3, r2
 8000da0:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8000da2:	7843      	ldrb	r3, [r0, #1]
 8000da4:	4313      	orrs	r3, r2
 8000da6:	7043      	strb	r3, [r0, #1]
 8000da8:	e72a      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8000daa:	7803      	ldrb	r3, [r0, #0]
 8000dac:	2102      	movs	r1, #2
 8000dae:	430b      	orrs	r3, r1
 8000db0:	7003      	strb	r3, [r0, #0]
 8000db2:	e7e4      	b.n	8000d7e <map_int_pin+0x1aa>
                data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_EN_ORIENT_CH, BMA400_ENABLE);
 8000db4:	7843      	ldrb	r3, [r0, #1]
 8000db6:	2102      	movs	r1, #2
 8000db8:	430b      	orrs	r3, r1
 8000dba:	7043      	strb	r3, [r0, #1]
 8000dbc:	e7e1      	b.n	8000d82 <map_int_pin+0x1ae>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000dbe:	2a01      	cmp	r2, #1
 8000dc0:	d015      	beq.n	8000dee <map_int_pin+0x21a>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000dc2:	2a02      	cmp	r2, #2
 8000dc4:	d018      	beq.n	8000df8 <map_int_pin+0x224>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000dc6:	2a00      	cmp	r2, #0
 8000dc8:	d106      	bne.n	8000dd8 <map_int_pin+0x204>
                data_array[0] = BMA400_SET_BIT_VAL_0(data_array[0], BMA400_EN_WAKEUP_INT);
 8000dca:	7803      	ldrb	r3, [r0, #0]
 8000dcc:	2101      	movs	r1, #1
 8000dce:	438b      	bics	r3, r1
 8000dd0:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BIT_VAL_0(data_array[1], BMA400_EN_WAKEUP_INT);
 8000dd2:	7843      	ldrb	r3, [r0, #1]
 8000dd4:	438b      	bics	r3, r1
 8000dd6:	7043      	strb	r3, [r0, #1]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000dd8:	2a03      	cmp	r2, #3
 8000dda:	d000      	beq.n	8000dde <map_int_pin+0x20a>
 8000ddc:	e710      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 8000dde:	7803      	ldrb	r3, [r0, #0]
 8000de0:	2201      	movs	r2, #1
 8000de2:	4313      	orrs	r3, r2
 8000de4:	7003      	strb	r3, [r0, #0]
                data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 8000de6:	7843      	ldrb	r3, [r0, #1]
 8000de8:	4313      	orrs	r3, r2
 8000dea:	7043      	strb	r3, [r0, #1]
 8000dec:	e708      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 8000dee:	7803      	ldrb	r3, [r0, #0]
 8000df0:	2101      	movs	r1, #1
 8000df2:	430b      	orrs	r3, r1
 8000df4:	7003      	strb	r3, [r0, #0]
 8000df6:	e7e4      	b.n	8000dc2 <map_int_pin+0x1ee>
                data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_EN_WAKEUP_INT, BMA400_ENABLE);
 8000df8:	7843      	ldrb	r3, [r0, #1]
 8000dfa:	2101      	movs	r1, #1
 8000dfc:	430b      	orrs	r3, r1
 8000dfe:	7043      	strb	r3, [r0, #1]
 8000e00:	e7e1      	b.n	8000dc6 <map_int_pin+0x1f2>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000e02:	2a01      	cmp	r2, #1
 8000e04:	d017      	beq.n	8000e36 <map_int_pin+0x262>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000e06:	2a02      	cmp	r2, #2
 8000e08:	d01a      	beq.n	8000e40 <map_int_pin+0x26c>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000e0a:	2a00      	cmp	r2, #0
 8000e0c:	d107      	bne.n	8000e1e <map_int_pin+0x24a>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_ACTCH_MAP_INT1);
 8000e0e:	7881      	ldrb	r1, [r0, #2]
 8000e10:	2308      	movs	r3, #8
 8000e12:	000c      	movs	r4, r1
 8000e14:	439c      	bics	r4, r3
 8000e16:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_ACTCH_MAP_INT2);
 8000e18:	2377      	movs	r3, #119	@ 0x77
 8000e1a:	400b      	ands	r3, r1
 8000e1c:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000e1e:	2a03      	cmp	r2, #3
 8000e20:	d000      	beq.n	8000e24 <map_int_pin+0x250>
 8000e22:	e6ed      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT1, BMA400_ENABLE);
 8000e24:	7882      	ldrb	r2, [r0, #2]
 8000e26:	2308      	movs	r3, #8
 8000e28:	4313      	orrs	r3, r2
 8000e2a:	7083      	strb	r3, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT2, BMA400_ENABLE);
 8000e2c:	2378      	movs	r3, #120	@ 0x78
 8000e2e:	425b      	negs	r3, r3
 8000e30:	4313      	orrs	r3, r2
 8000e32:	7083      	strb	r3, [r0, #2]
 8000e34:	e6e4      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT1, BMA400_ENABLE);
 8000e36:	7883      	ldrb	r3, [r0, #2]
 8000e38:	2108      	movs	r1, #8
 8000e3a:	430b      	orrs	r3, r1
 8000e3c:	7083      	strb	r3, [r0, #2]
 8000e3e:	e7e2      	b.n	8000e06 <map_int_pin+0x232>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_ACTCH_MAP_INT2, BMA400_ENABLE);
 8000e40:	7881      	ldrb	r1, [r0, #2]
 8000e42:	2380      	movs	r3, #128	@ 0x80
 8000e44:	425b      	negs	r3, r3
 8000e46:	430b      	orrs	r3, r1
 8000e48:	7083      	strb	r3, [r0, #2]
 8000e4a:	e7de      	b.n	8000e0a <map_int_pin+0x236>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000e4c:	2a01      	cmp	r2, #1
 8000e4e:	d016      	beq.n	8000e7e <map_int_pin+0x2aa>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000e50:	2a02      	cmp	r2, #2
 8000e52:	d019      	beq.n	8000e88 <map_int_pin+0x2b4>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000e54:	2a00      	cmp	r2, #0
 8000e56:	d107      	bne.n	8000e68 <map_int_pin+0x294>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_TAP_MAP_INT1);
 8000e58:	7883      	ldrb	r3, [r0, #2]
 8000e5a:	2104      	movs	r1, #4
 8000e5c:	001c      	movs	r4, r3
 8000e5e:	438c      	bics	r4, r1
 8000e60:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_TAP_MAP_INT2);
 8000e62:	2144      	movs	r1, #68	@ 0x44
 8000e64:	438b      	bics	r3, r1
 8000e66:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000e68:	2a03      	cmp	r2, #3
 8000e6a:	d000      	beq.n	8000e6e <map_int_pin+0x29a>
 8000e6c:	e6c8      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT1, BMA400_ENABLE);
 8000e6e:	7883      	ldrb	r3, [r0, #2]
 8000e70:	2204      	movs	r2, #4
 8000e72:	431a      	orrs	r2, r3
 8000e74:	7082      	strb	r2, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT2, BMA400_ENABLE);
 8000e76:	2244      	movs	r2, #68	@ 0x44
 8000e78:	4313      	orrs	r3, r2
 8000e7a:	7083      	strb	r3, [r0, #2]
 8000e7c:	e6c0      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT1, BMA400_ENABLE);
 8000e7e:	7883      	ldrb	r3, [r0, #2]
 8000e80:	2104      	movs	r1, #4
 8000e82:	430b      	orrs	r3, r1
 8000e84:	7083      	strb	r3, [r0, #2]
 8000e86:	e7e3      	b.n	8000e50 <map_int_pin+0x27c>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_TAP_MAP_INT2, BMA400_ENABLE);
 8000e88:	7883      	ldrb	r3, [r0, #2]
 8000e8a:	2140      	movs	r1, #64	@ 0x40
 8000e8c:	430b      	orrs	r3, r1
 8000e8e:	7083      	strb	r3, [r0, #2]
 8000e90:	e7e0      	b.n	8000e54 <map_int_pin+0x280>
            if (int_map == BMA400_INT_CHANNEL_1)
 8000e92:	2a01      	cmp	r2, #1
 8000e94:	d018      	beq.n	8000ec8 <map_int_pin+0x2f4>
            if (int_map == BMA400_INT_CHANNEL_2)
 8000e96:	2a02      	cmp	r2, #2
 8000e98:	d01b      	beq.n	8000ed2 <map_int_pin+0x2fe>
            if (int_map == BMA400_UNMAP_INT_PIN)
 8000e9a:	2a00      	cmp	r2, #0
 8000e9c:	d107      	bne.n	8000eae <map_int_pin+0x2da>
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_EN_STEP_INT);
 8000e9e:	7883      	ldrb	r3, [r0, #2]
 8000ea0:	2101      	movs	r1, #1
 8000ea2:	001c      	movs	r4, r3
 8000ea4:	438c      	bics	r4, r1
 8000ea6:	7084      	strb	r4, [r0, #2]
                data_array[2] = BMA400_SET_BIT_VAL_0(data_array[2], BMA400_STEP_MAP_INT2);
 8000ea8:	2111      	movs	r1, #17
 8000eaa:	438b      	bics	r3, r1
 8000eac:	7083      	strb	r3, [r0, #2]
            if (int_map == BMA400_MAP_BOTH_INT_PINS)
 8000eae:	2a03      	cmp	r2, #3
 8000eb0:	d000      	beq.n	8000eb4 <map_int_pin+0x2e0>
 8000eb2:	e6a5      	b.n	8000c00 <map_int_pin+0x2c>
                data_array[2] = BMA400_SET_BITS_POS_0(data_array[2], BMA400_EN_STEP_INT, BMA400_ENABLE);
 8000eb4:	7883      	ldrb	r3, [r0, #2]
 8000eb6:	2201      	movs	r2, #1
 8000eb8:	431a      	orrs	r2, r3
 8000eba:	7082      	strb	r2, [r0, #2]
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_STEP_MAP_INT2, BMA400_ENABLE);
 8000ebc:	2211      	movs	r2, #17
 8000ebe:	4313      	orrs	r3, r2
 8000ec0:	7083      	strb	r3, [r0, #2]
}
 8000ec2:	e69d      	b.n	8000c00 <map_int_pin+0x2c>
 8000ec4:	0800473c 	.word	0x0800473c
                data_array[2] = BMA400_SET_BITS_POS_0(data_array[2], BMA400_EN_STEP_INT, BMA400_ENABLE);
 8000ec8:	7883      	ldrb	r3, [r0, #2]
 8000eca:	2101      	movs	r1, #1
 8000ecc:	430b      	orrs	r3, r1
 8000ece:	7083      	strb	r3, [r0, #2]
 8000ed0:	e7e1      	b.n	8000e96 <map_int_pin+0x2c2>
                data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_STEP_MAP_INT2, BMA400_ENABLE);
 8000ed2:	7883      	ldrb	r3, [r0, #2]
 8000ed4:	2110      	movs	r1, #16
 8000ed6:	430b      	orrs	r3, r1
 8000ed8:	7083      	strb	r3, [r0, #2]
 8000eda:	e7de      	b.n	8000e9a <map_int_pin+0x2c6>

08000edc <bma400_set_regs>:
{
 8000edc:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000ede:	46d6      	mov	lr, sl
 8000ee0:	464f      	mov	r7, r9
 8000ee2:	4646      	mov	r6, r8
 8000ee4:	b5c0      	push	{r6, r7, lr}
 8000ee6:	0005      	movs	r5, r0
 8000ee8:	4689      	mov	r9, r1
 8000eea:	4690      	mov	r8, r2
 8000eec:	001e      	movs	r6, r3
    rslt = null_ptr_check(dev);
 8000eee:	0018      	movs	r0, r3
 8000ef0:	f7ff fe56 	bl	8000ba0 <null_ptr_check>
 8000ef4:	1e07      	subs	r7, r0, #0
    if ((rslt == BMA400_OK) && (reg_data != NULL))
 8000ef6:	d12b      	bne.n	8000f50 <bma400_set_regs+0x74>
 8000ef8:	464b      	mov	r3, r9
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d030      	beq.n	8000f60 <bma400_set_regs+0x84>
        if (len == 1)
 8000efe:	4643      	mov	r3, r8
 8000f00:	2b01      	cmp	r3, #1
 8000f02:	d004      	beq.n	8000f0e <bma400_set_regs+0x32>
        if (len > 1)
 8000f04:	4643      	mov	r3, r8
 8000f06:	2b01      	cmp	r3, #1
 8000f08:	d924      	bls.n	8000f54 <bma400_set_regs+0x78>
            for (count = 0; (count < len) && (rslt == BMA400_OK); count++)
 8000f0a:	2400      	movs	r4, #0
 8000f0c:	e00c      	b.n	8000f28 <bma400_set_regs+0x4c>
            dev->intf_rslt = dev->write(reg_addr, reg_data, len, dev->intf_ptr);
 8000f0e:	6934      	ldr	r4, [r6, #16]
 8000f10:	6873      	ldr	r3, [r6, #4]
 8000f12:	4642      	mov	r2, r8
 8000f14:	4649      	mov	r1, r9
 8000f16:	0028      	movs	r0, r5
 8000f18:	47a0      	blx	r4
 8000f1a:	7730      	strb	r0, [r6, #28]
            if (dev->intf_rslt != BMA400_INTF_RET_SUCCESS)
 8000f1c:	2800      	cmp	r0, #0
 8000f1e:	d0f1      	beq.n	8000f04 <bma400_set_regs+0x28>
                rslt = BMA400_E_COM_FAIL;
 8000f20:	3f02      	subs	r7, #2
 8000f22:	e7ef      	b.n	8000f04 <bma400_set_regs+0x28>
            for (count = 0; (count < len) && (rslt == BMA400_OK); count++)
 8000f24:	3401      	adds	r4, #1
 8000f26:	b2e4      	uxtb	r4, r4
 8000f28:	0021      	movs	r1, r4
 8000f2a:	4544      	cmp	r4, r8
 8000f2c:	d212      	bcs.n	8000f54 <bma400_set_regs+0x78>
 8000f2e:	2f00      	cmp	r7, #0
 8000f30:	d110      	bne.n	8000f54 <bma400_set_regs+0x78>
                dev->intf_rslt = dev->write(reg_addr, &reg_data[count], 1, dev->intf_ptr);
 8000f32:	6933      	ldr	r3, [r6, #16]
 8000f34:	469a      	mov	sl, r3
 8000f36:	6873      	ldr	r3, [r6, #4]
 8000f38:	4449      	add	r1, r9
 8000f3a:	2201      	movs	r2, #1
 8000f3c:	0028      	movs	r0, r5
 8000f3e:	47d0      	blx	sl
 8000f40:	7730      	strb	r0, [r6, #28]
                reg_addr++;
 8000f42:	3501      	adds	r5, #1
 8000f44:	b2ed      	uxtb	r5, r5
                if (dev->intf_rslt != BMA400_INTF_RET_SUCCESS)
 8000f46:	2800      	cmp	r0, #0
 8000f48:	d0ec      	beq.n	8000f24 <bma400_set_regs+0x48>
                    rslt = BMA400_E_COM_FAIL;
 8000f4a:	2702      	movs	r7, #2
 8000f4c:	427f      	negs	r7, r7
 8000f4e:	e7e9      	b.n	8000f24 <bma400_set_regs+0x48>
        rslt = BMA400_E_NULL_PTR;
 8000f50:	2701      	movs	r7, #1
 8000f52:	427f      	negs	r7, r7
}
 8000f54:	0038      	movs	r0, r7
 8000f56:	bce0      	pop	{r5, r6, r7}
 8000f58:	46ba      	mov	sl, r7
 8000f5a:	46b1      	mov	r9, r6
 8000f5c:	46a8      	mov	r8, r5
 8000f5e:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BMA400_E_NULL_PTR;
 8000f60:	2701      	movs	r7, #1
 8000f62:	427f      	negs	r7, r7
 8000f64:	e7f6      	b.n	8000f54 <bma400_set_regs+0x78>

08000f66 <set_activity_change_conf>:
{
 8000f66:	b530      	push	{r4, r5, lr}
 8000f68:	b083      	sub	sp, #12
 8000f6a:	000b      	movs	r3, r1
    uint8_t data_array[2] = { 0 };
 8000f6c:	a901      	add	r1, sp, #4
 8000f6e:	2200      	movs	r2, #0
 8000f70:	800a      	strh	r2, [r1, #0]
    data_array[0] = act_ch_set->act_ch_thres;
 8000f72:	7802      	ldrb	r2, [r0, #0]
 8000f74:	700a      	strb	r2, [r1, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACT_CH_AXES_EN, act_ch_set->axes_sel);
 8000f76:	7842      	ldrb	r2, [r0, #1]
 8000f78:	0152      	lsls	r2, r2, #5
 8000f7a:	b2d2      	uxtb	r2, r2
 8000f7c:	704a      	strb	r2, [r1, #1]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACT_CH_DATA_SRC, act_ch_set->data_source);
 8000f7e:	7885      	ldrb	r5, [r0, #2]
 8000f80:	012d      	lsls	r5, r5, #4
 8000f82:	2410      	movs	r4, #16
 8000f84:	402c      	ands	r4, r5
 8000f86:	4322      	orrs	r2, r4
 8000f88:	704a      	strb	r2, [r1, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_ACT_CH_NPTS, act_ch_set->act_ch_ntps);
 8000f8a:	78c4      	ldrb	r4, [r0, #3]
 8000f8c:	200f      	movs	r0, #15
 8000f8e:	4020      	ands	r0, r4
 8000f90:	4302      	orrs	r2, r0
 8000f92:	704a      	strb	r2, [r1, #1]
    rslt = bma400_set_regs(BMA400_REG_ACT_CH_CONFIG_0, data_array, 2, dev);
 8000f94:	2202      	movs	r2, #2
 8000f96:	2055      	movs	r0, #85	@ 0x55
 8000f98:	f7ff ffa0 	bl	8000edc <bma400_set_regs>
}
 8000f9c:	b003      	add	sp, #12
 8000f9e:	bd30      	pop	{r4, r5, pc}

08000fa0 <set_gen1_int>:
{
 8000fa0:	b570      	push	{r4, r5, r6, lr}
 8000fa2:	b084      	sub	sp, #16
 8000fa4:	0005      	movs	r5, r0
 8000fa6:	000e      	movs	r6, r1
    uint8_t data_array[11] = { 0 };
 8000fa8:	ac01      	add	r4, sp, #4
 8000faa:	220b      	movs	r2, #11
 8000fac:	2100      	movs	r1, #0
 8000fae:	0020      	movs	r0, r4
 8000fb0:	f002 ff3c 	bl	8003e2c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, gen_int_set->axes_sel);
 8000fb4:	792a      	ldrb	r2, [r5, #4]
 8000fb6:	0152      	lsls	r2, r2, #5
 8000fb8:	b2d2      	uxtb	r2, r2
 8000fba:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, gen_int_set->data_src);
 8000fbc:	7969      	ldrb	r1, [r5, #5]
 8000fbe:	0109      	lsls	r1, r1, #4
 8000fc0:	2310      	movs	r3, #16
 8000fc2:	400b      	ands	r3, r1
 8000fc4:	431a      	orrs	r2, r3
 8000fc6:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, gen_int_set->ref_update);
 8000fc8:	7a29      	ldrb	r1, [r5, #8]
 8000fca:	0088      	lsls	r0, r1, #2
 8000fcc:	230c      	movs	r3, #12
 8000fce:	4003      	ands	r3, r0
 8000fd0:	431a      	orrs	r2, r3
 8000fd2:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_INT_HYST, gen_int_set->hysteresis);
 8000fd4:	7a68      	ldrb	r0, [r5, #9]
 8000fd6:	2303      	movs	r3, #3
 8000fd8:	4003      	ands	r3, r0
 8000fda:	431a      	orrs	r2, r3
 8000fdc:	7022      	strb	r2, [r4, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_GEN_INT_CRITERION, gen_int_set->criterion_sel);
 8000fde:	79aa      	ldrb	r2, [r5, #6]
 8000fe0:	0052      	lsls	r2, r2, #1
 8000fe2:	2302      	movs	r3, #2
 8000fe4:	4013      	ands	r3, r2
 8000fe6:	7063      	strb	r3, [r4, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_GEN_INT_COMB, gen_int_set->evaluate_axes);
 8000fe8:	79e8      	ldrb	r0, [r5, #7]
 8000fea:	2201      	movs	r2, #1
 8000fec:	4002      	ands	r2, r0
 8000fee:	4313      	orrs	r3, r2
 8000ff0:	7063      	strb	r3, [r4, #1]
    data_array[2] = gen_int_set->gen_int_thres;
 8000ff2:	782b      	ldrb	r3, [r5, #0]
 8000ff4:	70a3      	strb	r3, [r4, #2]
    data_array[3] = BMA400_GET_MSB(gen_int_set->gen_int_dur);
 8000ff6:	886b      	ldrh	r3, [r5, #2]
 8000ff8:	0a1a      	lsrs	r2, r3, #8
 8000ffa:	70e2      	strb	r2, [r4, #3]
    data_array[4] = BMA400_GET_LSB(gen_int_set->gen_int_dur);
 8000ffc:	7123      	strb	r3, [r4, #4]
    if (gen_int_set->ref_update == BMA400_UPDATE_MANUAL)
 8000ffe:	2900      	cmp	r1, #0
 8001000:	d116      	bne.n	8001030 <set_gen1_int+0x90>
        data_array[5] = BMA400_GET_LSB(gen_int_set->int_thres_ref_x);
 8001002:	896b      	ldrh	r3, [r5, #10]
 8001004:	7aaa      	ldrb	r2, [r5, #10]
 8001006:	0021      	movs	r1, r4
 8001008:	7162      	strb	r2, [r4, #5]
        data_array[6] = BMA400_GET_MSB(gen_int_set->int_thres_ref_x);
 800100a:	0a1b      	lsrs	r3, r3, #8
 800100c:	71a3      	strb	r3, [r4, #6]
        data_array[7] = BMA400_GET_LSB(gen_int_set->int_thres_ref_y);
 800100e:	89ab      	ldrh	r3, [r5, #12]
 8001010:	7b2a      	ldrb	r2, [r5, #12]
 8001012:	71e2      	strb	r2, [r4, #7]
        data_array[8] = BMA400_GET_MSB(gen_int_set->int_thres_ref_y);
 8001014:	0a1b      	lsrs	r3, r3, #8
 8001016:	7223      	strb	r3, [r4, #8]
        data_array[9] = BMA400_GET_LSB(gen_int_set->int_thres_ref_z);
 8001018:	89eb      	ldrh	r3, [r5, #14]
 800101a:	7baa      	ldrb	r2, [r5, #14]
 800101c:	7262      	strb	r2, [r4, #9]
        data_array[10] = BMA400_GET_MSB(gen_int_set->int_thres_ref_z);
 800101e:	0a1b      	lsrs	r3, r3, #8
 8001020:	72a3      	strb	r3, [r4, #10]
        rslt = bma400_set_regs(BMA400_REG_GEN1_INT_CONFIG, data_array, 11, dev);
 8001022:	0033      	movs	r3, r6
 8001024:	220b      	movs	r2, #11
 8001026:	203f      	movs	r0, #63	@ 0x3f
 8001028:	f7ff ff58 	bl	8000edc <bma400_set_regs>
}
 800102c:	b004      	add	sp, #16
 800102e:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_GEN1_INT_CONFIG, data_array, 5, dev);
 8001030:	0033      	movs	r3, r6
 8001032:	2205      	movs	r2, #5
 8001034:	a901      	add	r1, sp, #4
 8001036:	203f      	movs	r0, #63	@ 0x3f
 8001038:	f7ff ff50 	bl	8000edc <bma400_set_regs>
 800103c:	e7f6      	b.n	800102c <set_gen1_int+0x8c>

0800103e <set_gen2_int>:
{
 800103e:	b570      	push	{r4, r5, r6, lr}
 8001040:	b084      	sub	sp, #16
 8001042:	0005      	movs	r5, r0
 8001044:	000e      	movs	r6, r1
    uint8_t data_array[11] = { 0 };
 8001046:	ac01      	add	r4, sp, #4
 8001048:	220b      	movs	r2, #11
 800104a:	2100      	movs	r1, #0
 800104c:	0020      	movs	r0, r4
 800104e:	f002 feed 	bl	8003e2c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, gen_int_set->axes_sel);
 8001052:	792a      	ldrb	r2, [r5, #4]
 8001054:	0152      	lsls	r2, r2, #5
 8001056:	b2d2      	uxtb	r2, r2
 8001058:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, gen_int_set->data_src);
 800105a:	7969      	ldrb	r1, [r5, #5]
 800105c:	0109      	lsls	r1, r1, #4
 800105e:	2310      	movs	r3, #16
 8001060:	400b      	ands	r3, r1
 8001062:	431a      	orrs	r2, r3
 8001064:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, gen_int_set->ref_update);
 8001066:	7a29      	ldrb	r1, [r5, #8]
 8001068:	0088      	lsls	r0, r1, #2
 800106a:	230c      	movs	r3, #12
 800106c:	4003      	ands	r3, r0
 800106e:	431a      	orrs	r2, r3
 8001070:	7022      	strb	r2, [r4, #0]
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_INT_HYST, gen_int_set->hysteresis);
 8001072:	7a68      	ldrb	r0, [r5, #9]
 8001074:	2303      	movs	r3, #3
 8001076:	4003      	ands	r3, r0
 8001078:	431a      	orrs	r2, r3
 800107a:	7022      	strb	r2, [r4, #0]
    data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_GEN_INT_CRITERION, gen_int_set->criterion_sel);
 800107c:	79aa      	ldrb	r2, [r5, #6]
 800107e:	0052      	lsls	r2, r2, #1
 8001080:	2302      	movs	r3, #2
 8001082:	4013      	ands	r3, r2
 8001084:	7063      	strb	r3, [r4, #1]
    data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_GEN_INT_COMB, gen_int_set->evaluate_axes);
 8001086:	79e8      	ldrb	r0, [r5, #7]
 8001088:	2201      	movs	r2, #1
 800108a:	4002      	ands	r2, r0
 800108c:	4313      	orrs	r3, r2
 800108e:	7063      	strb	r3, [r4, #1]
    data_array[2] = gen_int_set->gen_int_thres;
 8001090:	782b      	ldrb	r3, [r5, #0]
 8001092:	70a3      	strb	r3, [r4, #2]
    data_array[3] = BMA400_GET_MSB(gen_int_set->gen_int_dur);
 8001094:	886b      	ldrh	r3, [r5, #2]
 8001096:	0a1a      	lsrs	r2, r3, #8
 8001098:	70e2      	strb	r2, [r4, #3]
    data_array[4] = BMA400_GET_LSB(gen_int_set->gen_int_dur);
 800109a:	7123      	strb	r3, [r4, #4]
    if (gen_int_set->ref_update == BMA400_UPDATE_MANUAL)
 800109c:	2900      	cmp	r1, #0
 800109e:	d116      	bne.n	80010ce <set_gen2_int+0x90>
        data_array[5] = BMA400_GET_LSB(gen_int_set->int_thres_ref_x);
 80010a0:	896b      	ldrh	r3, [r5, #10]
 80010a2:	7aaa      	ldrb	r2, [r5, #10]
 80010a4:	0021      	movs	r1, r4
 80010a6:	7162      	strb	r2, [r4, #5]
        data_array[6] = BMA400_GET_MSB(gen_int_set->int_thres_ref_x);
 80010a8:	0a1b      	lsrs	r3, r3, #8
 80010aa:	71a3      	strb	r3, [r4, #6]
        data_array[7] = BMA400_GET_LSB(gen_int_set->int_thres_ref_y);
 80010ac:	89ab      	ldrh	r3, [r5, #12]
 80010ae:	7b2a      	ldrb	r2, [r5, #12]
 80010b0:	71e2      	strb	r2, [r4, #7]
        data_array[8] = BMA400_GET_MSB(gen_int_set->int_thres_ref_y);
 80010b2:	0a1b      	lsrs	r3, r3, #8
 80010b4:	7223      	strb	r3, [r4, #8]
        data_array[9] = BMA400_GET_LSB(gen_int_set->int_thres_ref_z);
 80010b6:	89eb      	ldrh	r3, [r5, #14]
 80010b8:	7baa      	ldrb	r2, [r5, #14]
 80010ba:	7262      	strb	r2, [r4, #9]
        data_array[10] = BMA400_GET_MSB(gen_int_set->int_thres_ref_z);
 80010bc:	0a1b      	lsrs	r3, r3, #8
 80010be:	72a3      	strb	r3, [r4, #10]
        rslt = bma400_set_regs(BMA400_REG_GEN2_INT_CONFIG, data_array, 11, dev);
 80010c0:	0033      	movs	r3, r6
 80010c2:	220b      	movs	r2, #11
 80010c4:	204a      	movs	r0, #74	@ 0x4a
 80010c6:	f7ff ff09 	bl	8000edc <bma400_set_regs>
}
 80010ca:	b004      	add	sp, #16
 80010cc:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_GEN2_INT_CONFIG, data_array, 5, dev);
 80010ce:	0033      	movs	r3, r6
 80010d0:	2205      	movs	r2, #5
 80010d2:	a901      	add	r1, sp, #4
 80010d4:	204a      	movs	r0, #74	@ 0x4a
 80010d6:	f7ff ff01 	bl	8000edc <bma400_set_regs>
 80010da:	e7f6      	b.n	80010ca <set_gen2_int+0x8c>

080010dc <set_orient_int>:
{
 80010dc:	b570      	push	{r4, r5, r6, lr}
 80010de:	b084      	sub	sp, #16
 80010e0:	0004      	movs	r4, r0
 80010e2:	000e      	movs	r6, r1
    uint8_t data_array[10] = { 0 };
 80010e4:	ad01      	add	r5, sp, #4
 80010e6:	220a      	movs	r2, #10
 80010e8:	2100      	movs	r1, #0
 80010ea:	0028      	movs	r0, r5
 80010ec:	f002 fe9e 	bl	8003e2c <memset>
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_AXES_EN, orient_conf->axes_sel);
 80010f0:	7822      	ldrb	r2, [r4, #0]
 80010f2:	0152      	lsls	r2, r2, #5
 80010f4:	b2d2      	uxtb	r2, r2
 80010f6:	702a      	strb	r2, [r5, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_DATA_SRC, orient_conf->data_src);
 80010f8:	7861      	ldrb	r1, [r4, #1]
 80010fa:	0109      	lsls	r1, r1, #4
 80010fc:	2310      	movs	r3, #16
 80010fe:	400b      	ands	r3, r1
 8001100:	431a      	orrs	r2, r3
 8001102:	702a      	strb	r2, [r5, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_INT_REFU, orient_conf->ref_update);
 8001104:	78a1      	ldrb	r1, [r4, #2]
 8001106:	0088      	lsls	r0, r1, #2
 8001108:	230c      	movs	r3, #12
 800110a:	4003      	ands	r3, r0
 800110c:	431a      	orrs	r2, r3
 800110e:	702a      	strb	r2, [r5, #0]
    data_array[1] = orient_conf->orient_thres;
 8001110:	78e3      	ldrb	r3, [r4, #3]
 8001112:	706b      	strb	r3, [r5, #1]
    data_array[2] = orient_conf->stability_thres;
 8001114:	7923      	ldrb	r3, [r4, #4]
 8001116:	70ab      	strb	r3, [r5, #2]
    data_array[3] = orient_conf->orient_int_dur;
 8001118:	7963      	ldrb	r3, [r4, #5]
 800111a:	70eb      	strb	r3, [r5, #3]
    if (orient_conf->ref_update == BMA400_UPDATE_MANUAL)
 800111c:	2900      	cmp	r1, #0
 800111e:	d116      	bne.n	800114e <set_orient_int+0x72>
        data_array[4] = BMA400_GET_LSB(orient_conf->orient_ref_x);
 8001120:	88e3      	ldrh	r3, [r4, #6]
 8001122:	79a2      	ldrb	r2, [r4, #6]
 8001124:	0029      	movs	r1, r5
 8001126:	712a      	strb	r2, [r5, #4]
        data_array[5] = BMA400_GET_MSB(orient_conf->orient_ref_x);
 8001128:	0a1b      	lsrs	r3, r3, #8
 800112a:	716b      	strb	r3, [r5, #5]
        data_array[6] = BMA400_GET_LSB(orient_conf->orient_ref_y);
 800112c:	8923      	ldrh	r3, [r4, #8]
 800112e:	7a22      	ldrb	r2, [r4, #8]
 8001130:	71aa      	strb	r2, [r5, #6]
        data_array[7] = BMA400_GET_MSB(orient_conf->orient_ref_y);
 8001132:	0a1b      	lsrs	r3, r3, #8
 8001134:	71eb      	strb	r3, [r5, #7]
        data_array[8] = BMA400_GET_LSB(orient_conf->orient_ref_z);
 8001136:	8963      	ldrh	r3, [r4, #10]
 8001138:	7aa2      	ldrb	r2, [r4, #10]
 800113a:	722a      	strb	r2, [r5, #8]
        data_array[9] = BMA400_GET_MSB(orient_conf->orient_ref_z);
 800113c:	0a1b      	lsrs	r3, r3, #8
 800113e:	726b      	strb	r3, [r5, #9]
        rslt = bma400_set_regs(BMA400_REG_ORIENTCH_INT_CONFIG, data_array, 10, dev);
 8001140:	0033      	movs	r3, r6
 8001142:	220a      	movs	r2, #10
 8001144:	2035      	movs	r0, #53	@ 0x35
 8001146:	f7ff fec9 	bl	8000edc <bma400_set_regs>
}
 800114a:	b004      	add	sp, #16
 800114c:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_set_regs(BMA400_REG_ORIENTCH_INT_CONFIG, data_array, 4, dev);
 800114e:	0033      	movs	r3, r6
 8001150:	2204      	movs	r2, #4
 8001152:	a901      	add	r1, sp, #4
 8001154:	2035      	movs	r0, #53	@ 0x35
 8001156:	f7ff fec1 	bl	8000edc <bma400_set_regs>
 800115a:	e7f6      	b.n	800114a <set_orient_int+0x6e>

0800115c <set_autowakeup_interrupt>:
{
 800115c:	b530      	push	{r4, r5, lr}
 800115e:	b083      	sub	sp, #12
 8001160:	0004      	movs	r4, r0
 8001162:	000d      	movs	r5, r1
    uint8_t data_array[5] = { 0 };
 8001164:	2205      	movs	r2, #5
 8001166:	2100      	movs	r1, #0
 8001168:	4668      	mov	r0, sp
 800116a:	f002 fe5f 	bl	8003e2c <memset>
    data_array[0] = BMA400_SET_BITS_POS_0(data_array[0], BMA400_WKUP_REF_UPDATE, wakeup_conf->wakeup_ref_update);
 800116e:	7823      	ldrb	r3, [r4, #0]
 8001170:	2203      	movs	r2, #3
 8001172:	401a      	ands	r2, r3
 8001174:	466b      	mov	r3, sp
 8001176:	701a      	strb	r2, [r3, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_SAMPLE_COUNT, wakeup_conf->sample_count);
 8001178:	7861      	ldrb	r1, [r4, #1]
 800117a:	0089      	lsls	r1, r1, #2
 800117c:	231c      	movs	r3, #28
 800117e:	400b      	ands	r3, r1
 8001180:	431a      	orrs	r2, r3
 8001182:	466b      	mov	r3, sp
 8001184:	701a      	strb	r2, [r3, #0]
    data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_WAKEUP_EN_AXES, wakeup_conf->wakeup_axes_en);
 8001186:	78a3      	ldrb	r3, [r4, #2]
 8001188:	015b      	lsls	r3, r3, #5
 800118a:	431a      	orrs	r2, r3
 800118c:	466b      	mov	r3, sp
 800118e:	701a      	strb	r2, [r3, #0]
    data_array[1] = wakeup_conf->int_wkup_threshold;
 8001190:	78e3      	ldrb	r3, [r4, #3]
 8001192:	466a      	mov	r2, sp
 8001194:	7053      	strb	r3, [r2, #1]
    data_array[2] = wakeup_conf->int_wkup_ref_x;
 8001196:	7923      	ldrb	r3, [r4, #4]
 8001198:	7093      	strb	r3, [r2, #2]
    data_array[3] = wakeup_conf->int_wkup_ref_y;
 800119a:	7963      	ldrb	r3, [r4, #5]
 800119c:	70d3      	strb	r3, [r2, #3]
    data_array[4] = wakeup_conf->int_wkup_ref_z;
 800119e:	79a3      	ldrb	r3, [r4, #6]
 80011a0:	7113      	strb	r3, [r2, #4]
    rslt = bma400_set_regs(BMA400_REG_WAKEUP_INT_CONF_0, data_array, 5, dev);
 80011a2:	002b      	movs	r3, r5
 80011a4:	2205      	movs	r2, #5
 80011a6:	4669      	mov	r1, sp
 80011a8:	202f      	movs	r0, #47	@ 0x2f
 80011aa:	f7ff fe97 	bl	8000edc <bma400_set_regs>
}
 80011ae:	b003      	add	sp, #12
 80011b0:	bd30      	pop	{r4, r5, pc}

080011b2 <bma400_get_regs>:
{
 80011b2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80011b4:	46ce      	mov	lr, r9
 80011b6:	4647      	mov	r7, r8
 80011b8:	b580      	push	{r7, lr}
 80011ba:	b0a1      	sub	sp, #132	@ 0x84
 80011bc:	0004      	movs	r4, r0
 80011be:	4688      	mov	r8, r1
 80011c0:	0017      	movs	r7, r2
 80011c2:	001e      	movs	r6, r3
    rslt = null_ptr_check(dev);
 80011c4:	0018      	movs	r0, r3
 80011c6:	f7ff fceb 	bl	8000ba0 <null_ptr_check>
 80011ca:	4681      	mov	r9, r0
    if ((rslt == BMA400_OK) && (reg_data != NULL))
 80011cc:	2800      	cmp	r0, #0
 80011ce:	d129      	bne.n	8001224 <bma400_get_regs+0x72>
 80011d0:	4643      	mov	r3, r8
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	d02a      	beq.n	800122c <bma400_get_regs+0x7a>
        if (dev->intf != BMA400_I2C_INTF)
 80011d6:	7873      	ldrb	r3, [r6, #1]
 80011d8:	2b01      	cmp	r3, #1
 80011da:	d003      	beq.n	80011e4 <bma400_get_regs+0x32>
            reg_addr = reg_addr | BMA400_SPI_RD_MASK;
 80011dc:	2380      	movs	r3, #128	@ 0x80
 80011de:	425b      	negs	r3, r3
 80011e0:	431c      	orrs	r4, r3
 80011e2:	b2e4      	uxtb	r4, r4
        dev->intf_rslt = dev->read(reg_addr, temp_buff, (len + dev->dummy_byte), dev->intf_ptr);
 80011e4:	68f5      	ldr	r5, [r6, #12]
 80011e6:	7a32      	ldrb	r2, [r6, #8]
 80011e8:	6873      	ldr	r3, [r6, #4]
 80011ea:	19d2      	adds	r2, r2, r7
 80011ec:	4669      	mov	r1, sp
 80011ee:	0020      	movs	r0, r4
 80011f0:	47a8      	blx	r5
 80011f2:	7730      	strb	r0, [r6, #28]
        if (dev->intf_rslt == BMA400_INTF_RET_SUCCESS)
 80011f4:	2800      	cmp	r0, #0
 80011f6:	d101      	bne.n	80011fc <bma400_get_regs+0x4a>
            for (index = 0; index < len; index++)
 80011f8:	2400      	movs	r4, #0
 80011fa:	e00b      	b.n	8001214 <bma400_get_regs+0x62>
            rslt = BMA400_E_COM_FAIL;
 80011fc:	2302      	movs	r3, #2
 80011fe:	425b      	negs	r3, r3
 8001200:	4699      	mov	r9, r3
 8001202:	e009      	b.n	8001218 <bma400_get_regs+0x66>
                reg_data[index] = temp_buff[index + dev->dummy_byte];
 8001204:	7a35      	ldrb	r5, [r6, #8]
 8001206:	1965      	adds	r5, r4, r5
 8001208:	466b      	mov	r3, sp
 800120a:	5d5b      	ldrb	r3, [r3, r5]
 800120c:	4642      	mov	r2, r8
 800120e:	5513      	strb	r3, [r2, r4]
            for (index = 0; index < len; index++)
 8001210:	3401      	adds	r4, #1
 8001212:	b2a4      	uxth	r4, r4
 8001214:	42bc      	cmp	r4, r7
 8001216:	d3f5      	bcc.n	8001204 <bma400_get_regs+0x52>
}
 8001218:	4648      	mov	r0, r9
 800121a:	b021      	add	sp, #132	@ 0x84
 800121c:	bcc0      	pop	{r6, r7}
 800121e:	46b9      	mov	r9, r7
 8001220:	46b0      	mov	r8, r6
 8001222:	bdf0      	pop	{r4, r5, r6, r7, pc}
        rslt = BMA400_E_NULL_PTR;
 8001224:	2301      	movs	r3, #1
 8001226:	425b      	negs	r3, r3
 8001228:	4699      	mov	r9, r3
 800122a:	e7f5      	b.n	8001218 <bma400_get_regs+0x66>
 800122c:	2301      	movs	r3, #1
 800122e:	425b      	negs	r3, r3
 8001230:	4699      	mov	r9, r3
 8001232:	e7f1      	b.n	8001218 <bma400_get_regs+0x66>

08001234 <bma400_init>:
{
 8001234:	b530      	push	{r4, r5, lr}
 8001236:	b083      	sub	sp, #12
 8001238:	0005      	movs	r5, r0
    uint8_t chip_id = 0;
 800123a:	466b      	mov	r3, sp
 800123c:	2200      	movs	r2, #0
 800123e:	71da      	strb	r2, [r3, #7]
    rslt = null_ptr_check(dev);
 8001240:	f7ff fcae 	bl	8000ba0 <null_ptr_check>
 8001244:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 8001246:	d10a      	bne.n	800125e <bma400_init+0x2a>
        dev->delay_us(5000, dev->intf_ptr);
 8001248:	696b      	ldr	r3, [r5, #20]
 800124a:	6869      	ldr	r1, [r5, #4]
 800124c:	4814      	ldr	r0, [pc, #80]	@ (80012a0 <bma400_init+0x6c>)
 800124e:	4798      	blx	r3
        if (dev->intf == BMA400_SPI_INTF)
 8001250:	786b      	ldrb	r3, [r5, #1]
 8001252:	2b00      	cmp	r3, #0
 8001254:	d006      	beq.n	8001264 <bma400_init+0x30>
            dev->dummy_byte = 0;
 8001256:	2300      	movs	r3, #0
 8001258:	722b      	strb	r3, [r5, #8]
        if (rslt == BMA400_OK)
 800125a:	2c00      	cmp	r4, #0
 800125c:	d00d      	beq.n	800127a <bma400_init+0x46>
}
 800125e:	0020      	movs	r0, r4
 8001260:	b003      	add	sp, #12
 8001262:	bd30      	pop	{r4, r5, pc}
            dev->dummy_byte = 1;
 8001264:	3301      	adds	r3, #1
 8001266:	722b      	strb	r3, [r5, #8]
            rslt = bma400_get_regs(BMA400_REG_CHIP_ID, &chip_id, 1, dev);
 8001268:	002b      	movs	r3, r5
 800126a:	2201      	movs	r2, #1
 800126c:	4669      	mov	r1, sp
 800126e:	3107      	adds	r1, #7
 8001270:	2000      	movs	r0, #0
 8001272:	f7ff ff9e 	bl	80011b2 <bma400_get_regs>
 8001276:	0004      	movs	r4, r0
 8001278:	e7ef      	b.n	800125a <bma400_init+0x26>
            rslt = bma400_get_regs(BMA400_REG_CHIP_ID, &chip_id, 1, dev);
 800127a:	002b      	movs	r3, r5
 800127c:	2201      	movs	r2, #1
 800127e:	4669      	mov	r1, sp
 8001280:	3107      	adds	r1, #7
 8001282:	2000      	movs	r0, #0
 8001284:	f7ff ff95 	bl	80011b2 <bma400_get_regs>
 8001288:	1e04      	subs	r4, r0, #0
            if (rslt == BMA400_OK)
 800128a:	d1e8      	bne.n	800125e <bma400_init+0x2a>
                if (chip_id == BMA400_CHIP_ID)
 800128c:	466b      	mov	r3, sp
 800128e:	3307      	adds	r3, #7
 8001290:	781b      	ldrb	r3, [r3, #0]
 8001292:	2b90      	cmp	r3, #144	@ 0x90
 8001294:	d101      	bne.n	800129a <bma400_init+0x66>
                    dev->chip_id = chip_id;
 8001296:	702b      	strb	r3, [r5, #0]
 8001298:	e7e1      	b.n	800125e <bma400_init+0x2a>
                    rslt = BMA400_E_DEV_NOT_FOUND;
 800129a:	2403      	movs	r4, #3
 800129c:	4264      	negs	r4, r4
 800129e:	e7de      	b.n	800125e <bma400_init+0x2a>
 80012a0:	00001388 	.word	0x00001388

080012a4 <get_accel_data>:
{
 80012a4:	b570      	push	{r4, r5, r6, lr}
 80012a6:	b084      	sub	sp, #16
 80012a8:	0005      	movs	r5, r0
 80012aa:	000c      	movs	r4, r1
 80012ac:	0016      	movs	r6, r2
    uint8_t data_array[9] = { 0 };
 80012ae:	2209      	movs	r2, #9
 80012b0:	2100      	movs	r1, #0
 80012b2:	a801      	add	r0, sp, #4
 80012b4:	f002 fdba 	bl	8003e2c <memset>
    if (data_sel == BMA400_DATA_ONLY)
 80012b8:	2d00      	cmp	r5, #0
 80012ba:	d03f      	beq.n	800133c <get_accel_data+0x98>
    else if (data_sel == BMA400_DATA_SENSOR_TIME)
 80012bc:	2d01      	cmp	r5, #1
 80012be:	d150      	bne.n	8001362 <get_accel_data+0xbe>
        rslt = bma400_get_regs(BMA400_REG_ACCEL_DATA, data_array, 9, dev);
 80012c0:	0033      	movs	r3, r6
 80012c2:	2209      	movs	r2, #9
 80012c4:	a901      	add	r1, sp, #4
 80012c6:	2004      	movs	r0, #4
 80012c8:	f7ff ff73 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 80012cc:	2800      	cmp	r0, #0
 80012ce:	d133      	bne.n	8001338 <get_accel_data+0x94>
        lsb = data_array[0];
 80012d0:	aa01      	add	r2, sp, #4
 80012d2:	7813      	ldrb	r3, [r2, #0]
        msb = data_array[1];
 80012d4:	7852      	ldrb	r2, [r2, #1]
        accel->x = (int16_t)(((uint16_t)msb * 256) + lsb);
 80012d6:	0212      	lsls	r2, r2, #8
 80012d8:	189b      	adds	r3, r3, r2
 80012da:	b29a      	uxth	r2, r3
 80012dc:	b21b      	sxth	r3, r3
 80012de:	8023      	strh	r3, [r4, #0]
        if (accel->x > 2047)
 80012e0:	2180      	movs	r1, #128	@ 0x80
 80012e2:	0109      	lsls	r1, r1, #4
 80012e4:	428b      	cmp	r3, r1
 80012e6:	db03      	blt.n	80012f0 <get_accel_data+0x4c>
            accel->x = accel->x - 4096;
 80012e8:	4b1f      	ldr	r3, [pc, #124]	@ (8001368 <get_accel_data+0xc4>)
 80012ea:	469c      	mov	ip, r3
 80012ec:	4462      	add	r2, ip
 80012ee:	8022      	strh	r2, [r4, #0]
        lsb = data_array[2];
 80012f0:	ab01      	add	r3, sp, #4
 80012f2:	789a      	ldrb	r2, [r3, #2]
        msb = data_array[3];
 80012f4:	78db      	ldrb	r3, [r3, #3]
        accel->y = (int16_t)(((uint16_t)msb * 256) | lsb);
 80012f6:	021b      	lsls	r3, r3, #8
 80012f8:	4313      	orrs	r3, r2
 80012fa:	b21b      	sxth	r3, r3
 80012fc:	8063      	strh	r3, [r4, #2]
        if (accel->y > 2047)
 80012fe:	2280      	movs	r2, #128	@ 0x80
 8001300:	0112      	lsls	r2, r2, #4
 8001302:	4293      	cmp	r3, r2
 8001304:	db04      	blt.n	8001310 <get_accel_data+0x6c>
            accel->y = accel->y - 4096;
 8001306:	b29b      	uxth	r3, r3
 8001308:	4a17      	ldr	r2, [pc, #92]	@ (8001368 <get_accel_data+0xc4>)
 800130a:	4694      	mov	ip, r2
 800130c:	4463      	add	r3, ip
 800130e:	8063      	strh	r3, [r4, #2]
        lsb = data_array[4];
 8001310:	ab01      	add	r3, sp, #4
 8001312:	791a      	ldrb	r2, [r3, #4]
        msb = data_array[5];
 8001314:	795b      	ldrb	r3, [r3, #5]
        accel->z = (int16_t)(((uint16_t)msb * 256) | lsb);
 8001316:	021b      	lsls	r3, r3, #8
 8001318:	4313      	orrs	r3, r2
 800131a:	b21b      	sxth	r3, r3
 800131c:	80a3      	strh	r3, [r4, #4]
        if (accel->z > 2047)
 800131e:	2280      	movs	r2, #128	@ 0x80
 8001320:	0112      	lsls	r2, r2, #4
 8001322:	4293      	cmp	r3, r2
 8001324:	db04      	blt.n	8001330 <get_accel_data+0x8c>
            accel->z = accel->z - 4096;
 8001326:	b29b      	uxth	r3, r3
 8001328:	4a0f      	ldr	r2, [pc, #60]	@ (8001368 <get_accel_data+0xc4>)
 800132a:	4694      	mov	ip, r2
 800132c:	4463      	add	r3, ip
 800132e:	80a3      	strh	r3, [r4, #4]
        if (data_sel == BMA400_DATA_ONLY)
 8001330:	2d00      	cmp	r5, #0
 8001332:	d10a      	bne.n	800134a <get_accel_data+0xa6>
            accel->sensortime = 0;
 8001334:	2300      	movs	r3, #0
 8001336:	60a3      	str	r3, [r4, #8]
}
 8001338:	b004      	add	sp, #16
 800133a:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_get_regs(BMA400_REG_ACCEL_DATA, data_array, 6, dev);
 800133c:	0033      	movs	r3, r6
 800133e:	2206      	movs	r2, #6
 8001340:	a901      	add	r1, sp, #4
 8001342:	2004      	movs	r0, #4
 8001344:	f7ff ff35 	bl	80011b2 <bma400_get_regs>
 8001348:	e7c0      	b.n	80012cc <get_accel_data+0x28>
        if (data_sel == BMA400_DATA_SENSOR_TIME)
 800134a:	2d01      	cmp	r5, #1
 800134c:	d1f4      	bne.n	8001338 <get_accel_data+0x94>
            time_0 = data_array[6];
 800134e:	a901      	add	r1, sp, #4
 8001350:	798a      	ldrb	r2, [r1, #6]
            time_1 = ((uint16_t)data_array[7] << 8);
 8001352:	79cb      	ldrb	r3, [r1, #7]
 8001354:	021b      	lsls	r3, r3, #8
            time_2 = ((uint32_t)data_array[8] << 16);
 8001356:	7a09      	ldrb	r1, [r1, #8]
 8001358:	0409      	lsls	r1, r1, #16
            accel->sensortime = (uint32_t)(time_2 + time_1 + time_0);
 800135a:	185b      	adds	r3, r3, r1
 800135c:	18d3      	adds	r3, r2, r3
 800135e:	60a3      	str	r3, [r4, #8]
 8001360:	e7ea      	b.n	8001338 <get_accel_data+0x94>
        rslt = BMA400_E_INVALID_CONFIG;
 8001362:	2004      	movs	r0, #4
 8001364:	4240      	negs	r0, r0
 8001366:	e7e7      	b.n	8001338 <get_accel_data+0x94>
 8001368:	fffff000 	.word	0xfffff000

0800136c <set_accel_conf>:
{
 800136c:	b530      	push	{r4, r5, lr}
 800136e:	b083      	sub	sp, #12
 8001370:	0004      	movs	r4, r0
 8001372:	000d      	movs	r5, r1
    uint8_t data_array[3] = { 0, 0, 0xE0 };
 8001374:	4b22      	ldr	r3, [pc, #136]	@ (8001400 <set_accel_conf+0x94>)
 8001376:	881a      	ldrh	r2, [r3, #0]
 8001378:	4669      	mov	r1, sp
 800137a:	808a      	strh	r2, [r1, #4]
 800137c:	789b      	ldrb	r3, [r3, #2]
 800137e:	718b      	strb	r3, [r1, #6]
    rslt = bma400_get_regs(BMA400_REG_ACCEL_CONFIG_0, data_array, 3, dev);
 8001380:	002b      	movs	r3, r5
 8001382:	2203      	movs	r2, #3
 8001384:	a901      	add	r1, sp, #4
 8001386:	2019      	movs	r0, #25
 8001388:	f7ff ff13 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 800138c:	2800      	cmp	r0, #0
 800138e:	d001      	beq.n	8001394 <set_accel_conf+0x28>
}
 8001390:	b003      	add	sp, #12
 8001392:	bd30      	pop	{r4, r5, pc}
        data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_FILT_1_BW, accel_conf->filt1_bw);
 8001394:	a901      	add	r1, sp, #4
 8001396:	7808      	ldrb	r0, [r1, #0]
 8001398:	7962      	ldrb	r2, [r4, #5]
 800139a:	237f      	movs	r3, #127	@ 0x7f
 800139c:	4003      	ands	r3, r0
 800139e:	01d2      	lsls	r2, r2, #7
 80013a0:	4313      	orrs	r3, r2
 80013a2:	b2db      	uxtb	r3, r3
 80013a4:	700b      	strb	r3, [r1, #0]
        data_array[0] = BMA400_SET_BITS(data_array[0], BMA400_OSR_LP, accel_conf->osr_lp);
 80013a6:	7920      	ldrb	r0, [r4, #4]
 80013a8:	0140      	lsls	r0, r0, #5
 80013aa:	2260      	movs	r2, #96	@ 0x60
 80013ac:	4002      	ands	r2, r0
 80013ae:	2060      	movs	r0, #96	@ 0x60
 80013b0:	4383      	bics	r3, r0
 80013b2:	4313      	orrs	r3, r2
 80013b4:	700b      	strb	r3, [r1, #0]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_ACCEL_RANGE, accel_conf->range);
 80013b6:	7848      	ldrb	r0, [r1, #1]
 80013b8:	7863      	ldrb	r3, [r4, #1]
 80013ba:	223f      	movs	r2, #63	@ 0x3f
 80013bc:	4002      	ands	r2, r0
 80013be:	019b      	lsls	r3, r3, #6
 80013c0:	431a      	orrs	r2, r3
 80013c2:	b2d2      	uxtb	r2, r2
 80013c4:	704a      	strb	r2, [r1, #1]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_OSR, accel_conf->osr);
 80013c6:	78e0      	ldrb	r0, [r4, #3]
 80013c8:	0100      	lsls	r0, r0, #4
 80013ca:	2330      	movs	r3, #48	@ 0x30
 80013cc:	4003      	ands	r3, r0
 80013ce:	2030      	movs	r0, #48	@ 0x30
 80013d0:	4382      	bics	r2, r0
 80013d2:	431a      	orrs	r2, r3
 80013d4:	704a      	strb	r2, [r1, #1]
        data_array[1] = BMA400_SET_BITS_POS_0(data_array[1], BMA400_ACCEL_ODR, accel_conf->odr);
 80013d6:	7820      	ldrb	r0, [r4, #0]
 80013d8:	230f      	movs	r3, #15
 80013da:	439a      	bics	r2, r3
 80013dc:	4003      	ands	r3, r0
 80013de:	431a      	orrs	r2, r3
 80013e0:	704a      	strb	r2, [r1, #1]
        data_array[2] = BMA400_SET_BITS(data_array[2], BMA400_DATA_FILTER, accel_conf->data_src);
 80013e2:	788b      	ldrb	r3, [r1, #2]
 80013e4:	78a0      	ldrb	r0, [r4, #2]
 80013e6:	0080      	lsls	r0, r0, #2
 80013e8:	220c      	movs	r2, #12
 80013ea:	4002      	ands	r2, r0
 80013ec:	200c      	movs	r0, #12
 80013ee:	4383      	bics	r3, r0
 80013f0:	4313      	orrs	r3, r2
 80013f2:	708b      	strb	r3, [r1, #2]
        rslt = bma400_set_regs(BMA400_REG_ACCEL_CONFIG_0, data_array, 3, dev);
 80013f4:	002b      	movs	r3, r5
 80013f6:	2203      	movs	r2, #3
 80013f8:	300d      	adds	r0, #13
 80013fa:	f7ff fd6f 	bl	8000edc <bma400_set_regs>
 80013fe:	e7c7      	b.n	8001390 <set_accel_conf+0x24>
 8001400:	08004738 	.word	0x08004738

08001404 <set_tap_conf>:
{
 8001404:	b530      	push	{r4, r5, lr}
 8001406:	b083      	sub	sp, #12
 8001408:	0005      	movs	r5, r0
 800140a:	000c      	movs	r4, r1
    uint8_t reg_data[2] = { 0, 0 };
 800140c:	a901      	add	r1, sp, #4
 800140e:	2300      	movs	r3, #0
 8001410:	800b      	strh	r3, [r1, #0]
    rslt = bma400_get_regs(BMA400_REG_TAP_CONFIG, reg_data, 2, dev);
 8001412:	0023      	movs	r3, r4
 8001414:	2202      	movs	r2, #2
 8001416:	2057      	movs	r0, #87	@ 0x57
 8001418:	f7ff fecb 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 800141c:	2800      	cmp	r0, #0
 800141e:	d001      	beq.n	8001424 <set_tap_conf+0x20>
}
 8001420:	b003      	add	sp, #12
 8001422:	bd30      	pop	{r4, r5, pc}
        reg_data[0] = BMA400_SET_BITS(reg_data[0], BMA400_TAP_AXES_EN, tap_set->axes_sel);
 8001424:	a901      	add	r1, sp, #4
 8001426:	780b      	ldrb	r3, [r1, #0]
 8001428:	7828      	ldrb	r0, [r5, #0]
 800142a:	00c0      	lsls	r0, r0, #3
 800142c:	2218      	movs	r2, #24
 800142e:	4002      	ands	r2, r0
 8001430:	2018      	movs	r0, #24
 8001432:	4383      	bics	r3, r0
 8001434:	4313      	orrs	r3, r2
 8001436:	700b      	strb	r3, [r1, #0]
        reg_data[0] = BMA400_SET_BITS_POS_0(reg_data[0], BMA400_TAP_SENSITIVITY, tap_set->sensitivity);
 8001438:	7868      	ldrb	r0, [r5, #1]
 800143a:	2207      	movs	r2, #7
 800143c:	4393      	bics	r3, r2
 800143e:	4002      	ands	r2, r0
 8001440:	4313      	orrs	r3, r2
 8001442:	700b      	strb	r3, [r1, #0]
        reg_data[1] = BMA400_SET_BITS(reg_data[1], BMA400_TAP_QUIET_DT, tap_set->quiet_dt);
 8001444:	784a      	ldrb	r2, [r1, #1]
 8001446:	7928      	ldrb	r0, [r5, #4]
 8001448:	0100      	lsls	r0, r0, #4
 800144a:	2330      	movs	r3, #48	@ 0x30
 800144c:	4003      	ands	r3, r0
 800144e:	2030      	movs	r0, #48	@ 0x30
 8001450:	4382      	bics	r2, r0
 8001452:	431a      	orrs	r2, r3
 8001454:	704a      	strb	r2, [r1, #1]
        reg_data[1] = BMA400_SET_BITS(reg_data[1], BMA400_TAP_QUIET, tap_set->quiet);
 8001456:	78e8      	ldrb	r0, [r5, #3]
 8001458:	0080      	lsls	r0, r0, #2
 800145a:	230c      	movs	r3, #12
 800145c:	4003      	ands	r3, r0
 800145e:	200c      	movs	r0, #12
 8001460:	4382      	bics	r2, r0
 8001462:	431a      	orrs	r2, r3
 8001464:	704a      	strb	r2, [r1, #1]
        reg_data[1] = BMA400_SET_BITS_POS_0(reg_data[1], BMA400_TAP_TICS_TH, tap_set->tics_th);
 8001466:	78a8      	ldrb	r0, [r5, #2]
 8001468:	2303      	movs	r3, #3
 800146a:	439a      	bics	r2, r3
 800146c:	4003      	ands	r3, r0
 800146e:	431a      	orrs	r2, r3
 8001470:	704a      	strb	r2, [r1, #1]
        rslt = bma400_set_regs(BMA400_REG_TAP_CONFIG, reg_data, 2, dev);
 8001472:	0023      	movs	r3, r4
 8001474:	2202      	movs	r2, #2
 8001476:	2057      	movs	r0, #87	@ 0x57
 8001478:	f7ff fd30 	bl	8000edc <bma400_set_regs>
 800147c:	e7d0      	b.n	8001420 <set_tap_conf+0x1c>

0800147e <set_sensor_conf>:
{
 800147e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001480:	b083      	sub	sp, #12
 8001482:	9001      	str	r0, [sp, #4]
 8001484:	000c      	movs	r4, r1
 8001486:	0016      	movs	r6, r2
    if (BMA400_ACCEL == conf->type)
 8001488:	780b      	ldrb	r3, [r1, #0]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d018      	beq.n	80014c0 <set_sensor_conf+0x42>
    enum bma400_int_chan int_map = BMA400_UNMAP_INT_PIN;
 800148e:	2200      	movs	r2, #0
    uint8_t int_enable = 0;
 8001490:	2100      	movs	r1, #0
    int8_t rslt = BMA400_E_INVALID_CONFIG;
 8001492:	2504      	movs	r5, #4
 8001494:	426d      	negs	r5, r5
    if (BMA400_TAP_INT == conf->type)
 8001496:	7823      	ldrb	r3, [r4, #0]
 8001498:	2b01      	cmp	r3, #1
 800149a:	d019      	beq.n	80014d0 <set_sensor_conf+0x52>
    if (BMA400_ACTIVITY_CHANGE_INT == conf->type)
 800149c:	7823      	ldrb	r3, [r4, #0]
 800149e:	2b02      	cmp	r3, #2
 80014a0:	d01e      	beq.n	80014e0 <set_sensor_conf+0x62>
    if (BMA400_GEN1_INT == conf->type)
 80014a2:	7823      	ldrb	r3, [r4, #0]
 80014a4:	2b03      	cmp	r3, #3
 80014a6:	d023      	beq.n	80014f0 <set_sensor_conf+0x72>
    if (BMA400_GEN2_INT == conf->type)
 80014a8:	7827      	ldrb	r7, [r4, #0]
 80014aa:	2f04      	cmp	r7, #4
 80014ac:	d028      	beq.n	8001500 <set_sensor_conf+0x82>
    if (BMA400_ORIENT_CHANGE_INT == conf->type)
 80014ae:	7823      	ldrb	r3, [r4, #0]
 80014b0:	2b05      	cmp	r3, #5
 80014b2:	d02d      	beq.n	8001510 <set_sensor_conf+0x92>
    if (BMA400_STEP_COUNTER_INT == conf->type)
 80014b4:	7823      	ldrb	r3, [r4, #0]
 80014b6:	2b06      	cmp	r3, #6
 80014b8:	d032      	beq.n	8001520 <set_sensor_conf+0xa2>
    if (rslt == BMA400_OK)
 80014ba:	2d00      	cmp	r5, #0
 80014bc:	d136      	bne.n	800152c <set_sensor_conf+0xae>
 80014be:	e032      	b.n	8001526 <set_sensor_conf+0xa8>
        rslt = set_accel_conf(&conf->param.accel, dev);
 80014c0:	1c88      	adds	r0, r1, #2
 80014c2:	0011      	movs	r1, r2
 80014c4:	f7ff ff52 	bl	800136c <set_accel_conf>
 80014c8:	0005      	movs	r5, r0
        int_map = conf->param.accel.int_chan;
 80014ca:	7a22      	ldrb	r2, [r4, #8]
        int_enable = BMA400_DATA_READY_INT_MAP;
 80014cc:	2101      	movs	r1, #1
 80014ce:	e7e2      	b.n	8001496 <set_sensor_conf+0x18>
        rslt = set_tap_conf(&conf->param.tap, dev);
 80014d0:	1ca0      	adds	r0, r4, #2
 80014d2:	0031      	movs	r1, r6
 80014d4:	f7ff ff96 	bl	8001404 <set_tap_conf>
 80014d8:	0005      	movs	r5, r0
        int_map = conf->param.tap.int_chan;
 80014da:	79e2      	ldrb	r2, [r4, #7]
        int_enable = BMA400_TAP_INT_MAP;
 80014dc:	2109      	movs	r1, #9
 80014de:	e7dd      	b.n	800149c <set_sensor_conf+0x1e>
        rslt = set_activity_change_conf(&conf->param.act_ch, dev);
 80014e0:	1ca0      	adds	r0, r4, #2
 80014e2:	0031      	movs	r1, r6
 80014e4:	f7ff fd3f 	bl	8000f66 <set_activity_change_conf>
 80014e8:	0005      	movs	r5, r0
        int_map = conf->param.act_ch.int_chan;
 80014ea:	79a2      	ldrb	r2, [r4, #6]
        int_enable = BMA400_ACT_CH_INT_MAP;
 80014ec:	2108      	movs	r1, #8
 80014ee:	e7d8      	b.n	80014a2 <set_sensor_conf+0x24>
        rslt = set_gen1_int(&conf->param.gen_int, dev);
 80014f0:	1ca0      	adds	r0, r4, #2
 80014f2:	0031      	movs	r1, r6
 80014f4:	f7ff fd54 	bl	8000fa0 <set_gen1_int>
 80014f8:	0005      	movs	r5, r0
        int_map = conf->param.gen_int.int_chan;
 80014fa:	7ca2      	ldrb	r2, [r4, #18]
        int_enable = BMA400_GEN1_INT_MAP;
 80014fc:	2105      	movs	r1, #5
 80014fe:	e7d3      	b.n	80014a8 <set_sensor_conf+0x2a>
        rslt = set_gen2_int(&conf->param.gen_int, dev);
 8001500:	1ca0      	adds	r0, r4, #2
 8001502:	0031      	movs	r1, r6
 8001504:	f7ff fd9b 	bl	800103e <set_gen2_int>
 8001508:	0005      	movs	r5, r0
        int_map = conf->param.gen_int.int_chan;
 800150a:	7ca2      	ldrb	r2, [r4, #18]
        int_enable = BMA400_GEN2_INT_MAP;
 800150c:	0039      	movs	r1, r7
 800150e:	e7ce      	b.n	80014ae <set_sensor_conf+0x30>
        rslt = set_orient_int(&conf->param.orient, dev);
 8001510:	1ca0      	adds	r0, r4, #2
 8001512:	0031      	movs	r1, r6
 8001514:	f7ff fde2 	bl	80010dc <set_orient_int>
 8001518:	0005      	movs	r5, r0
        int_map = conf->param.orient.int_chan;
 800151a:	7ba2      	ldrb	r2, [r4, #14]
        int_enable = BMA400_ORIENT_CH_INT_MAP;
 800151c:	2106      	movs	r1, #6
 800151e:	e7c9      	b.n	80014b4 <set_sensor_conf+0x36>
        int_map = conf->param.step_cnt.int_chan;
 8001520:	78a2      	ldrb	r2, [r4, #2]
        int_enable = BMA400_STEP_INT_MAP;
 8001522:	210a      	movs	r1, #10
        rslt = BMA400_OK;
 8001524:	2500      	movs	r5, #0
        map_int_pin(data, int_enable, int_map);
 8001526:	9801      	ldr	r0, [sp, #4]
 8001528:	f7ff fb54 	bl	8000bd4 <map_int_pin>
}
 800152c:	0028      	movs	r0, r5
 800152e:	b003      	add	sp, #12
 8001530:	bdf0      	pop	{r4, r5, r6, r7, pc}

08001532 <set_autowakeup_timeout>:
{
 8001532:	b530      	push	{r4, r5, lr}
 8001534:	b083      	sub	sp, #12
 8001536:	0005      	movs	r5, r0
 8001538:	000c      	movs	r4, r1
    rslt = bma400_get_regs(BMA400_REG_AUTOWAKEUP_1, &data_array[1], 1, dev);
 800153a:	000b      	movs	r3, r1
 800153c:	2201      	movs	r2, #1
 800153e:	4669      	mov	r1, sp
 8001540:	3105      	adds	r1, #5
 8001542:	202d      	movs	r0, #45	@ 0x2d
 8001544:	f7ff fe35 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8001548:	2800      	cmp	r0, #0
 800154a:	d001      	beq.n	8001550 <set_autowakeup_timeout+0x1e>
}
 800154c:	b003      	add	sp, #12
 800154e:	bd30      	pop	{r4, r5, pc}
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_WAKEUP_TIMEOUT, wakeup_conf->wakeup_timeout);
 8001550:	a901      	add	r1, sp, #4
 8001552:	784b      	ldrb	r3, [r1, #1]
 8001554:	7828      	ldrb	r0, [r5, #0]
 8001556:	0080      	lsls	r0, r0, #2
 8001558:	2204      	movs	r2, #4
 800155a:	4002      	ands	r2, r0
 800155c:	2004      	movs	r0, #4
 800155e:	4383      	bics	r3, r0
 8001560:	4313      	orrs	r3, r2
 8001562:	704b      	strb	r3, [r1, #1]
        lsb = BMA400_GET_BITS_POS_0(wakeup_conf->timeout_thres, BMA400_WAKEUP_THRES_LSB);
 8001564:	8868      	ldrh	r0, [r5, #2]
        msb = BMA400_GET_BITS(wakeup_conf->timeout_thres, BMA400_WAKEUP_THRES_MSB);
 8001566:	1102      	asrs	r2, r0, #4
        data_array[0] = msb;
 8001568:	700a      	strb	r2, [r1, #0]
        data_array[1] = BMA400_SET_BITS(data_array[1], BMA400_WAKEUP_TIMEOUT_THRES, lsb);
 800156a:	220f      	movs	r2, #15
 800156c:	4013      	ands	r3, r2
 800156e:	0100      	lsls	r0, r0, #4
 8001570:	4303      	orrs	r3, r0
 8001572:	704b      	strb	r3, [r1, #1]
        rslt = bma400_set_regs(BMA400_REG_AUTOWAKEUP_0, data_array, 2, dev);
 8001574:	0023      	movs	r3, r4
 8001576:	3a0d      	subs	r2, #13
 8001578:	202c      	movs	r0, #44	@ 0x2c
 800157a:	f7ff fcaf 	bl	8000edc <bma400_set_regs>
 800157e:	e7e5      	b.n	800154c <set_autowakeup_timeout+0x1a>

08001580 <set_auto_low_power>:
{
 8001580:	b570      	push	{r4, r5, r6, lr}
 8001582:	b082      	sub	sp, #8
 8001584:	0004      	movs	r4, r0
 8001586:	000d      	movs	r5, r1
    rslt = bma400_get_regs(BMA400_REG_AUTO_LOW_POW_1, &reg_data, 1, dev);
 8001588:	000b      	movs	r3, r1
 800158a:	2201      	movs	r2, #1
 800158c:	4669      	mov	r1, sp
 800158e:	3107      	adds	r1, #7
 8001590:	202b      	movs	r0, #43	@ 0x2b
 8001592:	f7ff fe0e 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 8001596:	2800      	cmp	r0, #0
 8001598:	d10d      	bne.n	80015b6 <set_auto_low_power+0x36>
        reg_data = BMA400_SET_BITS_POS_0(reg_data, BMA400_AUTO_LOW_POW, auto_lp_conf->auto_low_power_trigger);
 800159a:	466b      	mov	r3, sp
 800159c:	1dd9      	adds	r1, r3, #7
 800159e:	79db      	ldrb	r3, [r3, #7]
 80015a0:	7826      	ldrb	r6, [r4, #0]
 80015a2:	220f      	movs	r2, #15
 80015a4:	4393      	bics	r3, r2
 80015a6:	4032      	ands	r2, r6
 80015a8:	4313      	orrs	r3, r2
 80015aa:	700b      	strb	r3, [r1, #0]
        if (auto_lp_conf->auto_low_power_trigger & 0x0C)
 80015ac:	230c      	movs	r3, #12
 80015ae:	4233      	tst	r3, r6
 80015b0:	d103      	bne.n	80015ba <set_auto_low_power+0x3a>
        if (rslt == BMA400_OK)
 80015b2:	2800      	cmp	r0, #0
 80015b4:	d01d      	beq.n	80015f2 <set_auto_low_power+0x72>
}
 80015b6:	b002      	add	sp, #8
 80015b8:	bd70      	pop	{r4, r5, r6, pc}
            rslt = bma400_get_regs(BMA400_REG_AUTO_LOW_POW_0, &timeout_msb, 1, dev);
 80015ba:	002b      	movs	r3, r5
 80015bc:	2201      	movs	r2, #1
 80015be:	4669      	mov	r1, sp
 80015c0:	3106      	adds	r1, #6
 80015c2:	302a      	adds	r0, #42	@ 0x2a
 80015c4:	f7ff fdf5 	bl	80011b2 <bma400_get_regs>
            if (rslt == BMA400_OK)
 80015c8:	2800      	cmp	r0, #0
 80015ca:	d1f4      	bne.n	80015b6 <set_auto_low_power+0x36>
                timeout_msb = BMA400_GET_BITS(auto_lp_conf->auto_lp_timeout_threshold, BMA400_AUTO_LP_THRES);
 80015cc:	8862      	ldrh	r2, [r4, #2]
 80015ce:	1113      	asrs	r3, r2, #4
 80015d0:	4669      	mov	r1, sp
 80015d2:	3106      	adds	r1, #6
 80015d4:	700b      	strb	r3, [r1, #0]
                reg_data = BMA400_SET_BITS(reg_data, BMA400_AUTO_LP_TIMEOUT_LSB, timeout_lsb);
 80015d6:	466b      	mov	r3, sp
 80015d8:	1dd8      	adds	r0, r3, #7
 80015da:	79dc      	ldrb	r4, [r3, #7]
 80015dc:	230f      	movs	r3, #15
 80015de:	4023      	ands	r3, r4
 80015e0:	0112      	lsls	r2, r2, #4
 80015e2:	4313      	orrs	r3, r2
 80015e4:	7003      	strb	r3, [r0, #0]
                rslt = bma400_set_regs(BMA400_REG_AUTO_LOW_POW_0, &timeout_msb, 1, dev);
 80015e6:	002b      	movs	r3, r5
 80015e8:	2201      	movs	r2, #1
 80015ea:	202a      	movs	r0, #42	@ 0x2a
 80015ec:	f7ff fc76 	bl	8000edc <bma400_set_regs>
 80015f0:	e7df      	b.n	80015b2 <set_auto_low_power+0x32>
            rslt = bma400_set_regs(BMA400_REG_AUTO_LOW_POW_1, &reg_data, 1, dev);
 80015f2:	002b      	movs	r3, r5
 80015f4:	2201      	movs	r2, #1
 80015f6:	4669      	mov	r1, sp
 80015f8:	3107      	adds	r1, #7
 80015fa:	302b      	adds	r0, #43	@ 0x2b
 80015fc:	f7ff fc6e 	bl	8000edc <bma400_set_regs>
 8001600:	e7d9      	b.n	80015b6 <set_auto_low_power+0x36>

08001602 <set_int_pin_conf>:
            break;
    }
}

static int8_t set_int_pin_conf(struct bma400_int_pin_conf int_conf, struct bma400_dev *dev)
{
 8001602:	b530      	push	{r4, r5, lr}
 8001604:	b085      	sub	sp, #20
 8001606:	ab01      	add	r3, sp, #4
 8001608:	8018      	strh	r0, [r3, #0]
 800160a:	000c      	movs	r4, r1
    int8_t rslt;
    uint8_t reg_data;

    rslt = bma400_get_regs(BMA400_REG_INT_12_IO_CTRL, &reg_data, 1, dev);
 800160c:	000b      	movs	r3, r1
 800160e:	2201      	movs	r2, #1
 8001610:	210f      	movs	r1, #15
 8001612:	4469      	add	r1, sp
 8001614:	2024      	movs	r0, #36	@ 0x24
 8001616:	f7ff fdcc 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 800161a:	2800      	cmp	r0, #0
 800161c:	d10c      	bne.n	8001638 <set_int_pin_conf+0x36>
    {
        if (int_conf.int_chan == BMA400_INT_CHANNEL_1)
 800161e:	ab01      	add	r3, sp, #4
 8001620:	781b      	ldrb	r3, [r3, #0]
 8001622:	2b01      	cmp	r3, #1
 8001624:	d00a      	beq.n	800163c <set_int_pin_conf+0x3a>
        {
            /* Setting interrupt pin configurations */
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN1_CONF, int_conf.pin_conf);
        }

        if (int_conf.int_chan == BMA400_INT_CHANNEL_2)
 8001626:	2b02      	cmp	r3, #2
 8001628:	d015      	beq.n	8001656 <set_int_pin_conf+0x54>
            /* Setting interrupt pin configurations */
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN2_CONF, int_conf.pin_conf);
        }

        /* Set the configurations in the sensor */
        rslt = bma400_set_regs(BMA400_REG_INT_12_IO_CTRL, &reg_data, 1, dev);
 800162a:	0023      	movs	r3, r4
 800162c:	2201      	movs	r2, #1
 800162e:	210f      	movs	r1, #15
 8001630:	4469      	add	r1, sp
 8001632:	2024      	movs	r0, #36	@ 0x24
 8001634:	f7ff fc52 	bl	8000edc <bma400_set_regs>
    }

    return rslt;
}
 8001638:	b005      	add	sp, #20
 800163a:	bd30      	pop	{r4, r5, pc}
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN1_CONF, int_conf.pin_conf);
 800163c:	300f      	adds	r0, #15
 800163e:	4468      	add	r0, sp
 8001640:	7802      	ldrb	r2, [r0, #0]
 8001642:	a901      	add	r1, sp, #4
 8001644:	784d      	ldrb	r5, [r1, #1]
 8001646:	006d      	lsls	r5, r5, #1
 8001648:	2106      	movs	r1, #6
 800164a:	4029      	ands	r1, r5
 800164c:	2506      	movs	r5, #6
 800164e:	43aa      	bics	r2, r5
 8001650:	430a      	orrs	r2, r1
 8001652:	7002      	strb	r2, [r0, #0]
 8001654:	e7e7      	b.n	8001626 <set_int_pin_conf+0x24>
            reg_data = BMA400_SET_BITS(reg_data, BMA400_INT_PIN2_CONF, int_conf.pin_conf);
 8001656:	200f      	movs	r0, #15
 8001658:	4468      	add	r0, sp
 800165a:	7803      	ldrb	r3, [r0, #0]
 800165c:	aa01      	add	r2, sp, #4
 800165e:	7851      	ldrb	r1, [r2, #1]
 8001660:	0149      	lsls	r1, r1, #5
 8001662:	2260      	movs	r2, #96	@ 0x60
 8001664:	400a      	ands	r2, r1
 8001666:	2160      	movs	r1, #96	@ 0x60
 8001668:	438b      	bics	r3, r1
 800166a:	4313      	orrs	r3, r2
 800166c:	7003      	strb	r3, [r0, #0]
 800166e:	e7dc      	b.n	800162a <set_int_pin_conf+0x28>

08001670 <set_fifo_conf>:

    return rslt;
}

static int8_t set_fifo_conf(const struct bma400_fifo_conf *fifo_conf, struct bma400_dev *dev)
{
 8001670:	b530      	push	{r4, r5, lr}
 8001672:	b083      	sub	sp, #12
 8001674:	0004      	movs	r4, r0
 8001676:	000d      	movs	r5, r1
    int8_t rslt;
    uint8_t data_array[3];
    uint8_t sens_data[3];

    /* Check for null pointer in the device structure */
    rslt = null_ptr_check(dev);
 8001678:	0008      	movs	r0, r1
 800167a:	f7ff fa91 	bl	8000ba0 <null_ptr_check>

    /* Proceed if null check is fine */
    if (rslt == BMA400_OK)
 800167e:	2800      	cmp	r0, #0
 8001680:	d001      	beq.n	8001686 <set_fifo_conf+0x16>
            }
        }
    }

    return rslt;
}
 8001682:	b003      	add	sp, #12
 8001684:	bd30      	pop	{r4, r5, pc}
        rslt = bma400_get_regs(BMA400_REG_FIFO_CONFIG_0, sens_data, 3, dev);
 8001686:	002b      	movs	r3, r5
 8001688:	2203      	movs	r2, #3
 800168a:	4669      	mov	r1, sp
 800168c:	3026      	adds	r0, #38	@ 0x26
 800168e:	f7ff fd90 	bl	80011b2 <bma400_get_regs>
        if (rslt == BMA400_OK)
 8001692:	2800      	cmp	r0, #0
 8001694:	d1f5      	bne.n	8001682 <set_fifo_conf+0x12>
            data_array[0] = fifo_conf->conf_regs;
 8001696:	7823      	ldrb	r3, [r4, #0]
 8001698:	aa01      	add	r2, sp, #4
 800169a:	7013      	strb	r3, [r2, #0]
            if (fifo_conf->conf_status == BMA400_DISABLE)
 800169c:	7862      	ldrb	r2, [r4, #1]
 800169e:	2a00      	cmp	r2, #0
 80016a0:	d106      	bne.n	80016b0 <set_fifo_conf+0x40>
                data_array[0] = sens_data[0] & (~data_array[0]);
 80016a2:	466a      	mov	r2, sp
 80016a4:	7812      	ldrb	r2, [r2, #0]
 80016a6:	43db      	mvns	r3, r3
 80016a8:	b25b      	sxtb	r3, r3
 80016aa:	4013      	ands	r3, r2
 80016ac:	aa01      	add	r2, sp, #4
 80016ae:	7013      	strb	r3, [r2, #0]
            data_array[1] = BMA400_GET_LSB(fifo_conf->fifo_watermark);
 80016b0:	8863      	ldrh	r3, [r4, #2]
 80016b2:	78a0      	ldrb	r0, [r4, #2]
 80016b4:	a901      	add	r1, sp, #4
 80016b6:	7048      	strb	r0, [r1, #1]
            data_array[2] = BMA400_GET_MSB(fifo_conf->fifo_watermark);
 80016b8:	0a1b      	lsrs	r3, r3, #8
 80016ba:	708b      	strb	r3, [r1, #2]
            data_array[2] = BMA400_GET_BITS_POS_0(data_array[2], BMA400_FIFO_BYTES_CNT);
 80016bc:	2207      	movs	r2, #7
 80016be:	4013      	ands	r3, r2
 80016c0:	708b      	strb	r3, [r1, #2]
            if ((data_array[1] == sens_data[1]) && (data_array[2] == sens_data[2]))
 80016c2:	466a      	mov	r2, sp
 80016c4:	7852      	ldrb	r2, [r2, #1]
 80016c6:	4290      	cmp	r0, r2
 80016c8:	d103      	bne.n	80016d2 <set_fifo_conf+0x62>
 80016ca:	466a      	mov	r2, sp
 80016cc:	7892      	ldrb	r2, [r2, #2]
 80016ce:	4293      	cmp	r3, r2
 80016d0:	d006      	beq.n	80016e0 <set_fifo_conf+0x70>
                rslt = bma400_set_regs(BMA400_REG_FIFO_CONFIG_0, data_array, 3, dev);
 80016d2:	002b      	movs	r3, r5
 80016d4:	2203      	movs	r2, #3
 80016d6:	a901      	add	r1, sp, #4
 80016d8:	2026      	movs	r0, #38	@ 0x26
 80016da:	f7ff fbff 	bl	8000edc <bma400_set_regs>
 80016de:	e7d0      	b.n	8001682 <set_fifo_conf+0x12>
                rslt = bma400_set_regs(BMA400_REG_FIFO_CONFIG_0, data_array, 1, dev);
 80016e0:	002b      	movs	r3, r5
 80016e2:	2201      	movs	r2, #1
 80016e4:	2026      	movs	r0, #38	@ 0x26
 80016e6:	f7ff fbf9 	bl	8000edc <bma400_set_regs>
 80016ea:	e7ca      	b.n	8001682 <set_fifo_conf+0x12>

080016ec <bma400_set_power_mode>:
{
 80016ec:	b570      	push	{r4, r5, r6, lr}
 80016ee:	b082      	sub	sp, #8
 80016f0:	0005      	movs	r5, r0
 80016f2:	000e      	movs	r6, r1
    uint8_t reg_data = 0;
 80016f4:	466b      	mov	r3, sp
 80016f6:	2200      	movs	r2, #0
 80016f8:	71da      	strb	r2, [r3, #7]
    rslt = null_ptr_check(dev);
 80016fa:	0008      	movs	r0, r1
 80016fc:	f7ff fa50 	bl	8000ba0 <null_ptr_check>
 8001700:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 8001702:	d002      	beq.n	800170a <bma400_set_power_mode+0x1e>
}
 8001704:	0020      	movs	r0, r4
 8001706:	b002      	add	sp, #8
 8001708:	bd70      	pop	{r4, r5, r6, pc}
        rslt = bma400_get_regs(BMA400_REG_ACCEL_CONFIG_0, &reg_data, 1, dev);
 800170a:	0033      	movs	r3, r6
 800170c:	2201      	movs	r2, #1
 800170e:	4669      	mov	r1, sp
 8001710:	3107      	adds	r1, #7
 8001712:	2019      	movs	r0, #25
 8001714:	f7ff fd4d 	bl	80011b2 <bma400_get_regs>
 8001718:	1e04      	subs	r4, r0, #0
    if (rslt == BMA400_OK)
 800171a:	d1f3      	bne.n	8001704 <bma400_set_power_mode+0x18>
        reg_data = BMA400_SET_BITS_POS_0(reg_data, BMA400_POWER_MODE, power_mode);
 800171c:	466b      	mov	r3, sp
 800171e:	79da      	ldrb	r2, [r3, #7]
 8001720:	2303      	movs	r3, #3
 8001722:	402b      	ands	r3, r5
 8001724:	2103      	movs	r1, #3
 8001726:	438a      	bics	r2, r1
 8001728:	4313      	orrs	r3, r2
 800172a:	466a      	mov	r2, sp
 800172c:	71d3      	strb	r3, [r2, #7]
        rslt = bma400_set_regs(BMA400_REG_ACCEL_CONFIG_0, &reg_data, 1, dev);
 800172e:	0033      	movs	r3, r6
 8001730:	2201      	movs	r2, #1
 8001732:	4669      	mov	r1, sp
 8001734:	3107      	adds	r1, #7
 8001736:	2019      	movs	r0, #25
 8001738:	f7ff fbd0 	bl	8000edc <bma400_set_regs>
 800173c:	0004      	movs	r4, r0
        if (power_mode == BMA400_MODE_LOW_POWER)
 800173e:	2d01      	cmp	r5, #1
 8001740:	d004      	beq.n	800174c <bma400_set_power_mode+0x60>
            dev->delay_us(10000, dev->intf_ptr); /* TBC */
 8001742:	6973      	ldr	r3, [r6, #20]
 8001744:	6871      	ldr	r1, [r6, #4]
 8001746:	4804      	ldr	r0, [pc, #16]	@ (8001758 <bma400_set_power_mode+0x6c>)
 8001748:	4798      	blx	r3
 800174a:	e7db      	b.n	8001704 <bma400_set_power_mode+0x18>
            dev->delay_us(40000, dev->intf_ptr);
 800174c:	6973      	ldr	r3, [r6, #20]
 800174e:	6871      	ldr	r1, [r6, #4]
 8001750:	4802      	ldr	r0, [pc, #8]	@ (800175c <bma400_set_power_mode+0x70>)
 8001752:	4798      	blx	r3
 8001754:	e7d6      	b.n	8001704 <bma400_set_power_mode+0x18>
 8001756:	46c0      	nop			@ (mov r8, r8)
 8001758:	00002710 	.word	0x00002710
 800175c:	00009c40 	.word	0x00009c40

08001760 <bma400_get_accel_data>:
{
 8001760:	b570      	push	{r4, r5, r6, lr}
 8001762:	0006      	movs	r6, r0
 8001764:	000d      	movs	r5, r1
 8001766:	0014      	movs	r4, r2
    rslt = null_ptr_check(dev);
 8001768:	0010      	movs	r0, r2
 800176a:	f7ff fa19 	bl	8000ba0 <null_ptr_check>
    if ((rslt == BMA400_OK) && (accel != NULL))
 800176e:	2800      	cmp	r0, #0
 8001770:	d107      	bne.n	8001782 <bma400_get_accel_data+0x22>
 8001772:	2d00      	cmp	r5, #0
 8001774:	d008      	beq.n	8001788 <bma400_get_accel_data+0x28>
        rslt = get_accel_data(data_sel, accel, dev);
 8001776:	0022      	movs	r2, r4
 8001778:	0029      	movs	r1, r5
 800177a:	0030      	movs	r0, r6
 800177c:	f7ff fd92 	bl	80012a4 <get_accel_data>
}
 8001780:	bd70      	pop	{r4, r5, r6, pc}
        rslt = BMA400_E_NULL_PTR;
 8001782:	2001      	movs	r0, #1
 8001784:	4240      	negs	r0, r0
 8001786:	e7fb      	b.n	8001780 <bma400_get_accel_data+0x20>
 8001788:	2001      	movs	r0, #1
 800178a:	4240      	negs	r0, r0
 800178c:	e7f8      	b.n	8001780 <bma400_get_accel_data+0x20>

0800178e <bma400_set_sensor_conf>:
{
 800178e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001790:	b083      	sub	sp, #12
 8001792:	0006      	movs	r6, r0
 8001794:	000f      	movs	r7, r1
 8001796:	0015      	movs	r5, r2
    uint8_t data_array[3] = { 0 };
 8001798:	2203      	movs	r2, #3
 800179a:	2100      	movs	r1, #0
 800179c:	a801      	add	r0, sp, #4
 800179e:	f002 fb45 	bl	8003e2c <memset>
    rslt = null_ptr_check(dev);
 80017a2:	0028      	movs	r0, r5
 80017a4:	f7ff f9fc 	bl	8000ba0 <null_ptr_check>
    if ((rslt == BMA400_OK) && (conf != NULL))
 80017a8:	2800      	cmp	r0, #0
 80017aa:	d124      	bne.n	80017f6 <bma400_set_sensor_conf+0x68>
 80017ac:	2e00      	cmp	r6, #0
 80017ae:	d025      	beq.n	80017fc <bma400_set_sensor_conf+0x6e>
        rslt = bma400_get_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 80017b0:	002b      	movs	r3, r5
 80017b2:	2203      	movs	r2, #3
 80017b4:	a901      	add	r1, sp, #4
 80017b6:	3021      	adds	r0, #33	@ 0x21
 80017b8:	f7ff fcfb 	bl	80011b2 <bma400_get_regs>
        if (rslt == BMA400_OK)
 80017bc:	2800      	cmp	r0, #0
 80017be:	d001      	beq.n	80017c4 <bma400_set_sensor_conf+0x36>
}
 80017c0:	b003      	add	sp, #12
 80017c2:	bdf0      	pop	{r4, r5, r6, r7, pc}
            for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 80017c4:	2400      	movs	r4, #0
 80017c6:	42bc      	cmp	r4, r7
 80017c8:	d20c      	bcs.n	80017e4 <bma400_set_sensor_conf+0x56>
 80017ca:	2800      	cmp	r0, #0
 80017cc:	d10a      	bne.n	80017e4 <bma400_set_sensor_conf+0x56>
                rslt = set_sensor_conf(data_array, conf + idx, dev);
 80017ce:	00a1      	lsls	r1, r4, #2
 80017d0:	1909      	adds	r1, r1, r4
 80017d2:	0089      	lsls	r1, r1, #2
 80017d4:	1871      	adds	r1, r6, r1
 80017d6:	002a      	movs	r2, r5
 80017d8:	a801      	add	r0, sp, #4
 80017da:	f7ff fe50 	bl	800147e <set_sensor_conf>
            for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 80017de:	3401      	adds	r4, #1
 80017e0:	b2a4      	uxth	r4, r4
 80017e2:	e7f0      	b.n	80017c6 <bma400_set_sensor_conf+0x38>
            if (rslt == BMA400_OK)
 80017e4:	2800      	cmp	r0, #0
 80017e6:	d1eb      	bne.n	80017c0 <bma400_set_sensor_conf+0x32>
                rslt = bma400_set_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 80017e8:	002b      	movs	r3, r5
 80017ea:	2203      	movs	r2, #3
 80017ec:	a901      	add	r1, sp, #4
 80017ee:	3021      	adds	r0, #33	@ 0x21
 80017f0:	f7ff fb74 	bl	8000edc <bma400_set_regs>
 80017f4:	e7e4      	b.n	80017c0 <bma400_set_sensor_conf+0x32>
        rslt = BMA400_E_NULL_PTR;
 80017f6:	2001      	movs	r0, #1
 80017f8:	4240      	negs	r0, r0
 80017fa:	e7e1      	b.n	80017c0 <bma400_set_sensor_conf+0x32>
 80017fc:	2001      	movs	r0, #1
 80017fe:	4240      	negs	r0, r0
 8001800:	e7de      	b.n	80017c0 <bma400_set_sensor_conf+0x32>
	...

08001804 <bma400_set_device_conf>:
{
 8001804:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001806:	46ce      	mov	lr, r9
 8001808:	4647      	mov	r7, r8
 800180a:	b580      	push	{r7, lr}
 800180c:	b083      	sub	sp, #12
 800180e:	0006      	movs	r6, r0
 8001810:	000f      	movs	r7, r1
 8001812:	4690      	mov	r8, r2
    uint8_t data_array[3] = { 0 };
 8001814:	2203      	movs	r2, #3
 8001816:	2100      	movs	r1, #0
 8001818:	a801      	add	r0, sp, #4
 800181a:	f002 fb07 	bl	8003e2c <memset>
    rslt = null_ptr_check(dev);
 800181e:	4640      	mov	r0, r8
 8001820:	f7ff f9be 	bl	8000ba0 <null_ptr_check>
    if ((rslt == BMA400_OK) && (conf != NULL))
 8001824:	2800      	cmp	r0, #0
 8001826:	d000      	beq.n	800182a <bma400_set_device_conf+0x26>
 8001828:	e06d      	b.n	8001906 <bma400_set_device_conf+0x102>
 800182a:	2e00      	cmp	r6, #0
 800182c:	d100      	bne.n	8001830 <bma400_set_device_conf+0x2c>
 800182e:	e06d      	b.n	800190c <bma400_set_device_conf+0x108>
        rslt = bma400_get_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 8001830:	4643      	mov	r3, r8
 8001832:	2203      	movs	r2, #3
 8001834:	a901      	add	r1, sp, #4
 8001836:	3021      	adds	r0, #33	@ 0x21
 8001838:	f7ff fcbb 	bl	80011b2 <bma400_get_regs>
 800183c:	0005      	movs	r5, r0
        for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 800183e:	2400      	movs	r4, #0
 8001840:	e007      	b.n	8001852 <bma400_set_device_conf+0x4e>
                    rslt = set_autowakeup_timeout(&conf[idx].param.auto_wakeup, dev);
 8001842:	4648      	mov	r0, r9
 8001844:	3002      	adds	r0, #2
 8001846:	4641      	mov	r1, r8
 8001848:	f7ff fe73 	bl	8001532 <set_autowakeup_timeout>
 800184c:	0005      	movs	r5, r0
        for (idx = 0; (idx < n_sett) && (rslt == BMA400_OK); idx++)
 800184e:	3401      	adds	r4, #1
 8001850:	b2a4      	uxth	r4, r4
 8001852:	42a7      	cmp	r7, r4
 8001854:	d947      	bls.n	80018e6 <bma400_set_device_conf+0xe2>
 8001856:	2d00      	cmp	r5, #0
 8001858:	d145      	bne.n	80018e6 <bma400_set_device_conf+0xe2>
            switch (conf[idx].type)
 800185a:	00a3      	lsls	r3, r4, #2
 800185c:	191b      	adds	r3, r3, r4
 800185e:	005b      	lsls	r3, r3, #1
 8001860:	18f2      	adds	r2, r6, r3
 8001862:	4691      	mov	r9, r2
 8001864:	5cf3      	ldrb	r3, [r6, r3]
 8001866:	2b05      	cmp	r3, #5
 8001868:	d83a      	bhi.n	80018e0 <bma400_set_device_conf+0xdc>
 800186a:	009b      	lsls	r3, r3, #2
 800186c:	4a29      	ldr	r2, [pc, #164]	@ (8001914 <bma400_set_device_conf+0x110>)
 800186e:	58d3      	ldr	r3, [r2, r3]
 8001870:	469f      	mov	pc, r3
                    rslt = set_autowakeup_interrupt(&conf[idx].param.wakeup, dev);
 8001872:	464b      	mov	r3, r9
 8001874:	1c98      	adds	r0, r3, #2
 8001876:	4641      	mov	r1, r8
 8001878:	f7ff fc70 	bl	800115c <set_autowakeup_interrupt>
 800187c:	1e05      	subs	r5, r0, #0
                    if (rslt == BMA400_OK)
 800187e:	d1e6      	bne.n	800184e <bma400_set_device_conf+0x4a>
                        map_int_pin(data_array, BMA400_WAKEUP_INT_MAP, conf[idx].param.wakeup.int_chan);
 8001880:	464b      	mov	r3, r9
 8001882:	7a5a      	ldrb	r2, [r3, #9]
 8001884:	2107      	movs	r1, #7
 8001886:	a801      	add	r0, sp, #4
 8001888:	f7ff f9a4 	bl	8000bd4 <map_int_pin>
 800188c:	e7df      	b.n	800184e <bma400_set_device_conf+0x4a>
                    rslt = set_auto_low_power(&conf[idx].param.auto_lp, dev);
 800188e:	4648      	mov	r0, r9
 8001890:	3002      	adds	r0, #2
 8001892:	4641      	mov	r1, r8
 8001894:	f7ff fe74 	bl	8001580 <set_auto_low_power>
 8001898:	0005      	movs	r5, r0
                    break;
 800189a:	e7d8      	b.n	800184e <bma400_set_device_conf+0x4a>
                    rslt = set_int_pin_conf(conf[idx].param.int_conf, dev);
 800189c:	464b      	mov	r3, r9
 800189e:	8858      	ldrh	r0, [r3, #2]
 80018a0:	4641      	mov	r1, r8
 80018a2:	f7ff feae 	bl	8001602 <set_int_pin_conf>
 80018a6:	0005      	movs	r5, r0
                    break;
 80018a8:	e7d1      	b.n	800184e <bma400_set_device_conf+0x4a>
                    map_int_pin(data_array, BMA400_INT_OVERRUN_MAP, conf[idx].param.overrun_int.int_chan);
 80018aa:	464b      	mov	r3, r9
 80018ac:	789a      	ldrb	r2, [r3, #2]
 80018ae:	210b      	movs	r1, #11
 80018b0:	a801      	add	r0, sp, #4
 80018b2:	f7ff f98f 	bl	8000bd4 <map_int_pin>
                    break;
 80018b6:	e7ca      	b.n	800184e <bma400_set_device_conf+0x4a>
                    rslt = set_fifo_conf(&conf[idx].param.fifo_conf, dev);
 80018b8:	464b      	mov	r3, r9
 80018ba:	1c98      	adds	r0, r3, #2
 80018bc:	4641      	mov	r1, r8
 80018be:	f7ff fed7 	bl	8001670 <set_fifo_conf>
 80018c2:	1e05      	subs	r5, r0, #0
                    if (rslt == BMA400_OK)
 80018c4:	d1c3      	bne.n	800184e <bma400_set_device_conf+0x4a>
                        map_int_pin(data_array, BMA400_FIFO_WM_INT_MAP, conf[idx].param.fifo_conf.fifo_wm_channel);
 80018c6:	464b      	mov	r3, r9
 80018c8:	79da      	ldrb	r2, [r3, #7]
 80018ca:	2102      	movs	r1, #2
 80018cc:	a801      	add	r0, sp, #4
 80018ce:	f7ff f981 	bl	8000bd4 <map_int_pin>
                        map_int_pin(data_array, BMA400_FIFO_FULL_INT_MAP, conf[idx].param.fifo_conf.fifo_full_channel);
 80018d2:	464b      	mov	r3, r9
 80018d4:	799a      	ldrb	r2, [r3, #6]
 80018d6:	2103      	movs	r1, #3
 80018d8:	a801      	add	r0, sp, #4
 80018da:	f7ff f97b 	bl	8000bd4 <map_int_pin>
 80018de:	e7b6      	b.n	800184e <bma400_set_device_conf+0x4a>
            switch (conf[idx].type)
 80018e0:	2504      	movs	r5, #4
 80018e2:	426d      	negs	r5, r5
 80018e4:	e7b3      	b.n	800184e <bma400_set_device_conf+0x4a>
        if (rslt == BMA400_OK)
 80018e6:	2d00      	cmp	r5, #0
 80018e8:	d005      	beq.n	80018f6 <bma400_set_device_conf+0xf2>
}
 80018ea:	0028      	movs	r0, r5
 80018ec:	b003      	add	sp, #12
 80018ee:	bcc0      	pop	{r6, r7}
 80018f0:	46b9      	mov	r9, r7
 80018f2:	46b0      	mov	r8, r6
 80018f4:	bdf0      	pop	{r4, r5, r6, r7, pc}
            rslt = bma400_set_regs(BMA400_REG_INT_MAP, data_array, 3, dev);
 80018f6:	4643      	mov	r3, r8
 80018f8:	2203      	movs	r2, #3
 80018fa:	a901      	add	r1, sp, #4
 80018fc:	2021      	movs	r0, #33	@ 0x21
 80018fe:	f7ff faed 	bl	8000edc <bma400_set_regs>
 8001902:	0005      	movs	r5, r0
 8001904:	e7f1      	b.n	80018ea <bma400_set_device_conf+0xe6>
        rslt = BMA400_E_NULL_PTR;
 8001906:	2501      	movs	r5, #1
 8001908:	426d      	negs	r5, r5
 800190a:	e7ee      	b.n	80018ea <bma400_set_device_conf+0xe6>
 800190c:	2501      	movs	r5, #1
 800190e:	426d      	negs	r5, r5
 8001910:	e7eb      	b.n	80018ea <bma400_set_device_conf+0xe6>
 8001912:	46c0      	nop			@ (mov r8, r8)
 8001914:	0800476c 	.word	0x0800476c

08001918 <set_auto_wakeup>:
{
 8001918:	b530      	push	{r4, r5, lr}
 800191a:	b083      	sub	sp, #12
 800191c:	0005      	movs	r5, r0
 800191e:	000c      	movs	r4, r1
    rslt = bma400_get_regs(BMA400_REG_AUTOWAKEUP_1, &reg_data, 1, dev);
 8001920:	000b      	movs	r3, r1
 8001922:	2201      	movs	r2, #1
 8001924:	4669      	mov	r1, sp
 8001926:	3107      	adds	r1, #7
 8001928:	202d      	movs	r0, #45	@ 0x2d
 800192a:	f7ff fc42 	bl	80011b2 <bma400_get_regs>
    if (rslt == BMA400_OK)
 800192e:	2800      	cmp	r0, #0
 8001930:	d001      	beq.n	8001936 <set_auto_wakeup+0x1e>
}
 8001932:	b003      	add	sp, #12
 8001934:	bd30      	pop	{r4, r5, pc}
        reg_data = BMA400_SET_BITS(reg_data, BMA400_WAKEUP_INTERRUPT, conf);
 8001936:	466b      	mov	r3, sp
 8001938:	79db      	ldrb	r3, [r3, #7]
 800193a:	006d      	lsls	r5, r5, #1
 800193c:	2202      	movs	r2, #2
 800193e:	402a      	ands	r2, r5
 8001940:	2102      	movs	r1, #2
 8001942:	438b      	bics	r3, r1
 8001944:	4313      	orrs	r3, r2
 8001946:	466a      	mov	r2, sp
 8001948:	71d3      	strb	r3, [r2, #7]
        rslt = bma400_set_regs(BMA400_REG_AUTOWAKEUP_1, &reg_data, 1, dev);
 800194a:	0023      	movs	r3, r4
 800194c:	2201      	movs	r2, #1
 800194e:	4669      	mov	r1, sp
 8001950:	3107      	adds	r1, #7
 8001952:	302d      	adds	r0, #45	@ 0x2d
 8001954:	f7ff fac2 	bl	8000edc <bma400_set_regs>
 8001958:	e7eb      	b.n	8001932 <set_auto_wakeup+0x1a>

0800195a <user_i2c_read>:

    return rslt;
}

int8_t user_i2c_read(uint8_t reg_addr, uint8_t *data, uint32_t len, void *intf_ptr)
{
 800195a:	b510      	push	{r4, lr}
 800195c:	b084      	sub	sp, #16
 800195e:	0004      	movs	r4, r0
 8001960:	0018      	movs	r0, r3
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;

    if (HAL_I2C_Mem_Read(hi2c, BMA400_I2C_ADDR, reg_addr,
 8001962:	2301      	movs	r3, #1
 8001964:	425b      	negs	r3, r3
 8001966:	9302      	str	r3, [sp, #8]
 8001968:	b292      	uxth	r2, r2
 800196a:	9201      	str	r2, [sp, #4]
 800196c:	9100      	str	r1, [sp, #0]
 800196e:	3302      	adds	r3, #2
 8001970:	0022      	movs	r2, r4
 8001972:	2128      	movs	r1, #40	@ 0x28
 8001974:	f001 f8bc 	bl	8002af0 <HAL_I2C_Mem_Read>
 8001978:	2800      	cmp	r0, #0
 800197a:	d101      	bne.n	8001980 <user_i2c_read+0x26>
    }
    else
    {
        return BMA400_E_COM_FAIL;
    }
}
 800197c:	b004      	add	sp, #16
 800197e:	bd10      	pop	{r4, pc}
        return BMA400_E_COM_FAIL;
 8001980:	2002      	movs	r0, #2
 8001982:	4240      	negs	r0, r0
 8001984:	e7fa      	b.n	800197c <user_i2c_read+0x22>

08001986 <user_i2c_write>:

int8_t user_i2c_write(uint8_t reg_addr, const uint8_t *data, uint32_t len, void *intf_ptr)
{
 8001986:	b510      	push	{r4, lr}
 8001988:	b084      	sub	sp, #16
 800198a:	0004      	movs	r4, r0
 800198c:	0018      	movs	r0, r3
    I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)intf_ptr;

    if (HAL_I2C_Mem_Write(hi2c, BMA400_I2C_ADDR, reg_addr,
 800198e:	2301      	movs	r3, #1
 8001990:	425b      	negs	r3, r3
 8001992:	9302      	str	r3, [sp, #8]
 8001994:	b292      	uxth	r2, r2
 8001996:	9201      	str	r2, [sp, #4]
 8001998:	9100      	str	r1, [sp, #0]
 800199a:	3302      	adds	r3, #2
 800199c:	0022      	movs	r2, r4
 800199e:	2128      	movs	r1, #40	@ 0x28
 80019a0:	f000 ffd6 	bl	8002950 <HAL_I2C_Mem_Write>
 80019a4:	2800      	cmp	r0, #0
 80019a6:	d101      	bne.n	80019ac <user_i2c_write+0x26>
    }
    else
    {
        return BMA400_E_COM_FAIL;
    }
}
 80019a8:	b004      	add	sp, #16
 80019aa:	bd10      	pop	{r4, pc}
        return BMA400_E_COM_FAIL;
 80019ac:	2002      	movs	r0, #2
 80019ae:	4240      	negs	r0, r0
 80019b0:	e7fa      	b.n	80019a8 <user_i2c_write+0x22>

080019b2 <user_delay_us>:

void user_delay_us(uint32_t period, void *intf_ptr)
{
 80019b2:	b510      	push	{r4, lr}
    // Zakładamy, że potrzebne opóźnienia mają ≥ 1000us (1ms)
    HAL_Delay(period / 1000);
 80019b4:	21fa      	movs	r1, #250	@ 0xfa
 80019b6:	0089      	lsls	r1, r1, #2
 80019b8:	f7fe fbb8 	bl	800012c <__udivsi3>
 80019bc:	f000 fc26 	bl	800220c <HAL_Delay>

    // Jeśli potrzebujesz dokładniejszych opóźnień — patrz niżej
}
 80019c0:	bd10      	pop	{r4, pc}
	...

080019c4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80019c4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019c6:	b08b      	sub	sp, #44	@ 0x2c

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80019c8:	2214      	movs	r2, #20
 80019ca:	2100      	movs	r1, #0
 80019cc:	a805      	add	r0, sp, #20
 80019ce:	f002 fa2d 	bl	8003e2c <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80019d2:	4b26      	ldr	r3, [pc, #152]	@ (8001a6c <MX_GPIO_Init+0xa8>)
 80019d4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019d6:	2404      	movs	r4, #4
 80019d8:	4322      	orrs	r2, r4
 80019da:	635a      	str	r2, [r3, #52]	@ 0x34
 80019dc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019de:	4022      	ands	r2, r4
 80019e0:	9201      	str	r2, [sp, #4]
 80019e2:	9a01      	ldr	r2, [sp, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80019e4:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019e6:	2220      	movs	r2, #32
 80019e8:	4311      	orrs	r1, r2
 80019ea:	6359      	str	r1, [r3, #52]	@ 0x34
 80019ec:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80019ee:	400a      	ands	r2, r1
 80019f0:	9202      	str	r2, [sp, #8]
 80019f2:	9a02      	ldr	r2, [sp, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80019f4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019f6:	2601      	movs	r6, #1
 80019f8:	4332      	orrs	r2, r6
 80019fa:	635a      	str	r2, [r3, #52]	@ 0x34
 80019fc:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80019fe:	4032      	ands	r2, r6
 8001a00:	9203      	str	r2, [sp, #12]
 8001a02:	9a03      	ldr	r2, [sp, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001a04:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001a06:	2202      	movs	r2, #2
 8001a08:	4311      	orrs	r1, r2
 8001a0a:	6359      	str	r1, [r3, #52]	@ 0x34
 8001a0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001a0e:	401a      	ands	r2, r3
 8001a10:	9204      	str	r2, [sp, #16]
 8001a12:	9b04      	ldr	r3, [sp, #16]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, EN_IO_Pin|LED1_Pin|LED2_Pin, GPIO_PIN_RESET);
 8001a14:	27d0      	movs	r7, #208	@ 0xd0
 8001a16:	007f      	lsls	r7, r7, #1
 8001a18:	25a0      	movs	r5, #160	@ 0xa0
 8001a1a:	05ed      	lsls	r5, r5, #23
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	0039      	movs	r1, r7
 8001a20:	0028      	movs	r0, r5
 8001a22:	f000 fd55 	bl	80024d0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : NRST_Pin */
  GPIO_InitStruct.Pin = NRST_Pin;
 8001a26:	9405      	str	r4, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a28:	2400      	movs	r4, #0
 8001a2a:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a2c:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(NRST_GPIO_Port, &GPIO_InitStruct);
 8001a2e:	a905      	add	r1, sp, #20
 8001a30:	480f      	ldr	r0, [pc, #60]	@ (8001a70 <MX_GPIO_Init+0xac>)
 8001a32:	f000 fc75 	bl	8002320 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 PA2 PA3 PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3|GPIO_PIN_4;
 8001a36:	231e      	movs	r3, #30
 8001a38:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001a3a:	3b1b      	subs	r3, #27
 8001a3c:	9306      	str	r3, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a3e:	9407      	str	r4, [sp, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a40:	a905      	add	r1, sp, #20
 8001a42:	0028      	movs	r0, r5
 8001a44:	f000 fc6c 	bl	8002320 <HAL_GPIO_Init>

  /*Configure GPIO pins : EN_IO_Pin LED1_Pin LED2_Pin */
  GPIO_InitStruct.Pin = EN_IO_Pin|LED1_Pin|LED2_Pin;
 8001a48:	9705      	str	r7, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001a4a:	9606      	str	r6, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001a4c:	9407      	str	r4, [sp, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001a4e:	9408      	str	r4, [sp, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001a50:	a905      	add	r1, sp, #20
 8001a52:	0028      	movs	r0, r5
 8001a54:	f000 fc64 	bl	8002320 <HAL_GPIO_Init>

  /*Configure GPIO pin : Button_Pin */
  GPIO_InitStruct.Pin = Button_Pin;
 8001a58:	2340      	movs	r3, #64	@ 0x40
 8001a5a:	9305      	str	r3, [sp, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001a5c:	9406      	str	r4, [sp, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001a5e:	9607      	str	r6, [sp, #28]
  HAL_GPIO_Init(Button_GPIO_Port, &GPIO_InitStruct);
 8001a60:	a905      	add	r1, sp, #20
 8001a62:	0028      	movs	r0, r5
 8001a64:	f000 fc5c 	bl	8002320 <HAL_GPIO_Init>

}
 8001a68:	b00b      	add	sp, #44	@ 0x2c
 8001a6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001a6c:	40021000 	.word	0x40021000
 8001a70:	50001400 	.word	0x50001400

08001a74 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001a74:	b510      	push	{r4, lr}
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a76:	4814      	ldr	r0, [pc, #80]	@ (8001ac8 <MX_I2C1_Init+0x54>)
 8001a78:	4b14      	ldr	r3, [pc, #80]	@ (8001acc <MX_I2C1_Init+0x58>)
 8001a7a:	6003      	str	r3, [r0, #0]
  hi2c1.Init.Timing = 0x00100B0C;
 8001a7c:	4b14      	ldr	r3, [pc, #80]	@ (8001ad0 <MX_I2C1_Init+0x5c>)
 8001a7e:	6043      	str	r3, [r0, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001a80:	2300      	movs	r3, #0
 8001a82:	6083      	str	r3, [r0, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a84:	2201      	movs	r2, #1
 8001a86:	60c2      	str	r2, [r0, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a88:	6103      	str	r3, [r0, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001a8a:	6143      	str	r3, [r0, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001a8c:	6183      	str	r3, [r0, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a8e:	61c3      	str	r3, [r0, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a90:	6203      	str	r3, [r0, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a92:	f000 feef 	bl	8002874 <HAL_I2C_Init>
 8001a96:	2800      	cmp	r0, #0
 8001a98:	d10c      	bne.n	8001ab4 <MX_I2C1_Init+0x40>
    Error_Handler();
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001a9a:	480b      	ldr	r0, [pc, #44]	@ (8001ac8 <MX_I2C1_Init+0x54>)
 8001a9c:	2100      	movs	r1, #0
 8001a9e:	f001 f8fb 	bl	8002c98 <HAL_I2CEx_ConfigAnalogFilter>
 8001aa2:	2800      	cmp	r0, #0
 8001aa4:	d109      	bne.n	8001aba <MX_I2C1_Init+0x46>
    Error_Handler();
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001aa6:	4808      	ldr	r0, [pc, #32]	@ (8001ac8 <MX_I2C1_Init+0x54>)
 8001aa8:	2100      	movs	r1, #0
 8001aaa:	f001 f921 	bl	8002cf0 <HAL_I2CEx_ConfigDigitalFilter>
 8001aae:	2800      	cmp	r0, #0
 8001ab0:	d106      	bne.n	8001ac0 <MX_I2C1_Init+0x4c>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ab2:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001ab4:	f000 f95e 	bl	8001d74 <Error_Handler>
 8001ab8:	e7ef      	b.n	8001a9a <MX_I2C1_Init+0x26>
    Error_Handler();
 8001aba:	f000 f95b 	bl	8001d74 <Error_Handler>
 8001abe:	e7f2      	b.n	8001aa6 <MX_I2C1_Init+0x32>
    Error_Handler();
 8001ac0:	f000 f958 	bl	8001d74 <Error_Handler>
}
 8001ac4:	e7f5      	b.n	8001ab2 <MX_I2C1_Init+0x3e>
 8001ac6:	46c0      	nop			@ (mov r8, r8)
 8001ac8:	20000098 	.word	0x20000098
 8001acc:	40005400 	.word	0x40005400
 8001ad0:	00100b0c 	.word	0x00100b0c

08001ad4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ad4:	b510      	push	{r4, lr}
 8001ad6:	b08e      	sub	sp, #56	@ 0x38
 8001ad8:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ada:	2214      	movs	r2, #20
 8001adc:	2100      	movs	r1, #0
 8001ade:	a809      	add	r0, sp, #36	@ 0x24
 8001ae0:	f002 f9a4 	bl	8003e2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001ae4:	221c      	movs	r2, #28
 8001ae6:	2100      	movs	r1, #0
 8001ae8:	a802      	add	r0, sp, #8
 8001aea:	f002 f99f 	bl	8003e2c <memset>
  if(i2cHandle->Instance==I2C1)
 8001aee:	6822      	ldr	r2, [r4, #0]
 8001af0:	4b17      	ldr	r3, [pc, #92]	@ (8001b50 <HAL_I2C_MspInit+0x7c>)
 8001af2:	429a      	cmp	r2, r3
 8001af4:	d001      	beq.n	8001afa <HAL_I2C_MspInit+0x26>
    __HAL_RCC_I2C1_CLK_ENABLE();
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 8001af6:	b00e      	add	sp, #56	@ 0x38
 8001af8:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001afa:	2302      	movs	r3, #2
 8001afc:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001afe:	a802      	add	r0, sp, #8
 8001b00:	f001 fbbc 	bl	800327c <HAL_RCCEx_PeriphCLKConfig>
 8001b04:	2800      	cmp	r0, #0
 8001b06:	d120      	bne.n	8001b4a <HAL_I2C_MspInit+0x76>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b08:	4c12      	ldr	r4, [pc, #72]	@ (8001b54 <HAL_I2C_MspInit+0x80>)
 8001b0a:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001b0c:	2302      	movs	r3, #2
 8001b0e:	431a      	orrs	r2, r3
 8001b10:	6362      	str	r2, [r4, #52]	@ 0x34
 8001b12:	6b62      	ldr	r2, [r4, #52]	@ 0x34
 8001b14:	4013      	ands	r3, r2
 8001b16:	9300      	str	r3, [sp, #0]
 8001b18:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001b1a:	23c0      	movs	r3, #192	@ 0xc0
 8001b1c:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001b1e:	3bae      	subs	r3, #174	@ 0xae
 8001b20:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001b22:	3b11      	subs	r3, #17
 8001b24:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b26:	2300      	movs	r3, #0
 8001b28:	930c      	str	r3, [sp, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF6_I2C1;
 8001b2a:	3306      	adds	r3, #6
 8001b2c:	930d      	str	r3, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001b2e:	a909      	add	r1, sp, #36	@ 0x24
 8001b30:	4809      	ldr	r0, [pc, #36]	@ (8001b58 <HAL_I2C_MspInit+0x84>)
 8001b32:	f000 fbf5 	bl	8002320 <HAL_GPIO_Init>
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001b36:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001b38:	2280      	movs	r2, #128	@ 0x80
 8001b3a:	0392      	lsls	r2, r2, #14
 8001b3c:	4313      	orrs	r3, r2
 8001b3e:	63e3      	str	r3, [r4, #60]	@ 0x3c
 8001b40:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8001b42:	4013      	ands	r3, r2
 8001b44:	9301      	str	r3, [sp, #4]
 8001b46:	9b01      	ldr	r3, [sp, #4]
}
 8001b48:	e7d5      	b.n	8001af6 <HAL_I2C_MspInit+0x22>
      Error_Handler();
 8001b4a:	f000 f913 	bl	8001d74 <Error_Handler>
 8001b4e:	e7db      	b.n	8001b08 <HAL_I2C_MspInit+0x34>
 8001b50:	40005400 	.word	0x40005400
 8001b54:	40021000 	.word	0x40021000
 8001b58:	50000400 	.word	0x50000400

08001b5c <debug_uart>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void debug_uart(const char *msg)
{
 8001b5c:	b510      	push	{r4, lr}
 8001b5e:	0004      	movs	r4, r0
    HAL_UART_Transmit(&huart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8001b60:	f7fe fad2 	bl	8000108 <strlen>
 8001b64:	2301      	movs	r3, #1
 8001b66:	b282      	uxth	r2, r0
 8001b68:	4802      	ldr	r0, [pc, #8]	@ (8001b74 <debug_uart+0x18>)
 8001b6a:	425b      	negs	r3, r3
 8001b6c:	0021      	movs	r1, r4
 8001b6e:	f001 ff70 	bl	8003a52 <HAL_UART_Transmit>
}
 8001b72:	bd10      	pop	{r4, pc}
 8001b74:	2000019c 	.word	0x2000019c

08001b78 <enterShutdown>:

void enterShutdown(void)
{
 8001b78:	b510      	push	{r4, lr}
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WUF);
 8001b7a:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <enterShutdown+0x14>)
 8001b7c:	4a04      	ldr	r2, [pc, #16]	@ (8001b90 <enterShutdown+0x18>)
 8001b7e:	619a      	str	r2, [r3, #24]
  	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8001b80:	2001      	movs	r0, #1
 8001b82:	f001 f8df 	bl	8002d44 <HAL_PWR_EnableWakeUpPin>
    HAL_PWREx_EnterSHUTDOWNMode();
 8001b86:	f001 f8eb 	bl	8002d60 <HAL_PWREx_EnterSHUTDOWNMode>
}
 8001b8a:	bd10      	pop	{r4, pc}
 8001b8c:	40007000 	.word	0x40007000
 8001b90:	0001002f 	.word	0x0001002f

08001b94 <configureBMA400>:

// Configure BMA400 for low power + wake-up on Y-axis motion
void configureBMA400(struct bma400_dev *dev)
{
 8001b94:	b570      	push	{r4, r5, r6, lr}
 8001b96:	b08e      	sub	sp, #56	@ 0x38
 8001b98:	0005      	movs	r5, r0
	bma400_set_power_mode(BMA400_MODE_LOW_POWER, dev);
 8001b9a:	0001      	movs	r1, r0
 8001b9c:	2001      	movs	r0, #1
 8001b9e:	f7ff fda5 	bl	80016ec <bma400_set_power_mode>

	struct bma400_device_conf dev_conf[] = {
 8001ba2:	ac06      	add	r4, sp, #24
 8001ba4:	221e      	movs	r2, #30
 8001ba6:	2100      	movs	r1, #0
 8001ba8:	0020      	movs	r0, r4
 8001baa:	f002 f93f 	bl	8003e2c <memset>
 8001bae:	2602      	movs	r6, #2
 8001bb0:	7026      	strb	r6, [r4, #0]
 8001bb2:	230e      	movs	r3, #14
 8001bb4:	70a3      	strb	r3, [r4, #2]
 8001bb6:	33ba      	adds	r3, #186	@ 0xba
 8001bb8:	80a3      	strh	r3, [r4, #4]
 8001bba:	3bc7      	subs	r3, #199	@ 0xc7
 8001bbc:	72a3      	strb	r3, [r4, #10]
 8001bbe:	7323      	strb	r3, [r4, #12]
 8001bc0:	73a6      	strb	r6, [r4, #14]
 8001bc2:	73e6      	strb	r6, [r4, #15]
 8001bc4:	74e3      	strb	r3, [r4, #19]
 8001bc6:	2203      	movs	r2, #3
 8001bc8:	7522      	strb	r2, [r4, #20]
 8001bca:	75a3      	strb	r3, [r4, #22]
				.pin_conf = BMA400_INT_PUSH_PULL_ACTIVE_0
			}
		}
	};

	bma400_set_device_conf(dev_conf, 3, dev);
 8001bcc:	002a      	movs	r2, r5
 8001bce:	2103      	movs	r1, #3
 8001bd0:	0020      	movs	r0, r4
 8001bd2:	f7ff fe17 	bl	8001804 <bma400_set_device_conf>

	struct bma400_sensor_conf sensor_conf = {
 8001bd6:	2214      	movs	r2, #20
 8001bd8:	2100      	movs	r1, #0
 8001bda:	a801      	add	r0, sp, #4
 8001bdc:	f002 f926 	bl	8003e2c <memset>
 8001be0:	2308      	movs	r3, #8
 8001be2:	466a      	mov	r2, sp
 8001be4:	7193      	strb	r3, [r2, #6]
 8001be6:	7216      	strb	r6, [r2, #8]
			.osr = BMA400_ACCEL_OSR_SETTING_0,
			.odr = BMA400_ODR_100HZ
		}
	};

	bma400_set_sensor_conf(&sensor_conf, 1, dev);
 8001be8:	002a      	movs	r2, r5
 8001bea:	2101      	movs	r1, #1
 8001bec:	a801      	add	r0, sp, #4
 8001bee:	f7ff fdce 	bl	800178e <bma400_set_sensor_conf>
	set_auto_wakeup(BMA400_ENABLE, dev);	// enable auto wake up
 8001bf2:	0029      	movs	r1, r5
 8001bf4:	2001      	movs	r0, #1
 8001bf6:	f7ff fe8f 	bl	8001918 <set_auto_wakeup>
}
 8001bfa:	b00e      	add	sp, #56	@ 0x38
 8001bfc:	bd70      	pop	{r4, r5, r6, pc}
	...

08001c00 <SendESP>:

void SendESP(UART_HandleTypeDef *huart, uint16_t value) {
 8001c00:	b530      	push	{r4, r5, lr}
 8001c02:	b085      	sub	sp, #20
 8001c04:	0004      	movs	r4, r0
 8001c06:	000b      	movs	r3, r1
	char msg[16];
	snprintf(msg, sizeof(msg), "%u\n", value);
 8001c08:	4a13      	ldr	r2, [pc, #76]	@ (8001c58 <SendESP+0x58>)
 8001c0a:	2110      	movs	r1, #16
 8001c0c:	4668      	mov	r0, sp
 8001c0e:	f002 f8d7 	bl	8003dc0 <sniprintf>

	HAL_GPIO_WritePin(EN_IO_GPIO_Port, EN_IO_Pin, SET);
 8001c12:	25a0      	movs	r5, #160	@ 0xa0
 8001c14:	05ed      	lsls	r5, r5, #23
 8001c16:	2201      	movs	r2, #1
 8001c18:	2120      	movs	r1, #32
 8001c1a:	0028      	movs	r0, r5
 8001c1c:	f000 fc58 	bl	80024d0 <HAL_GPIO_WritePin>
	HAL_Delay(280);
 8001c20:	208c      	movs	r0, #140	@ 0x8c
 8001c22:	0040      	lsls	r0, r0, #1
 8001c24:	f000 faf2 	bl	800220c <HAL_Delay>
	HAL_UART_Transmit(huart, (uint8_t *)msg, strlen(msg), HAL_MAX_DELAY);
 8001c28:	4668      	mov	r0, sp
 8001c2a:	f7fe fa6d 	bl	8000108 <strlen>
 8001c2e:	2301      	movs	r3, #1
 8001c30:	b282      	uxth	r2, r0
 8001c32:	425b      	negs	r3, r3
 8001c34:	4669      	mov	r1, sp
 8001c36:	0020      	movs	r0, r4
 8001c38:	f001 ff0b 	bl	8003a52 <HAL_UART_Transmit>
	HAL_Delay(2);
 8001c3c:	2002      	movs	r0, #2
 8001c3e:	f000 fae5 	bl	800220c <HAL_Delay>
	HAL_GPIO_WritePin(EN_IO_GPIO_Port, EN_IO_Pin, RESET);
 8001c42:	2200      	movs	r2, #0
 8001c44:	2120      	movs	r1, #32
 8001c46:	0028      	movs	r0, r5
 8001c48:	f000 fc42 	bl	80024d0 <HAL_GPIO_WritePin>
	HAL_Delay(70);
 8001c4c:	2046      	movs	r0, #70	@ 0x46
 8001c4e:	f000 fadd 	bl	800220c <HAL_Delay>
}
 8001c52:	b005      	add	sp, #20
 8001c54:	bd30      	pop	{r4, r5, pc}
 8001c56:	46c0      	nop			@ (mov r8, r8)
 8001c58:	08004784 	.word	0x08004784

08001c5c <HAL_TIM_PeriodElapsedCallback>:
  }
}

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001c5c:	b510      	push	{r4, lr}
 8001c5e:	b084      	sub	sp, #16
    if (htim->Instance == TIM16)
 8001c60:	6803      	ldr	r3, [r0, #0]
 8001c62:	4a36      	ldr	r2, [pc, #216]	@ (8001d3c <HAL_TIM_PeriodElapsedCallback+0xe0>)
 8001c64:	4293      	cmp	r3, r2
 8001c66:	d004      	beq.n	8001c72 <HAL_TIM_PeriodElapsedCallback+0x16>
            send_flag = 1;
            send_time = motion_time;
        }
	}

    if (htim->Instance == TIM14)
 8001c68:	4a35      	ldr	r2, [pc, #212]	@ (8001d40 <HAL_TIM_PeriodElapsedCallback+0xe4>)
 8001c6a:	4293      	cmp	r3, r2
 8001c6c:	d01b      	beq.n	8001ca6 <HAL_TIM_PeriodElapsedCallback+0x4a>

            prev_y = sample.y;
            prev_valid = true;
        }
    }
}
 8001c6e:	b004      	add	sp, #16
 8001c70:	bd10      	pop	{r4, pc}
        motion_time++;
 8001c72:	4934      	ldr	r1, [pc, #208]	@ (8001d44 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001c74:	880a      	ldrh	r2, [r1, #0]
 8001c76:	3201      	adds	r2, #1
 8001c78:	b292      	uxth	r2, r2
 8001c7a:	800a      	strh	r2, [r1, #0]
        tick_counter++;
 8001c7c:	4932      	ldr	r1, [pc, #200]	@ (8001d48 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001c7e:	880a      	ldrh	r2, [r1, #0]
 8001c80:	3201      	adds	r2, #1
 8001c82:	b292      	uxth	r2, r2
 8001c84:	800a      	strh	r2, [r1, #0]
        if (tick_counter >= 2000)
 8001c86:	21fa      	movs	r1, #250	@ 0xfa
 8001c88:	00c9      	lsls	r1, r1, #3
 8001c8a:	428a      	cmp	r2, r1
 8001c8c:	d3ec      	bcc.n	8001c68 <HAL_TIM_PeriodElapsedCallback+0xc>
            tick_counter = 0;
 8001c8e:	4a2e      	ldr	r2, [pc, #184]	@ (8001d48 <HAL_TIM_PeriodElapsedCallback+0xec>)
 8001c90:	2100      	movs	r1, #0
 8001c92:	8011      	strh	r1, [r2, #0]
            send_flag = 1;
 8001c94:	4a2d      	ldr	r2, [pc, #180]	@ (8001d4c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001c96:	3101      	adds	r1, #1
 8001c98:	7011      	strb	r1, [r2, #0]
            send_time = motion_time;
 8001c9a:	4a2a      	ldr	r2, [pc, #168]	@ (8001d44 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001c9c:	8812      	ldrh	r2, [r2, #0]
 8001c9e:	b292      	uxth	r2, r2
 8001ca0:	492b      	ldr	r1, [pc, #172]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001ca2:	800a      	strh	r2, [r1, #0]
 8001ca4:	e7e0      	b.n	8001c68 <HAL_TIM_PeriodElapsedCallback+0xc>
        if (bma400_get_accel_data(BMA400_DATA_ONLY, &sample, &bma400) == BMA400_OK)
 8001ca6:	4a2b      	ldr	r2, [pc, #172]	@ (8001d54 <HAL_TIM_PeriodElapsedCallback+0xf8>)
 8001ca8:	a901      	add	r1, sp, #4
 8001caa:	2000      	movs	r0, #0
 8001cac:	f7ff fd58 	bl	8001760 <bma400_get_accel_data>
 8001cb0:	2800      	cmp	r0, #0
 8001cb2:	d1dc      	bne.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x12>
            if (prev_valid)
 8001cb4:	4b28      	ldr	r3, [pc, #160]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001cb6:	781b      	ldrb	r3, [r3, #0]
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	d01e      	beq.n	8001cfa <HAL_TIM_PeriodElapsedCallback+0x9e>
                float diff = fabsf(sample.y - prev_y);
 8001cbc:	ab01      	add	r3, sp, #4
 8001cbe:	2002      	movs	r0, #2
 8001cc0:	5e18      	ldrsh	r0, [r3, r0]
 8001cc2:	f7fe feff 	bl	8000ac4 <__aeabi_i2f>
 8001cc6:	4b25      	ldr	r3, [pc, #148]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001cc8:	6819      	ldr	r1, [r3, #0]
 8001cca:	f7fe fc97 	bl	80005fc <__aeabi_fsub>
 8001cce:	0040      	lsls	r0, r0, #1
 8001cd0:	0840      	lsrs	r0, r0, #1
                if (diff <= DIFF_STABLE_THRESHOLD && stable_count < DIFF_STABLE_COUNT)
 8001cd2:	4923      	ldr	r1, [pc, #140]	@ (8001d60 <HAL_TIM_PeriodElapsedCallback+0x104>)
 8001cd4:	f7fe fbbc 	bl	8000450 <__aeabi_fcmple>
 8001cd8:	2800      	cmp	r0, #0
 8001cda:	d007      	beq.n	8001cec <HAL_TIM_PeriodElapsedCallback+0x90>
 8001cdc:	4b21      	ldr	r3, [pc, #132]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001cde:	881b      	ldrh	r3, [r3, #0]
 8001ce0:	2b1d      	cmp	r3, #29
 8001ce2:	d803      	bhi.n	8001cec <HAL_TIM_PeriodElapsedCallback+0x90>
                    stable_count++;
 8001ce4:	4a1f      	ldr	r2, [pc, #124]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001ce6:	3301      	adds	r3, #1
 8001ce8:	8013      	strh	r3, [r2, #0]
 8001cea:	e002      	b.n	8001cf2 <HAL_TIM_PeriodElapsedCallback+0x96>
                    stable_count = 0;
 8001cec:	4b1d      	ldr	r3, [pc, #116]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	801a      	strh	r2, [r3, #0]
                if (stable_count >= DIFF_STABLE_COUNT)
 8001cf2:	4b1c      	ldr	r3, [pc, #112]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001cf4:	881b      	ldrh	r3, [r3, #0]
 8001cf6:	2b1d      	cmp	r3, #29
 8001cf8:	d80a      	bhi.n	8001d10 <HAL_TIM_PeriodElapsedCallback+0xb4>
            prev_y = sample.y;
 8001cfa:	ab01      	add	r3, sp, #4
 8001cfc:	2002      	movs	r0, #2
 8001cfe:	5e18      	ldrsh	r0, [r3, r0]
 8001d00:	4c16      	ldr	r4, [pc, #88]	@ (8001d5c <HAL_TIM_PeriodElapsedCallback+0x100>)
 8001d02:	f7fe fedf 	bl	8000ac4 <__aeabi_i2f>
 8001d06:	6020      	str	r0, [r4, #0]
            prev_valid = true;
 8001d08:	4b13      	ldr	r3, [pc, #76]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001d0a:	2201      	movs	r2, #1
 8001d0c:	701a      	strb	r2, [r3, #0]
}
 8001d0e:	e7ae      	b.n	8001c6e <HAL_TIM_PeriodElapsedCallback+0x12>
                    HAL_TIM_Base_Stop_IT(&htim14);
 8001d10:	4815      	ldr	r0, [pc, #84]	@ (8001d68 <HAL_TIM_PeriodElapsedCallback+0x10c>)
 8001d12:	f001 fb81 	bl	8003418 <HAL_TIM_Base_Stop_IT>
                    HAL_TIM_Base_Stop_IT(&htim16);
 8001d16:	4815      	ldr	r0, [pc, #84]	@ (8001d6c <HAL_TIM_PeriodElapsedCallback+0x110>)
 8001d18:	f001 fb7e 	bl	8003418 <HAL_TIM_Base_Stop_IT>
                    send_time = motion_time;
 8001d1c:	4b09      	ldr	r3, [pc, #36]	@ (8001d44 <HAL_TIM_PeriodElapsedCallback+0xe8>)
 8001d1e:	881b      	ldrh	r3, [r3, #0]
 8001d20:	b29b      	uxth	r3, r3
 8001d22:	4a0b      	ldr	r2, [pc, #44]	@ (8001d50 <HAL_TIM_PeriodElapsedCallback+0xf4>)
 8001d24:	8013      	strh	r3, [r2, #0]
                    send_flag = 1;
 8001d26:	4b09      	ldr	r3, [pc, #36]	@ (8001d4c <HAL_TIM_PeriodElapsedCallback+0xf0>)
 8001d28:	2201      	movs	r2, #1
 8001d2a:	701a      	strb	r2, [r3, #0]
                    stable_count = 0;
 8001d2c:	4b0d      	ldr	r3, [pc, #52]	@ (8001d64 <HAL_TIM_PeriodElapsedCallback+0x108>)
 8001d2e:	2100      	movs	r1, #0
 8001d30:	8019      	strh	r1, [r3, #0]
                    prev_valid = false;
 8001d32:	4b09      	ldr	r3, [pc, #36]	@ (8001d58 <HAL_TIM_PeriodElapsedCallback+0xfc>)
 8001d34:	7019      	strb	r1, [r3, #0]
                    go_sleep = 1;
 8001d36:	4b0e      	ldr	r3, [pc, #56]	@ (8001d70 <HAL_TIM_PeriodElapsedCallback+0x114>)
 8001d38:	701a      	strb	r2, [r3, #0]
 8001d3a:	e7de      	b.n	8001cfa <HAL_TIM_PeriodElapsedCallback+0x9e>
 8001d3c:	40014400 	.word	0x40014400
 8001d40:	40002000 	.word	0x40002000
 8001d44:	200000fe 	.word	0x200000fe
 8001d48:	200000ec 	.word	0x200000ec
 8001d4c:	200000fc 	.word	0x200000fc
 8001d50:	200000fa 	.word	0x200000fa
 8001d54:	20000000 	.word	0x20000000
 8001d58:	200000f0 	.word	0x200000f0
 8001d5c:	200000f4 	.word	0x200000f4
 8001d60:	40a00000 	.word	0x40a00000
 8001d64:	200000ee 	.word	0x200000ee
 8001d68:	20000150 	.word	0x20000150
 8001d6c:	20000104 	.word	0x20000104
 8001d70:	200000f8 	.word	0x200000f8

08001d74 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d74:	b510      	push	{r4, lr}
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, SET);
 8001d76:	2180      	movs	r1, #128	@ 0x80
 8001d78:	20a0      	movs	r0, #160	@ 0xa0
 8001d7a:	2201      	movs	r2, #1
 8001d7c:	0049      	lsls	r1, r1, #1
 8001d7e:	05c0      	lsls	r0, r0, #23
 8001d80:	f000 fba6 	bl	80024d0 <HAL_GPIO_WritePin>
  while (1)
 8001d84:	e7fe      	b.n	8001d84 <Error_Handler+0x10>
	...

08001d88 <SystemClock_Config>:
{
 8001d88:	b500      	push	{lr}
 8001d8a:	b08d      	sub	sp, #52	@ 0x34
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d8c:	221c      	movs	r2, #28
 8001d8e:	2100      	movs	r1, #0
 8001d90:	a805      	add	r0, sp, #20
 8001d92:	f002 f84b 	bl	8003e2c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001d96:	2214      	movs	r2, #20
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4668      	mov	r0, sp
 8001d9c:	f002 f846 	bl	8003e2c <memset>
  __HAL_FLASH_SET_LATENCY(FLASH_LATENCY_0);
 8001da0:	4a12      	ldr	r2, [pc, #72]	@ (8001dec <SystemClock_Config+0x64>)
 8001da2:	6813      	ldr	r3, [r2, #0]
 8001da4:	2107      	movs	r1, #7
 8001da6:	438b      	bics	r3, r1
 8001da8:	6013      	str	r3, [r2, #0]
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001daa:	2302      	movs	r3, #2
 8001dac:	9305      	str	r3, [sp, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001dae:	33fe      	adds	r3, #254	@ 0xfe
 8001db0:	9308      	str	r3, [sp, #32]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV16;
 8001db2:	2380      	movs	r3, #128	@ 0x80
 8001db4:	019b      	lsls	r3, r3, #6
 8001db6:	9309      	str	r3, [sp, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001db8:	2340      	movs	r3, #64	@ 0x40
 8001dba:	930a      	str	r3, [sp, #40]	@ 0x28
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dbc:	a805      	add	r0, sp, #20
 8001dbe:	f000 ffe1 	bl	8002d84 <HAL_RCC_OscConfig>
 8001dc2:	2800      	cmp	r0, #0
 8001dc4:	d10e      	bne.n	8001de4 <SystemClock_Config+0x5c>
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001dc6:	2307      	movs	r3, #7
 8001dc8:	9300      	str	r3, [sp, #0]
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	9301      	str	r3, [sp, #4]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8001dce:	9302      	str	r3, [sp, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 8001dd0:	9303      	str	r3, [sp, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV1;
 8001dd2:	9304      	str	r3, [sp, #16]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001dd4:	2100      	movs	r1, #0
 8001dd6:	4668      	mov	r0, sp
 8001dd8:	f001 f962 	bl	80030a0 <HAL_RCC_ClockConfig>
 8001ddc:	2800      	cmp	r0, #0
 8001dde:	d103      	bne.n	8001de8 <SystemClock_Config+0x60>
}
 8001de0:	b00d      	add	sp, #52	@ 0x34
 8001de2:	bd00      	pop	{pc}
    Error_Handler();
 8001de4:	f7ff ffc6 	bl	8001d74 <Error_Handler>
    Error_Handler();
 8001de8:	f7ff ffc4 	bl	8001d74 <Error_Handler>
 8001dec:	40022000 	.word	0x40022000

08001df0 <main>:
{
 8001df0:	b510      	push	{r4, lr}
  HAL_Init();
 8001df2:	f000 f9ed 	bl	80021d0 <HAL_Init>
  SystemClock_Config();
 8001df6:	f7ff ffc7 	bl	8001d88 <SystemClock_Config>
  MX_GPIO_Init();
 8001dfa:	f7ff fde3 	bl	80019c4 <MX_GPIO_Init>
  MX_I2C1_Init();
 8001dfe:	f7ff fe39 	bl	8001a74 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001e02:	f000 f915 	bl	8002030 <MX_USART1_UART_Init>
  MX_TIM14_Init();
 8001e06:	f000 f8a7 	bl	8001f58 <MX_TIM14_Init>
  MX_TIM16_Init();
 8001e0a:	f000 f8bf 	bl	8001f8c <MX_TIM16_Init>
  bma400_init(&bma400);
 8001e0e:	4c19      	ldr	r4, [pc, #100]	@ (8001e74 <main+0x84>)
 8001e10:	0020      	movs	r0, r4
 8001e12:	f7ff fa0f 	bl	8001234 <bma400_init>
  configureBMA400(&bma400);
 8001e16:	0020      	movs	r0, r4
 8001e18:	f7ff febc 	bl	8001b94 <configureBMA400>
  HAL_ResumeTick();
 8001e1c:	f000 fa10 	bl	8002240 <HAL_ResumeTick>
  HAL_Delay(10);
 8001e20:	200a      	movs	r0, #10
 8001e22:	f000 f9f3 	bl	800220c <HAL_Delay>
  HAL_SuspendTick();
 8001e26:	f000 fa03 	bl	8002230 <HAL_SuspendTick>
  debug_uart("woke up\n");
 8001e2a:	4813      	ldr	r0, [pc, #76]	@ (8001e78 <main+0x88>)
 8001e2c:	f7ff fe96 	bl	8001b5c <debug_uart>
  HAL_TIM_Base_Start_IT(&htim14);
 8001e30:	4812      	ldr	r0, [pc, #72]	@ (8001e7c <main+0x8c>)
 8001e32:	f001 fabd 	bl	80033b0 <HAL_TIM_Base_Start_IT>
  HAL_TIM_Base_Start_IT(&htim16);
 8001e36:	4812      	ldr	r0, [pc, #72]	@ (8001e80 <main+0x90>)
 8001e38:	f001 faba 	bl	80033b0 <HAL_TIM_Base_Start_IT>
	  if (send_flag)
 8001e3c:	4b11      	ldr	r3, [pc, #68]	@ (8001e84 <main+0x94>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d109      	bne.n	8001e58 <main+0x68>
	  if (go_sleep)
 8001e44:	4b10      	ldr	r3, [pc, #64]	@ (8001e88 <main+0x98>)
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d0f7      	beq.n	8001e3c <main+0x4c>
		  go_sleep = 0;
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	@ (8001e88 <main+0x98>)
 8001e4e:	2200      	movs	r2, #0
 8001e50:	701a      	strb	r2, [r3, #0]
		  enterShutdown();
 8001e52:	f7ff fe91 	bl	8001b78 <enterShutdown>
 8001e56:	e7f1      	b.n	8001e3c <main+0x4c>
	      send_flag = 0;
 8001e58:	4b0a      	ldr	r3, [pc, #40]	@ (8001e84 <main+0x94>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	701a      	strb	r2, [r3, #0]
	      HAL_ResumeTick();
 8001e5e:	f000 f9ef 	bl	8002240 <HAL_ResumeTick>
	      SendESP(&huart1, send_time);
 8001e62:	4b0a      	ldr	r3, [pc, #40]	@ (8001e8c <main+0x9c>)
 8001e64:	8819      	ldrh	r1, [r3, #0]
 8001e66:	b289      	uxth	r1, r1
 8001e68:	4809      	ldr	r0, [pc, #36]	@ (8001e90 <main+0xa0>)
 8001e6a:	f7ff fec9 	bl	8001c00 <SendESP>
	      HAL_SuspendTick();
 8001e6e:	f000 f9df 	bl	8002230 <HAL_SuspendTick>
 8001e72:	e7e7      	b.n	8001e44 <main+0x54>
 8001e74:	20000000 	.word	0x20000000
 8001e78:	08004788 	.word	0x08004788
 8001e7c:	20000150 	.word	0x20000150
 8001e80:	20000104 	.word	0x20000104
 8001e84:	200000fc 	.word	0x200000fc
 8001e88:	200000f8 	.word	0x200000f8
 8001e8c:	200000fa 	.word	0x200000fa
 8001e90:	2000019c 	.word	0x2000019c

08001e94 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e94:	b500      	push	{lr}
 8001e96:	b083      	sub	sp, #12

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e98:	4b0c      	ldr	r3, [pc, #48]	@ (8001ecc <HAL_MspInit+0x38>)
 8001e9a:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001e9c:	2201      	movs	r2, #1
 8001e9e:	4311      	orrs	r1, r2
 8001ea0:	6419      	str	r1, [r3, #64]	@ 0x40
 8001ea2:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8001ea4:	400a      	ands	r2, r1
 8001ea6:	9200      	str	r2, [sp, #0]
 8001ea8:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001eaa:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001eac:	2180      	movs	r1, #128	@ 0x80
 8001eae:	0549      	lsls	r1, r1, #21
 8001eb0:	430a      	orrs	r2, r1
 8001eb2:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001eb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001eb6:	400b      	ands	r3, r1
 8001eb8:	9301      	str	r3, [sp, #4]
 8001eba:	9b01      	ldr	r3, [sp, #4]

  /* System interrupt init*/

  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA11);
 8001ebc:	2008      	movs	r0, #8
 8001ebe:	f000 f9c7 	bl	8002250 <HAL_SYSCFG_EnableRemap>
  HAL_SYSCFG_EnableRemap(SYSCFG_REMAP_PA12);
 8001ec2:	2010      	movs	r0, #16
 8001ec4:	f000 f9c4 	bl	8002250 <HAL_SYSCFG_EnableRemap>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ec8:	b003      	add	sp, #12
 8001eca:	bd00      	pop	{pc}
 8001ecc:	40021000 	.word	0x40021000

08001ed0 <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001ed0:	e7fe      	b.n	8001ed0 <NMI_Handler>

08001ed2 <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001ed2:	e7fe      	b.n	8001ed2 <HardFault_Handler>

08001ed4 <SVC_Handler>:

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8001ed4:	4770      	bx	lr

08001ed6 <PendSV_Handler>:

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ed6:	4770      	bx	lr

08001ed8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001ed8:	b510      	push	{r4, lr}
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001eda:	f000 f985 	bl	80021e8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ede:	bd10      	pop	{r4, pc}

08001ee0 <TIM14_IRQHandler>:

/**
  * @brief This function handles TIM14 global interrupt.
  */
void TIM14_IRQHandler(void)
{
 8001ee0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM14_IRQn 0 */

  /* USER CODE END TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim14);
 8001ee2:	4802      	ldr	r0, [pc, #8]	@ (8001eec <TIM14_IRQHandler+0xc>)
 8001ee4:	f001 fab8 	bl	8003458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM14_IRQn 1 */

  /* USER CODE END TIM14_IRQn 1 */
}
 8001ee8:	bd10      	pop	{r4, pc}
 8001eea:	46c0      	nop			@ (mov r8, r8)
 8001eec:	20000150 	.word	0x20000150

08001ef0 <TIM16_IRQHandler>:

/**
  * @brief This function handles TIM16 global interrupt.
  */
void TIM16_IRQHandler(void)
{
 8001ef0:	b510      	push	{r4, lr}
  /* USER CODE BEGIN TIM16_IRQn 0 */

  /* USER CODE END TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 8001ef2:	4802      	ldr	r0, [pc, #8]	@ (8001efc <TIM16_IRQHandler+0xc>)
 8001ef4:	f001 fab0 	bl	8003458 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM16_IRQn 1 */

  /* USER CODE END TIM16_IRQn 1 */
}
 8001ef8:	bd10      	pop	{r4, pc}
 8001efa:	46c0      	nop			@ (mov r8, r8)
 8001efc:	20000104 	.word	0x20000104

08001f00 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f00:	b510      	push	{r4, lr}
 8001f02:	0003      	movs	r3, r0
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f04:	4a0c      	ldr	r2, [pc, #48]	@ (8001f38 <_sbrk+0x38>)
 8001f06:	490d      	ldr	r1, [pc, #52]	@ (8001f3c <_sbrk+0x3c>)
 8001f08:	1a52      	subs	r2, r2, r1
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f0a:	490d      	ldr	r1, [pc, #52]	@ (8001f40 <_sbrk+0x40>)
 8001f0c:	6809      	ldr	r1, [r1, #0]
 8001f0e:	2900      	cmp	r1, #0
 8001f10:	d007      	beq.n	8001f22 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f12:	490b      	ldr	r1, [pc, #44]	@ (8001f40 <_sbrk+0x40>)
 8001f14:	6808      	ldr	r0, [r1, #0]
 8001f16:	18c3      	adds	r3, r0, r3
 8001f18:	4293      	cmp	r3, r2
 8001f1a:	d806      	bhi.n	8001f2a <_sbrk+0x2a>
    errno = ENOMEM;
    return (void *)-1;
  }

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;
 8001f1c:	4a08      	ldr	r2, [pc, #32]	@ (8001f40 <_sbrk+0x40>)
 8001f1e:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
}
 8001f20:	bd10      	pop	{r4, pc}
    __sbrk_heap_end = &_end;
 8001f22:	4907      	ldr	r1, [pc, #28]	@ (8001f40 <_sbrk+0x40>)
 8001f24:	4807      	ldr	r0, [pc, #28]	@ (8001f44 <_sbrk+0x44>)
 8001f26:	6008      	str	r0, [r1, #0]
 8001f28:	e7f3      	b.n	8001f12 <_sbrk+0x12>
    errno = ENOMEM;
 8001f2a:	f001 ff87 	bl	8003e3c <__errno>
 8001f2e:	230c      	movs	r3, #12
 8001f30:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 8001f32:	2001      	movs	r0, #1
 8001f34:	4240      	negs	r0, r0
 8001f36:	e7f3      	b.n	8001f20 <_sbrk+0x20>
 8001f38:	20001800 	.word	0x20001800
 8001f3c:	00000400 	.word	0x00000400
 8001f40:	20000100 	.word	0x20000100
 8001f44:	20000380 	.word	0x20000380

08001f48 <SystemInit>:
  
  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001f48:	4b02      	ldr	r3, [pc, #8]	@ (8001f54 <SystemInit+0xc>)
 8001f4a:	2280      	movs	r2, #128	@ 0x80
 8001f4c:	0512      	lsls	r2, r2, #20
 8001f4e:	609a      	str	r2, [r3, #8]
#endif
}
 8001f50:	4770      	bx	lr
 8001f52:	46c0      	nop			@ (mov r8, r8)
 8001f54:	e000ed00 	.word	0xe000ed00

08001f58 <MX_TIM14_Init>:
TIM_HandleTypeDef htim14;
TIM_HandleTypeDef htim16;

/* TIM14 init function */
void MX_TIM14_Init(void)
{
 8001f58:	b510      	push	{r4, lr}
  /* USER CODE END TIM14_Init 0 */

  /* USER CODE BEGIN TIM14_Init 1 */

  /* USER CODE END TIM14_Init 1 */
  htim14.Instance = TIM14;
 8001f5a:	480a      	ldr	r0, [pc, #40]	@ (8001f84 <MX_TIM14_Init+0x2c>)
 8001f5c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f88 <MX_TIM14_Init+0x30>)
 8001f5e:	6003      	str	r3, [r0, #0]
  htim14.Init.Prescaler = 299;
 8001f60:	232c      	movs	r3, #44	@ 0x2c
 8001f62:	33ff      	adds	r3, #255	@ 0xff
 8001f64:	6043      	str	r3, [r0, #4]
  htim14.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f66:	2300      	movs	r3, #0
 8001f68:	6083      	str	r3, [r0, #8]
  htim14.Init.Period = 99;
 8001f6a:	2263      	movs	r2, #99	@ 0x63
 8001f6c:	60c2      	str	r2, [r0, #12]
  htim14.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f6e:	6103      	str	r3, [r0, #16]
  htim14.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f70:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim14) != HAL_OK)
 8001f72:	f001 fb67 	bl	8003644 <HAL_TIM_Base_Init>
 8001f76:	2800      	cmp	r0, #0
 8001f78:	d100      	bne.n	8001f7c <MX_TIM14_Init+0x24>
  }
  /* USER CODE BEGIN TIM14_Init 2 */

  /* USER CODE END TIM14_Init 2 */

}
 8001f7a:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001f7c:	f7ff fefa 	bl	8001d74 <Error_Handler>
}
 8001f80:	e7fb      	b.n	8001f7a <MX_TIM14_Init+0x22>
 8001f82:	46c0      	nop			@ (mov r8, r8)
 8001f84:	20000150 	.word	0x20000150
 8001f88:	40002000 	.word	0x40002000

08001f8c <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8001f8c:	b510      	push	{r4, lr}
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8001f8e:	480a      	ldr	r0, [pc, #40]	@ (8001fb8 <MX_TIM16_Init+0x2c>)
 8001f90:	4b0a      	ldr	r3, [pc, #40]	@ (8001fbc <MX_TIM16_Init+0x30>)
 8001f92:	6003      	str	r3, [r0, #0]
  htim16.Init.Prescaler = 299;
 8001f94:	232c      	movs	r3, #44	@ 0x2c
 8001f96:	33ff      	adds	r3, #255	@ 0xff
 8001f98:	6043      	str	r3, [r0, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f9a:	2300      	movs	r3, #0
 8001f9c:	6083      	str	r3, [r0, #8]
  htim16.Init.Period = 9;
 8001f9e:	2209      	movs	r2, #9
 8001fa0:	60c2      	str	r2, [r0, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fa2:	6103      	str	r3, [r0, #16]
  htim16.Init.RepetitionCounter = 0;
 8001fa4:	6143      	str	r3, [r0, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fa6:	6183      	str	r3, [r0, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8001fa8:	f001 fb4c 	bl	8003644 <HAL_TIM_Base_Init>
 8001fac:	2800      	cmp	r0, #0
 8001fae:	d100      	bne.n	8001fb2 <MX_TIM16_Init+0x26>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8001fb0:	bd10      	pop	{r4, pc}
    Error_Handler();
 8001fb2:	f7ff fedf 	bl	8001d74 <Error_Handler>
}
 8001fb6:	e7fb      	b.n	8001fb0 <MX_TIM16_Init+0x24>
 8001fb8:	20000104 	.word	0x20000104
 8001fbc:	40014400 	.word	0x40014400

08001fc0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8001fc0:	b500      	push	{lr}
 8001fc2:	b083      	sub	sp, #12

  if(tim_baseHandle->Instance==TIM14)
 8001fc4:	6803      	ldr	r3, [r0, #0]
 8001fc6:	4a17      	ldr	r2, [pc, #92]	@ (8002024 <HAL_TIM_Base_MspInit+0x64>)
 8001fc8:	4293      	cmp	r3, r2
 8001fca:	d004      	beq.n	8001fd6 <HAL_TIM_Base_MspInit+0x16>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
  /* USER CODE BEGIN TIM14_MspInit 1 */

  /* USER CODE END TIM14_MspInit 1 */
  }
  else if(tim_baseHandle->Instance==TIM16)
 8001fcc:	4a16      	ldr	r2, [pc, #88]	@ (8002028 <HAL_TIM_Base_MspInit+0x68>)
 8001fce:	4293      	cmp	r3, r2
 8001fd0:	d014      	beq.n	8001ffc <HAL_TIM_Base_MspInit+0x3c>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8001fd2:	b003      	add	sp, #12
 8001fd4:	bd00      	pop	{pc}
    __HAL_RCC_TIM14_CLK_ENABLE();
 8001fd6:	4b15      	ldr	r3, [pc, #84]	@ (800202c <HAL_TIM_Base_MspInit+0x6c>)
 8001fd8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8001fda:	2180      	movs	r1, #128	@ 0x80
 8001fdc:	0209      	lsls	r1, r1, #8
 8001fde:	430a      	orrs	r2, r1
 8001fe0:	641a      	str	r2, [r3, #64]	@ 0x40
 8001fe2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fe4:	400b      	ands	r3, r1
 8001fe6:	9300      	str	r3, [sp, #0]
 8001fe8:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(TIM14_IRQn, 0, 0);
 8001fea:	2200      	movs	r2, #0
 8001fec:	2100      	movs	r1, #0
 8001fee:	2013      	movs	r0, #19
 8001ff0:	f000 f982 	bl	80022f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM14_IRQn);
 8001ff4:	2013      	movs	r0, #19
 8001ff6:	f000 f983 	bl	8002300 <HAL_NVIC_EnableIRQ>
 8001ffa:	e7ea      	b.n	8001fd2 <HAL_TIM_Base_MspInit+0x12>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8001ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800202c <HAL_TIM_Base_MspInit+0x6c>)
 8001ffe:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002000:	2180      	movs	r1, #128	@ 0x80
 8002002:	0289      	lsls	r1, r1, #10
 8002004:	430a      	orrs	r2, r1
 8002006:	641a      	str	r2, [r3, #64]	@ 0x40
 8002008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800200a:	400b      	ands	r3, r1
 800200c:	9301      	str	r3, [sp, #4]
 800200e:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(TIM16_IRQn, 1, 0);
 8002010:	2200      	movs	r2, #0
 8002012:	2101      	movs	r1, #1
 8002014:	2015      	movs	r0, #21
 8002016:	f000 f96f 	bl	80022f8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM16_IRQn);
 800201a:	2015      	movs	r0, #21
 800201c:	f000 f970 	bl	8002300 <HAL_NVIC_EnableIRQ>
}
 8002020:	e7d7      	b.n	8001fd2 <HAL_TIM_Base_MspInit+0x12>
 8002022:	46c0      	nop			@ (mov r8, r8)
 8002024:	40002000 	.word	0x40002000
 8002028:	40014400 	.word	0x40014400
 800202c:	40021000 	.word	0x40021000

08002030 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart1;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8002030:	b510      	push	{r4, lr}
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002032:	4819      	ldr	r0, [pc, #100]	@ (8002098 <MX_USART1_UART_Init+0x68>)
 8002034:	4b19      	ldr	r3, [pc, #100]	@ (800209c <MX_USART1_UART_Init+0x6c>)
 8002036:	6003      	str	r3, [r0, #0]
  huart1.Init.BaudRate = 115200;
 8002038:	23e1      	movs	r3, #225	@ 0xe1
 800203a:	025b      	lsls	r3, r3, #9
 800203c:	6043      	str	r3, [r0, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800203e:	2300      	movs	r3, #0
 8002040:	6083      	str	r3, [r0, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002042:	60c3      	str	r3, [r0, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002044:	6103      	str	r3, [r0, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002046:	220c      	movs	r2, #12
 8002048:	6142      	str	r2, [r0, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800204a:	6183      	str	r3, [r0, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800204c:	61c3      	str	r3, [r0, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800204e:	6203      	str	r3, [r0, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002050:	6243      	str	r3, [r0, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002052:	6283      	str	r3, [r0, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002054:	f001 fde6 	bl	8003c24 <HAL_UART_Init>
 8002058:	2800      	cmp	r0, #0
 800205a:	d111      	bne.n	8002080 <MX_USART1_UART_Init+0x50>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800205c:	480e      	ldr	r0, [pc, #56]	@ (8002098 <MX_USART1_UART_Init+0x68>)
 800205e:	2100      	movs	r1, #0
 8002060:	f001 fe60 	bl	8003d24 <HAL_UARTEx_SetTxFifoThreshold>
 8002064:	2800      	cmp	r0, #0
 8002066:	d10e      	bne.n	8002086 <MX_USART1_UART_Init+0x56>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002068:	480b      	ldr	r0, [pc, #44]	@ (8002098 <MX_USART1_UART_Init+0x68>)
 800206a:	2100      	movs	r1, #0
 800206c:	f001 fe80 	bl	8003d70 <HAL_UARTEx_SetRxFifoThreshold>
 8002070:	2800      	cmp	r0, #0
 8002072:	d10b      	bne.n	800208c <MX_USART1_UART_Init+0x5c>
  {
    Error_Handler();
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8002074:	4808      	ldr	r0, [pc, #32]	@ (8002098 <MX_USART1_UART_Init+0x68>)
 8002076:	f001 fe35 	bl	8003ce4 <HAL_UARTEx_DisableFifoMode>
 800207a:	2800      	cmp	r0, #0
 800207c:	d109      	bne.n	8002092 <MX_USART1_UART_Init+0x62>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800207e:	bd10      	pop	{r4, pc}
    Error_Handler();
 8002080:	f7ff fe78 	bl	8001d74 <Error_Handler>
 8002084:	e7ea      	b.n	800205c <MX_USART1_UART_Init+0x2c>
    Error_Handler();
 8002086:	f7ff fe75 	bl	8001d74 <Error_Handler>
 800208a:	e7ed      	b.n	8002068 <MX_USART1_UART_Init+0x38>
    Error_Handler();
 800208c:	f7ff fe72 	bl	8001d74 <Error_Handler>
 8002090:	e7f0      	b.n	8002074 <MX_USART1_UART_Init+0x44>
    Error_Handler();
 8002092:	f7ff fe6f 	bl	8001d74 <Error_Handler>
}
 8002096:	e7f2      	b.n	800207e <MX_USART1_UART_Init+0x4e>
 8002098:	2000019c 	.word	0x2000019c
 800209c:	40013800 	.word	0x40013800

080020a0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80020a0:	b510      	push	{r4, lr}
 80020a2:	b08e      	sub	sp, #56	@ 0x38
 80020a4:	0004      	movs	r4, r0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020a6:	2214      	movs	r2, #20
 80020a8:	2100      	movs	r1, #0
 80020aa:	a809      	add	r0, sp, #36	@ 0x24
 80020ac:	f001 febe 	bl	8003e2c <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80020b0:	221c      	movs	r2, #28
 80020b2:	2100      	movs	r1, #0
 80020b4:	a802      	add	r0, sp, #8
 80020b6:	f001 feb9 	bl	8003e2c <memset>
  if(uartHandle->Instance==USART1)
 80020ba:	6822      	ldr	r2, [r4, #0]
 80020bc:	4b17      	ldr	r3, [pc, #92]	@ (800211c <HAL_UART_MspInit+0x7c>)
 80020be:	429a      	cmp	r2, r3
 80020c0:	d001      	beq.n	80020c6 <HAL_UART_MspInit+0x26>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 80020c2:	b00e      	add	sp, #56	@ 0x38
 80020c4:	bd10      	pop	{r4, pc}
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80020c6:	2301      	movs	r3, #1
 80020c8:	9302      	str	r3, [sp, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80020ca:	a802      	add	r0, sp, #8
 80020cc:	f001 f8d6 	bl	800327c <HAL_RCCEx_PeriphCLKConfig>
 80020d0:	2800      	cmp	r0, #0
 80020d2:	d120      	bne.n	8002116 <HAL_UART_MspInit+0x76>
    __HAL_RCC_USART1_CLK_ENABLE();
 80020d4:	4b12      	ldr	r3, [pc, #72]	@ (8002120 <HAL_UART_MspInit+0x80>)
 80020d6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020d8:	2180      	movs	r1, #128	@ 0x80
 80020da:	01c9      	lsls	r1, r1, #7
 80020dc:	430a      	orrs	r2, r1
 80020de:	641a      	str	r2, [r3, #64]	@ 0x40
 80020e0:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80020e2:	400a      	ands	r2, r1
 80020e4:	9200      	str	r2, [sp, #0]
 80020e6:	9a00      	ldr	r2, [sp, #0]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80020ea:	2201      	movs	r2, #1
 80020ec:	4311      	orrs	r1, r2
 80020ee:	6359      	str	r1, [r3, #52]	@ 0x34
 80020f0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80020f2:	4013      	ands	r3, r2
 80020f4:	9301      	str	r3, [sp, #4]
 80020f6:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80020f8:	23c0      	movs	r3, #192	@ 0xc0
 80020fa:	00db      	lsls	r3, r3, #3
 80020fc:	9309      	str	r3, [sp, #36]	@ 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	930a      	str	r3, [sp, #40]	@ 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	930b      	str	r3, [sp, #44]	@ 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002106:	930c      	str	r3, [sp, #48]	@ 0x30
    GPIO_InitStruct.Alternate = GPIO_AF1_USART1;
 8002108:	920d      	str	r2, [sp, #52]	@ 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800210a:	20a0      	movs	r0, #160	@ 0xa0
 800210c:	a909      	add	r1, sp, #36	@ 0x24
 800210e:	05c0      	lsls	r0, r0, #23
 8002110:	f000 f906 	bl	8002320 <HAL_GPIO_Init>
}
 8002114:	e7d5      	b.n	80020c2 <HAL_UART_MspInit+0x22>
      Error_Handler();
 8002116:	f7ff fe2d 	bl	8001d74 <Error_Handler>
 800211a:	e7db      	b.n	80020d4 <HAL_UART_MspInit+0x34>
 800211c:	40013800 	.word	0x40013800
 8002120:	40021000 	.word	0x40021000

08002124 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002124:	480d      	ldr	r0, [pc, #52]	@ (800215c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002126:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8002128:	f7ff ff0e 	bl	8001f48 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 800212c:	2100      	movs	r1, #0
  b LoopCopyDataInit
 800212e:	e003      	b.n	8002138 <LoopCopyDataInit>

08002130 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8002130:	4b0b      	ldr	r3, [pc, #44]	@ (8002160 <LoopForever+0x6>)
  ldr r3, [r3, r1]
 8002132:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 8002134:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 8002136:	3104      	adds	r1, #4

08002138 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8002138:	480a      	ldr	r0, [pc, #40]	@ (8002164 <LoopForever+0xa>)
  ldr r3, =_edata
 800213a:	4b0b      	ldr	r3, [pc, #44]	@ (8002168 <LoopForever+0xe>)
  adds r2, r0, r1
 800213c:	1842      	adds	r2, r0, r1
  cmp r2, r3
 800213e:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8002140:	d3f6      	bcc.n	8002130 <CopyDataInit>
  ldr r2, =_sbss
 8002142:	4a0a      	ldr	r2, [pc, #40]	@ (800216c <LoopForever+0x12>)
  b LoopFillZerobss
 8002144:	e002      	b.n	800214c <LoopFillZerobss>

08002146 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 8002146:	2300      	movs	r3, #0
  str  r3, [r2]
 8002148:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800214a:	3204      	adds	r2, #4

0800214c <LoopFillZerobss>:


LoopFillZerobss:
  ldr r3, = _ebss
 800214c:	4b08      	ldr	r3, [pc, #32]	@ (8002170 <LoopForever+0x16>)
  cmp r2, r3
 800214e:	429a      	cmp	r2, r3
  bcc FillZerobss
 8002150:	d3f9      	bcc.n	8002146 <FillZerobss>


/* Call static constructors */
  bl __libc_init_array
 8002152:	f001 fe79 	bl	8003e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002156:	f7ff fe4b 	bl	8001df0 <main>

0800215a <LoopForever>:

LoopForever:
    b LoopForever
 800215a:	e7fe      	b.n	800215a <LoopForever>
  ldr   r0, =_estack
 800215c:	20001800 	.word	0x20001800
  ldr r3, =_sidata
 8002160:	08004858 	.word	0x08004858
  ldr r0, =_sdata
 8002164:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8002168:	2000007c 	.word	0x2000007c
  ldr r2, =_sbss
 800216c:	2000007c 	.word	0x2000007c
  ldr r3, = _ebss
 8002170:	2000037c 	.word	0x2000037c

08002174 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002174:	e7fe      	b.n	8002174 <ADC1_IRQHandler>
	...

08002178 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002178:	b510      	push	{r4, lr}
 800217a:	0004      	movs	r4, r0
  HAL_StatusTypeDef  status = HAL_OK;

  if ((uint32_t)uwTickFreq != 0UL)
 800217c:	4b11      	ldr	r3, [pc, #68]	@ (80021c4 <HAL_InitTick+0x4c>)
 800217e:	7819      	ldrb	r1, [r3, #0]
 8002180:	2900      	cmp	r1, #0
 8002182:	d101      	bne.n	8002188 <HAL_InitTick+0x10>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 8002184:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 8002186:	bd10      	pop	{r4, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) == 0U)
 8002188:	20fa      	movs	r0, #250	@ 0xfa
 800218a:	0080      	lsls	r0, r0, #2
 800218c:	f7fd ffce 	bl	800012c <__udivsi3>
 8002190:	0001      	movs	r1, r0
 8002192:	4b0d      	ldr	r3, [pc, #52]	@ (80021c8 <HAL_InitTick+0x50>)
 8002194:	6818      	ldr	r0, [r3, #0]
 8002196:	f7fd ffc9 	bl	800012c <__udivsi3>
 800219a:	f000 f8bd 	bl	8002318 <HAL_SYSTICK_Config>
 800219e:	2800      	cmp	r0, #0
 80021a0:	d10d      	bne.n	80021be <HAL_InitTick+0x46>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80021a2:	2c03      	cmp	r4, #3
 80021a4:	d901      	bls.n	80021aa <HAL_InitTick+0x32>
        status = HAL_ERROR;
 80021a6:	2001      	movs	r0, #1
 80021a8:	e7ed      	b.n	8002186 <HAL_InitTick+0xe>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80021aa:	3001      	adds	r0, #1
 80021ac:	2200      	movs	r2, #0
 80021ae:	0021      	movs	r1, r4
 80021b0:	4240      	negs	r0, r0
 80021b2:	f000 f8a1 	bl	80022f8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80021b6:	4b05      	ldr	r3, [pc, #20]	@ (80021cc <HAL_InitTick+0x54>)
 80021b8:	601c      	str	r4, [r3, #0]
  HAL_StatusTypeDef  status = HAL_OK;
 80021ba:	2000      	movs	r0, #0
 80021bc:	e7e3      	b.n	8002186 <HAL_InitTick+0xe>
      status = HAL_ERROR;
 80021be:	2001      	movs	r0, #1
 80021c0:	e7e1      	b.n	8002186 <HAL_InitTick+0xe>
 80021c2:	46c0      	nop			@ (mov r8, r8)
 80021c4:	20000024 	.word	0x20000024
 80021c8:	20000020 	.word	0x20000020
 80021cc:	20000028 	.word	0x20000028

080021d0 <HAL_Init>:
{
 80021d0:	b510      	push	{r4, lr}
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80021d2:	2003      	movs	r0, #3
 80021d4:	f7ff ffd0 	bl	8002178 <HAL_InitTick>
 80021d8:	1e04      	subs	r4, r0, #0
 80021da:	d002      	beq.n	80021e2 <HAL_Init+0x12>
    status = HAL_ERROR;
 80021dc:	2401      	movs	r4, #1
}
 80021de:	0020      	movs	r0, r4
 80021e0:	bd10      	pop	{r4, pc}
    HAL_MspInit();
 80021e2:	f7ff fe57 	bl	8001e94 <HAL_MspInit>
 80021e6:	e7fa      	b.n	80021de <HAL_Init+0xe>

080021e8 <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += (uint32_t)uwTickFreq;
 80021e8:	4b03      	ldr	r3, [pc, #12]	@ (80021f8 <HAL_IncTick+0x10>)
 80021ea:	781b      	ldrb	r3, [r3, #0]
 80021ec:	4a03      	ldr	r2, [pc, #12]	@ (80021fc <HAL_IncTick+0x14>)
 80021ee:	6811      	ldr	r1, [r2, #0]
 80021f0:	185b      	adds	r3, r3, r1
 80021f2:	6013      	str	r3, [r2, #0]
}
 80021f4:	4770      	bx	lr
 80021f6:	46c0      	nop			@ (mov r8, r8)
 80021f8:	20000024 	.word	0x20000024
 80021fc:	20000230 	.word	0x20000230

08002200 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8002200:	4b01      	ldr	r3, [pc, #4]	@ (8002208 <HAL_GetTick+0x8>)
 8002202:	6818      	ldr	r0, [r3, #0]
}
 8002204:	4770      	bx	lr
 8002206:	46c0      	nop			@ (mov r8, r8)
 8002208:	20000230 	.word	0x20000230

0800220c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800220c:	b570      	push	{r4, r5, r6, lr}
 800220e:	0004      	movs	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8002210:	f7ff fff6 	bl	8002200 <HAL_GetTick>
 8002214:	0005      	movs	r5, r0
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002216:	1c63      	adds	r3, r4, #1
 8002218:	d002      	beq.n	8002220 <HAL_Delay+0x14>
  {
    wait += (uint32_t)(uwTickFreq);
 800221a:	4b04      	ldr	r3, [pc, #16]	@ (800222c <HAL_Delay+0x20>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	18e4      	adds	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002220:	f7ff ffee 	bl	8002200 <HAL_GetTick>
 8002224:	1b40      	subs	r0, r0, r5
 8002226:	42a0      	cmp	r0, r4
 8002228:	d3fa      	bcc.n	8002220 <HAL_Delay+0x14>
  {
  }
}
 800222a:	bd70      	pop	{r4, r5, r6, pc}
 800222c:	20000024 	.word	0x20000024

08002230 <HAL_SuspendTick>:
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002230:	4a02      	ldr	r2, [pc, #8]	@ (800223c <HAL_SuspendTick+0xc>)
 8002232:	6813      	ldr	r3, [r2, #0]
 8002234:	2102      	movs	r1, #2
 8002236:	438b      	bics	r3, r1
 8002238:	6013      	str	r3, [r2, #0]
}
 800223a:	4770      	bx	lr
 800223c:	e000e010 	.word	0xe000e010

08002240 <HAL_ResumeTick>:
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002240:	4a02      	ldr	r2, [pc, #8]	@ (800224c <HAL_ResumeTick+0xc>)
 8002242:	6813      	ldr	r3, [r2, #0]
 8002244:	2102      	movs	r1, #2
 8002246:	430b      	orrs	r3, r1
 8002248:	6013      	str	r3, [r2, #0]
}
 800224a:	4770      	bx	lr
 800224c:	e000e010 	.word	0xe000e010

08002250 <HAL_SYSCFG_EnableRemap>:
  */
void HAL_SYSCFG_EnableRemap(uint32_t PinRemap)
{
  /* Check the parameter */
  assert_param(IS_HAL_REMAP_PIN(PinRemap));
  SET_BIT(SYSCFG->CFGR1, PinRemap);
 8002250:	4a02      	ldr	r2, [pc, #8]	@ (800225c <HAL_SYSCFG_EnableRemap+0xc>)
 8002252:	6813      	ldr	r3, [r2, #0]
 8002254:	4303      	orrs	r3, r0
 8002256:	6013      	str	r3, [r2, #0]
}
 8002258:	4770      	bx	lr
 800225a:	46c0      	nop			@ (mov r8, r8)
 800225c:	40010000 	.word	0x40010000

08002260 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002260:	b570      	push	{r4, r5, r6, lr}
  if ((int32_t)(IRQn) >= 0)
 8002262:	2800      	cmp	r0, #0
 8002264:	db11      	blt.n	800228a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002266:	0883      	lsrs	r3, r0, #2
 8002268:	4d13      	ldr	r5, [pc, #76]	@ (80022b8 <__NVIC_SetPriority+0x58>)
 800226a:	33c0      	adds	r3, #192	@ 0xc0
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	595c      	ldr	r4, [r3, r5]
 8002270:	2203      	movs	r2, #3
 8002272:	4010      	ands	r0, r2
 8002274:	00c0      	lsls	r0, r0, #3
 8002276:	32fc      	adds	r2, #252	@ 0xfc
 8002278:	0016      	movs	r6, r2
 800227a:	4086      	lsls	r6, r0
 800227c:	43b4      	bics	r4, r6
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800227e:	0189      	lsls	r1, r1, #6
 8002280:	400a      	ands	r2, r1
 8002282:	4082      	lsls	r2, r0
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002284:	4322      	orrs	r2, r4
 8002286:	515a      	str	r2, [r3, r5]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002288:	bd70      	pop	{r4, r5, r6, pc}
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800228a:	230f      	movs	r3, #15
 800228c:	4003      	ands	r3, r0
 800228e:	3b08      	subs	r3, #8
 8002290:	089b      	lsrs	r3, r3, #2
 8002292:	3306      	adds	r3, #6
 8002294:	009b      	lsls	r3, r3, #2
 8002296:	4a09      	ldr	r2, [pc, #36]	@ (80022bc <__NVIC_SetPriority+0x5c>)
 8002298:	4694      	mov	ip, r2
 800229a:	4463      	add	r3, ip
 800229c:	685c      	ldr	r4, [r3, #4]
 800229e:	2203      	movs	r2, #3
 80022a0:	4010      	ands	r0, r2
 80022a2:	00c0      	lsls	r0, r0, #3
 80022a4:	32fc      	adds	r2, #252	@ 0xfc
 80022a6:	0015      	movs	r5, r2
 80022a8:	4085      	lsls	r5, r0
 80022aa:	43ac      	bics	r4, r5
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022ac:	0189      	lsls	r1, r1, #6
 80022ae:	400a      	ands	r2, r1
 80022b0:	4082      	lsls	r2, r0
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022b2:	4322      	orrs	r2, r4
 80022b4:	605a      	str	r2, [r3, #4]
}
 80022b6:	e7e7      	b.n	8002288 <__NVIC_SetPriority+0x28>
 80022b8:	e000e100 	.word	0xe000e100
 80022bc:	e000ed00 	.word	0xe000ed00

080022c0 <SysTick_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80022c0:	3801      	subs	r0, #1
 80022c2:	2380      	movs	r3, #128	@ 0x80
 80022c4:	045b      	lsls	r3, r3, #17
 80022c6:	4298      	cmp	r0, r3
 80022c8:	d20f      	bcs.n	80022ea <SysTick_Config+0x2a>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80022ca:	4a09      	ldr	r2, [pc, #36]	@ (80022f0 <SysTick_Config+0x30>)
 80022cc:	6050      	str	r0, [r2, #4]
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022ce:	4809      	ldr	r0, [pc, #36]	@ (80022f4 <SysTick_Config+0x34>)
 80022d0:	6a03      	ldr	r3, [r0, #32]
 80022d2:	021b      	lsls	r3, r3, #8
 80022d4:	0a1b      	lsrs	r3, r3, #8
 80022d6:	21c0      	movs	r1, #192	@ 0xc0
 80022d8:	0609      	lsls	r1, r1, #24
 80022da:	430b      	orrs	r3, r1
 80022dc:	6203      	str	r3, [r0, #32]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80022de:	2300      	movs	r3, #0
 80022e0:	6093      	str	r3, [r2, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80022e2:	3307      	adds	r3, #7
 80022e4:	6013      	str	r3, [r2, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80022e6:	2000      	movs	r0, #0
}
 80022e8:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 80022ea:	2001      	movs	r0, #1
 80022ec:	e7fc      	b.n	80022e8 <SysTick_Config+0x28>
 80022ee:	46c0      	nop			@ (mov r8, r8)
 80022f0:	e000e010 	.word	0xe000e010
 80022f4:	e000ed00 	.word	0xe000ed00

080022f8 <HAL_NVIC_SetPriority>:
  *         with stm32c0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f8:	b510      	push	{r4, lr}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80022fa:	f7ff ffb1 	bl	8002260 <__NVIC_SetPriority>
}
 80022fe:	bd10      	pop	{r4, pc}

08002300 <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8002300:	2800      	cmp	r0, #0
 8002302:	db05      	blt.n	8002310 <HAL_NVIC_EnableIRQ+0x10>
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002304:	221f      	movs	r2, #31
 8002306:	4002      	ands	r2, r0
 8002308:	2301      	movs	r3, #1
 800230a:	4093      	lsls	r3, r2
 800230c:	4a01      	ldr	r2, [pc, #4]	@ (8002314 <HAL_NVIC_EnableIRQ+0x14>)
 800230e:	6013      	str	r3, [r2, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8002310:	4770      	bx	lr
 8002312:	46c0      	nop			@ (mov r8, r8)
 8002314:	e000e100 	.word	0xe000e100

08002318 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002318:	b510      	push	{r4, lr}
  return SysTick_Config(TicksNumb);
 800231a:	f7ff ffd1 	bl	80022c0 <SysTick_Config>
}
 800231e:	bd10      	pop	{r4, pc}

08002320 <HAL_GPIO_Init>:
  * @param  pGPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8002320:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002322:	46d6      	mov	lr, sl
 8002324:	464f      	mov	r7, r9
 8002326:	4646      	mov	r6, r8
 8002328:	b5c0      	push	{r6, r7, lr}
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t position = 0U;
 800232a:	2300      	movs	r3, #0
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800232c:	e03b      	b.n	80023a6 <HAL_GPIO_Init+0x86>
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
      {
        tmp = EXTI->EXTICR[position >> 2U];
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800232e:	2505      	movs	r5, #5
 8002330:	e000      	b.n	8002334 <HAL_GPIO_Init+0x14>
 8002332:	2500      	movs	r5, #0
 8002334:	40a5      	lsls	r5, r4
 8002336:	002c      	movs	r4, r5
 8002338:	433c      	orrs	r4, r7
        EXTI->EXTICR[position >> 2U] = tmp;
 800233a:	4d61      	ldr	r5, [pc, #388]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 800233c:	3218      	adds	r2, #24
 800233e:	0092      	lsls	r2, r2, #2
 8002340:	5154      	str	r4, [r2, r5]

        /* Clear EXTI line configuration */
        tmp = EXTI->IMR1;
 8002342:	2280      	movs	r2, #128	@ 0x80
 8002344:	58af      	ldr	r7, [r5, r2]
        tmp &= ~((uint32_t)iocurrent);
 8002346:	464a      	mov	r2, r9
 8002348:	43d2      	mvns	r2, r2
 800234a:	003d      	movs	r5, r7
 800234c:	464c      	mov	r4, r9
 800234e:	43a5      	bics	r5, r4
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002350:	684c      	ldr	r4, [r1, #4]
 8002352:	03e4      	lsls	r4, r4, #15
 8002354:	d502      	bpl.n	800235c <HAL_GPIO_Init+0x3c>
        {
          tmp |= iocurrent;
 8002356:	003d      	movs	r5, r7
 8002358:	464c      	mov	r4, r9
 800235a:	4325      	orrs	r5, r4
        }
        EXTI->IMR1 = tmp;
 800235c:	4c58      	ldr	r4, [pc, #352]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 800235e:	2780      	movs	r7, #128	@ 0x80
 8002360:	51e5      	str	r5, [r4, r7]

        tmp = EXTI->EMR1;
 8002362:	2584      	movs	r5, #132	@ 0x84
 8002364:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((uint32_t)iocurrent);
 8002366:	003d      	movs	r5, r7
 8002368:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800236a:	684c      	ldr	r4, [r1, #4]
 800236c:	03a4      	lsls	r4, r4, #14
 800236e:	d502      	bpl.n	8002376 <HAL_GPIO_Init+0x56>
        {
          tmp |= iocurrent;
 8002370:	003d      	movs	r5, r7
 8002372:	464c      	mov	r4, r9
 8002374:	4325      	orrs	r5, r4
        }
        EXTI->EMR1 = tmp;
 8002376:	4c52      	ldr	r4, [pc, #328]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 8002378:	2784      	movs	r7, #132	@ 0x84
 800237a:	51e5      	str	r5, [r4, r7]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 800237c:	6827      	ldr	r7, [r4, #0]
        tmp &= ~((uint32_t)iocurrent);
 800237e:	003d      	movs	r5, r7
 8002380:	4015      	ands	r5, r2
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002382:	684c      	ldr	r4, [r1, #4]
 8002384:	02e4      	lsls	r4, r4, #11
 8002386:	d502      	bpl.n	800238e <HAL_GPIO_Init+0x6e>
        {
          tmp |= iocurrent;
 8002388:	003d      	movs	r5, r7
 800238a:	464c      	mov	r4, r9
 800238c:	4325      	orrs	r5, r4
        }
        EXTI->RTSR1 = tmp;
 800238e:	4c4c      	ldr	r4, [pc, #304]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 8002390:	6025      	str	r5, [r4, #0]

        tmp = EXTI->FTSR1;
 8002392:	6865      	ldr	r5, [r4, #4]
        tmp &= ~((uint32_t)iocurrent);
 8002394:	402a      	ands	r2, r5
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002396:	684c      	ldr	r4, [r1, #4]
 8002398:	02a4      	lsls	r4, r4, #10
 800239a:	d501      	bpl.n	80023a0 <HAL_GPIO_Init+0x80>
        {
          tmp |= iocurrent;
 800239c:	464a      	mov	r2, r9
 800239e:	432a      	orrs	r2, r5
        }
        EXTI->FTSR1 = tmp;
 80023a0:	4c47      	ldr	r4, [pc, #284]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 80023a2:	6062      	str	r2, [r4, #4]
      }
    }

    position++;
 80023a4:	3301      	adds	r3, #1
  while (((pGPIO_Init->Pin) >> position) != 0U)
 80023a6:	680c      	ldr	r4, [r1, #0]
 80023a8:	0022      	movs	r2, r4
 80023aa:	40da      	lsrs	r2, r3
 80023ac:	d100      	bne.n	80023b0 <HAL_GPIO_Init+0x90>
 80023ae:	e081      	b.n	80024b4 <HAL_GPIO_Init+0x194>
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 80023b0:	2201      	movs	r2, #1
 80023b2:	409a      	lsls	r2, r3
 80023b4:	0026      	movs	r6, r4
 80023b6:	4016      	ands	r6, r2
 80023b8:	46b1      	mov	r9, r6
    if (iocurrent != 0U)
 80023ba:	4214      	tst	r4, r2
 80023bc:	d0f2      	beq.n	80023a4 <HAL_GPIO_Init+0x84>
      if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80023be:	684c      	ldr	r4, [r1, #4]
 80023c0:	2c02      	cmp	r4, #2
 80023c2:	d001      	beq.n	80023c8 <HAL_GPIO_Init+0xa8>
 80023c4:	2c12      	cmp	r4, #18
 80023c6:	d118      	bne.n	80023fa <HAL_GPIO_Init+0xda>
        tmp = GPIOx->AFR[position >> 3U];
 80023c8:	08dd      	lsrs	r5, r3, #3
 80023ca:	3508      	adds	r5, #8
 80023cc:	00ad      	lsls	r5, r5, #2
 80023ce:	582c      	ldr	r4, [r5, r0]
 80023d0:	46a4      	mov	ip, r4
        tmp &= ~(0xFUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos)) ;
 80023d2:	2707      	movs	r7, #7
 80023d4:	401f      	ands	r7, r3
 80023d6:	00bf      	lsls	r7, r7, #2
 80023d8:	240f      	movs	r4, #15
 80023da:	46a2      	mov	sl, r4
 80023dc:	0026      	movs	r6, r4
 80023de:	40be      	lsls	r6, r7
 80023e0:	46b0      	mov	r8, r6
 80023e2:	4666      	mov	r6, ip
 80023e4:	4644      	mov	r4, r8
 80023e6:	43a6      	bics	r6, r4
 80023e8:	46b4      	mov	ip, r6
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80023ea:	690c      	ldr	r4, [r1, #16]
 80023ec:	4656      	mov	r6, sl
 80023ee:	4026      	ands	r6, r4
 80023f0:	0034      	movs	r4, r6
 80023f2:	40bc      	lsls	r4, r7
 80023f4:	4666      	mov	r6, ip
 80023f6:	4334      	orrs	r4, r6
        GPIOx->AFR[position >> 3U] = tmp;
 80023f8:	502c      	str	r4, [r5, r0]
      tmp = GPIOx->MODER;
 80023fa:	6804      	ldr	r4, [r0, #0]
 80023fc:	46a4      	mov	ip, r4
      tmp &= ~(GPIO_MODER_MODE0 << (position * GPIO_MODER_MODE1_Pos));
 80023fe:	005d      	lsls	r5, r3, #1
 8002400:	2403      	movs	r4, #3
 8002402:	46a2      	mov	sl, r4
 8002404:	0027      	movs	r7, r4
 8002406:	40af      	lsls	r7, r5
 8002408:	46b8      	mov	r8, r7
 800240a:	43ff      	mvns	r7, r7
 800240c:	4666      	mov	r6, ip
 800240e:	4644      	mov	r4, r8
 8002410:	43a6      	bics	r6, r4
 8002412:	46b4      	mov	ip, r6
      tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (position * GPIO_MODER_MODE1_Pos));
 8002414:	684c      	ldr	r4, [r1, #4]
 8002416:	4656      	mov	r6, sl
 8002418:	4026      	ands	r6, r4
 800241a:	0034      	movs	r4, r6
 800241c:	40ac      	lsls	r4, r5
 800241e:	4666      	mov	r6, ip
 8002420:	4334      	orrs	r4, r6
      GPIOx->MODER = tmp;
 8002422:	6004      	str	r4, [r0, #0]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002424:	684c      	ldr	r4, [r1, #4]
 8002426:	1e66      	subs	r6, r4, #1
 8002428:	2e01      	cmp	r6, #1
 800242a:	d903      	bls.n	8002434 <HAL_GPIO_Init+0x114>
 800242c:	2c11      	cmp	r4, #17
 800242e:	d001      	beq.n	8002434 <HAL_GPIO_Init+0x114>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 8002430:	2c12      	cmp	r4, #18
 8002432:	d112      	bne.n	800245a <HAL_GPIO_Init+0x13a>
        tmp = GPIOx->OSPEEDR;
 8002434:	6884      	ldr	r4, [r0, #8]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 8002436:	403c      	ands	r4, r7
 8002438:	46a4      	mov	ip, r4
        tmp |= (pGPIO_Init->Speed << (position * GPIO_OSPEEDR_OSPEED1_Pos));
 800243a:	68cc      	ldr	r4, [r1, #12]
 800243c:	40ac      	lsls	r4, r5
 800243e:	4666      	mov	r6, ip
 8002440:	4334      	orrs	r4, r6
        GPIOx->OSPEEDR = tmp;
 8002442:	6084      	str	r4, [r0, #8]
        tmp = GPIOx->OTYPER;
 8002444:	6844      	ldr	r4, [r0, #4]
        tmp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002446:	4394      	bics	r4, r2
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8002448:	684a      	ldr	r2, [r1, #4]
 800244a:	0912      	lsrs	r2, r2, #4
 800244c:	4694      	mov	ip, r2
 800244e:	2201      	movs	r2, #1
 8002450:	4666      	mov	r6, ip
 8002452:	4032      	ands	r2, r6
 8002454:	409a      	lsls	r2, r3
 8002456:	4322      	orrs	r2, r4
        GPIOx->OTYPER = tmp;
 8002458:	6042      	str	r2, [r0, #4]
      if (pGPIO_Init->Mode != GPIO_MODE_ANALOG)
 800245a:	684a      	ldr	r2, [r1, #4]
 800245c:	2a03      	cmp	r2, #3
 800245e:	d005      	beq.n	800246c <HAL_GPIO_Init+0x14c>
        tmp = GPIOx->PUPDR;
 8002460:	68c4      	ldr	r4, [r0, #12]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (position * GPIO_PUPDR_PUPD1_Pos));
 8002462:	403c      	ands	r4, r7
        tmp |= ((pGPIO_Init->Pull) << (position * GPIO_PUPDR_PUPD1_Pos));
 8002464:	688a      	ldr	r2, [r1, #8]
 8002466:	40aa      	lsls	r2, r5
 8002468:	4322      	orrs	r2, r4
        GPIOx->PUPDR = tmp;
 800246a:	60c2      	str	r2, [r0, #12]
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800246c:	684a      	ldr	r2, [r1, #4]
 800246e:	00d2      	lsls	r2, r2, #3
 8002470:	d598      	bpl.n	80023a4 <HAL_GPIO_Init+0x84>
        tmp = EXTI->EXTICR[position >> 2U];
 8002472:	089a      	lsrs	r2, r3, #2
 8002474:	0014      	movs	r4, r2
 8002476:	3418      	adds	r4, #24
 8002478:	00a4      	lsls	r4, r4, #2
 800247a:	4d11      	ldr	r5, [pc, #68]	@ (80024c0 <HAL_GPIO_Init+0x1a0>)
 800247c:	5967      	ldr	r7, [r4, r5]
        tmp &= ~((0x0FUL) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800247e:	2403      	movs	r4, #3
 8002480:	401c      	ands	r4, r3
 8002482:	00e4      	lsls	r4, r4, #3
 8002484:	250f      	movs	r5, #15
 8002486:	40a5      	lsls	r5, r4
 8002488:	43af      	bics	r7, r5
        tmp |= (GPIO_GET_INDEX(GPIOx) << ((position & 0x03U) * EXTI_EXTICR1_EXTI1_Pos));
 800248a:	25a0      	movs	r5, #160	@ 0xa0
 800248c:	05ed      	lsls	r5, r5, #23
 800248e:	42a8      	cmp	r0, r5
 8002490:	d100      	bne.n	8002494 <HAL_GPIO_Init+0x174>
 8002492:	e74e      	b.n	8002332 <HAL_GPIO_Init+0x12>
 8002494:	4d0b      	ldr	r5, [pc, #44]	@ (80024c4 <HAL_GPIO_Init+0x1a4>)
 8002496:	42a8      	cmp	r0, r5
 8002498:	d008      	beq.n	80024ac <HAL_GPIO_Init+0x18c>
 800249a:	4d0b      	ldr	r5, [pc, #44]	@ (80024c8 <HAL_GPIO_Init+0x1a8>)
 800249c:	42a8      	cmp	r0, r5
 800249e:	d007      	beq.n	80024b0 <HAL_GPIO_Init+0x190>
 80024a0:	4d0a      	ldr	r5, [pc, #40]	@ (80024cc <HAL_GPIO_Init+0x1ac>)
 80024a2:	42a8      	cmp	r0, r5
 80024a4:	d100      	bne.n	80024a8 <HAL_GPIO_Init+0x188>
 80024a6:	e742      	b.n	800232e <HAL_GPIO_Init+0xe>
 80024a8:	2506      	movs	r5, #6
 80024aa:	e743      	b.n	8002334 <HAL_GPIO_Init+0x14>
 80024ac:	2501      	movs	r5, #1
 80024ae:	e741      	b.n	8002334 <HAL_GPIO_Init+0x14>
 80024b0:	2502      	movs	r5, #2
 80024b2:	e73f      	b.n	8002334 <HAL_GPIO_Init+0x14>
  }
}
 80024b4:	bce0      	pop	{r5, r6, r7}
 80024b6:	46ba      	mov	sl, r7
 80024b8:	46b1      	mov	r9, r6
 80024ba:	46a8      	mov	r8, r5
 80024bc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80024be:	46c0      	nop			@ (mov r8, r8)
 80024c0:	40021800 	.word	0x40021800
 80024c4:	50000400 	.word	0x50000400
 80024c8:	50000800 	.word	0x50000800
 80024cc:	50001400 	.word	0x50001400

080024d0 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80024d0:	2a00      	cmp	r2, #0
 80024d2:	d001      	beq.n	80024d8 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80024d4:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80024d6:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80024d8:	6281      	str	r1, [r0, #40]	@ 0x28
}
 80024da:	e7fc      	b.n	80024d6 <HAL_GPIO_WritePin+0x6>

080024dc <I2C_Flush_TXDR>:
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80024dc:	6802      	ldr	r2, [r0, #0]
 80024de:	6993      	ldr	r3, [r2, #24]
 80024e0:	079b      	lsls	r3, r3, #30
 80024e2:	d501      	bpl.n	80024e8 <I2C_Flush_TXDR+0xc>
  {
    hi2c->Instance->TXDR = 0x00U;
 80024e4:	2300      	movs	r3, #0
 80024e6:	6293      	str	r3, [r2, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80024e8:	6803      	ldr	r3, [r0, #0]
 80024ea:	699a      	ldr	r2, [r3, #24]
 80024ec:	07d2      	lsls	r2, r2, #31
 80024ee:	d403      	bmi.n	80024f8 <I2C_Flush_TXDR+0x1c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80024f0:	699a      	ldr	r2, [r3, #24]
 80024f2:	2101      	movs	r1, #1
 80024f4:	430a      	orrs	r2, r1
 80024f6:	619a      	str	r2, [r3, #24]
  }
}
 80024f8:	4770      	bx	lr
	...

080024fc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80024fc:	b510      	push	{r4, lr}
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80024fe:	0589      	lsls	r1, r1, #22
 8002500:	0d89      	lsrs	r1, r1, #22
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002502:	0412      	lsls	r2, r2, #16
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002504:	4311      	orrs	r1, r2
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002506:	4319      	orrs	r1, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002508:	9b02      	ldr	r3, [sp, #8]
 800250a:	4319      	orrs	r1, r3
 800250c:	0049      	lsls	r1, r1, #1
 800250e:	0849      	lsrs	r1, r1, #1
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002510:	6804      	ldr	r4, [r0, #0]
 8002512:	6862      	ldr	r2, [r4, #4]
 8002514:	0d5b      	lsrs	r3, r3, #21
 8002516:	2080      	movs	r0, #128	@ 0x80
 8002518:	00c0      	lsls	r0, r0, #3
 800251a:	4003      	ands	r3, r0
 800251c:	4803      	ldr	r0, [pc, #12]	@ (800252c <I2C_TransferConfig+0x30>)
 800251e:	4303      	orrs	r3, r0
 8002520:	439a      	bics	r2, r3
 8002522:	0013      	movs	r3, r2
 8002524:	430b      	orrs	r3, r1
 8002526:	6063      	str	r3, [r4, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002528:	bd10      	pop	{r4, pc}
 800252a:	46c0      	nop			@ (mov r8, r8)
 800252c:	03ff63ff 	.word	0x03ff63ff

08002530 <I2C_IsErrorOccurred>:
{
 8002530:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002532:	46c6      	mov	lr, r8
 8002534:	b500      	push	{lr}
 8002536:	0004      	movs	r4, r0
 8002538:	000d      	movs	r5, r1
 800253a:	0017      	movs	r7, r2
  uint32_t itflag   = hi2c->Instance->ISR;
 800253c:	6801      	ldr	r1, [r0, #0]
 800253e:	698b      	ldr	r3, [r1, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002540:	2210      	movs	r2, #16
 8002542:	0016      	movs	r6, r2
 8002544:	401e      	ands	r6, r3
 8002546:	421a      	tst	r2, r3
 8002548:	d100      	bne.n	800254c <I2C_IsErrorOccurred+0x1c>
 800254a:	e075      	b.n	8002638 <I2C_IsErrorOccurred+0x108>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800254c:	2310      	movs	r3, #16
 800254e:	61cb      	str	r3, [r1, #28]
  uint32_t error_code = 0;
 8002550:	2300      	movs	r3, #0
 8002552:	4698      	mov	r8, r3
  HAL_StatusTypeDef status = HAL_OK;
 8002554:	2600      	movs	r6, #0
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002556:	6820      	ldr	r0, [r4, #0]
 8002558:	6983      	ldr	r3, [r0, #24]
 800255a:	069b      	lsls	r3, r3, #26
 800255c:	d431      	bmi.n	80025c2 <I2C_IsErrorOccurred+0x92>
 800255e:	2e00      	cmp	r6, #0
 8002560:	d12f      	bne.n	80025c2 <I2C_IsErrorOccurred+0x92>
      if (Timeout != HAL_MAX_DELAY)
 8002562:	1c6b      	adds	r3, r5, #1
 8002564:	d0f7      	beq.n	8002556 <I2C_IsErrorOccurred+0x26>
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002566:	f7ff fe4b 	bl	8002200 <HAL_GetTick>
 800256a:	1bc0      	subs	r0, r0, r7
 800256c:	42a8      	cmp	r0, r5
 800256e:	d801      	bhi.n	8002574 <I2C_IsErrorOccurred+0x44>
 8002570:	2d00      	cmp	r5, #0
 8002572:	d1f0      	bne.n	8002556 <I2C_IsErrorOccurred+0x26>
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002574:	6821      	ldr	r1, [r4, #0]
 8002576:	684b      	ldr	r3, [r1, #4]
 8002578:	2280      	movs	r2, #128	@ 0x80
 800257a:	01d2      	lsls	r2, r2, #7
 800257c:	4013      	ands	r3, r2
          tmp2 = hi2c->Mode;
 800257e:	2242      	movs	r2, #66	@ 0x42
 8002580:	5ca2      	ldrb	r2, [r4, r2]
 8002582:	b2d2      	uxtb	r2, r2
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002584:	6988      	ldr	r0, [r1, #24]
 8002586:	0400      	lsls	r0, r0, #16
 8002588:	d503      	bpl.n	8002592 <I2C_IsErrorOccurred+0x62>
 800258a:	2b00      	cmp	r3, #0
 800258c:	d101      	bne.n	8002592 <I2C_IsErrorOccurred+0x62>
              (tmp1 != I2C_CR2_STOP) && \
 800258e:	2a20      	cmp	r2, #32
 8002590:	d10e      	bne.n	80025b0 <I2C_IsErrorOccurred+0x80>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002592:	6823      	ldr	r3, [r4, #0]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	069b      	lsls	r3, r3, #26
 8002598:	d4dd      	bmi.n	8002556 <I2C_IsErrorOccurred+0x26>
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 800259a:	f7ff fe31 	bl	8002200 <HAL_GetTick>
 800259e:	1bc0      	subs	r0, r0, r7
 80025a0:	2819      	cmp	r0, #25
 80025a2:	d9f6      	bls.n	8002592 <I2C_IsErrorOccurred+0x62>
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80025a4:	2320      	movs	r3, #32
 80025a6:	4642      	mov	r2, r8
 80025a8:	431a      	orrs	r2, r3
 80025aa:	4690      	mov	r8, r2
              status = HAL_ERROR;
 80025ac:	2601      	movs	r6, #1
              break;
 80025ae:	e7d2      	b.n	8002556 <I2C_IsErrorOccurred+0x26>
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80025b0:	684a      	ldr	r2, [r1, #4]
 80025b2:	2380      	movs	r3, #128	@ 0x80
 80025b4:	01db      	lsls	r3, r3, #7
 80025b6:	4313      	orrs	r3, r2
 80025b8:	604b      	str	r3, [r1, #4]
            tickstart = HAL_GetTick();
 80025ba:	f7ff fe21 	bl	8002200 <HAL_GetTick>
 80025be:	0007      	movs	r7, r0
 80025c0:	e7e7      	b.n	8002592 <I2C_IsErrorOccurred+0x62>
    if (status == HAL_OK)
 80025c2:	2e00      	cmp	r6, #0
 80025c4:	d101      	bne.n	80025ca <I2C_IsErrorOccurred+0x9a>
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80025c6:	2320      	movs	r3, #32
 80025c8:	61c3      	str	r3, [r0, #28]
    error_code |= HAL_I2C_ERROR_AF;
 80025ca:	2604      	movs	r6, #4
 80025cc:	4643      	mov	r3, r8
 80025ce:	4333      	orrs	r3, r6
 80025d0:	001e      	movs	r6, r3
    status = HAL_ERROR;
 80025d2:	2501      	movs	r5, #1
  itflag = hi2c->Instance->ISR;
 80025d4:	6822      	ldr	r2, [r4, #0]
 80025d6:	6993      	ldr	r3, [r2, #24]
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80025d8:	05d9      	lsls	r1, r3, #23
 80025da:	d504      	bpl.n	80025e6 <I2C_IsErrorOccurred+0xb6>
    error_code |= HAL_I2C_ERROR_BERR;
 80025dc:	2101      	movs	r1, #1
 80025de:	430e      	orrs	r6, r1
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80025e0:	31ff      	adds	r1, #255	@ 0xff
 80025e2:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80025e4:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 80025e6:	055a      	lsls	r2, r3, #21
 80025e8:	d506      	bpl.n	80025f8 <I2C_IsErrorOccurred+0xc8>
    error_code |= HAL_I2C_ERROR_OVR;
 80025ea:	2208      	movs	r2, #8
 80025ec:	4316      	orrs	r6, r2
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80025ee:	6822      	ldr	r2, [r4, #0]
 80025f0:	2180      	movs	r1, #128	@ 0x80
 80025f2:	00c9      	lsls	r1, r1, #3
 80025f4:	61d1      	str	r1, [r2, #28]
    status = HAL_ERROR;
 80025f6:	2501      	movs	r5, #1
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 80025f8:	059b      	lsls	r3, r3, #22
 80025fa:	d51f      	bpl.n	800263c <I2C_IsErrorOccurred+0x10c>
    error_code |= HAL_I2C_ERROR_ARLO;
 80025fc:	2302      	movs	r3, #2
 80025fe:	431e      	orrs	r6, r3
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002600:	6823      	ldr	r3, [r4, #0]
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	0092      	lsls	r2, r2, #2
 8002606:	61da      	str	r2, [r3, #28]
    status = HAL_ERROR;
 8002608:	2501      	movs	r5, #1
    I2C_Flush_TXDR(hi2c);
 800260a:	0020      	movs	r0, r4
 800260c:	f7ff ff66 	bl	80024dc <I2C_Flush_TXDR>
    I2C_RESET_CR2(hi2c);
 8002610:	6822      	ldr	r2, [r4, #0]
 8002612:	6853      	ldr	r3, [r2, #4]
 8002614:	490b      	ldr	r1, [pc, #44]	@ (8002644 <I2C_IsErrorOccurred+0x114>)
 8002616:	400b      	ands	r3, r1
 8002618:	6053      	str	r3, [r2, #4]
    hi2c->ErrorCode |= error_code;
 800261a:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 800261c:	4333      	orrs	r3, r6
 800261e:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002620:	2341      	movs	r3, #65	@ 0x41
 8002622:	2220      	movs	r2, #32
 8002624:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002626:	2300      	movs	r3, #0
 8002628:	3222      	adds	r2, #34	@ 0x22
 800262a:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 800262c:	3a02      	subs	r2, #2
 800262e:	54a3      	strb	r3, [r4, r2]
}
 8002630:	0028      	movs	r0, r5
 8002632:	bc80      	pop	{r7}
 8002634:	46b8      	mov	r8, r7
 8002636:	bdf0      	pop	{r4, r5, r6, r7, pc}
  HAL_StatusTypeDef status = HAL_OK;
 8002638:	2500      	movs	r5, #0
 800263a:	e7cb      	b.n	80025d4 <I2C_IsErrorOccurred+0xa4>
  if (status != HAL_OK)
 800263c:	2d00      	cmp	r5, #0
 800263e:	d0f7      	beq.n	8002630 <I2C_IsErrorOccurred+0x100>
 8002640:	e7e3      	b.n	800260a <I2C_IsErrorOccurred+0xda>
 8002642:	46c0      	nop			@ (mov r8, r8)
 8002644:	fe00e800 	.word	0xfe00e800

08002648 <I2C_WaitOnTXISFlagUntilTimeout>:
{
 8002648:	b570      	push	{r4, r5, r6, lr}
 800264a:	0004      	movs	r4, r0
 800264c:	000d      	movs	r5, r1
 800264e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002650:	6823      	ldr	r3, [r4, #0]
 8002652:	699b      	ldr	r3, [r3, #24]
 8002654:	079b      	lsls	r3, r3, #30
 8002656:	d420      	bmi.n	800269a <I2C_WaitOnTXISFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002658:	0032      	movs	r2, r6
 800265a:	0029      	movs	r1, r5
 800265c:	0020      	movs	r0, r4
 800265e:	f7ff ff67 	bl	8002530 <I2C_IsErrorOccurred>
 8002662:	2800      	cmp	r0, #0
 8002664:	d11b      	bne.n	800269e <I2C_WaitOnTXISFlagUntilTimeout+0x56>
    if (Timeout != HAL_MAX_DELAY)
 8002666:	1c6b      	adds	r3, r5, #1
 8002668:	d0f2      	beq.n	8002650 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800266a:	f7ff fdc9 	bl	8002200 <HAL_GetTick>
 800266e:	1b80      	subs	r0, r0, r6
 8002670:	42a8      	cmp	r0, r5
 8002672:	d801      	bhi.n	8002678 <I2C_WaitOnTXISFlagUntilTimeout+0x30>
 8002674:	2d00      	cmp	r5, #0
 8002676:	d1eb      	bne.n	8002650 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002678:	6823      	ldr	r3, [r4, #0]
 800267a:	699b      	ldr	r3, [r3, #24]
 800267c:	079b      	lsls	r3, r3, #30
 800267e:	d4e7      	bmi.n	8002650 <I2C_WaitOnTXISFlagUntilTimeout+0x8>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002680:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002682:	2220      	movs	r2, #32
 8002684:	4313      	orrs	r3, r2
 8002686:	6463      	str	r3, [r4, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002688:	2341      	movs	r3, #65	@ 0x41
 800268a:	54e2      	strb	r2, [r4, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800268c:	2300      	movs	r3, #0
 800268e:	3222      	adds	r2, #34	@ 0x22
 8002690:	54a3      	strb	r3, [r4, r2]
          __HAL_UNLOCK(hi2c);
 8002692:	3a02      	subs	r2, #2
 8002694:	54a3      	strb	r3, [r4, r2]
          return HAL_ERROR;
 8002696:	2001      	movs	r0, #1
 8002698:	e000      	b.n	800269c <I2C_WaitOnTXISFlagUntilTimeout+0x54>
  return HAL_OK;
 800269a:	2000      	movs	r0, #0
}
 800269c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800269e:	2001      	movs	r0, #1
 80026a0:	e7fc      	b.n	800269c <I2C_WaitOnTXISFlagUntilTimeout+0x54>

080026a2 <I2C_WaitOnFlagUntilTimeout>:
{
 80026a2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80026a4:	46d6      	mov	lr, sl
 80026a6:	464f      	mov	r7, r9
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b083      	sub	sp, #12
 80026ac:	0007      	movs	r7, r0
 80026ae:	000d      	movs	r5, r1
 80026b0:	0016      	movs	r6, r2
 80026b2:	4699      	mov	r9, r3
 80026b4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80026b6:	469a      	mov	sl, r3
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	699c      	ldr	r4, [r3, #24]
 80026bc:	402c      	ands	r4, r5
 80026be:	1b64      	subs	r4, r4, r5
 80026c0:	4263      	negs	r3, r4
 80026c2:	415c      	adcs	r4, r3
 80026c4:	9601      	str	r6, [sp, #4]
 80026c6:	42b4      	cmp	r4, r6
 80026c8:	d128      	bne.n	800271c <I2C_WaitOnFlagUntilTimeout+0x7a>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80026ca:	4652      	mov	r2, sl
 80026cc:	4649      	mov	r1, r9
 80026ce:	0038      	movs	r0, r7
 80026d0:	f7ff ff2e 	bl	8002530 <I2C_IsErrorOccurred>
 80026d4:	2800      	cmp	r0, #0
 80026d6:	d127      	bne.n	8002728 <I2C_WaitOnFlagUntilTimeout+0x86>
    if (Timeout != HAL_MAX_DELAY)
 80026d8:	464b      	mov	r3, r9
 80026da:	3301      	adds	r3, #1
 80026dc:	d0ec      	beq.n	80026b8 <I2C_WaitOnFlagUntilTimeout+0x16>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80026de:	f7ff fd8f 	bl	8002200 <HAL_GetTick>
 80026e2:	4653      	mov	r3, sl
 80026e4:	1ac0      	subs	r0, r0, r3
 80026e6:	4548      	cmp	r0, r9
 80026e8:	d802      	bhi.n	80026f0 <I2C_WaitOnFlagUntilTimeout+0x4e>
 80026ea:	464b      	mov	r3, r9
 80026ec:	2b00      	cmp	r3, #0
 80026ee:	d1e3      	bne.n	80026b8 <I2C_WaitOnFlagUntilTimeout+0x16>
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80026f0:	683b      	ldr	r3, [r7, #0]
 80026f2:	699b      	ldr	r3, [r3, #24]
 80026f4:	402b      	ands	r3, r5
 80026f6:	1b5b      	subs	r3, r3, r5
 80026f8:	425a      	negs	r2, r3
 80026fa:	4153      	adcs	r3, r2
 80026fc:	9a01      	ldr	r2, [sp, #4]
 80026fe:	4293      	cmp	r3, r2
 8002700:	d1da      	bne.n	80026b8 <I2C_WaitOnFlagUntilTimeout+0x16>
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002702:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002704:	2220      	movs	r2, #32
 8002706:	4313      	orrs	r3, r2
 8002708:	647b      	str	r3, [r7, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800270a:	2341      	movs	r3, #65	@ 0x41
 800270c:	54fa      	strb	r2, [r7, r3]
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800270e:	2300      	movs	r3, #0
 8002710:	3222      	adds	r2, #34	@ 0x22
 8002712:	54bb      	strb	r3, [r7, r2]
          __HAL_UNLOCK(hi2c);
 8002714:	3a02      	subs	r2, #2
 8002716:	54bb      	strb	r3, [r7, r2]
          return HAL_ERROR;
 8002718:	2001      	movs	r0, #1
 800271a:	e000      	b.n	800271e <I2C_WaitOnFlagUntilTimeout+0x7c>
  return HAL_OK;
 800271c:	2000      	movs	r0, #0
}
 800271e:	b003      	add	sp, #12
 8002720:	bcc0      	pop	{r6, r7}
 8002722:	46ba      	mov	sl, r7
 8002724:	46b1      	mov	r9, r6
 8002726:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return HAL_ERROR;
 8002728:	2001      	movs	r0, #1
 800272a:	e7f8      	b.n	800271e <I2C_WaitOnFlagUntilTimeout+0x7c>

0800272c <I2C_RequestMemoryWrite>:
{
 800272c:	b570      	push	{r4, r5, r6, lr}
 800272e:	b082      	sub	sp, #8
 8002730:	0004      	movs	r4, r0
 8002732:	0015      	movs	r5, r2
 8002734:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002736:	2380      	movs	r3, #128	@ 0x80
 8002738:	b2f2      	uxtb	r2, r6
 800273a:	4819      	ldr	r0, [pc, #100]	@ (80027a0 <I2C_RequestMemoryWrite+0x74>)
 800273c:	9000      	str	r0, [sp, #0]
 800273e:	045b      	lsls	r3, r3, #17
 8002740:	0020      	movs	r0, r4
 8002742:	f7ff fedb 	bl	80024fc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002746:	9a07      	ldr	r2, [sp, #28]
 8002748:	9906      	ldr	r1, [sp, #24]
 800274a:	0020      	movs	r0, r4
 800274c:	f7ff ff7c 	bl	8002648 <I2C_WaitOnTXISFlagUntilTimeout>
 8002750:	2800      	cmp	r0, #0
 8002752:	d11e      	bne.n	8002792 <I2C_RequestMemoryWrite+0x66>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002754:	2e01      	cmp	r6, #1
 8002756:	d10e      	bne.n	8002776 <I2C_RequestMemoryWrite+0x4a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002758:	6823      	ldr	r3, [r4, #0]
 800275a:	b2ed      	uxtb	r5, r5
 800275c:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800275e:	9b07      	ldr	r3, [sp, #28]
 8002760:	9300      	str	r3, [sp, #0]
 8002762:	9b06      	ldr	r3, [sp, #24]
 8002764:	2200      	movs	r2, #0
 8002766:	2180      	movs	r1, #128	@ 0x80
 8002768:	0020      	movs	r0, r4
 800276a:	f7ff ff9a 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 800276e:	2800      	cmp	r0, #0
 8002770:	d113      	bne.n	800279a <I2C_RequestMemoryWrite+0x6e>
}
 8002772:	b002      	add	sp, #8
 8002774:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002776:	6823      	ldr	r3, [r4, #0]
 8002778:	0a2a      	lsrs	r2, r5, #8
 800277a:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800277c:	9a07      	ldr	r2, [sp, #28]
 800277e:	9906      	ldr	r1, [sp, #24]
 8002780:	0020      	movs	r0, r4
 8002782:	f7ff ff61 	bl	8002648 <I2C_WaitOnTXISFlagUntilTimeout>
 8002786:	2800      	cmp	r0, #0
 8002788:	d105      	bne.n	8002796 <I2C_RequestMemoryWrite+0x6a>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800278a:	6823      	ldr	r3, [r4, #0]
 800278c:	b2ed      	uxtb	r5, r5
 800278e:	629d      	str	r5, [r3, #40]	@ 0x28
 8002790:	e7e5      	b.n	800275e <I2C_RequestMemoryWrite+0x32>
    return HAL_ERROR;
 8002792:	2001      	movs	r0, #1
 8002794:	e7ed      	b.n	8002772 <I2C_RequestMemoryWrite+0x46>
      return HAL_ERROR;
 8002796:	2001      	movs	r0, #1
 8002798:	e7eb      	b.n	8002772 <I2C_RequestMemoryWrite+0x46>
    return HAL_ERROR;
 800279a:	2001      	movs	r0, #1
 800279c:	e7e9      	b.n	8002772 <I2C_RequestMemoryWrite+0x46>
 800279e:	46c0      	nop			@ (mov r8, r8)
 80027a0:	80002000 	.word	0x80002000

080027a4 <I2C_RequestMemoryRead>:
{
 80027a4:	b570      	push	{r4, r5, r6, lr}
 80027a6:	b082      	sub	sp, #8
 80027a8:	0004      	movs	r4, r0
 80027aa:	0015      	movs	r5, r2
 80027ac:	001e      	movs	r6, r3
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 80027ae:	b2da      	uxtb	r2, r3
 80027b0:	4b18      	ldr	r3, [pc, #96]	@ (8002814 <I2C_RequestMemoryRead+0x70>)
 80027b2:	9300      	str	r3, [sp, #0]
 80027b4:	2300      	movs	r3, #0
 80027b6:	f7ff fea1 	bl	80024fc <I2C_TransferConfig>
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027ba:	9a07      	ldr	r2, [sp, #28]
 80027bc:	9906      	ldr	r1, [sp, #24]
 80027be:	0020      	movs	r0, r4
 80027c0:	f7ff ff42 	bl	8002648 <I2C_WaitOnTXISFlagUntilTimeout>
 80027c4:	2800      	cmp	r0, #0
 80027c6:	d11e      	bne.n	8002806 <I2C_RequestMemoryRead+0x62>
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027c8:	2e01      	cmp	r6, #1
 80027ca:	d10e      	bne.n	80027ea <I2C_RequestMemoryRead+0x46>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027cc:	6823      	ldr	r3, [r4, #0]
 80027ce:	b2ed      	uxtb	r5, r5
 80027d0:	629d      	str	r5, [r3, #40]	@ 0x28
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80027d2:	9b07      	ldr	r3, [sp, #28]
 80027d4:	9300      	str	r3, [sp, #0]
 80027d6:	9b06      	ldr	r3, [sp, #24]
 80027d8:	2200      	movs	r2, #0
 80027da:	2140      	movs	r1, #64	@ 0x40
 80027dc:	0020      	movs	r0, r4
 80027de:	f7ff ff60 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 80027e2:	2800      	cmp	r0, #0
 80027e4:	d113      	bne.n	800280e <I2C_RequestMemoryRead+0x6a>
}
 80027e6:	b002      	add	sp, #8
 80027e8:	bd70      	pop	{r4, r5, r6, pc}
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027ea:	6823      	ldr	r3, [r4, #0]
 80027ec:	0a2a      	lsrs	r2, r5, #8
 80027ee:	629a      	str	r2, [r3, #40]	@ 0x28
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027f0:	9a07      	ldr	r2, [sp, #28]
 80027f2:	9906      	ldr	r1, [sp, #24]
 80027f4:	0020      	movs	r0, r4
 80027f6:	f7ff ff27 	bl	8002648 <I2C_WaitOnTXISFlagUntilTimeout>
 80027fa:	2800      	cmp	r0, #0
 80027fc:	d105      	bne.n	800280a <I2C_RequestMemoryRead+0x66>
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027fe:	6823      	ldr	r3, [r4, #0]
 8002800:	b2ed      	uxtb	r5, r5
 8002802:	629d      	str	r5, [r3, #40]	@ 0x28
 8002804:	e7e5      	b.n	80027d2 <I2C_RequestMemoryRead+0x2e>
    return HAL_ERROR;
 8002806:	2001      	movs	r0, #1
 8002808:	e7ed      	b.n	80027e6 <I2C_RequestMemoryRead+0x42>
      return HAL_ERROR;
 800280a:	2001      	movs	r0, #1
 800280c:	e7eb      	b.n	80027e6 <I2C_RequestMemoryRead+0x42>
    return HAL_ERROR;
 800280e:	2001      	movs	r0, #1
 8002810:	e7e9      	b.n	80027e6 <I2C_RequestMemoryRead+0x42>
 8002812:	46c0      	nop			@ (mov r8, r8)
 8002814:	80002000 	.word	0x80002000

08002818 <I2C_WaitOnSTOPFlagUntilTimeout>:
{
 8002818:	b570      	push	{r4, r5, r6, lr}
 800281a:	0004      	movs	r4, r0
 800281c:	000d      	movs	r5, r1
 800281e:	0016      	movs	r6, r2
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002820:	e003      	b.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002822:	6823      	ldr	r3, [r4, #0]
 8002824:	699b      	ldr	r3, [r3, #24]
 8002826:	069b      	lsls	r3, r3, #26
 8002828:	d512      	bpl.n	8002850 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800282a:	6823      	ldr	r3, [r4, #0]
 800282c:	699b      	ldr	r3, [r3, #24]
 800282e:	069b      	lsls	r3, r3, #26
 8002830:	d41b      	bmi.n	800286a <I2C_WaitOnSTOPFlagUntilTimeout+0x52>
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002832:	0032      	movs	r2, r6
 8002834:	0029      	movs	r1, r5
 8002836:	0020      	movs	r0, r4
 8002838:	f7ff fe7a 	bl	8002530 <I2C_IsErrorOccurred>
 800283c:	2800      	cmp	r0, #0
 800283e:	d116      	bne.n	800286e <I2C_WaitOnSTOPFlagUntilTimeout+0x56>
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002840:	f7ff fcde 	bl	8002200 <HAL_GetTick>
 8002844:	1b80      	subs	r0, r0, r6
 8002846:	42a8      	cmp	r0, r5
 8002848:	d8eb      	bhi.n	8002822 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
 800284a:	2d00      	cmp	r5, #0
 800284c:	d1ed      	bne.n	800282a <I2C_WaitOnSTOPFlagUntilTimeout+0x12>
 800284e:	e7e8      	b.n	8002822 <I2C_WaitOnSTOPFlagUntilTimeout+0xa>
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002850:	6c63      	ldr	r3, [r4, #68]	@ 0x44
 8002852:	2220      	movs	r2, #32
 8002854:	4313      	orrs	r3, r2
 8002856:	6463      	str	r3, [r4, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002858:	2341      	movs	r3, #65	@ 0x41
 800285a:	54e2      	strb	r2, [r4, r3]
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800285c:	2300      	movs	r3, #0
 800285e:	3222      	adds	r2, #34	@ 0x22
 8002860:	54a3      	strb	r3, [r4, r2]
        __HAL_UNLOCK(hi2c);
 8002862:	3a02      	subs	r2, #2
 8002864:	54a3      	strb	r3, [r4, r2]
        return HAL_ERROR;
 8002866:	2001      	movs	r0, #1
 8002868:	e000      	b.n	800286c <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
  return HAL_OK;
 800286a:	2000      	movs	r0, #0
}
 800286c:	bd70      	pop	{r4, r5, r6, pc}
      return HAL_ERROR;
 800286e:	2001      	movs	r0, #1
 8002870:	e7fc      	b.n	800286c <I2C_WaitOnSTOPFlagUntilTimeout+0x54>
	...

08002874 <HAL_I2C_Init>:
{
 8002874:	b510      	push	{r4, lr}
 8002876:	1e04      	subs	r4, r0, #0
  if (hi2c == NULL)
 8002878:	d060      	beq.n	800293c <HAL_I2C_Init+0xc8>
  if (hi2c->State == HAL_I2C_STATE_RESET)
 800287a:	2341      	movs	r3, #65	@ 0x41
 800287c:	5cc3      	ldrb	r3, [r0, r3]
 800287e:	2b00      	cmp	r3, #0
 8002880:	d048      	beq.n	8002914 <HAL_I2C_Init+0xa0>
  hi2c->State = HAL_I2C_STATE_BUSY;
 8002882:	2341      	movs	r3, #65	@ 0x41
 8002884:	2224      	movs	r2, #36	@ 0x24
 8002886:	54e2      	strb	r2, [r4, r3]
  __HAL_I2C_DISABLE(hi2c);
 8002888:	6822      	ldr	r2, [r4, #0]
 800288a:	6813      	ldr	r3, [r2, #0]
 800288c:	2101      	movs	r1, #1
 800288e:	438b      	bics	r3, r1
 8002890:	6013      	str	r3, [r2, #0]
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002892:	6863      	ldr	r3, [r4, #4]
 8002894:	6822      	ldr	r2, [r4, #0]
 8002896:	492a      	ldr	r1, [pc, #168]	@ (8002940 <HAL_I2C_Init+0xcc>)
 8002898:	400b      	ands	r3, r1
 800289a:	6113      	str	r3, [r2, #16]
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800289c:	6822      	ldr	r2, [r4, #0]
 800289e:	6893      	ldr	r3, [r2, #8]
 80028a0:	4928      	ldr	r1, [pc, #160]	@ (8002944 <HAL_I2C_Init+0xd0>)
 80028a2:	400b      	ands	r3, r1
 80028a4:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80028a6:	68e3      	ldr	r3, [r4, #12]
 80028a8:	2b01      	cmp	r3, #1
 80028aa:	d039      	beq.n	8002920 <HAL_I2C_Init+0xac>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80028ac:	68a1      	ldr	r1, [r4, #8]
 80028ae:	6822      	ldr	r2, [r4, #0]
 80028b0:	2384      	movs	r3, #132	@ 0x84
 80028b2:	021b      	lsls	r3, r3, #8
 80028b4:	430b      	orrs	r3, r1
 80028b6:	6093      	str	r3, [r2, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80028b8:	68e3      	ldr	r3, [r4, #12]
 80028ba:	2b02      	cmp	r3, #2
 80028bc:	d037      	beq.n	800292e <HAL_I2C_Init+0xba>
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80028be:	6822      	ldr	r2, [r4, #0]
 80028c0:	6853      	ldr	r3, [r2, #4]
 80028c2:	4921      	ldr	r1, [pc, #132]	@ (8002948 <HAL_I2C_Init+0xd4>)
 80028c4:	400b      	ands	r3, r1
 80028c6:	6053      	str	r3, [r2, #4]
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80028c8:	6822      	ldr	r2, [r4, #0]
 80028ca:	6851      	ldr	r1, [r2, #4]
 80028cc:	4b1f      	ldr	r3, [pc, #124]	@ (800294c <HAL_I2C_Init+0xd8>)
 80028ce:	430b      	orrs	r3, r1
 80028d0:	6053      	str	r3, [r2, #4]
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80028d2:	6822      	ldr	r2, [r4, #0]
 80028d4:	68d3      	ldr	r3, [r2, #12]
 80028d6:	491b      	ldr	r1, [pc, #108]	@ (8002944 <HAL_I2C_Init+0xd0>)
 80028d8:	400b      	ands	r3, r1
 80028da:	60d3      	str	r3, [r2, #12]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028dc:	6923      	ldr	r3, [r4, #16]
 80028de:	6962      	ldr	r2, [r4, #20]
 80028e0:	4313      	orrs	r3, r2
                          (hi2c->Init.OwnAddress2Masks << 8));
 80028e2:	69a2      	ldr	r2, [r4, #24]
 80028e4:	0212      	lsls	r2, r2, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80028e6:	6821      	ldr	r1, [r4, #0]
 80028e8:	4313      	orrs	r3, r2
 80028ea:	60cb      	str	r3, [r1, #12]
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80028ec:	69e3      	ldr	r3, [r4, #28]
 80028ee:	6a21      	ldr	r1, [r4, #32]
 80028f0:	6822      	ldr	r2, [r4, #0]
 80028f2:	430b      	orrs	r3, r1
 80028f4:	6013      	str	r3, [r2, #0]
  __HAL_I2C_ENABLE(hi2c);
 80028f6:	6822      	ldr	r2, [r4, #0]
 80028f8:	6813      	ldr	r3, [r2, #0]
 80028fa:	2101      	movs	r1, #1
 80028fc:	430b      	orrs	r3, r1
 80028fe:	6013      	str	r3, [r2, #0]
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002900:	2300      	movs	r3, #0
 8002902:	6463      	str	r3, [r4, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002904:	2241      	movs	r2, #65	@ 0x41
 8002906:	311f      	adds	r1, #31
 8002908:	54a1      	strb	r1, [r4, r2]
  hi2c->PreviousState = I2C_STATE_NONE;
 800290a:	6323      	str	r3, [r4, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800290c:	3201      	adds	r2, #1
 800290e:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8002910:	2000      	movs	r0, #0
}
 8002912:	bd10      	pop	{r4, pc}
    hi2c->Lock = HAL_UNLOCKED;
 8002914:	3340      	adds	r3, #64	@ 0x40
 8002916:	2200      	movs	r2, #0
 8002918:	54c2      	strb	r2, [r0, r3]
    HAL_I2C_MspInit(hi2c);
 800291a:	f7ff f8db 	bl	8001ad4 <HAL_I2C_MspInit>
 800291e:	e7b0      	b.n	8002882 <HAL_I2C_Init+0xe>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002920:	68a1      	ldr	r1, [r4, #8]
 8002922:	6822      	ldr	r2, [r4, #0]
 8002924:	2380      	movs	r3, #128	@ 0x80
 8002926:	021b      	lsls	r3, r3, #8
 8002928:	430b      	orrs	r3, r1
 800292a:	6093      	str	r3, [r2, #8]
 800292c:	e7c4      	b.n	80028b8 <HAL_I2C_Init+0x44>
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800292e:	6822      	ldr	r2, [r4, #0]
 8002930:	6851      	ldr	r1, [r2, #4]
 8002932:	2380      	movs	r3, #128	@ 0x80
 8002934:	011b      	lsls	r3, r3, #4
 8002936:	430b      	orrs	r3, r1
 8002938:	6053      	str	r3, [r2, #4]
 800293a:	e7c5      	b.n	80028c8 <HAL_I2C_Init+0x54>
    return HAL_ERROR;
 800293c:	2001      	movs	r0, #1
 800293e:	e7e8      	b.n	8002912 <HAL_I2C_Init+0x9e>
 8002940:	f0ffffff 	.word	0xf0ffffff
 8002944:	ffff7fff 	.word	0xffff7fff
 8002948:	fffff7ff 	.word	0xfffff7ff
 800294c:	02008000 	.word	0x02008000

08002950 <HAL_I2C_Mem_Write>:
{
 8002950:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002952:	b087      	sub	sp, #28
 8002954:	0004      	movs	r4, r0
 8002956:	9103      	str	r1, [sp, #12]
 8002958:	9204      	str	r2, [sp, #16]
 800295a:	9305      	str	r3, [sp, #20]
 800295c:	ab0c      	add	r3, sp, #48	@ 0x30
 800295e:	cb20      	ldmia	r3!, {r5}
 8002960:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002962:	2341      	movs	r3, #65	@ 0x41
 8002964:	5cc3      	ldrb	r3, [r0, r3]
 8002966:	2b20      	cmp	r3, #32
 8002968:	d000      	beq.n	800296c <HAL_I2C_Mem_Write+0x1c>
 800296a:	e0b3      	b.n	8002ad4 <HAL_I2C_Mem_Write+0x184>
    if ((pData == NULL) || (Size == 0U))
 800296c:	2d00      	cmp	r5, #0
 800296e:	d018      	beq.n	80029a2 <HAL_I2C_Mem_Write+0x52>
 8002970:	2f00      	cmp	r7, #0
 8002972:	d016      	beq.n	80029a2 <HAL_I2C_Mem_Write+0x52>
    __HAL_LOCK(hi2c);
 8002974:	2340      	movs	r3, #64	@ 0x40
 8002976:	5cc3      	ldrb	r3, [r0, r3]
 8002978:	2b01      	cmp	r3, #1
 800297a:	d100      	bne.n	800297e <HAL_I2C_Mem_Write+0x2e>
 800297c:	e0ad      	b.n	8002ada <HAL_I2C_Mem_Write+0x18a>
 800297e:	2340      	movs	r3, #64	@ 0x40
 8002980:	2201      	movs	r2, #1
 8002982:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8002984:	f7ff fc3c 	bl	8002200 <HAL_GetTick>
 8002988:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800298a:	2180      	movs	r1, #128	@ 0x80
 800298c:	9000      	str	r0, [sp, #0]
 800298e:	2319      	movs	r3, #25
 8002990:	2201      	movs	r2, #1
 8002992:	0209      	lsls	r1, r1, #8
 8002994:	0020      	movs	r0, r4
 8002996:	f7ff fe84 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 800299a:	2800      	cmp	r0, #0
 800299c:	d006      	beq.n	80029ac <HAL_I2C_Mem_Write+0x5c>
      return HAL_ERROR;
 800299e:	2001      	movs	r0, #1
 80029a0:	e099      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80029a2:	2380      	movs	r3, #128	@ 0x80
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 80029a8:	2001      	movs	r0, #1
 80029aa:	e094      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80029ac:	2341      	movs	r3, #65	@ 0x41
 80029ae:	2221      	movs	r2, #33	@ 0x21
 80029b0:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80029b2:	3301      	adds	r3, #1
 80029b4:	321f      	adds	r2, #31
 80029b6:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80029b8:	2300      	movs	r3, #0
 80029ba:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 80029bc:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 80029be:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80029c0:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80029c2:	9601      	str	r6, [sp, #4]
 80029c4:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80029c6:	9300      	str	r3, [sp, #0]
 80029c8:	9b05      	ldr	r3, [sp, #20]
 80029ca:	9a04      	ldr	r2, [sp, #16]
 80029cc:	9903      	ldr	r1, [sp, #12]
 80029ce:	0020      	movs	r0, r4
 80029d0:	f7ff feac 	bl	800272c <I2C_RequestMemoryWrite>
 80029d4:	2800      	cmp	r0, #0
 80029d6:	d10f      	bne.n	80029f8 <HAL_I2C_Mem_Write+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80029d8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2bff      	cmp	r3, #255	@ 0xff
 80029de:	d910      	bls.n	8002a02 <HAL_I2C_Mem_Write+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80029e0:	23ff      	movs	r3, #255	@ 0xff
 80029e2:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80029e4:	3b7f      	subs	r3, #127	@ 0x7f
 80029e6:	2200      	movs	r2, #0
 80029e8:	9200      	str	r2, [sp, #0]
 80029ea:	045b      	lsls	r3, r3, #17
 80029ec:	32ff      	adds	r2, #255	@ 0xff
 80029ee:	9903      	ldr	r1, [sp, #12]
 80029f0:	0020      	movs	r0, r4
 80029f2:	f7ff fd83 	bl	80024fc <I2C_TransferConfig>
 80029f6:	e021      	b.n	8002a3c <HAL_I2C_Mem_Write+0xec>
      __HAL_UNLOCK(hi2c);
 80029f8:	2340      	movs	r3, #64	@ 0x40
 80029fa:	2200      	movs	r2, #0
 80029fc:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 80029fe:	2001      	movs	r0, #1
 8002a00:	e069      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
      hi2c->XferSize = hi2c->XferCount;
 8002a02:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002a04:	b292      	uxth	r2, r2
 8002a06:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8002a08:	2380      	movs	r3, #128	@ 0x80
 8002a0a:	b2d2      	uxtb	r2, r2
 8002a0c:	2100      	movs	r1, #0
 8002a0e:	9100      	str	r1, [sp, #0]
 8002a10:	049b      	lsls	r3, r3, #18
 8002a12:	9903      	ldr	r1, [sp, #12]
 8002a14:	0020      	movs	r0, r4
 8002a16:	f7ff fd71 	bl	80024fc <I2C_TransferConfig>
 8002a1a:	e00f      	b.n	8002a3c <HAL_I2C_Mem_Write+0xec>
          hi2c->XferSize = hi2c->XferCount;
 8002a1c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002a1e:	b292      	uxth	r2, r2
 8002a20:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002a22:	2380      	movs	r3, #128	@ 0x80
 8002a24:	b2d2      	uxtb	r2, r2
 8002a26:	2100      	movs	r1, #0
 8002a28:	9100      	str	r1, [sp, #0]
 8002a2a:	049b      	lsls	r3, r3, #18
 8002a2c:	9903      	ldr	r1, [sp, #12]
 8002a2e:	0020      	movs	r0, r4
 8002a30:	f7ff fd64 	bl	80024fc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8002a34:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d034      	beq.n	8002aa6 <HAL_I2C_Mem_Write+0x156>
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002a3c:	0032      	movs	r2, r6
 8002a3e:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002a40:	0020      	movs	r0, r4
 8002a42:	f7ff fe01 	bl	8002648 <I2C_WaitOnTXISFlagUntilTimeout>
 8002a46:	2800      	cmp	r0, #0
 8002a48:	d149      	bne.n	8002ade <HAL_I2C_Mem_Write+0x18e>
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002a4a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 8002a4c:	6823      	ldr	r3, [r4, #0]
 8002a4e:	7812      	ldrb	r2, [r2, #0]
 8002a50:	629a      	str	r2, [r3, #40]	@ 0x28
      hi2c->pBuffPtr++;
 8002a52:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002a54:	3301      	adds	r3, #1
 8002a56:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferCount--;
 8002a58:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002a5a:	3b01      	subs	r3, #1
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	8563      	strh	r3, [r4, #42]	@ 0x2a
      hi2c->XferSize--;
 8002a60:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002a62:	3b01      	subs	r3, #1
 8002a64:	b29b      	uxth	r3, r3
 8002a66:	8523      	strh	r3, [r4, #40]	@ 0x28
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002a68:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002a6a:	b292      	uxth	r2, r2
 8002a6c:	2a00      	cmp	r2, #0
 8002a6e:	d0e1      	beq.n	8002a34 <HAL_I2C_Mem_Write+0xe4>
 8002a70:	2b00      	cmp	r3, #0
 8002a72:	d1df      	bne.n	8002a34 <HAL_I2C_Mem_Write+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002a74:	9600      	str	r6, [sp, #0]
 8002a76:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002a78:	2200      	movs	r2, #0
 8002a7a:	2180      	movs	r1, #128	@ 0x80
 8002a7c:	0020      	movs	r0, r4
 8002a7e:	f7ff fe10 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 8002a82:	2800      	cmp	r0, #0
 8002a84:	d12d      	bne.n	8002ae2 <HAL_I2C_Mem_Write+0x192>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a86:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002a88:	b29b      	uxth	r3, r3
 8002a8a:	2bff      	cmp	r3, #255	@ 0xff
 8002a8c:	d9c6      	bls.n	8002a1c <HAL_I2C_Mem_Write+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002a8e:	23ff      	movs	r3, #255	@ 0xff
 8002a90:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002a92:	3b7f      	subs	r3, #127	@ 0x7f
 8002a94:	2200      	movs	r2, #0
 8002a96:	9200      	str	r2, [sp, #0]
 8002a98:	045b      	lsls	r3, r3, #17
 8002a9a:	32ff      	adds	r2, #255	@ 0xff
 8002a9c:	9903      	ldr	r1, [sp, #12]
 8002a9e:	0020      	movs	r0, r4
 8002aa0:	f7ff fd2c 	bl	80024fc <I2C_TransferConfig>
 8002aa4:	e7c6      	b.n	8002a34 <HAL_I2C_Mem_Write+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002aa6:	0032      	movs	r2, r6
 8002aa8:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002aaa:	0020      	movs	r0, r4
 8002aac:	f7ff feb4 	bl	8002818 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002ab0:	2800      	cmp	r0, #0
 8002ab2:	d118      	bne.n	8002ae6 <HAL_I2C_Mem_Write+0x196>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002ab4:	6823      	ldr	r3, [r4, #0]
 8002ab6:	2220      	movs	r2, #32
 8002ab8:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002aba:	6821      	ldr	r1, [r4, #0]
 8002abc:	684b      	ldr	r3, [r1, #4]
 8002abe:	4d0b      	ldr	r5, [pc, #44]	@ (8002aec <HAL_I2C_Mem_Write+0x19c>)
 8002ac0:	402b      	ands	r3, r5
 8002ac2:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002ac4:	2341      	movs	r3, #65	@ 0x41
 8002ac6:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002ac8:	2300      	movs	r3, #0
 8002aca:	3222      	adds	r2, #34	@ 0x22
 8002acc:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8002ace:	3a02      	subs	r2, #2
 8002ad0:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8002ad2:	e000      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
    return HAL_BUSY;
 8002ad4:	2002      	movs	r0, #2
}
 8002ad6:	b007      	add	sp, #28
 8002ad8:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002ada:	2002      	movs	r0, #2
 8002adc:	e7fb      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
        return HAL_ERROR;
 8002ade:	2001      	movs	r0, #1
 8002ae0:	e7f9      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
          return HAL_ERROR;
 8002ae2:	2001      	movs	r0, #1
 8002ae4:	e7f7      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
      return HAL_ERROR;
 8002ae6:	2001      	movs	r0, #1
 8002ae8:	e7f5      	b.n	8002ad6 <HAL_I2C_Mem_Write+0x186>
 8002aea:	46c0      	nop			@ (mov r8, r8)
 8002aec:	fe00e800 	.word	0xfe00e800

08002af0 <HAL_I2C_Mem_Read>:
{
 8002af0:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002af2:	b087      	sub	sp, #28
 8002af4:	0004      	movs	r4, r0
 8002af6:	9103      	str	r1, [sp, #12]
 8002af8:	9204      	str	r2, [sp, #16]
 8002afa:	9305      	str	r3, [sp, #20]
 8002afc:	ab0c      	add	r3, sp, #48	@ 0x30
 8002afe:	cb20      	ldmia	r3!, {r5}
 8002b00:	881f      	ldrh	r7, [r3, #0]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8002b02:	2341      	movs	r3, #65	@ 0x41
 8002b04:	5cc3      	ldrb	r3, [r0, r3]
 8002b06:	2b20      	cmp	r3, #32
 8002b08:	d000      	beq.n	8002b0c <HAL_I2C_Mem_Read+0x1c>
 8002b0a:	e0b5      	b.n	8002c78 <HAL_I2C_Mem_Read+0x188>
    if ((pData == NULL) || (Size == 0U))
 8002b0c:	2d00      	cmp	r5, #0
 8002b0e:	d018      	beq.n	8002b42 <HAL_I2C_Mem_Read+0x52>
 8002b10:	2f00      	cmp	r7, #0
 8002b12:	d016      	beq.n	8002b42 <HAL_I2C_Mem_Read+0x52>
    __HAL_LOCK(hi2c);
 8002b14:	2340      	movs	r3, #64	@ 0x40
 8002b16:	5cc3      	ldrb	r3, [r0, r3]
 8002b18:	2b01      	cmp	r3, #1
 8002b1a:	d100      	bne.n	8002b1e <HAL_I2C_Mem_Read+0x2e>
 8002b1c:	e0af      	b.n	8002c7e <HAL_I2C_Mem_Read+0x18e>
 8002b1e:	2340      	movs	r3, #64	@ 0x40
 8002b20:	2201      	movs	r2, #1
 8002b22:	54c2      	strb	r2, [r0, r3]
    tickstart = HAL_GetTick();
 8002b24:	f7ff fb6c 	bl	8002200 <HAL_GetTick>
 8002b28:	0006      	movs	r6, r0
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002b2a:	2180      	movs	r1, #128	@ 0x80
 8002b2c:	9000      	str	r0, [sp, #0]
 8002b2e:	2319      	movs	r3, #25
 8002b30:	2201      	movs	r2, #1
 8002b32:	0209      	lsls	r1, r1, #8
 8002b34:	0020      	movs	r0, r4
 8002b36:	f7ff fdb4 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 8002b3a:	2800      	cmp	r0, #0
 8002b3c:	d006      	beq.n	8002b4c <HAL_I2C_Mem_Read+0x5c>
      return HAL_ERROR;
 8002b3e:	2001      	movs	r0, #1
 8002b40:	e09b      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002b42:	2380      	movs	r3, #128	@ 0x80
 8002b44:	009b      	lsls	r3, r3, #2
 8002b46:	6463      	str	r3, [r4, #68]	@ 0x44
      return  HAL_ERROR;
 8002b48:	2001      	movs	r0, #1
 8002b4a:	e096      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002b4c:	2341      	movs	r3, #65	@ 0x41
 8002b4e:	2222      	movs	r2, #34	@ 0x22
 8002b50:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002b52:	3301      	adds	r3, #1
 8002b54:	321e      	adds	r2, #30
 8002b56:	54e2      	strb	r2, [r4, r3]
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	6463      	str	r3, [r4, #68]	@ 0x44
    hi2c->pBuffPtr  = pData;
 8002b5c:	6265      	str	r5, [r4, #36]	@ 0x24
    hi2c->XferCount = Size;
 8002b5e:	8567      	strh	r7, [r4, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002b60:	6363      	str	r3, [r4, #52]	@ 0x34
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002b62:	9601      	str	r6, [sp, #4]
 8002b64:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002b66:	9300      	str	r3, [sp, #0]
 8002b68:	9b05      	ldr	r3, [sp, #20]
 8002b6a:	9a04      	ldr	r2, [sp, #16]
 8002b6c:	9903      	ldr	r1, [sp, #12]
 8002b6e:	0020      	movs	r0, r4
 8002b70:	f7ff fe18 	bl	80027a4 <I2C_RequestMemoryRead>
 8002b74:	2800      	cmp	r0, #0
 8002b76:	d10f      	bne.n	8002b98 <HAL_I2C_Mem_Read+0xa8>
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b78:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002b7a:	b29b      	uxth	r3, r3
 8002b7c:	2bff      	cmp	r3, #255	@ 0xff
 8002b7e:	d910      	bls.n	8002ba2 <HAL_I2C_Mem_Read+0xb2>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b80:	23ff      	movs	r3, #255	@ 0xff
 8002b82:	8523      	strh	r3, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002b84:	3b7f      	subs	r3, #127	@ 0x7f
 8002b86:	4a42      	ldr	r2, [pc, #264]	@ (8002c90 <HAL_I2C_Mem_Read+0x1a0>)
 8002b88:	9200      	str	r2, [sp, #0]
 8002b8a:	045b      	lsls	r3, r3, #17
 8002b8c:	22ff      	movs	r2, #255	@ 0xff
 8002b8e:	9903      	ldr	r1, [sp, #12]
 8002b90:	0020      	movs	r0, r4
 8002b92:	f7ff fcb3 	bl	80024fc <I2C_TransferConfig>
 8002b96:	e021      	b.n	8002bdc <HAL_I2C_Mem_Read+0xec>
      __HAL_UNLOCK(hi2c);
 8002b98:	2340      	movs	r3, #64	@ 0x40
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	54e2      	strb	r2, [r4, r3]
      return HAL_ERROR;
 8002b9e:	2001      	movs	r0, #1
 8002ba0:	e06b      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
      hi2c->XferSize = hi2c->XferCount;
 8002ba2:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002ba4:	b292      	uxth	r2, r2
 8002ba6:	8522      	strh	r2, [r4, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002ba8:	2380      	movs	r3, #128	@ 0x80
 8002baa:	b2d2      	uxtb	r2, r2
 8002bac:	4938      	ldr	r1, [pc, #224]	@ (8002c90 <HAL_I2C_Mem_Read+0x1a0>)
 8002bae:	9100      	str	r1, [sp, #0]
 8002bb0:	049b      	lsls	r3, r3, #18
 8002bb2:	9903      	ldr	r1, [sp, #12]
 8002bb4:	0020      	movs	r0, r4
 8002bb6:	f7ff fca1 	bl	80024fc <I2C_TransferConfig>
 8002bba:	e00f      	b.n	8002bdc <HAL_I2C_Mem_Read+0xec>
          hi2c->XferSize = hi2c->XferCount;
 8002bbc:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002bbe:	b292      	uxth	r2, r2
 8002bc0:	8522      	strh	r2, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002bc2:	2380      	movs	r3, #128	@ 0x80
 8002bc4:	b2d2      	uxtb	r2, r2
 8002bc6:	2100      	movs	r1, #0
 8002bc8:	9100      	str	r1, [sp, #0]
 8002bca:	049b      	lsls	r3, r3, #18
 8002bcc:	9903      	ldr	r1, [sp, #12]
 8002bce:	0020      	movs	r0, r4
 8002bd0:	f7ff fc94 	bl	80024fc <I2C_TransferConfig>
    } while (hi2c->XferCount > 0U);
 8002bd4:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002bd6:	b29b      	uxth	r3, r3
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d036      	beq.n	8002c4a <HAL_I2C_Mem_Read+0x15a>
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002bdc:	9600      	str	r6, [sp, #0]
 8002bde:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002be0:	2200      	movs	r2, #0
 8002be2:	2104      	movs	r1, #4
 8002be4:	0020      	movs	r0, r4
 8002be6:	f7ff fd5c 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 8002bea:	2800      	cmp	r0, #0
 8002bec:	d149      	bne.n	8002c82 <HAL_I2C_Mem_Read+0x192>
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002bee:	6823      	ldr	r3, [r4, #0]
 8002bf0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002bf2:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002bf4:	701a      	strb	r2, [r3, #0]
      hi2c->pBuffPtr++;
 8002bf6:	6a63      	ldr	r3, [r4, #36]	@ 0x24
 8002bf8:	3301      	adds	r3, #1
 8002bfa:	6263      	str	r3, [r4, #36]	@ 0x24
      hi2c->XferSize--;
 8002bfc:	8d23      	ldrh	r3, [r4, #40]	@ 0x28
 8002bfe:	3b01      	subs	r3, #1
 8002c00:	b29b      	uxth	r3, r3
 8002c02:	8523      	strh	r3, [r4, #40]	@ 0x28
      hi2c->XferCount--;
 8002c04:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002c06:	3a01      	subs	r2, #1
 8002c08:	b292      	uxth	r2, r2
 8002c0a:	8562      	strh	r2, [r4, #42]	@ 0x2a
      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002c0c:	8d62      	ldrh	r2, [r4, #42]	@ 0x2a
 8002c0e:	b292      	uxth	r2, r2
 8002c10:	2a00      	cmp	r2, #0
 8002c12:	d0df      	beq.n	8002bd4 <HAL_I2C_Mem_Read+0xe4>
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d1dd      	bne.n	8002bd4 <HAL_I2C_Mem_Read+0xe4>
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002c18:	9600      	str	r6, [sp, #0]
 8002c1a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8002c1c:	2200      	movs	r2, #0
 8002c1e:	2180      	movs	r1, #128	@ 0x80
 8002c20:	0020      	movs	r0, r4
 8002c22:	f7ff fd3e 	bl	80026a2 <I2C_WaitOnFlagUntilTimeout>
 8002c26:	2800      	cmp	r0, #0
 8002c28:	d12d      	bne.n	8002c86 <HAL_I2C_Mem_Read+0x196>
        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002c2a:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 8002c2c:	b29b      	uxth	r3, r3
 8002c2e:	2bff      	cmp	r3, #255	@ 0xff
 8002c30:	d9c4      	bls.n	8002bbc <HAL_I2C_Mem_Read+0xcc>
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002c32:	23ff      	movs	r3, #255	@ 0xff
 8002c34:	8523      	strh	r3, [r4, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002c36:	3b7f      	subs	r3, #127	@ 0x7f
 8002c38:	2200      	movs	r2, #0
 8002c3a:	9200      	str	r2, [sp, #0]
 8002c3c:	045b      	lsls	r3, r3, #17
 8002c3e:	32ff      	adds	r2, #255	@ 0xff
 8002c40:	9903      	ldr	r1, [sp, #12]
 8002c42:	0020      	movs	r0, r4
 8002c44:	f7ff fc5a 	bl	80024fc <I2C_TransferConfig>
 8002c48:	e7c4      	b.n	8002bd4 <HAL_I2C_Mem_Read+0xe4>
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c4a:	0032      	movs	r2, r6
 8002c4c:	990e      	ldr	r1, [sp, #56]	@ 0x38
 8002c4e:	0020      	movs	r0, r4
 8002c50:	f7ff fde2 	bl	8002818 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002c54:	2800      	cmp	r0, #0
 8002c56:	d118      	bne.n	8002c8a <HAL_I2C_Mem_Read+0x19a>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002c58:	6823      	ldr	r3, [r4, #0]
 8002c5a:	2220      	movs	r2, #32
 8002c5c:	61da      	str	r2, [r3, #28]
    I2C_RESET_CR2(hi2c);
 8002c5e:	6821      	ldr	r1, [r4, #0]
 8002c60:	684b      	ldr	r3, [r1, #4]
 8002c62:	4d0c      	ldr	r5, [pc, #48]	@ (8002c94 <HAL_I2C_Mem_Read+0x1a4>)
 8002c64:	402b      	ands	r3, r5
 8002c66:	604b      	str	r3, [r1, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002c68:	2341      	movs	r3, #65	@ 0x41
 8002c6a:	54e2      	strb	r2, [r4, r3]
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	3222      	adds	r2, #34	@ 0x22
 8002c70:	54a3      	strb	r3, [r4, r2]
    __HAL_UNLOCK(hi2c);
 8002c72:	3a02      	subs	r2, #2
 8002c74:	54a3      	strb	r3, [r4, r2]
    return HAL_OK;
 8002c76:	e000      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
    return HAL_BUSY;
 8002c78:	2002      	movs	r0, #2
}
 8002c7a:	b007      	add	sp, #28
 8002c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    __HAL_LOCK(hi2c);
 8002c7e:	2002      	movs	r0, #2
 8002c80:	e7fb      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
        return HAL_ERROR;
 8002c82:	2001      	movs	r0, #1
 8002c84:	e7f9      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
          return HAL_ERROR;
 8002c86:	2001      	movs	r0, #1
 8002c88:	e7f7      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
      return HAL_ERROR;
 8002c8a:	2001      	movs	r0, #1
 8002c8c:	e7f5      	b.n	8002c7a <HAL_I2C_Mem_Read+0x18a>
 8002c8e:	46c0      	nop			@ (mov r8, r8)
 8002c90:	80002400 	.word	0x80002400
 8002c94:	fe00e800 	.word	0xfe00e800

08002c98 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002c98:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002c9a:	2341      	movs	r3, #65	@ 0x41
 8002c9c:	5cc3      	ldrb	r3, [r0, r3]
 8002c9e:	2b20      	cmp	r3, #32
 8002ca0:	d120      	bne.n	8002ce4 <HAL_I2CEx_ConfigAnalogFilter+0x4c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ca2:	3320      	adds	r3, #32
 8002ca4:	5cc3      	ldrb	r3, [r0, r3]
 8002ca6:	2b01      	cmp	r3, #1
 8002ca8:	d01e      	beq.n	8002ce8 <HAL_I2CEx_ConfigAnalogFilter+0x50>
 8002caa:	2440      	movs	r4, #64	@ 0x40
 8002cac:	2201      	movs	r2, #1
 8002cae:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002cb0:	2541      	movs	r5, #65	@ 0x41
 8002cb2:	2324      	movs	r3, #36	@ 0x24
 8002cb4:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002cb6:	6806      	ldr	r6, [r0, #0]
 8002cb8:	6833      	ldr	r3, [r6, #0]
 8002cba:	4393      	bics	r3, r2
 8002cbc:	6033      	str	r3, [r6, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002cbe:	6806      	ldr	r6, [r0, #0]
 8002cc0:	6833      	ldr	r3, [r6, #0]
 8002cc2:	4f0a      	ldr	r7, [pc, #40]	@ (8002cec <HAL_I2CEx_ConfigAnalogFilter+0x54>)
 8002cc4:	403b      	ands	r3, r7
 8002cc6:	6033      	str	r3, [r6, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002cc8:	6806      	ldr	r6, [r0, #0]
 8002cca:	6833      	ldr	r3, [r6, #0]
 8002ccc:	430b      	orrs	r3, r1
 8002cce:	6033      	str	r3, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002cd0:	6801      	ldr	r1, [r0, #0]
 8002cd2:	680b      	ldr	r3, [r1, #0]
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002cd8:	2320      	movs	r3, #32
 8002cda:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002cdc:	2300      	movs	r3, #0
 8002cde:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8002ce0:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002ce2:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002ce4:	2002      	movs	r0, #2
 8002ce6:	e7fc      	b.n	8002ce2 <HAL_I2CEx_ConfigAnalogFilter+0x4a>
    __HAL_LOCK(hi2c);
 8002ce8:	2002      	movs	r0, #2
 8002cea:	e7fa      	b.n	8002ce2 <HAL_I2CEx_ConfigAnalogFilter+0x4a>
 8002cec:	ffffefff 	.word	0xffffefff

08002cf0 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002cf0:	b5f0      	push	{r4, r5, r6, r7, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002cf2:	2341      	movs	r3, #65	@ 0x41
 8002cf4:	5cc3      	ldrb	r3, [r0, r3]
 8002cf6:	2b20      	cmp	r3, #32
 8002cf8:	d11e      	bne.n	8002d38 <HAL_I2CEx_ConfigDigitalFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cfa:	3320      	adds	r3, #32
 8002cfc:	5cc3      	ldrb	r3, [r0, r3]
 8002cfe:	2b01      	cmp	r3, #1
 8002d00:	d01c      	beq.n	8002d3c <HAL_I2CEx_ConfigDigitalFilter+0x4c>
 8002d02:	2440      	movs	r4, #64	@ 0x40
 8002d04:	2201      	movs	r2, #1
 8002d06:	5502      	strb	r2, [r0, r4]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d08:	2541      	movs	r5, #65	@ 0x41
 8002d0a:	2324      	movs	r3, #36	@ 0x24
 8002d0c:	5543      	strb	r3, [r0, r5]

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d0e:	6806      	ldr	r6, [r0, #0]
 8002d10:	6833      	ldr	r3, [r6, #0]
 8002d12:	4393      	bics	r3, r2
 8002d14:	6033      	str	r3, [r6, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002d16:	6806      	ldr	r6, [r0, #0]
 8002d18:	6833      	ldr	r3, [r6, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002d1a:	4f09      	ldr	r7, [pc, #36]	@ (8002d40 <HAL_I2CEx_ConfigDigitalFilter+0x50>)
 8002d1c:	403b      	ands	r3, r7

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002d1e:	0209      	lsls	r1, r1, #8
 8002d20:	4319      	orrs	r1, r3

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002d22:	6031      	str	r1, [r6, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d24:	6801      	ldr	r1, [r0, #0]
 8002d26:	680b      	ldr	r3, [r1, #0]
 8002d28:	4313      	orrs	r3, r2
 8002d2a:	600b      	str	r3, [r1, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d2c:	2320      	movs	r3, #32
 8002d2e:	5543      	strb	r3, [r0, r5]

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d30:	2300      	movs	r3, #0
 8002d32:	5503      	strb	r3, [r0, r4]

    return HAL_OK;
 8002d34:	2000      	movs	r0, #0
  }
  else
  {
    return HAL_BUSY;
  }
}
 8002d36:	bdf0      	pop	{r4, r5, r6, r7, pc}
    return HAL_BUSY;
 8002d38:	2002      	movs	r0, #2
 8002d3a:	e7fc      	b.n	8002d36 <HAL_I2CEx_ConfigDigitalFilter+0x46>
    __HAL_LOCK(hi2c);
 8002d3c:	2002      	movs	r0, #2
 8002d3e:	e7fa      	b.n	8002d36 <HAL_I2CEx_ConfigDigitalFilter+0x46>
 8002d40:	fffff0ff 	.word	0xfffff0ff

08002d44 <HAL_PWR_EnableWakeUpPin>:
{
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinPolarity));

  /* Specifies the Wake-Up pin polarity for the event detection
    (rising or falling edge) */
  MODIFY_REG(PWR->CR4, (PWR_CR4_WP & WakeUpPinPolarity), (WakeUpPinPolarity >> PWR_WUP_POLARITY_SHIFT));
 8002d44:	4905      	ldr	r1, [pc, #20]	@ (8002d5c <HAL_PWR_EnableWakeUpPin+0x18>)
 8002d46:	68ca      	ldr	r2, [r1, #12]
 8002d48:	232f      	movs	r3, #47	@ 0x2f
 8002d4a:	4003      	ands	r3, r0
 8002d4c:	439a      	bics	r2, r3
 8002d4e:	0a00      	lsrs	r0, r0, #8
 8002d50:	4302      	orrs	r2, r0
 8002d52:	60ca      	str	r2, [r1, #12]

  /* Enable wake-up pin */
  SET_BIT(PWR->CR3, (PWR_CR3_EWUP & WakeUpPinPolarity));
 8002d54:	688a      	ldr	r2, [r1, #8]
 8002d56:	4313      	orrs	r3, r2
 8002d58:	608b      	str	r3, [r1, #8]
}
 8002d5a:	4770      	bx	lr
 8002d5c:	40007000 	.word	0x40007000

08002d60 <HAL_PWREx_EnterSHUTDOWNMode>:
  * @retval None
  */
void HAL_PWREx_EnterSHUTDOWNMode(void)
{
  /* Set Shutdown mode */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_SHUTDOWN);
 8002d60:	4a06      	ldr	r2, [pc, #24]	@ (8002d7c <HAL_PWREx_EnterSHUTDOWNMode+0x1c>)
 8002d62:	6813      	ldr	r3, [r2, #0]
 8002d64:	2107      	movs	r1, #7
 8002d66:	438b      	bics	r3, r1
 8002d68:	3903      	subs	r1, #3
 8002d6a:	430b      	orrs	r3, r1
 8002d6c:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8002d6e:	4a04      	ldr	r2, [pc, #16]	@ (8002d80 <HAL_PWREx_EnterSHUTDOWNMode+0x20>)
 8002d70:	6913      	ldr	r3, [r2, #16]
 8002d72:	430b      	orrs	r3, r1
 8002d74:	6113      	str	r3, [r2, #16]
#if defined ( __CC_ARM)
  __force_stores();
#endif /* __CC_ARM */

  /* Request Wait For Interrupt */
  __WFI();
 8002d76:	bf30      	wfi
}
 8002d78:	4770      	bx	lr
 8002d7a:	46c0      	nop			@ (mov r8, r8)
 8002d7c:	40007000 	.word	0x40007000
 8002d80:	e000ed00 	.word	0xe000ed00

08002d84 <HAL_RCC_OscConfig>:
            must adjust the number of CPU wait states in their application (SystemClock_Config() API)
            before calling the HAL_RCC_OscConfig() API to update the HSI48 clock division factor.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002d84:	b570      	push	{r4, r5, r6, lr}
 8002d86:	1e04      	subs	r4, r0, #0
  uint32_t tickstart;
  uint32_t temp_sysclksrc;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002d88:	d100      	bne.n	8002d8c <HAL_RCC_OscConfig+0x8>
 8002d8a:	e139      	b.n	8003000 <HAL_RCC_OscConfig+0x27c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002d8c:	6803      	ldr	r3, [r0, #0]
 8002d8e:	07db      	lsls	r3, r3, #31
 8002d90:	d52c      	bpl.n	8002dec <HAL_RCC_OscConfig+0x68>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d92:	4ba1      	ldr	r3, [pc, #644]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002d94:	689a      	ldr	r2, [r3, #8]
 8002d96:	2338      	movs	r3, #56	@ 0x38
 8002d98:	4013      	ands	r3, r2

    /* When the HSE is used as system clock in these cases it is not allowed to be disabled */
    if (temp_sysclksrc == RCC_CFGR_SWS_HSE)
 8002d9a:	2b08      	cmp	r3, #8
 8002d9c:	d022      	beq.n	8002de4 <HAL_RCC_OscConfig+0x60>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d9e:	6843      	ldr	r3, [r0, #4]
 8002da0:	2280      	movs	r2, #128	@ 0x80
 8002da2:	0252      	lsls	r2, r2, #9
 8002da4:	4293      	cmp	r3, r2
 8002da6:	d02e      	beq.n	8002e06 <HAL_RCC_OscConfig+0x82>
 8002da8:	22a0      	movs	r2, #160	@ 0xa0
 8002daa:	02d2      	lsls	r2, r2, #11
 8002dac:	4293      	cmp	r3, r2
 8002dae:	d031      	beq.n	8002e14 <HAL_RCC_OscConfig+0x90>
 8002db0:	4b99      	ldr	r3, [pc, #612]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002db2:	681a      	ldr	r2, [r3, #0]
 8002db4:	4999      	ldr	r1, [pc, #612]	@ (800301c <HAL_RCC_OscConfig+0x298>)
 8002db6:	400a      	ands	r2, r1
 8002db8:	601a      	str	r2, [r3, #0]
 8002dba:	681a      	ldr	r2, [r3, #0]
 8002dbc:	4998      	ldr	r1, [pc, #608]	@ (8003020 <HAL_RCC_OscConfig+0x29c>)
 8002dbe:	400a      	ands	r2, r1
 8002dc0:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002dc2:	6863      	ldr	r3, [r4, #4]
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d031      	beq.n	8002e2c <HAL_RCC_OscConfig+0xa8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002dc8:	f7ff fa1a 	bl	8002200 <HAL_GetTick>
 8002dcc:	0005      	movs	r5, r0

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002dce:	4b92      	ldr	r3, [pc, #584]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	039b      	lsls	r3, r3, #14
 8002dd4:	d40a      	bmi.n	8002dec <HAL_RCC_OscConfig+0x68>
        {
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002dd6:	f7ff fa13 	bl	8002200 <HAL_GetTick>
 8002dda:	1b40      	subs	r0, r0, r5
 8002ddc:	2864      	cmp	r0, #100	@ 0x64
 8002dde:	d9f6      	bls.n	8002dce <HAL_RCC_OscConfig+0x4a>
          {
            return HAL_TIMEOUT;
 8002de0:	2003      	movs	r0, #3
 8002de2:	e10e      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002de4:	6843      	ldr	r3, [r0, #4]
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d100      	bne.n	8002dec <HAL_RCC_OscConfig+0x68>
 8002dea:	e10b      	b.n	8003004 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dec:	6823      	ldr	r3, [r4, #0]
 8002dee:	079b      	lsls	r3, r3, #30
 8002df0:	d547      	bpl.n	8002e82 <HAL_RCC_OscConfig+0xfe>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI48 is used as system clock  */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002df2:	4b89      	ldr	r3, [pc, #548]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002df4:	689b      	ldr	r3, [r3, #8]
 8002df6:	2238      	movs	r2, #56	@ 0x38

    if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
 8002df8:	421a      	tst	r2, r3
 8002dfa:	d161      	bne.n	8002ec0 <HAL_RCC_OscConfig+0x13c>
    {
      /* When HSI is used as system clock it can not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002dfc:	68e3      	ldr	r3, [r4, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d122      	bne.n	8002e48 <HAL_RCC_OscConfig+0xc4>
      {
        return HAL_ERROR;
 8002e02:	2001      	movs	r0, #1
 8002e04:	e0fd      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002e06:	4a84      	ldr	r2, [pc, #528]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e08:	6811      	ldr	r1, [r2, #0]
 8002e0a:	2380      	movs	r3, #128	@ 0x80
 8002e0c:	025b      	lsls	r3, r3, #9
 8002e0e:	430b      	orrs	r3, r1
 8002e10:	6013      	str	r3, [r2, #0]
 8002e12:	e7d6      	b.n	8002dc2 <HAL_RCC_OscConfig+0x3e>
 8002e14:	4b80      	ldr	r3, [pc, #512]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e16:	6819      	ldr	r1, [r3, #0]
 8002e18:	2280      	movs	r2, #128	@ 0x80
 8002e1a:	02d2      	lsls	r2, r2, #11
 8002e1c:	430a      	orrs	r2, r1
 8002e1e:	601a      	str	r2, [r3, #0]
 8002e20:	6819      	ldr	r1, [r3, #0]
 8002e22:	2280      	movs	r2, #128	@ 0x80
 8002e24:	0252      	lsls	r2, r2, #9
 8002e26:	430a      	orrs	r2, r1
 8002e28:	601a      	str	r2, [r3, #0]
 8002e2a:	e7ca      	b.n	8002dc2 <HAL_RCC_OscConfig+0x3e>
        tickstart = HAL_GetTick();
 8002e2c:	f7ff f9e8 	bl	8002200 <HAL_GetTick>
 8002e30:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002e32:	4b79      	ldr	r3, [pc, #484]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	039b      	lsls	r3, r3, #14
 8002e38:	d5d8      	bpl.n	8002dec <HAL_RCC_OscConfig+0x68>
          if ((HAL_GetTick() - tickstart) > RCC_HSE_TIMEOUT_VALUE)
 8002e3a:	f7ff f9e1 	bl	8002200 <HAL_GetTick>
 8002e3e:	1b40      	subs	r0, r0, r5
 8002e40:	2864      	cmp	r0, #100	@ 0x64
 8002e42:	d9f6      	bls.n	8002e32 <HAL_RCC_OscConfig+0xae>
            return HAL_TIMEOUT;
 8002e44:	2003      	movs	r0, #3
 8002e46:	e0dc      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e48:	4b73      	ldr	r3, [pc, #460]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e4a:	685a      	ldr	r2, [r3, #4]
 8002e4c:	4975      	ldr	r1, [pc, #468]	@ (8003024 <HAL_RCC_OscConfig+0x2a0>)
 8002e4e:	400a      	ands	r2, r1
 8002e50:	6961      	ldr	r1, [r4, #20]
 8002e52:	0209      	lsls	r1, r1, #8
 8002e54:	430a      	orrs	r2, r1
 8002e56:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_CFGR_SWS_HSI)
        {
          /* Adjust the HSI48 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e58:	681a      	ldr	r2, [r3, #0]
 8002e5a:	4973      	ldr	r1, [pc, #460]	@ (8003028 <HAL_RCC_OscConfig+0x2a4>)
 8002e5c:	400a      	ands	r2, r1
 8002e5e:	6921      	ldr	r1, [r4, #16]
 8002e60:	430a      	orrs	r2, r1
 8002e62:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002e64:	681b      	ldr	r3, [r3, #0]
 8002e66:	0adb      	lsrs	r3, r3, #11
 8002e68:	2207      	movs	r2, #7
 8002e6a:	401a      	ands	r2, r3
 8002e6c:	4b6f      	ldr	r3, [pc, #444]	@ (800302c <HAL_RCC_OscConfig+0x2a8>)
 8002e6e:	40d3      	lsrs	r3, r2
 8002e70:	4a6f      	ldr	r2, [pc, #444]	@ (8003030 <HAL_RCC_OscConfig+0x2ac>)
 8002e72:	6013      	str	r3, [r2, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002e74:	4b6f      	ldr	r3, [pc, #444]	@ (8003034 <HAL_RCC_OscConfig+0x2b0>)
 8002e76:	6818      	ldr	r0, [r3, #0]
 8002e78:	f7ff f97e 	bl	8002178 <HAL_InitTick>
 8002e7c:	2800      	cmp	r0, #0
 8002e7e:	d000      	beq.n	8002e82 <HAL_RCC_OscConfig+0xfe>
 8002e80:	e0c2      	b.n	8003008 <HAL_RCC_OscConfig+0x284>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e82:	6823      	ldr	r3, [r4, #0]
 8002e84:	071b      	lsls	r3, r3, #28
 8002e86:	d557      	bpl.n	8002f38 <HAL_RCC_OscConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8002e88:	4b63      	ldr	r3, [pc, #396]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e8a:	689a      	ldr	r2, [r3, #8]
 8002e8c:	2338      	movs	r3, #56	@ 0x38
 8002e8e:	4013      	ands	r3, r2
 8002e90:	2b18      	cmp	r3, #24
 8002e92:	d04e      	beq.n	8002f32 <HAL_RCC_OscConfig+0x1ae>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e94:	69a3      	ldr	r3, [r4, #24]
 8002e96:	2b00      	cmp	r3, #0
 8002e98:	d077      	beq.n	8002f8a <HAL_RCC_OscConfig+0x206>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002e9a:	4a5f      	ldr	r2, [pc, #380]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002e9c:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002e9e:	2101      	movs	r1, #1
 8002ea0:	430b      	orrs	r3, r1
 8002ea2:	6613      	str	r3, [r2, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ea4:	f7ff f9ac 	bl	8002200 <HAL_GetTick>
 8002ea8:	0005      	movs	r5, r0

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8002eaa:	4b5b      	ldr	r3, [pc, #364]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002eac:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eae:	079b      	lsls	r3, r3, #30
 8002eb0:	d442      	bmi.n	8002f38 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002eb2:	f7ff f9a5 	bl	8002200 <HAL_GetTick>
 8002eb6:	1b40      	subs	r0, r0, r5
 8002eb8:	2802      	cmp	r0, #2
 8002eba:	d9f6      	bls.n	8002eaa <HAL_RCC_OscConfig+0x126>
          {
            return HAL_TIMEOUT;
 8002ebc:	2003      	movs	r0, #3
 8002ebe:	e0a0      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002ec0:	68e3      	ldr	r3, [r4, #12]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d022      	beq.n	8002f0c <HAL_RCC_OscConfig+0x188>
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ec6:	4a54      	ldr	r2, [pc, #336]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002ec8:	6813      	ldr	r3, [r2, #0]
 8002eca:	4957      	ldr	r1, [pc, #348]	@ (8003028 <HAL_RCC_OscConfig+0x2a4>)
 8002ecc:	400b      	ands	r3, r1
 8002ece:	6921      	ldr	r1, [r4, #16]
 8002ed0:	430b      	orrs	r3, r1
 8002ed2:	6013      	str	r3, [r2, #0]
        __HAL_RCC_HSI_ENABLE();
 8002ed4:	6811      	ldr	r1, [r2, #0]
 8002ed6:	2380      	movs	r3, #128	@ 0x80
 8002ed8:	005b      	lsls	r3, r3, #1
 8002eda:	430b      	orrs	r3, r1
 8002edc:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002ede:	f7ff f98f 	bl	8002200 <HAL_GetTick>
 8002ee2:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002ee4:	4b4c      	ldr	r3, [pc, #304]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	055b      	lsls	r3, r3, #21
 8002eea:	d406      	bmi.n	8002efa <HAL_RCC_OscConfig+0x176>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002eec:	f7ff f988 	bl	8002200 <HAL_GetTick>
 8002ef0:	1b40      	subs	r0, r0, r5
 8002ef2:	2802      	cmp	r0, #2
 8002ef4:	d9f6      	bls.n	8002ee4 <HAL_RCC_OscConfig+0x160>
            return HAL_TIMEOUT;
 8002ef6:	2003      	movs	r0, #3
 8002ef8:	e083      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002efa:	4947      	ldr	r1, [pc, #284]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002efc:	684b      	ldr	r3, [r1, #4]
 8002efe:	4a49      	ldr	r2, [pc, #292]	@ (8003024 <HAL_RCC_OscConfig+0x2a0>)
 8002f00:	4013      	ands	r3, r2
 8002f02:	6962      	ldr	r2, [r4, #20]
 8002f04:	0212      	lsls	r2, r2, #8
 8002f06:	4313      	orrs	r3, r2
 8002f08:	604b      	str	r3, [r1, #4]
 8002f0a:	e7ba      	b.n	8002e82 <HAL_RCC_OscConfig+0xfe>
        __HAL_RCC_HSI_DISABLE();
 8002f0c:	4a42      	ldr	r2, [pc, #264]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f0e:	6813      	ldr	r3, [r2, #0]
 8002f10:	4949      	ldr	r1, [pc, #292]	@ (8003038 <HAL_RCC_OscConfig+0x2b4>)
 8002f12:	400b      	ands	r3, r1
 8002f14:	6013      	str	r3, [r2, #0]
        tickstart = HAL_GetTick();
 8002f16:	f7ff f973 	bl	8002200 <HAL_GetTick>
 8002f1a:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002f1c:	4b3e      	ldr	r3, [pc, #248]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	055b      	lsls	r3, r3, #21
 8002f22:	d5ae      	bpl.n	8002e82 <HAL_RCC_OscConfig+0xfe>
          if ((HAL_GetTick() - tickstart) > RCC_HSI_TIMEOUT_VALUE)
 8002f24:	f7ff f96c 	bl	8002200 <HAL_GetTick>
 8002f28:	1b40      	subs	r0, r0, r5
 8002f2a:	2802      	cmp	r0, #2
 8002f2c:	d9f6      	bls.n	8002f1c <HAL_RCC_OscConfig+0x198>
            return HAL_TIMEOUT;
 8002f2e:	2003      	movs	r0, #3
 8002f30:	e067      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSIState == RCC_LSI_OFF)
 8002f32:	69a3      	ldr	r3, [r4, #24]
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d069      	beq.n	800300c <HAL_RCC_OscConfig+0x288>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f38:	6823      	ldr	r3, [r4, #0]
 8002f3a:	075b      	lsls	r3, r3, #29
 8002f3c:	d568      	bpl.n	8003010 <HAL_RCC_OscConfig+0x28c>

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8002f3e:	4b36      	ldr	r3, [pc, #216]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f40:	689a      	ldr	r2, [r3, #8]
 8002f42:	2338      	movs	r3, #56	@ 0x38
 8002f44:	4013      	ands	r3, r2
 8002f46:	2b20      	cmp	r3, #32
 8002f48:	d032      	beq.n	8002fb0 <HAL_RCC_OscConfig+0x22c>
    }
    else
    {
      /* Update LSE configuration in RTC Domain control register    */
      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f4a:	68a3      	ldr	r3, [r4, #8]
 8002f4c:	2b01      	cmp	r3, #1
 8002f4e:	d034      	beq.n	8002fba <HAL_RCC_OscConfig+0x236>
 8002f50:	2b05      	cmp	r3, #5
 8002f52:	d038      	beq.n	8002fc6 <HAL_RCC_OscConfig+0x242>
 8002f54:	4b30      	ldr	r3, [pc, #192]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f56:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f58:	2101      	movs	r1, #1
 8002f5a:	438a      	bics	r2, r1
 8002f5c:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002f5e:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002f60:	3103      	adds	r1, #3
 8002f62:	438a      	bics	r2, r1
 8002f64:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002f66:	68a3      	ldr	r3, [r4, #8]
 8002f68:	2b00      	cmp	r3, #0
 8002f6a:	d038      	beq.n	8002fde <HAL_RCC_OscConfig+0x25a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f6c:	f7ff f948 	bl	8002200 <HAL_GetTick>
 8002f70:	0004      	movs	r4, r0

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8002f72:	4b29      	ldr	r3, [pc, #164]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f76:	079b      	lsls	r3, r3, #30
 8002f78:	d42f      	bmi.n	8002fda <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002f7a:	f7ff f941 	bl	8002200 <HAL_GetTick>
 8002f7e:	1b00      	subs	r0, r0, r4
 8002f80:	4b2e      	ldr	r3, [pc, #184]	@ (800303c <HAL_RCC_OscConfig+0x2b8>)
 8002f82:	4298      	cmp	r0, r3
 8002f84:	d9f5      	bls.n	8002f72 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8002f86:	2003      	movs	r0, #3
 8002f88:	e03b      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
        __HAL_RCC_LSI_DISABLE();
 8002f8a:	4a23      	ldr	r2, [pc, #140]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f8c:	6e13      	ldr	r3, [r2, #96]	@ 0x60
 8002f8e:	2101      	movs	r1, #1
 8002f90:	438b      	bics	r3, r1
 8002f92:	6613      	str	r3, [r2, #96]	@ 0x60
        tickstart = HAL_GetTick();
 8002f94:	f7ff f934 	bl	8002200 <HAL_GetTick>
 8002f98:	0005      	movs	r5, r0
        while (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) != 0U)
 8002f9a:	4b1f      	ldr	r3, [pc, #124]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002f9c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f9e:	079b      	lsls	r3, r3, #30
 8002fa0:	d5ca      	bpl.n	8002f38 <HAL_RCC_OscConfig+0x1b4>
          if ((HAL_GetTick() - tickstart) > RCC_LSI_TIMEOUT_VALUE)
 8002fa2:	f7ff f92d 	bl	8002200 <HAL_GetTick>
 8002fa6:	1b40      	subs	r0, r0, r5
 8002fa8:	2802      	cmp	r0, #2
 8002faa:	d9f6      	bls.n	8002f9a <HAL_RCC_OscConfig+0x216>
            return HAL_TIMEOUT;
 8002fac:	2003      	movs	r0, #3
 8002fae:	e028      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      if (RCC_OscInitStruct->LSEState == RCC_LSE_OFF)
 8002fb0:	68a3      	ldr	r3, [r4, #8]
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	d02e      	beq.n	8003014 <HAL_RCC_OscConfig+0x290>
        }
      }
    }
  }
#endif /* RCC_CR_HSIUSB48ON */
  return HAL_OK;
 8002fb6:	2000      	movs	r0, #0
 8002fb8:	e023      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002fba:	4a17      	ldr	r2, [pc, #92]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002fbc:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 8002fbe:	2101      	movs	r1, #1
 8002fc0:	430b      	orrs	r3, r1
 8002fc2:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8002fc4:	e7cf      	b.n	8002f66 <HAL_RCC_OscConfig+0x1e2>
 8002fc6:	4b14      	ldr	r3, [pc, #80]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002fc8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fca:	2104      	movs	r1, #4
 8002fcc:	430a      	orrs	r2, r1
 8002fce:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fd0:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8002fd2:	3903      	subs	r1, #3
 8002fd4:	430a      	orrs	r2, r1
 8002fd6:	65da      	str	r2, [r3, #92]	@ 0x5c
 8002fd8:	e7c5      	b.n	8002f66 <HAL_RCC_OscConfig+0x1e2>
  return HAL_OK;
 8002fda:	2000      	movs	r0, #0
 8002fdc:	e011      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
        tickstart = HAL_GetTick();
 8002fde:	f7ff f90f 	bl	8002200 <HAL_GetTick>
 8002fe2:	0004      	movs	r4, r0
        while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) != 0U)
 8002fe4:	4b0c      	ldr	r3, [pc, #48]	@ (8003018 <HAL_RCC_OscConfig+0x294>)
 8002fe6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002fe8:	079b      	lsls	r3, r3, #30
 8002fea:	d507      	bpl.n	8002ffc <HAL_RCC_OscConfig+0x278>
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002fec:	f7ff f908 	bl	8002200 <HAL_GetTick>
 8002ff0:	1b00      	subs	r0, r0, r4
 8002ff2:	4b12      	ldr	r3, [pc, #72]	@ (800303c <HAL_RCC_OscConfig+0x2b8>)
 8002ff4:	4298      	cmp	r0, r3
 8002ff6:	d9f5      	bls.n	8002fe4 <HAL_RCC_OscConfig+0x260>
            return HAL_TIMEOUT;
 8002ff8:	2003      	movs	r0, #3
 8002ffa:	e002      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8002ffc:	2000      	movs	r0, #0
 8002ffe:	e000      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
    return HAL_ERROR;
 8003000:	2001      	movs	r0, #1
}
 8003002:	bd70      	pop	{r4, r5, r6, pc}
        return HAL_ERROR;
 8003004:	2001      	movs	r0, #1
 8003006:	e7fc      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
          return HAL_ERROR;
 8003008:	2001      	movs	r0, #1
 800300a:	e7fa      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 800300c:	2001      	movs	r0, #1
 800300e:	e7f8      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
  return HAL_OK;
 8003010:	2000      	movs	r0, #0
 8003012:	e7f6      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
        return HAL_ERROR;
 8003014:	2001      	movs	r0, #1
 8003016:	e7f4      	b.n	8003002 <HAL_RCC_OscConfig+0x27e>
 8003018:	40021000 	.word	0x40021000
 800301c:	fffeffff 	.word	0xfffeffff
 8003020:	fffbffff 	.word	0xfffbffff
 8003024:	ffff80ff 	.word	0xffff80ff
 8003028:	ffffc7ff 	.word	0xffffc7ff
 800302c:	02dc6c00 	.word	0x02dc6c00
 8003030:	20000020 	.word	0x20000020
 8003034:	20000028 	.word	0x20000028
 8003038:	fffffeff 	.word	0xfffffeff
 800303c:	00001388 	.word	0x00001388

08003040 <HAL_RCC_GetSysClockFreq>:
  uint32_t sysclockfreq;
#if defined(RCC_CR_SYSDIV)
  uint32_t sysclockdiv = (uint32_t)(((RCC->CR & RCC_CR_SYSDIV) >> RCC_CR_SYSDIV_Pos) + 1U);
#endif /* RCC_CR_SYSDIV */

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003040:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x54>)
 8003042:	689b      	ldr	r3, [r3, #8]
 8003044:	2238      	movs	r2, #56	@ 0x38
 8003046:	421a      	tst	r2, r3
 8003048:	d107      	bne.n	800305a <HAL_RCC_GetSysClockFreq+0x1a>
  {
    /* HSISYS can be derived for HSI48 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 800304a:	4b12      	ldr	r3, [pc, #72]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x54>)
 800304c:	681a      	ldr	r2, [r3, #0]
 800304e:	0ad2      	lsrs	r2, r2, #11
 8003050:	2307      	movs	r3, #7
 8003052:	4013      	ands	r3, r2

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003054:	4810      	ldr	r0, [pc, #64]	@ (8003098 <HAL_RCC_GetSysClockFreq+0x58>)
 8003056:	40d8      	lsrs	r0, r3
  }
#if defined(RCC_CR_SYSDIV)
  sysclockfreq = sysclockfreq / sysclockdiv;
#endif /* RCC_CR_SYSDIV */
  return sysclockfreq;
}
 8003058:	4770      	bx	lr
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800305a:	4b0e      	ldr	r3, [pc, #56]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x54>)
 800305c:	689a      	ldr	r2, [r3, #8]
 800305e:	2338      	movs	r3, #56	@ 0x38
 8003060:	4013      	ands	r3, r2
 8003062:	2b08      	cmp	r3, #8
 8003064:	d010      	beq.n	8003088 <HAL_RCC_GetSysClockFreq+0x48>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSE)
 8003066:	4b0b      	ldr	r3, [pc, #44]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x54>)
 8003068:	689a      	ldr	r2, [r3, #8]
 800306a:	2338      	movs	r3, #56	@ 0x38
 800306c:	4013      	ands	r3, r2
 800306e:	2b20      	cmp	r3, #32
 8003070:	d00c      	beq.n	800308c <HAL_RCC_GetSysClockFreq+0x4c>
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_LSI)
 8003072:	4b08      	ldr	r3, [pc, #32]	@ (8003094 <HAL_RCC_GetSysClockFreq+0x54>)
 8003074:	689a      	ldr	r2, [r3, #8]
 8003076:	2338      	movs	r3, #56	@ 0x38
 8003078:	4013      	ands	r3, r2
 800307a:	2b18      	cmp	r3, #24
 800307c:	d001      	beq.n	8003082 <HAL_RCC_GetSysClockFreq+0x42>
    sysclockfreq = 0U;
 800307e:	2000      	movs	r0, #0
  return sysclockfreq;
 8003080:	e7ea      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSI_VALUE;
 8003082:	20fa      	movs	r0, #250	@ 0xfa
 8003084:	01c0      	lsls	r0, r0, #7
 8003086:	e7e7      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = HSE_VALUE;
 8003088:	4804      	ldr	r0, [pc, #16]	@ (800309c <HAL_RCC_GetSysClockFreq+0x5c>)
 800308a:	e7e5      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x18>
    sysclockfreq = LSE_VALUE;
 800308c:	2080      	movs	r0, #128	@ 0x80
 800308e:	0200      	lsls	r0, r0, #8
 8003090:	e7e2      	b.n	8003058 <HAL_RCC_GetSysClockFreq+0x18>
 8003092:	46c0      	nop			@ (mov r8, r8)
 8003094:	40021000 	.word	0x40021000
 8003098:	02dc6c00 	.word	0x02dc6c00
 800309c:	007a1200 	.word	0x007a1200

080030a0 <HAL_RCC_ClockConfig>:
{
 80030a0:	b570      	push	{r4, r5, r6, lr}
 80030a2:	0004      	movs	r4, r0
 80030a4:	000d      	movs	r5, r1
  if (RCC_ClkInitStruct == NULL)
 80030a6:	2800      	cmp	r0, #0
 80030a8:	d100      	bne.n	80030ac <HAL_RCC_ClockConfig+0xc>
 80030aa:	e0a4      	b.n	80031f6 <HAL_RCC_ClockConfig+0x156>
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80030ac:	4b54      	ldr	r3, [pc, #336]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 80030ae:	681a      	ldr	r2, [r3, #0]
 80030b0:	2307      	movs	r3, #7
 80030b2:	4013      	ands	r3, r2
 80030b4:	428b      	cmp	r3, r1
 80030b6:	d321      	bcc.n	80030fc <HAL_RCC_ClockConfig+0x5c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030b8:	6823      	ldr	r3, [r4, #0]
 80030ba:	079a      	lsls	r2, r3, #30
 80030bc:	d510      	bpl.n	80030e0 <HAL_RCC_ClockConfig+0x40>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030be:	075b      	lsls	r3, r3, #29
 80030c0:	d507      	bpl.n	80030d2 <HAL_RCC_ClockConfig+0x32>
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80030c2:	4950      	ldr	r1, [pc, #320]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 80030c4:	688a      	ldr	r2, [r1, #8]
 80030c6:	4b50      	ldr	r3, [pc, #320]	@ (8003208 <HAL_RCC_ClockConfig+0x168>)
 80030c8:	401a      	ands	r2, r3
 80030ca:	23b0      	movs	r3, #176	@ 0xb0
 80030cc:	011b      	lsls	r3, r3, #4
 80030ce:	4313      	orrs	r3, r2
 80030d0:	608b      	str	r3, [r1, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030d2:	4a4c      	ldr	r2, [pc, #304]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 80030d4:	6893      	ldr	r3, [r2, #8]
 80030d6:	494d      	ldr	r1, [pc, #308]	@ (800320c <HAL_RCC_ClockConfig+0x16c>)
 80030d8:	400b      	ands	r3, r1
 80030da:	68e1      	ldr	r1, [r4, #12]
 80030dc:	430b      	orrs	r3, r1
 80030de:	6093      	str	r3, [r2, #8]
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030e0:	6823      	ldr	r3, [r4, #0]
 80030e2:	07db      	lsls	r3, r3, #31
 80030e4:	d54c      	bpl.n	8003180 <HAL_RCC_ClockConfig+0xe0>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e6:	6863      	ldr	r3, [r4, #4]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d01e      	beq.n	800312a <HAL_RCC_ClockConfig+0x8a>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 80030ec:	2b00      	cmp	r3, #0
 80030ee:	d139      	bne.n	8003164 <HAL_RCC_ClockConfig+0xc4>
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80030f0:	4a44      	ldr	r2, [pc, #272]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 80030f2:	6812      	ldr	r2, [r2, #0]
 80030f4:	0552      	lsls	r2, r2, #21
 80030f6:	d41c      	bmi.n	8003132 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 80030f8:	2001      	movs	r0, #1
 80030fa:	e064      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80030fc:	4a40      	ldr	r2, [pc, #256]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 80030fe:	6813      	ldr	r3, [r2, #0]
 8003100:	2107      	movs	r1, #7
 8003102:	438b      	bics	r3, r1
 8003104:	432b      	orrs	r3, r5
 8003106:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 8003108:	f7ff f87a 	bl	8002200 <HAL_GetTick>
 800310c:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 800310e:	4b3c      	ldr	r3, [pc, #240]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	2307      	movs	r3, #7
 8003114:	4013      	ands	r3, r2
 8003116:	42ab      	cmp	r3, r5
 8003118:	d0ce      	beq.n	80030b8 <HAL_RCC_ClockConfig+0x18>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 800311a:	f7ff f871 	bl	8002200 <HAL_GetTick>
 800311e:	1b80      	subs	r0, r0, r6
 8003120:	4a3b      	ldr	r2, [pc, #236]	@ (8003210 <HAL_RCC_ClockConfig+0x170>)
 8003122:	4290      	cmp	r0, r2
 8003124:	d9f3      	bls.n	800310e <HAL_RCC_ClockConfig+0x6e>
        return HAL_TIMEOUT;
 8003126:	2003      	movs	r0, #3
 8003128:	e04d      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800312a:	4a36      	ldr	r2, [pc, #216]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 800312c:	6812      	ldr	r2, [r2, #0]
 800312e:	0392      	lsls	r2, r2, #14
 8003130:	d563      	bpl.n	80031fa <HAL_RCC_ClockConfig+0x15a>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003132:	4934      	ldr	r1, [pc, #208]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 8003134:	688a      	ldr	r2, [r1, #8]
 8003136:	2007      	movs	r0, #7
 8003138:	4382      	bics	r2, r0
 800313a:	4313      	orrs	r3, r2
 800313c:	608b      	str	r3, [r1, #8]
    tickstart = HAL_GetTick();
 800313e:	f7ff f85f 	bl	8002200 <HAL_GetTick>
 8003142:	0006      	movs	r6, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003144:	4b2f      	ldr	r3, [pc, #188]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 8003146:	689b      	ldr	r3, [r3, #8]
 8003148:	2238      	movs	r2, #56	@ 0x38
 800314a:	401a      	ands	r2, r3
 800314c:	6863      	ldr	r3, [r4, #4]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	429a      	cmp	r2, r3
 8003152:	d015      	beq.n	8003180 <HAL_RCC_ClockConfig+0xe0>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 8003154:	f7ff f854 	bl	8002200 <HAL_GetTick>
 8003158:	1b80      	subs	r0, r0, r6
 800315a:	4b2d      	ldr	r3, [pc, #180]	@ (8003210 <HAL_RCC_ClockConfig+0x170>)
 800315c:	4298      	cmp	r0, r3
 800315e:	d9f1      	bls.n	8003144 <HAL_RCC_ClockConfig+0xa4>
        return HAL_TIMEOUT;
 8003160:	2003      	movs	r0, #3
 8003162:	e030      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003164:	2b03      	cmp	r3, #3
 8003166:	d005      	beq.n	8003174 <HAL_RCC_ClockConfig+0xd4>
      if (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003168:	4a26      	ldr	r2, [pc, #152]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 800316a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800316c:	0792      	lsls	r2, r2, #30
 800316e:	d4e0      	bmi.n	8003132 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 8003170:	2001      	movs	r0, #1
 8003172:	e028      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
      if (READ_BIT(RCC->CSR2, RCC_CSR2_LSIRDY) == 0U)
 8003174:	4a23      	ldr	r2, [pc, #140]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 8003176:	6e12      	ldr	r2, [r2, #96]	@ 0x60
 8003178:	0792      	lsls	r2, r2, #30
 800317a:	d4da      	bmi.n	8003132 <HAL_RCC_ClockConfig+0x92>
        return HAL_ERROR;
 800317c:	2001      	movs	r0, #1
 800317e:	e022      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003180:	4b1f      	ldr	r3, [pc, #124]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 8003182:	681a      	ldr	r2, [r3, #0]
 8003184:	2307      	movs	r3, #7
 8003186:	4013      	ands	r3, r2
 8003188:	42ab      	cmp	r3, r5
 800318a:	d81d      	bhi.n	80031c8 <HAL_RCC_ClockConfig+0x128>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800318c:	6823      	ldr	r3, [r4, #0]
 800318e:	075b      	lsls	r3, r3, #29
 8003190:	d506      	bpl.n	80031a0 <HAL_RCC_ClockConfig+0x100>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8003192:	4a1c      	ldr	r2, [pc, #112]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 8003194:	6893      	ldr	r3, [r2, #8]
 8003196:	491f      	ldr	r1, [pc, #124]	@ (8003214 <HAL_RCC_ClockConfig+0x174>)
 8003198:	400b      	ands	r3, r1
 800319a:	6921      	ldr	r1, [r4, #16]
 800319c:	430b      	orrs	r3, r1
 800319e:	6093      	str	r3, [r2, #8]
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80031a0:	f7ff ff4e 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 80031a4:	4b17      	ldr	r3, [pc, #92]	@ (8003204 <HAL_RCC_ClockConfig+0x164>)
 80031a6:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80031a8:	0a12      	lsrs	r2, r2, #8
 80031aa:	230f      	movs	r3, #15
 80031ac:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80031ae:	4a1a      	ldr	r2, [pc, #104]	@ (8003218 <HAL_RCC_ClockConfig+0x178>)
 80031b0:	009b      	lsls	r3, r3, #2
 80031b2:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80031b4:	231f      	movs	r3, #31
 80031b6:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 80031b8:	40d8      	lsrs	r0, r3
 80031ba:	4b18      	ldr	r3, [pc, #96]	@ (800321c <HAL_RCC_ClockConfig+0x17c>)
 80031bc:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80031be:	4b18      	ldr	r3, [pc, #96]	@ (8003220 <HAL_RCC_ClockConfig+0x180>)
 80031c0:	6818      	ldr	r0, [r3, #0]
 80031c2:	f7fe ffd9 	bl	8002178 <HAL_InitTick>
}
 80031c6:	bd70      	pop	{r4, r5, r6, pc}
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031c8:	4a0d      	ldr	r2, [pc, #52]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 80031ca:	6813      	ldr	r3, [r2, #0]
 80031cc:	2107      	movs	r1, #7
 80031ce:	438b      	bics	r3, r1
 80031d0:	432b      	orrs	r3, r5
 80031d2:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80031d4:	f7ff f814 	bl	8002200 <HAL_GetTick>
 80031d8:	0006      	movs	r6, r0
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031da:	4b09      	ldr	r3, [pc, #36]	@ (8003200 <HAL_RCC_ClockConfig+0x160>)
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	2307      	movs	r3, #7
 80031e0:	4013      	ands	r3, r2
 80031e2:	42ab      	cmp	r3, r5
 80031e4:	d0d2      	beq.n	800318c <HAL_RCC_ClockConfig+0xec>
      if ((HAL_GetTick() - tickstart) > RCC_CLOCKSWITCH_TIMEOUT_VALUE)
 80031e6:	f7ff f80b 	bl	8002200 <HAL_GetTick>
 80031ea:	1b80      	subs	r0, r0, r6
 80031ec:	4b08      	ldr	r3, [pc, #32]	@ (8003210 <HAL_RCC_ClockConfig+0x170>)
 80031ee:	4298      	cmp	r0, r3
 80031f0:	d9f3      	bls.n	80031da <HAL_RCC_ClockConfig+0x13a>
        return HAL_TIMEOUT;
 80031f2:	2003      	movs	r0, #3
 80031f4:	e7e7      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
    return HAL_ERROR;
 80031f6:	2001      	movs	r0, #1
 80031f8:	e7e5      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
        return HAL_ERROR;
 80031fa:	2001      	movs	r0, #1
 80031fc:	e7e3      	b.n	80031c6 <HAL_RCC_ClockConfig+0x126>
 80031fe:	46c0      	nop			@ (mov r8, r8)
 8003200:	40022000 	.word	0x40022000
 8003204:	40021000 	.word	0x40021000
 8003208:	ffff84ff 	.word	0xffff84ff
 800320c:	fffff0ff 	.word	0xfffff0ff
 8003210:	00001388 	.word	0x00001388
 8003214:	ffff8fff 	.word	0xffff8fff
 8003218:	080047b4 	.word	0x080047b4
 800321c:	20000020 	.word	0x20000020
 8003220:	20000028 	.word	0x20000028

08003224 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003224:	b510      	push	{r4, lr}
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003226:	f7ff ff0b 	bl	8003040 <HAL_RCC_GetSysClockFreq>
 800322a:	4b07      	ldr	r3, [pc, #28]	@ (8003248 <HAL_RCC_GetHCLKFreq+0x24>)
 800322c:	689a      	ldr	r2, [r3, #8]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800322e:	0a12      	lsrs	r2, r2, #8
 8003230:	230f      	movs	r3, #15
 8003232:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 8003234:	4a05      	ldr	r2, [pc, #20]	@ (800324c <HAL_RCC_GetHCLKFreq+0x28>)
 8003236:	009b      	lsls	r3, r3, #2
 8003238:	589a      	ldr	r2, [r3, r2]
                                                                  >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 800323a:	231f      	movs	r3, #31
 800323c:	4013      	ands	r3, r2
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) \
 800323e:	40d8      	lsrs	r0, r3
 8003240:	4b03      	ldr	r3, [pc, #12]	@ (8003250 <HAL_RCC_GetHCLKFreq+0x2c>)
 8003242:	6018      	str	r0, [r3, #0]
  return SystemCoreClock;
}
 8003244:	bd10      	pop	{r4, pc}
 8003246:	46c0      	nop			@ (mov r8, r8)
 8003248:	40021000 	.word	0x40021000
 800324c:	080047b4 	.word	0x080047b4
 8003250:	20000020 	.word	0x20000020

08003254 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003254:	b510      	push	{r4, lr}
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE) >> RCC_CFGR_PPRE_Pos]) & 0x1FU));
 8003256:	f7ff ffe5 	bl	8003224 <HAL_RCC_GetHCLKFreq>
 800325a:	4b06      	ldr	r3, [pc, #24]	@ (8003274 <HAL_RCC_GetPCLK1Freq+0x20>)
 800325c:	689a      	ldr	r2, [r3, #8]
 800325e:	0b12      	lsrs	r2, r2, #12
 8003260:	2307      	movs	r3, #7
 8003262:	4013      	ands	r3, r2
 8003264:	4a04      	ldr	r2, [pc, #16]	@ (8003278 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003266:	009b      	lsls	r3, r3, #2
 8003268:	589a      	ldr	r2, [r3, r2]
 800326a:	231f      	movs	r3, #31
 800326c:	4013      	ands	r3, r2
 800326e:	40d8      	lsrs	r0, r3
}
 8003270:	bd10      	pop	{r4, pc}
 8003272:	46c0      	nop			@ (mov r8, r8)
 8003274:	40021000 	.word	0x40021000
 8003278:	08004794 	.word	0x08004794

0800327c <HAL_RCCEx_PeriphCLKConfig>:
  * @note (*) not available on all devices
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800327c:	b570      	push	{r4, r5, r6, lr}
 800327e:	b082      	sub	sp, #8
 8003280:	0004      	movs	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003282:	6803      	ldr	r3, [r0, #0]
 8003284:	065b      	lsls	r3, r3, #25
 8003286:	d550      	bpl.n	800332a <HAL_RCCEx_PeriphCLKConfig+0xae>

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003288:	4b42      	ldr	r3, [pc, #264]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800328a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800328c:	00db      	lsls	r3, r3, #3
 800328e:	d435      	bmi.n	80032fc <HAL_RCCEx_PeriphCLKConfig+0x80>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003290:	4b40      	ldr	r3, [pc, #256]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003292:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003294:	2180      	movs	r1, #128	@ 0x80
 8003296:	0549      	lsls	r1, r1, #21
 8003298:	430a      	orrs	r2, r1
 800329a:	63da      	str	r2, [r3, #60]	@ 0x3c
 800329c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800329e:	400b      	ands	r3, r1
 80032a0:	9301      	str	r3, [sp, #4]
 80032a2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80032a4:	2501      	movs	r5, #1
    }


    /* Reset the RTC domain only if the RTC Clock source selection is modified from default */
    tmpregister = READ_BIT(RCC->CSR1, RCC_CSR1_RTCSEL);
 80032a6:	4b3b      	ldr	r3, [pc, #236]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80032a8:	6dd9      	ldr	r1, [r3, #92]	@ 0x5c
 80032aa:	22c0      	movs	r2, #192	@ 0xc0
 80032ac:	0092      	lsls	r2, r2, #2
 80032ae:	000b      	movs	r3, r1
 80032b0:	4013      	ands	r3, r2

    /* Reset the RTC domain only if the RTC Clock source selection is modified */
    if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80032b2:	4211      	tst	r1, r2
 80032b4:	d035      	beq.n	8003322 <HAL_RCCEx_PeriphCLKConfig+0xa6>
 80032b6:	69a2      	ldr	r2, [r4, #24]
 80032b8:	429a      	cmp	r2, r3
 80032ba:	d00d      	beq.n	80032d8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      /* Store the content of CSR1 register before the reset of RTC Domain */
      tmpregister = READ_BIT(RCC->CSR1, ~(RCC_CSR1_RTCSEL));
 80032bc:	4a35      	ldr	r2, [pc, #212]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80032be:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80032c0:	4935      	ldr	r1, [pc, #212]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80032c2:	400b      	ands	r3, r1
      /* RTC Clock selection can be changed only if the RTC Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80032c4:	6dd0      	ldr	r0, [r2, #92]	@ 0x5c
 80032c6:	2180      	movs	r1, #128	@ 0x80
 80032c8:	0249      	lsls	r1, r1, #9
 80032ca:	4301      	orrs	r1, r0
 80032cc:	65d1      	str	r1, [r2, #92]	@ 0x5c
      __HAL_RCC_BACKUPRESET_RELEASE();
 80032ce:	6dd1      	ldr	r1, [r2, #92]	@ 0x5c
 80032d0:	4832      	ldr	r0, [pc, #200]	@ (800339c <HAL_RCCEx_PeriphCLKConfig+0x120>)
 80032d2:	4001      	ands	r1, r0
 80032d4:	65d1      	str	r1, [r2, #92]	@ 0x5c
      /* Restore the Content of CSR1 register */
      RCC->CSR1 = tmpregister;
 80032d6:	65d3      	str	r3, [r2, #92]	@ 0x5c
    }

    /* Wait for LSE reactivation if LSE was enable prior to RTC Domain reset */
    if (HAL_IS_BIT_SET(tmpregister, RCC_CSR1_LSEON))
 80032d8:	07db      	lsls	r3, r3, #31
 80032da:	d411      	bmi.n	8003300 <HAL_RCCEx_PeriphCLKConfig+0x84>
    }

    if (ret == HAL_OK)
    {
      /* Apply new RTC clock source selection */
      __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80032dc:	4a2d      	ldr	r2, [pc, #180]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80032de:	6dd3      	ldr	r3, [r2, #92]	@ 0x5c
 80032e0:	492d      	ldr	r1, [pc, #180]	@ (8003398 <HAL_RCCEx_PeriphCLKConfig+0x11c>)
 80032e2:	400b      	ands	r3, r1
 80032e4:	69a1      	ldr	r1, [r4, #24]
 80032e6:	430b      	orrs	r3, r1
 80032e8:	65d3      	str	r3, [r2, #92]	@ 0x5c
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80032ea:	2000      	movs	r0, #0
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032ec:	2d01      	cmp	r5, #1
 80032ee:	d11d      	bne.n	800332c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032f0:	4a28      	ldr	r2, [pc, #160]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 80032f2:	6bd3      	ldr	r3, [r2, #60]	@ 0x3c
 80032f4:	492a      	ldr	r1, [pc, #168]	@ (80033a0 <HAL_RCCEx_PeriphCLKConfig+0x124>)
 80032f6:	400b      	ands	r3, r1
 80032f8:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80032fa:	e017      	b.n	800332c <HAL_RCCEx_PeriphCLKConfig+0xb0>
    FlagStatus       pwrclkchanged = RESET;
 80032fc:	2500      	movs	r5, #0
 80032fe:	e7d2      	b.n	80032a6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      tickstart = HAL_GetTick();
 8003300:	f7fe ff7e 	bl	8002200 <HAL_GetTick>
 8003304:	0006      	movs	r6, r0
      while (READ_BIT(RCC->CSR1, RCC_CSR1_LSERDY) == 0U)
 8003306:	4b23      	ldr	r3, [pc, #140]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	079b      	lsls	r3, r3, #30
 800330c:	d407      	bmi.n	800331e <HAL_RCCEx_PeriphCLKConfig+0xa2>
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800330e:	f7fe ff77 	bl	8002200 <HAL_GetTick>
 8003312:	1b80      	subs	r0, r0, r6
 8003314:	4b23      	ldr	r3, [pc, #140]	@ (80033a4 <HAL_RCCEx_PeriphCLKConfig+0x128>)
 8003316:	4298      	cmp	r0, r3
 8003318:	d9f5      	bls.n	8003306 <HAL_RCCEx_PeriphCLKConfig+0x8a>
          ret = HAL_TIMEOUT;
 800331a:	2003      	movs	r0, #3
 800331c:	e002      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xa8>
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 800331e:	2000      	movs	r0, #0
 8003320:	e000      	b.n	8003324 <HAL_RCCEx_PeriphCLKConfig+0xa8>
 8003322:	2000      	movs	r0, #0
    if (ret == HAL_OK)
 8003324:	2800      	cmp	r0, #0
 8003326:	d1e1      	bne.n	80032ec <HAL_RCCEx_PeriphCLKConfig+0x70>
 8003328:	e7d8      	b.n	80032dc <HAL_RCCEx_PeriphCLKConfig+0x60>
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 800332a:	2000      	movs	r0, #0
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800332c:	6823      	ldr	r3, [r4, #0]
 800332e:	07db      	lsls	r3, r3, #31
 8003330:	d506      	bpl.n	8003340 <HAL_RCCEx_PeriphCLKConfig+0xc4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003332:	4a18      	ldr	r2, [pc, #96]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003334:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003336:	2103      	movs	r1, #3
 8003338:	438b      	bics	r3, r1
 800333a:	68a1      	ldr	r1, [r4, #8]
 800333c:	430b      	orrs	r3, r1
 800333e:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003340:	6823      	ldr	r3, [r4, #0]
 8003342:	079b      	lsls	r3, r3, #30
 8003344:	d506      	bpl.n	8003354 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003346:	4a13      	ldr	r2, [pc, #76]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003348:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800334a:	4917      	ldr	r1, [pc, #92]	@ (80033a8 <HAL_RCCEx_PeriphCLKConfig+0x12c>)
 800334c:	400b      	ands	r3, r1
 800334e:	68e1      	ldr	r1, [r4, #12]
 8003350:	430b      	orrs	r3, r1
 8003352:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003354:	6823      	ldr	r3, [r4, #0]
 8003356:	069b      	lsls	r3, r3, #26
 8003358:	d506      	bpl.n	8003368 <HAL_RCCEx_PeriphCLKConfig+0xec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800335a:	4a0e      	ldr	r2, [pc, #56]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 800335c:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 800335e:	009b      	lsls	r3, r3, #2
 8003360:	089b      	lsrs	r3, r3, #2
 8003362:	6961      	ldr	r1, [r4, #20]
 8003364:	430b      	orrs	r3, r1
 8003366:	6553      	str	r3, [r2, #84]	@ 0x54
    __HAL_RCC_FDCAN1_CONFIG(PeriphClkInit->Fdcan1ClockSelection);

  }
#endif /* FDCAN1 */
  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003368:	6823      	ldr	r3, [r4, #0]
 800336a:	075b      	lsls	r3, r3, #29
 800336c:	d506      	bpl.n	800337c <HAL_RCCEx_PeriphCLKConfig+0x100>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 800336e:	4a09      	ldr	r2, [pc, #36]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003370:	6d53      	ldr	r3, [r2, #84]	@ 0x54
 8003372:	490e      	ldr	r1, [pc, #56]	@ (80033ac <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003374:	400b      	ands	r3, r1
 8003376:	6921      	ldr	r1, [r4, #16]
 8003378:	430b      	orrs	r3, r1
 800337a:	6553      	str	r3, [r2, #84]	@ 0x54
  }
  /*------------------------------------ HSI Kernel clock source configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HSIKER) == RCC_PERIPHCLK_HSIKER)
 800337c:	6823      	ldr	r3, [r4, #0]
 800337e:	061b      	lsls	r3, r3, #24
 8003380:	d506      	bpl.n	8003390 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSIKERDIV(PeriphClkInit->HSIKerClockDivider));

    /* Configure the HSI Kernel clock source Divider */
    __HAL_RCC_HSIKER_CONFIG(PeriphClkInit->HSIKerClockDivider);
 8003382:	4a04      	ldr	r2, [pc, #16]	@ (8003394 <HAL_RCCEx_PeriphCLKConfig+0x118>)
 8003384:	6813      	ldr	r3, [r2, #0]
 8003386:	21e0      	movs	r1, #224	@ 0xe0
 8003388:	438b      	bics	r3, r1
 800338a:	6861      	ldr	r1, [r4, #4]
 800338c:	430b      	orrs	r3, r1
 800338e:	6013      	str	r3, [r2, #0]
  }
  return status;
}
 8003390:	b002      	add	sp, #8
 8003392:	bd70      	pop	{r4, r5, r6, pc}
 8003394:	40021000 	.word	0x40021000
 8003398:	fffffcff 	.word	0xfffffcff
 800339c:	fffeffff 	.word	0xfffeffff
 80033a0:	efffffff 	.word	0xefffffff
 80033a4:	00001388 	.word	0x00001388
 80033a8:	ffffcfff 	.word	0xffffcfff
 80033ac:	ffff3fff 	.word	0xffff3fff

080033b0 <HAL_TIM_Base_Start_IT>:

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80033b0:	233d      	movs	r3, #61	@ 0x3d
 80033b2:	5cc3      	ldrb	r3, [r0, r3]
 80033b4:	2b01      	cmp	r3, #1
 80033b6:	d122      	bne.n	80033fe <HAL_TIM_Base_Start_IT+0x4e>
  {
    return HAL_ERROR;
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80033b8:	333c      	adds	r3, #60	@ 0x3c
 80033ba:	2202      	movs	r2, #2
 80033bc:	54c2      	strb	r2, [r0, r3]

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80033be:	6802      	ldr	r2, [r0, #0]
 80033c0:	68d3      	ldr	r3, [r2, #12]
 80033c2:	2101      	movs	r1, #1
 80033c4:	430b      	orrs	r3, r1
 80033c6:	60d3      	str	r3, [r2, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80033c8:	6803      	ldr	r3, [r0, #0]
 80033ca:	4a10      	ldr	r2, [pc, #64]	@ (800340c <HAL_TIM_Base_Start_IT+0x5c>)
 80033cc:	4293      	cmp	r3, r2
 80033ce:	d008      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x32>
 80033d0:	4a0f      	ldr	r2, [pc, #60]	@ (8003410 <HAL_TIM_Base_Start_IT+0x60>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d005      	beq.n	80033e2 <HAL_TIM_Base_Start_IT+0x32>
      __HAL_TIM_ENABLE(htim);
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80033d6:	681a      	ldr	r2, [r3, #0]
 80033d8:	2101      	movs	r1, #1
 80033da:	430a      	orrs	r2, r1
 80033dc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80033de:	2000      	movs	r0, #0
 80033e0:	e00e      	b.n	8003400 <HAL_TIM_Base_Start_IT+0x50>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80033e2:	689a      	ldr	r2, [r3, #8]
 80033e4:	490b      	ldr	r1, [pc, #44]	@ (8003414 <HAL_TIM_Base_Start_IT+0x64>)
 80033e6:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80033e8:	2a06      	cmp	r2, #6
 80033ea:	d00a      	beq.n	8003402 <HAL_TIM_Base_Start_IT+0x52>
 80033ec:	3907      	subs	r1, #7
 80033ee:	428a      	cmp	r2, r1
 80033f0:	d009      	beq.n	8003406 <HAL_TIM_Base_Start_IT+0x56>
      __HAL_TIM_ENABLE(htim);
 80033f2:	681a      	ldr	r2, [r3, #0]
 80033f4:	2101      	movs	r1, #1
 80033f6:	430a      	orrs	r2, r1
 80033f8:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 80033fa:	2000      	movs	r0, #0
 80033fc:	e000      	b.n	8003400 <HAL_TIM_Base_Start_IT+0x50>
    return HAL_ERROR;
 80033fe:	2001      	movs	r0, #1
}
 8003400:	4770      	bx	lr
  return HAL_OK;
 8003402:	2000      	movs	r0, #0
 8003404:	e7fc      	b.n	8003400 <HAL_TIM_Base_Start_IT+0x50>
 8003406:	2000      	movs	r0, #0
 8003408:	e7fa      	b.n	8003400 <HAL_TIM_Base_Start_IT+0x50>
 800340a:	46c0      	nop			@ (mov r8, r8)
 800340c:	40012c00 	.word	0x40012c00
 8003410:	40000400 	.word	0x40000400
 8003414:	00010007 	.word	0x00010007

08003418 <HAL_TIM_Base_Stop_IT>:
{
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8003418:	6802      	ldr	r2, [r0, #0]
 800341a:	68d3      	ldr	r3, [r2, #12]
 800341c:	2101      	movs	r1, #1
 800341e:	438b      	bics	r3, r1
 8003420:	60d3      	str	r3, [r2, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003422:	6803      	ldr	r3, [r0, #0]
 8003424:	6a19      	ldr	r1, [r3, #32]
 8003426:	4a08      	ldr	r2, [pc, #32]	@ (8003448 <HAL_TIM_Base_Stop_IT+0x30>)
 8003428:	4211      	tst	r1, r2
 800342a:	d107      	bne.n	800343c <HAL_TIM_Base_Stop_IT+0x24>
 800342c:	6a19      	ldr	r1, [r3, #32]
 800342e:	4a07      	ldr	r2, [pc, #28]	@ (800344c <HAL_TIM_Base_Stop_IT+0x34>)
 8003430:	4211      	tst	r1, r2
 8003432:	d103      	bne.n	800343c <HAL_TIM_Base_Stop_IT+0x24>
 8003434:	681a      	ldr	r2, [r3, #0]
 8003436:	2101      	movs	r1, #1
 8003438:	438a      	bics	r2, r1
 800343a:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800343c:	233d      	movs	r3, #61	@ 0x3d
 800343e:	2201      	movs	r2, #1
 8003440:	54c2      	strb	r2, [r0, r3]

  /* Return function status */
  return HAL_OK;
}
 8003442:	2000      	movs	r0, #0
 8003444:	4770      	bx	lr
 8003446:	46c0      	nop			@ (mov r8, r8)
 8003448:	00001111 	.word	0x00001111
 800344c:	00000444 	.word	0x00000444

08003450 <HAL_TIM_OC_DelayElapsedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8003450:	4770      	bx	lr

08003452 <HAL_TIM_IC_CaptureCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003452:	4770      	bx	lr

08003454 <HAL_TIM_PWM_PulseFinishedCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003454:	4770      	bx	lr

08003456 <HAL_TIM_TriggerCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003456:	4770      	bx	lr

08003458 <HAL_TIM_IRQHandler>:
{
 8003458:	b570      	push	{r4, r5, r6, lr}
 800345a:	0005      	movs	r5, r0
  uint32_t itsource = htim->Instance->DIER;
 800345c:	6803      	ldr	r3, [r0, #0]
 800345e:	68de      	ldr	r6, [r3, #12]
  uint32_t itflag   = htim->Instance->SR;
 8003460:	691c      	ldr	r4, [r3, #16]
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8003462:	07a2      	lsls	r2, r4, #30
 8003464:	d50e      	bpl.n	8003484 <HAL_TIM_IRQHandler+0x2c>
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8003466:	07b2      	lsls	r2, r6, #30
 8003468:	d50c      	bpl.n	8003484 <HAL_TIM_IRQHandler+0x2c>
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800346a:	2203      	movs	r2, #3
 800346c:	4252      	negs	r2, r2
 800346e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003470:	2301      	movs	r3, #1
 8003472:	7703      	strb	r3, [r0, #28]
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003474:	6803      	ldr	r3, [r0, #0]
 8003476:	699b      	ldr	r3, [r3, #24]
 8003478:	079b      	lsls	r3, r3, #30
 800347a:	d057      	beq.n	800352c <HAL_TIM_IRQHandler+0xd4>
          HAL_TIM_IC_CaptureCallback(htim);
 800347c:	f7ff ffe9 	bl	8003452 <HAL_TIM_IC_CaptureCallback>
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003480:	2300      	movs	r3, #0
 8003482:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8003484:	0763      	lsls	r3, r4, #29
 8003486:	d512      	bpl.n	80034ae <HAL_TIM_IRQHandler+0x56>
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8003488:	0773      	lsls	r3, r6, #29
 800348a:	d510      	bpl.n	80034ae <HAL_TIM_IRQHandler+0x56>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800348c:	682b      	ldr	r3, [r5, #0]
 800348e:	2205      	movs	r2, #5
 8003490:	4252      	negs	r2, r2
 8003492:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8003494:	2302      	movs	r3, #2
 8003496:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8003498:	682b      	ldr	r3, [r5, #0]
 800349a:	699a      	ldr	r2, [r3, #24]
 800349c:	23c0      	movs	r3, #192	@ 0xc0
 800349e:	009b      	lsls	r3, r3, #2
 80034a0:	421a      	tst	r2, r3
 80034a2:	d049      	beq.n	8003538 <HAL_TIM_IRQHandler+0xe0>
        HAL_TIM_IC_CaptureCallback(htim);
 80034a4:	0028      	movs	r0, r5
 80034a6:	f7ff ffd4 	bl	8003452 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034aa:	2300      	movs	r3, #0
 80034ac:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80034ae:	0723      	lsls	r3, r4, #28
 80034b0:	d510      	bpl.n	80034d4 <HAL_TIM_IRQHandler+0x7c>
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80034b2:	0733      	lsls	r3, r6, #28
 80034b4:	d50e      	bpl.n	80034d4 <HAL_TIM_IRQHandler+0x7c>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80034b6:	682b      	ldr	r3, [r5, #0]
 80034b8:	2209      	movs	r2, #9
 80034ba:	4252      	negs	r2, r2
 80034bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80034be:	2304      	movs	r3, #4
 80034c0:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80034c2:	682b      	ldr	r3, [r5, #0]
 80034c4:	69db      	ldr	r3, [r3, #28]
 80034c6:	079b      	lsls	r3, r3, #30
 80034c8:	d03d      	beq.n	8003546 <HAL_TIM_IRQHandler+0xee>
        HAL_TIM_IC_CaptureCallback(htim);
 80034ca:	0028      	movs	r0, r5
 80034cc:	f7ff ffc1 	bl	8003452 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034d0:	2300      	movs	r3, #0
 80034d2:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80034d4:	06e3      	lsls	r3, r4, #27
 80034d6:	d512      	bpl.n	80034fe <HAL_TIM_IRQHandler+0xa6>
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80034d8:	06f3      	lsls	r3, r6, #27
 80034da:	d510      	bpl.n	80034fe <HAL_TIM_IRQHandler+0xa6>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 80034dc:	682b      	ldr	r3, [r5, #0]
 80034de:	2211      	movs	r2, #17
 80034e0:	4252      	negs	r2, r2
 80034e2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80034e4:	2308      	movs	r3, #8
 80034e6:	772b      	strb	r3, [r5, #28]
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80034e8:	682b      	ldr	r3, [r5, #0]
 80034ea:	69da      	ldr	r2, [r3, #28]
 80034ec:	23c0      	movs	r3, #192	@ 0xc0
 80034ee:	009b      	lsls	r3, r3, #2
 80034f0:	421a      	tst	r2, r3
 80034f2:	d02f      	beq.n	8003554 <HAL_TIM_IRQHandler+0xfc>
        HAL_TIM_IC_CaptureCallback(htim);
 80034f4:	0028      	movs	r0, r5
 80034f6:	f7ff ffac 	bl	8003452 <HAL_TIM_IC_CaptureCallback>
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80034fa:	2300      	movs	r3, #0
 80034fc:	772b      	strb	r3, [r5, #28]
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80034fe:	07e3      	lsls	r3, r4, #31
 8003500:	d501      	bpl.n	8003506 <HAL_TIM_IRQHandler+0xae>
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8003502:	07f3      	lsls	r3, r6, #31
 8003504:	d42d      	bmi.n	8003562 <HAL_TIM_IRQHandler+0x10a>
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8003506:	2382      	movs	r3, #130	@ 0x82
 8003508:	019b      	lsls	r3, r3, #6
 800350a:	421c      	tst	r4, r3
 800350c:	d001      	beq.n	8003512 <HAL_TIM_IRQHandler+0xba>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800350e:	0633      	lsls	r3, r6, #24
 8003510:	d42f      	bmi.n	8003572 <HAL_TIM_IRQHandler+0x11a>
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8003512:	05e3      	lsls	r3, r4, #23
 8003514:	d501      	bpl.n	800351a <HAL_TIM_IRQHandler+0xc2>
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8003516:	0633      	lsls	r3, r6, #24
 8003518:	d432      	bmi.n	8003580 <HAL_TIM_IRQHandler+0x128>
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800351a:	0663      	lsls	r3, r4, #25
 800351c:	d501      	bpl.n	8003522 <HAL_TIM_IRQHandler+0xca>
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800351e:	0673      	lsls	r3, r6, #25
 8003520:	d435      	bmi.n	800358e <HAL_TIM_IRQHandler+0x136>
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8003522:	06a4      	lsls	r4, r4, #26
 8003524:	d501      	bpl.n	800352a <HAL_TIM_IRQHandler+0xd2>
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8003526:	06b6      	lsls	r6, r6, #26
 8003528:	d439      	bmi.n	800359e <HAL_TIM_IRQHandler+0x146>
}
 800352a:	bd70      	pop	{r4, r5, r6, pc}
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800352c:	f7ff ff90 	bl	8003450 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003530:	0028      	movs	r0, r5
 8003532:	f7ff ff8f 	bl	8003454 <HAL_TIM_PWM_PulseFinishedCallback>
 8003536:	e7a3      	b.n	8003480 <HAL_TIM_IRQHandler+0x28>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003538:	0028      	movs	r0, r5
 800353a:	f7ff ff89 	bl	8003450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800353e:	0028      	movs	r0, r5
 8003540:	f7ff ff88 	bl	8003454 <HAL_TIM_PWM_PulseFinishedCallback>
 8003544:	e7b1      	b.n	80034aa <HAL_TIM_IRQHandler+0x52>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003546:	0028      	movs	r0, r5
 8003548:	f7ff ff82 	bl	8003450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800354c:	0028      	movs	r0, r5
 800354e:	f7ff ff81 	bl	8003454 <HAL_TIM_PWM_PulseFinishedCallback>
 8003552:	e7bd      	b.n	80034d0 <HAL_TIM_IRQHandler+0x78>
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8003554:	0028      	movs	r0, r5
 8003556:	f7ff ff7b 	bl	8003450 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800355a:	0028      	movs	r0, r5
 800355c:	f7ff ff7a 	bl	8003454 <HAL_TIM_PWM_PulseFinishedCallback>
 8003560:	e7cb      	b.n	80034fa <HAL_TIM_IRQHandler+0xa2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8003562:	682b      	ldr	r3, [r5, #0]
 8003564:	2202      	movs	r2, #2
 8003566:	4252      	negs	r2, r2
 8003568:	611a      	str	r2, [r3, #16]
      HAL_TIM_PeriodElapsedCallback(htim);
 800356a:	0028      	movs	r0, r5
 800356c:	f7fe fb76 	bl	8001c5c <HAL_TIM_PeriodElapsedCallback>
 8003570:	e7c9      	b.n	8003506 <HAL_TIM_IRQHandler+0xae>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8003572:	682b      	ldr	r3, [r5, #0]
 8003574:	4a0e      	ldr	r2, [pc, #56]	@ (80035b0 <HAL_TIM_IRQHandler+0x158>)
 8003576:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_BreakCallback(htim);
 8003578:	0028      	movs	r0, r5
 800357a:	f000 f894 	bl	80036a6 <HAL_TIMEx_BreakCallback>
 800357e:	e7c8      	b.n	8003512 <HAL_TIM_IRQHandler+0xba>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8003580:	682b      	ldr	r3, [r5, #0]
 8003582:	4a0c      	ldr	r2, [pc, #48]	@ (80035b4 <HAL_TIM_IRQHandler+0x15c>)
 8003584:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_Break2Callback(htim);
 8003586:	0028      	movs	r0, r5
 8003588:	f000 f88e 	bl	80036a8 <HAL_TIMEx_Break2Callback>
 800358c:	e7c5      	b.n	800351a <HAL_TIM_IRQHandler+0xc2>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800358e:	682b      	ldr	r3, [r5, #0]
 8003590:	2241      	movs	r2, #65	@ 0x41
 8003592:	4252      	negs	r2, r2
 8003594:	611a      	str	r2, [r3, #16]
      HAL_TIM_TriggerCallback(htim);
 8003596:	0028      	movs	r0, r5
 8003598:	f7ff ff5d 	bl	8003456 <HAL_TIM_TriggerCallback>
 800359c:	e7c1      	b.n	8003522 <HAL_TIM_IRQHandler+0xca>
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800359e:	682b      	ldr	r3, [r5, #0]
 80035a0:	2221      	movs	r2, #33	@ 0x21
 80035a2:	4252      	negs	r2, r2
 80035a4:	611a      	str	r2, [r3, #16]
      HAL_TIMEx_CommutCallback(htim);
 80035a6:	0028      	movs	r0, r5
 80035a8:	f000 f87c 	bl	80036a4 <HAL_TIMEx_CommutCallback>
}
 80035ac:	e7bd      	b.n	800352a <HAL_TIM_IRQHandler+0xd2>
 80035ae:	46c0      	nop			@ (mov r8, r8)
 80035b0:	ffffdf7f 	.word	0xffffdf7f
 80035b4:	fffffeff 	.word	0xfffffeff

080035b8 <TIM_Base_SetConfig>:
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80035b8:	6803      	ldr	r3, [r0, #0]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80035ba:	4a1c      	ldr	r2, [pc, #112]	@ (800362c <TIM_Base_SetConfig+0x74>)
 80035bc:	4290      	cmp	r0, r2
 80035be:	d002      	beq.n	80035c6 <TIM_Base_SetConfig+0xe>
 80035c0:	4a1b      	ldr	r2, [pc, #108]	@ (8003630 <TIM_Base_SetConfig+0x78>)
 80035c2:	4290      	cmp	r0, r2
 80035c4:	d103      	bne.n	80035ce <TIM_Base_SetConfig+0x16>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80035c6:	2270      	movs	r2, #112	@ 0x70
 80035c8:	4393      	bics	r3, r2
    tmpcr1 |= Structure->CounterMode;
 80035ca:	684a      	ldr	r2, [r1, #4]
 80035cc:	4313      	orrs	r3, r2
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80035ce:	4a17      	ldr	r2, [pc, #92]	@ (800362c <TIM_Base_SetConfig+0x74>)
 80035d0:	4290      	cmp	r0, r2
 80035d2:	d00b      	beq.n	80035ec <TIM_Base_SetConfig+0x34>
 80035d4:	4a16      	ldr	r2, [pc, #88]	@ (8003630 <TIM_Base_SetConfig+0x78>)
 80035d6:	4290      	cmp	r0, r2
 80035d8:	d008      	beq.n	80035ec <TIM_Base_SetConfig+0x34>
 80035da:	4a16      	ldr	r2, [pc, #88]	@ (8003634 <TIM_Base_SetConfig+0x7c>)
 80035dc:	4290      	cmp	r0, r2
 80035de:	d005      	beq.n	80035ec <TIM_Base_SetConfig+0x34>
 80035e0:	4a15      	ldr	r2, [pc, #84]	@ (8003638 <TIM_Base_SetConfig+0x80>)
 80035e2:	4290      	cmp	r0, r2
 80035e4:	d002      	beq.n	80035ec <TIM_Base_SetConfig+0x34>
 80035e6:	4a15      	ldr	r2, [pc, #84]	@ (800363c <TIM_Base_SetConfig+0x84>)
 80035e8:	4290      	cmp	r0, r2
 80035ea:	d103      	bne.n	80035f4 <TIM_Base_SetConfig+0x3c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80035ec:	4a14      	ldr	r2, [pc, #80]	@ (8003640 <TIM_Base_SetConfig+0x88>)
 80035ee:	4013      	ands	r3, r2
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80035f0:	68ca      	ldr	r2, [r1, #12]
 80035f2:	4313      	orrs	r3, r2
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80035f4:	2280      	movs	r2, #128	@ 0x80
 80035f6:	4393      	bics	r3, r2
 80035f8:	694a      	ldr	r2, [r1, #20]
 80035fa:	4313      	orrs	r3, r2

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80035fc:	688a      	ldr	r2, [r1, #8]
 80035fe:	62c2      	str	r2, [r0, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003600:	680a      	ldr	r2, [r1, #0]
 8003602:	6282      	str	r2, [r0, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003604:	4a09      	ldr	r2, [pc, #36]	@ (800362c <TIM_Base_SetConfig+0x74>)
 8003606:	4290      	cmp	r0, r2
 8003608:	d005      	beq.n	8003616 <TIM_Base_SetConfig+0x5e>
 800360a:	4a0b      	ldr	r2, [pc, #44]	@ (8003638 <TIM_Base_SetConfig+0x80>)
 800360c:	4290      	cmp	r0, r2
 800360e:	d002      	beq.n	8003616 <TIM_Base_SetConfig+0x5e>
 8003610:	4a0a      	ldr	r2, [pc, #40]	@ (800363c <TIM_Base_SetConfig+0x84>)
 8003612:	4290      	cmp	r0, r2
 8003614:	d101      	bne.n	800361a <TIM_Base_SetConfig+0x62>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003616:	690a      	ldr	r2, [r1, #16]
 8003618:	6302      	str	r2, [r0, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800361a:	6802      	ldr	r2, [r0, #0]
 800361c:	2104      	movs	r1, #4
 800361e:	430a      	orrs	r2, r1
 8003620:	6002      	str	r2, [r0, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003622:	2201      	movs	r2, #1
 8003624:	6142      	str	r2, [r0, #20]

  TIMx->CR1 = tmpcr1;
 8003626:	6003      	str	r3, [r0, #0]
}
 8003628:	4770      	bx	lr
 800362a:	46c0      	nop			@ (mov r8, r8)
 800362c:	40012c00 	.word	0x40012c00
 8003630:	40000400 	.word	0x40000400
 8003634:	40002000 	.word	0x40002000
 8003638:	40014400 	.word	0x40014400
 800363c:	40014800 	.word	0x40014800
 8003640:	fffffcff 	.word	0xfffffcff

08003644 <HAL_TIM_Base_Init>:
{
 8003644:	b570      	push	{r4, r5, r6, lr}
 8003646:	1e04      	subs	r4, r0, #0
  if (htim == NULL)
 8003648:	d02a      	beq.n	80036a0 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 800364a:	233d      	movs	r3, #61	@ 0x3d
 800364c:	5cc3      	ldrb	r3, [r0, r3]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d020      	beq.n	8003694 <HAL_TIM_Base_Init+0x50>
  htim->State = HAL_TIM_STATE_BUSY;
 8003652:	253d      	movs	r5, #61	@ 0x3d
 8003654:	2302      	movs	r3, #2
 8003656:	5563      	strb	r3, [r4, r5]
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003658:	0021      	movs	r1, r4
 800365a:	c901      	ldmia	r1!, {r0}
 800365c:	f7ff ffac 	bl	80035b8 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003660:	2301      	movs	r3, #1
 8003662:	2248      	movs	r2, #72	@ 0x48
 8003664:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003666:	3a0a      	subs	r2, #10
 8003668:	54a3      	strb	r3, [r4, r2]
 800366a:	3201      	adds	r2, #1
 800366c:	54a3      	strb	r3, [r4, r2]
 800366e:	3201      	adds	r2, #1
 8003670:	54a3      	strb	r3, [r4, r2]
 8003672:	3201      	adds	r2, #1
 8003674:	54a3      	strb	r3, [r4, r2]
 8003676:	3201      	adds	r2, #1
 8003678:	54a3      	strb	r3, [r4, r2]
 800367a:	3201      	adds	r2, #1
 800367c:	54a3      	strb	r3, [r4, r2]
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800367e:	3201      	adds	r2, #1
 8003680:	54a3      	strb	r3, [r4, r2]
 8003682:	3201      	adds	r2, #1
 8003684:	54a3      	strb	r3, [r4, r2]
 8003686:	3201      	adds	r2, #1
 8003688:	54a3      	strb	r3, [r4, r2]
 800368a:	3201      	adds	r2, #1
 800368c:	54a3      	strb	r3, [r4, r2]
  htim->State = HAL_TIM_STATE_READY;
 800368e:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003690:	2000      	movs	r0, #0
}
 8003692:	bd70      	pop	{r4, r5, r6, pc}
    htim->Lock = HAL_UNLOCKED;
 8003694:	333c      	adds	r3, #60	@ 0x3c
 8003696:	2200      	movs	r2, #0
 8003698:	54c2      	strb	r2, [r0, r3]
    HAL_TIM_Base_MspInit(htim);
 800369a:	f7fe fc91 	bl	8001fc0 <HAL_TIM_Base_MspInit>
 800369e:	e7d8      	b.n	8003652 <HAL_TIM_Base_Init+0xe>
    return HAL_ERROR;
 80036a0:	2001      	movs	r0, #1
 80036a2:	e7f6      	b.n	8003692 <HAL_TIM_Base_Init+0x4e>

080036a4 <HAL_TIMEx_CommutCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80036a4:	4770      	bx	lr

080036a6 <HAL_TIMEx_BreakCallback>:
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80036a6:	4770      	bx	lr

080036a8 <HAL_TIMEx_Break2Callback>:
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80036a8:	4770      	bx	lr
	...

080036ac <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80036ac:	b530      	push	{r4, r5, lr}
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036ae:	f3ef 8410 	mrs	r4, PRIMASK
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036b2:	2201      	movs	r2, #1
 80036b4:	f382 8810 	msr	PRIMASK, r2
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80036b8:	6801      	ldr	r1, [r0, #0]
 80036ba:	680b      	ldr	r3, [r1, #0]
 80036bc:	4d12      	ldr	r5, [pc, #72]	@ (8003708 <UART_EndRxTransfer+0x5c>)
 80036be:	402b      	ands	r3, r5
 80036c0:	600b      	str	r3, [r1, #0]
 80036c2:	f384 8810 	msr	PRIMASK, r4
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036c6:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036ca:	f382 8810 	msr	PRIMASK, r2
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80036ce:	6802      	ldr	r2, [r0, #0]
 80036d0:	6893      	ldr	r3, [r2, #8]
 80036d2:	4c0e      	ldr	r4, [pc, #56]	@ (800370c <UART_EndRxTransfer+0x60>)
 80036d4:	4023      	ands	r3, r4
 80036d6:	6093      	str	r3, [r2, #8]
 80036d8:	f381 8810 	msr	PRIMASK, r1

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80036dc:	6ec3      	ldr	r3, [r0, #108]	@ 0x6c
 80036de:	2b01      	cmp	r3, #1
 80036e0:	d006      	beq.n	80036f0 <UART_EndRxTransfer+0x44>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80036e2:	238c      	movs	r3, #140	@ 0x8c
 80036e4:	2220      	movs	r2, #32
 80036e6:	50c2      	str	r2, [r0, r3]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80036e8:	2300      	movs	r3, #0
 80036ea:	66c3      	str	r3, [r0, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80036ec:	6743      	str	r3, [r0, #116]	@ 0x74
}
 80036ee:	bd30      	pop	{r4, r5, pc}
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 80036f0:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80036f4:	f383 8810 	msr	PRIMASK, r3
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80036f8:	6802      	ldr	r2, [r0, #0]
 80036fa:	6813      	ldr	r3, [r2, #0]
 80036fc:	2410      	movs	r4, #16
 80036fe:	43a3      	bics	r3, r4
 8003700:	6013      	str	r3, [r2, #0]
 8003702:	f381 8810 	msr	PRIMASK, r1
}
 8003706:	e7ec      	b.n	80036e2 <UART_EndRxTransfer+0x36>
 8003708:	fffffedf 	.word	0xfffffedf
 800370c:	effffffe 	.word	0xeffffffe

08003710 <UART_SetConfig>:
{
 8003710:	b510      	push	{r4, lr}
 8003712:	0004      	movs	r4, r0
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003714:	6883      	ldr	r3, [r0, #8]
 8003716:	6902      	ldr	r2, [r0, #16]
 8003718:	4313      	orrs	r3, r2
 800371a:	6942      	ldr	r2, [r0, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	69c2      	ldr	r2, [r0, #28]
 8003720:	4313      	orrs	r3, r2
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003722:	6801      	ldr	r1, [r0, #0]
 8003724:	680a      	ldr	r2, [r1, #0]
 8003726:	4862      	ldr	r0, [pc, #392]	@ (80038b0 <UART_SetConfig+0x1a0>)
 8003728:	4002      	ands	r2, r0
 800372a:	4313      	orrs	r3, r2
 800372c:	600b      	str	r3, [r1, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800372e:	6822      	ldr	r2, [r4, #0]
 8003730:	6853      	ldr	r3, [r2, #4]
 8003732:	4960      	ldr	r1, [pc, #384]	@ (80038b4 <UART_SetConfig+0x1a4>)
 8003734:	400b      	ands	r3, r1
 8003736:	68e1      	ldr	r1, [r4, #12]
 8003738:	430b      	orrs	r3, r1
 800373a:	6053      	str	r3, [r2, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800373c:	69a3      	ldr	r3, [r4, #24]
  tmpreg |= huart->Init.OneBitSampling;
 800373e:	6a22      	ldr	r2, [r4, #32]
 8003740:	431a      	orrs	r2, r3
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003742:	6821      	ldr	r1, [r4, #0]
 8003744:	688b      	ldr	r3, [r1, #8]
 8003746:	485c      	ldr	r0, [pc, #368]	@ (80038b8 <UART_SetConfig+0x1a8>)
 8003748:	4003      	ands	r3, r0
 800374a:	4313      	orrs	r3, r2
 800374c:	608b      	str	r3, [r1, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800374e:	6822      	ldr	r2, [r4, #0]
 8003750:	6ad3      	ldr	r3, [r2, #44]	@ 0x2c
 8003752:	210f      	movs	r1, #15
 8003754:	438b      	bics	r3, r1
 8003756:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8003758:	430b      	orrs	r3, r1
 800375a:	62d3      	str	r3, [r2, #44]	@ 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 800375c:	6823      	ldr	r3, [r4, #0]
 800375e:	4a57      	ldr	r2, [pc, #348]	@ (80038bc <UART_SetConfig+0x1ac>)
 8003760:	4293      	cmp	r3, r2
 8003762:	d030      	beq.n	80037c6 <UART_SetConfig+0xb6>
 8003764:	4a56      	ldr	r2, [pc, #344]	@ (80038c0 <UART_SetConfig+0x1b0>)
 8003766:	4293      	cmp	r3, r2
 8003768:	d03e      	beq.n	80037e8 <UART_SetConfig+0xd8>
 800376a:	2310      	movs	r3, #16
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800376c:	69e0      	ldr	r0, [r4, #28]
 800376e:	2280      	movs	r2, #128	@ 0x80
 8003770:	0212      	lsls	r2, r2, #8
 8003772:	4290      	cmp	r0, r2
 8003774:	d042      	beq.n	80037fc <UART_SetConfig+0xec>
    switch (clocksource)
 8003776:	2b04      	cmp	r3, #4
 8003778:	d100      	bne.n	800377c <UART_SetConfig+0x6c>
 800377a:	e089      	b.n	8003890 <UART_SetConfig+0x180>
 800377c:	d87b      	bhi.n	8003876 <UART_SetConfig+0x166>
 800377e:	2b00      	cmp	r3, #0
 8003780:	d100      	bne.n	8003784 <UART_SetConfig+0x74>
 8003782:	e07f      	b.n	8003884 <UART_SetConfig+0x174>
 8003784:	2b02      	cmp	r3, #2
 8003786:	d174      	bne.n	8003872 <UART_SetConfig+0x162>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 8003788:	4b4e      	ldr	r3, [pc, #312]	@ (80038c4 <UART_SetConfig+0x1b4>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	095b      	lsrs	r3, r3, #5
 800378e:	2107      	movs	r1, #7
 8003790:	4019      	ands	r1, r3
 8003792:	3101      	adds	r1, #1
 8003794:	484c      	ldr	r0, [pc, #304]	@ (80038c8 <UART_SetConfig+0x1b8>)
 8003796:	f7fc fcc9 	bl	800012c <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800379a:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800379c:	4b4b      	ldr	r3, [pc, #300]	@ (80038cc <UART_SetConfig+0x1bc>)
 800379e:	0052      	lsls	r2, r2, #1
 80037a0:	5ad1      	ldrh	r1, [r2, r3]
 80037a2:	f7fc fcc3 	bl	800012c <__udivsi3>
 80037a6:	6861      	ldr	r1, [r4, #4]
 80037a8:	084b      	lsrs	r3, r1, #1
 80037aa:	18c0      	adds	r0, r0, r3
 80037ac:	f7fc fcbe 	bl	800012c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80037b0:	0002      	movs	r2, r0
 80037b2:	3a10      	subs	r2, #16
 80037b4:	4b46      	ldr	r3, [pc, #280]	@ (80038d0 <UART_SetConfig+0x1c0>)
 80037b6:	429a      	cmp	r2, r3
 80037b8:	d86f      	bhi.n	800389a <UART_SetConfig+0x18a>
        huart->Instance->BRR = (uint16_t)usartdiv;
 80037ba:	6823      	ldr	r3, [r4, #0]
 80037bc:	0400      	lsls	r0, r0, #16
 80037be:	0c00      	lsrs	r0, r0, #16
 80037c0:	60d8      	str	r0, [r3, #12]
 80037c2:	2000      	movs	r0, #0
 80037c4:	e06a      	b.n	800389c <UART_SetConfig+0x18c>
  UART_GETCLOCKSOURCE(huart, clocksource);
 80037c6:	4b3f      	ldr	r3, [pc, #252]	@ (80038c4 <UART_SetConfig+0x1b4>)
 80037c8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80037ca:	2303      	movs	r3, #3
 80037cc:	4013      	ands	r3, r2
 80037ce:	2b02      	cmp	r3, #2
 80037d0:	d00c      	beq.n	80037ec <UART_SetConfig+0xdc>
 80037d2:	d805      	bhi.n	80037e0 <UART_SetConfig+0xd0>
 80037d4:	2b00      	cmp	r3, #0
 80037d6:	d00b      	beq.n	80037f0 <UART_SetConfig+0xe0>
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d10b      	bne.n	80037f4 <UART_SetConfig+0xe4>
 80037dc:	3303      	adds	r3, #3
 80037de:	e7c5      	b.n	800376c <UART_SetConfig+0x5c>
 80037e0:	2b03      	cmp	r3, #3
 80037e2:	d109      	bne.n	80037f8 <UART_SetConfig+0xe8>
 80037e4:	3305      	adds	r3, #5
 80037e6:	e7c1      	b.n	800376c <UART_SetConfig+0x5c>
 80037e8:	2300      	movs	r3, #0
 80037ea:	e7bf      	b.n	800376c <UART_SetConfig+0x5c>
 80037ec:	2302      	movs	r3, #2
 80037ee:	e7bd      	b.n	800376c <UART_SetConfig+0x5c>
 80037f0:	2300      	movs	r3, #0
 80037f2:	e7bb      	b.n	800376c <UART_SetConfig+0x5c>
 80037f4:	2310      	movs	r3, #16
 80037f6:	e7b9      	b.n	800376c <UART_SetConfig+0x5c>
 80037f8:	2310      	movs	r3, #16
 80037fa:	e7b7      	b.n	800376c <UART_SetConfig+0x5c>
    switch (clocksource)
 80037fc:	2b04      	cmp	r3, #4
 80037fe:	d035      	beq.n	800386c <UART_SetConfig+0x15c>
 8003800:	d82a      	bhi.n	8003858 <UART_SetConfig+0x148>
 8003802:	2b00      	cmp	r3, #0
 8003804:	d02c      	beq.n	8003860 <UART_SetConfig+0x150>
 8003806:	2b02      	cmp	r3, #2
 8003808:	d124      	bne.n	8003854 <UART_SetConfig+0x144>
        pclk = (HSI_VALUE / ((__HAL_RCC_GET_HSIKER_DIVIDER() >> RCC_CR_HSIKERDIV_Pos) + 1U));
 800380a:	4b2e      	ldr	r3, [pc, #184]	@ (80038c4 <UART_SetConfig+0x1b4>)
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	095b      	lsrs	r3, r3, #5
 8003810:	2107      	movs	r1, #7
 8003812:	4019      	ands	r1, r3
 8003814:	3101      	adds	r1, #1
 8003816:	482c      	ldr	r0, [pc, #176]	@ (80038c8 <UART_SetConfig+0x1b8>)
 8003818:	f7fc fc88 	bl	800012c <__udivsi3>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800381c:	6a62      	ldr	r2, [r4, #36]	@ 0x24
 800381e:	4b2b      	ldr	r3, [pc, #172]	@ (80038cc <UART_SetConfig+0x1bc>)
 8003820:	0052      	lsls	r2, r2, #1
 8003822:	5ad1      	ldrh	r1, [r2, r3]
 8003824:	f7fc fc82 	bl	800012c <__udivsi3>
 8003828:	0040      	lsls	r0, r0, #1
 800382a:	6861      	ldr	r1, [r4, #4]
 800382c:	084b      	lsrs	r3, r1, #1
 800382e:	18c0      	adds	r0, r0, r3
 8003830:	f7fc fc7c 	bl	800012c <__udivsi3>
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003834:	0002      	movs	r2, r0
 8003836:	3a10      	subs	r2, #16
 8003838:	4b25      	ldr	r3, [pc, #148]	@ (80038d0 <UART_SetConfig+0x1c0>)
 800383a:	429a      	cmp	r2, r3
 800383c:	d82b      	bhi.n	8003896 <UART_SetConfig+0x186>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800383e:	b282      	uxth	r2, r0
 8003840:	230f      	movs	r3, #15
 8003842:	439a      	bics	r2, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003844:	0840      	lsrs	r0, r0, #1
 8003846:	3b08      	subs	r3, #8
 8003848:	4003      	ands	r3, r0
 800384a:	4313      	orrs	r3, r2
        huart->Instance->BRR = brrtemp;
 800384c:	6822      	ldr	r2, [r4, #0]
 800384e:	60d3      	str	r3, [r2, #12]
 8003850:	2000      	movs	r0, #0
 8003852:	e023      	b.n	800389c <UART_SetConfig+0x18c>
    switch (clocksource)
 8003854:	2001      	movs	r0, #1
 8003856:	e021      	b.n	800389c <UART_SetConfig+0x18c>
 8003858:	2b08      	cmp	r3, #8
 800385a:	d0df      	beq.n	800381c <UART_SetConfig+0x10c>
 800385c:	2001      	movs	r0, #1
 800385e:	e01d      	b.n	800389c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003860:	f7ff fcf8 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003864:	2800      	cmp	r0, #0
 8003866:	d1d9      	bne.n	800381c <UART_SetConfig+0x10c>
 8003868:	2000      	movs	r0, #0
 800386a:	e017      	b.n	800389c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 800386c:	f7ff fbe8 	bl	8003040 <HAL_RCC_GetSysClockFreq>
        break;
 8003870:	e7f8      	b.n	8003864 <UART_SetConfig+0x154>
    switch (clocksource)
 8003872:	2001      	movs	r0, #1
 8003874:	e012      	b.n	800389c <UART_SetConfig+0x18c>
 8003876:	2b08      	cmp	r3, #8
 8003878:	d102      	bne.n	8003880 <UART_SetConfig+0x170>
 800387a:	2080      	movs	r0, #128	@ 0x80
 800387c:	0200      	lsls	r0, r0, #8
 800387e:	e78c      	b.n	800379a <UART_SetConfig+0x8a>
 8003880:	2001      	movs	r0, #1
 8003882:	e00b      	b.n	800389c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetPCLK1Freq();
 8003884:	f7ff fce6 	bl	8003254 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8003888:	2800      	cmp	r0, #0
 800388a:	d186      	bne.n	800379a <UART_SetConfig+0x8a>
 800388c:	2000      	movs	r0, #0
 800388e:	e005      	b.n	800389c <UART_SetConfig+0x18c>
        pclk = HAL_RCC_GetSysClockFreq();
 8003890:	f7ff fbd6 	bl	8003040 <HAL_RCC_GetSysClockFreq>
        break;
 8003894:	e7f8      	b.n	8003888 <UART_SetConfig+0x178>
        ret = HAL_ERROR;
 8003896:	2001      	movs	r0, #1
 8003898:	e000      	b.n	800389c <UART_SetConfig+0x18c>
        ret = HAL_ERROR;
 800389a:	2001      	movs	r0, #1
  huart->NbTxDataToProcess = 1;
 800389c:	2301      	movs	r3, #1
 800389e:	226a      	movs	r2, #106	@ 0x6a
 80038a0:	52a3      	strh	r3, [r4, r2]
  huart->NbRxDataToProcess = 1;
 80038a2:	3a02      	subs	r2, #2
 80038a4:	52a3      	strh	r3, [r4, r2]
  huart->RxISR = NULL;
 80038a6:	2300      	movs	r3, #0
 80038a8:	6763      	str	r3, [r4, #116]	@ 0x74
  huart->TxISR = NULL;
 80038aa:	67a3      	str	r3, [r4, #120]	@ 0x78
}
 80038ac:	bd10      	pop	{r4, pc}
 80038ae:	46c0      	nop			@ (mov r8, r8)
 80038b0:	cfff69f3 	.word	0xcfff69f3
 80038b4:	ffffcfff 	.word	0xffffcfff
 80038b8:	11fff4ff 	.word	0x11fff4ff
 80038bc:	40013800 	.word	0x40013800
 80038c0:	40004400 	.word	0x40004400
 80038c4:	40021000 	.word	0x40021000
 80038c8:	02dc6c00 	.word	0x02dc6c00
 80038cc:	080047f4 	.word	0x080047f4
 80038d0:	0000ffef 	.word	0x0000ffef

080038d4 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80038d4:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80038d6:	071b      	lsls	r3, r3, #28
 80038d8:	d506      	bpl.n	80038e8 <UART_AdvFeatureConfig+0x14>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80038da:	6802      	ldr	r2, [r0, #0]
 80038dc:	6853      	ldr	r3, [r2, #4]
 80038de:	492c      	ldr	r1, [pc, #176]	@ (8003990 <UART_AdvFeatureConfig+0xbc>)
 80038e0:	400b      	ands	r3, r1
 80038e2:	6b81      	ldr	r1, [r0, #56]	@ 0x38
 80038e4:	430b      	orrs	r3, r1
 80038e6:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80038e8:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80038ea:	07db      	lsls	r3, r3, #31
 80038ec:	d506      	bpl.n	80038fc <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80038ee:	6802      	ldr	r2, [r0, #0]
 80038f0:	6853      	ldr	r3, [r2, #4]
 80038f2:	4928      	ldr	r1, [pc, #160]	@ (8003994 <UART_AdvFeatureConfig+0xc0>)
 80038f4:	400b      	ands	r3, r1
 80038f6:	6ac1      	ldr	r1, [r0, #44]	@ 0x2c
 80038f8:	430b      	orrs	r3, r1
 80038fa:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80038fc:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 80038fe:	079b      	lsls	r3, r3, #30
 8003900:	d506      	bpl.n	8003910 <UART_AdvFeatureConfig+0x3c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003902:	6802      	ldr	r2, [r0, #0]
 8003904:	6853      	ldr	r3, [r2, #4]
 8003906:	4924      	ldr	r1, [pc, #144]	@ (8003998 <UART_AdvFeatureConfig+0xc4>)
 8003908:	400b      	ands	r3, r1
 800390a:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800390c:	430b      	orrs	r3, r1
 800390e:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003910:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003912:	075b      	lsls	r3, r3, #29
 8003914:	d506      	bpl.n	8003924 <UART_AdvFeatureConfig+0x50>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003916:	6802      	ldr	r2, [r0, #0]
 8003918:	6853      	ldr	r3, [r2, #4]
 800391a:	4920      	ldr	r1, [pc, #128]	@ (800399c <UART_AdvFeatureConfig+0xc8>)
 800391c:	400b      	ands	r3, r1
 800391e:	6b41      	ldr	r1, [r0, #52]	@ 0x34
 8003920:	430b      	orrs	r3, r1
 8003922:	6053      	str	r3, [r2, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003924:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 8003926:	06db      	lsls	r3, r3, #27
 8003928:	d506      	bpl.n	8003938 <UART_AdvFeatureConfig+0x64>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800392a:	6802      	ldr	r2, [r0, #0]
 800392c:	6893      	ldr	r3, [r2, #8]
 800392e:	491c      	ldr	r1, [pc, #112]	@ (80039a0 <UART_AdvFeatureConfig+0xcc>)
 8003930:	400b      	ands	r3, r1
 8003932:	6bc1      	ldr	r1, [r0, #60]	@ 0x3c
 8003934:	430b      	orrs	r3, r1
 8003936:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003938:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800393a:	069b      	lsls	r3, r3, #26
 800393c:	d506      	bpl.n	800394c <UART_AdvFeatureConfig+0x78>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800393e:	6802      	ldr	r2, [r0, #0]
 8003940:	6893      	ldr	r3, [r2, #8]
 8003942:	4918      	ldr	r1, [pc, #96]	@ (80039a4 <UART_AdvFeatureConfig+0xd0>)
 8003944:	400b      	ands	r3, r1
 8003946:	6c01      	ldr	r1, [r0, #64]	@ 0x40
 8003948:	430b      	orrs	r3, r1
 800394a:	6093      	str	r3, [r2, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800394c:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800394e:	065b      	lsls	r3, r3, #25
 8003950:	d50b      	bpl.n	800396a <UART_AdvFeatureConfig+0x96>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003952:	6802      	ldr	r2, [r0, #0]
 8003954:	6853      	ldr	r3, [r2, #4]
 8003956:	4914      	ldr	r1, [pc, #80]	@ (80039a8 <UART_AdvFeatureConfig+0xd4>)
 8003958:	400b      	ands	r3, r1
 800395a:	6c41      	ldr	r1, [r0, #68]	@ 0x44
 800395c:	430b      	orrs	r3, r1
 800395e:	6053      	str	r3, [r2, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003960:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 8003962:	2380      	movs	r3, #128	@ 0x80
 8003964:	035b      	lsls	r3, r3, #13
 8003966:	429a      	cmp	r2, r3
 8003968:	d00a      	beq.n	8003980 <UART_AdvFeatureConfig+0xac>
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800396a:	6a83      	ldr	r3, [r0, #40]	@ 0x28
 800396c:	061b      	lsls	r3, r3, #24
 800396e:	d506      	bpl.n	800397e <UART_AdvFeatureConfig+0xaa>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003970:	6802      	ldr	r2, [r0, #0]
 8003972:	6853      	ldr	r3, [r2, #4]
 8003974:	490d      	ldr	r1, [pc, #52]	@ (80039ac <UART_AdvFeatureConfig+0xd8>)
 8003976:	400b      	ands	r3, r1
 8003978:	6cc1      	ldr	r1, [r0, #76]	@ 0x4c
 800397a:	430b      	orrs	r3, r1
 800397c:	6053      	str	r3, [r2, #4]
}
 800397e:	4770      	bx	lr
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003980:	6802      	ldr	r2, [r0, #0]
 8003982:	6853      	ldr	r3, [r2, #4]
 8003984:	490a      	ldr	r1, [pc, #40]	@ (80039b0 <UART_AdvFeatureConfig+0xdc>)
 8003986:	400b      	ands	r3, r1
 8003988:	6c81      	ldr	r1, [r0, #72]	@ 0x48
 800398a:	430b      	orrs	r3, r1
 800398c:	6053      	str	r3, [r2, #4]
 800398e:	e7ec      	b.n	800396a <UART_AdvFeatureConfig+0x96>
 8003990:	ffff7fff 	.word	0xffff7fff
 8003994:	fffdffff 	.word	0xfffdffff
 8003998:	fffeffff 	.word	0xfffeffff
 800399c:	fffbffff 	.word	0xfffbffff
 80039a0:	ffffefff 	.word	0xffffefff
 80039a4:	ffffdfff 	.word	0xffffdfff
 80039a8:	ffefffff 	.word	0xffefffff
 80039ac:	fff7ffff 	.word	0xfff7ffff
 80039b0:	ff9fffff 	.word	0xff9fffff

080039b4 <UART_WaitOnFlagUntilTimeout>:
{
 80039b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80039b6:	46ce      	mov	lr, r9
 80039b8:	4647      	mov	r7, r8
 80039ba:	b580      	push	{r7, lr}
 80039bc:	0006      	movs	r6, r0
 80039be:	000d      	movs	r5, r1
 80039c0:	0017      	movs	r7, r2
 80039c2:	4699      	mov	r9, r3
 80039c4:	9b08      	ldr	r3, [sp, #32]
 80039c6:	4698      	mov	r8, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80039c8:	6833      	ldr	r3, [r6, #0]
 80039ca:	69dc      	ldr	r4, [r3, #28]
 80039cc:	402c      	ands	r4, r5
 80039ce:	1b64      	subs	r4, r4, r5
 80039d0:	4263      	negs	r3, r4
 80039d2:	415c      	adcs	r4, r3
 80039d4:	42bc      	cmp	r4, r7
 80039d6:	d133      	bne.n	8003a40 <UART_WaitOnFlagUntilTimeout+0x8c>
    if (Timeout != HAL_MAX_DELAY)
 80039d8:	4643      	mov	r3, r8
 80039da:	3301      	adds	r3, #1
 80039dc:	d0f4      	beq.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x14>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039de:	f7fe fc0f 	bl	8002200 <HAL_GetTick>
 80039e2:	464b      	mov	r3, r9
 80039e4:	1ac0      	subs	r0, r0, r3
 80039e6:	4540      	cmp	r0, r8
 80039e8:	d82f      	bhi.n	8003a4a <UART_WaitOnFlagUntilTimeout+0x96>
 80039ea:	4643      	mov	r3, r8
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d02e      	beq.n	8003a4e <UART_WaitOnFlagUntilTimeout+0x9a>
      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80039f0:	6832      	ldr	r2, [r6, #0]
 80039f2:	6813      	ldr	r3, [r2, #0]
 80039f4:	075b      	lsls	r3, r3, #29
 80039f6:	d5e7      	bpl.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x14>
 80039f8:	2d80      	cmp	r5, #128	@ 0x80
 80039fa:	d0e5      	beq.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x14>
 80039fc:	2d40      	cmp	r5, #64	@ 0x40
 80039fe:	d0e3      	beq.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x14>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003a00:	69d3      	ldr	r3, [r2, #28]
 8003a02:	071b      	lsls	r3, r3, #28
 8003a04:	d410      	bmi.n	8003a28 <UART_WaitOnFlagUntilTimeout+0x74>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003a06:	69d3      	ldr	r3, [r2, #28]
 8003a08:	051b      	lsls	r3, r3, #20
 8003a0a:	d5dd      	bpl.n	80039c8 <UART_WaitOnFlagUntilTimeout+0x14>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003a0c:	2380      	movs	r3, #128	@ 0x80
 8003a0e:	011b      	lsls	r3, r3, #4
 8003a10:	6213      	str	r3, [r2, #32]
          UART_EndRxTransfer(huart);
 8003a12:	0030      	movs	r0, r6
 8003a14:	f7ff fe4a 	bl	80036ac <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003a18:	2390      	movs	r3, #144	@ 0x90
 8003a1a:	2220      	movs	r2, #32
 8003a1c:	50f2      	str	r2, [r6, r3]
          __HAL_UNLOCK(huart);
 8003a1e:	3b0c      	subs	r3, #12
 8003a20:	2200      	movs	r2, #0
 8003a22:	54f2      	strb	r2, [r6, r3]
          return HAL_TIMEOUT;
 8003a24:	2003      	movs	r0, #3
 8003a26:	e00c      	b.n	8003a42 <UART_WaitOnFlagUntilTimeout+0x8e>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003a28:	2408      	movs	r4, #8
 8003a2a:	6214      	str	r4, [r2, #32]
          UART_EndRxTransfer(huart);
 8003a2c:	0030      	movs	r0, r6
 8003a2e:	f7ff fe3d 	bl	80036ac <UART_EndRxTransfer>
          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003a32:	2390      	movs	r3, #144	@ 0x90
 8003a34:	50f4      	str	r4, [r6, r3]
          __HAL_UNLOCK(huart);
 8003a36:	3b0c      	subs	r3, #12
 8003a38:	2200      	movs	r2, #0
 8003a3a:	54f2      	strb	r2, [r6, r3]
          return HAL_ERROR;
 8003a3c:	2001      	movs	r0, #1
 8003a3e:	e000      	b.n	8003a42 <UART_WaitOnFlagUntilTimeout+0x8e>
  return HAL_OK;
 8003a40:	2000      	movs	r0, #0
}
 8003a42:	bcc0      	pop	{r6, r7}
 8003a44:	46b9      	mov	r9, r7
 8003a46:	46b0      	mov	r8, r6
 8003a48:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
        return HAL_TIMEOUT;
 8003a4a:	2003      	movs	r0, #3
 8003a4c:	e7f9      	b.n	8003a42 <UART_WaitOnFlagUntilTimeout+0x8e>
 8003a4e:	2003      	movs	r0, #3
 8003a50:	e7f7      	b.n	8003a42 <UART_WaitOnFlagUntilTimeout+0x8e>

08003a52 <HAL_UART_Transmit>:
{
 8003a52:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003a54:	46c6      	mov	lr, r8
 8003a56:	b500      	push	{lr}
 8003a58:	b082      	sub	sp, #8
 8003a5a:	0004      	movs	r4, r0
 8003a5c:	000d      	movs	r5, r1
 8003a5e:	4690      	mov	r8, r2
 8003a60:	001e      	movs	r6, r3
  if (huart->gState == HAL_UART_STATE_READY)
 8003a62:	2388      	movs	r3, #136	@ 0x88
 8003a64:	58c3      	ldr	r3, [r0, r3]
 8003a66:	2b20      	cmp	r3, #32
 8003a68:	d166      	bne.n	8003b38 <HAL_UART_Transmit+0xe6>
    if ((pData == NULL) || (Size == 0U))
 8003a6a:	2900      	cmp	r1, #0
 8003a6c:	d069      	beq.n	8003b42 <HAL_UART_Transmit+0xf0>
 8003a6e:	2a00      	cmp	r2, #0
 8003a70:	d069      	beq.n	8003b46 <HAL_UART_Transmit+0xf4>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a72:	6882      	ldr	r2, [r0, #8]
 8003a74:	2380      	movs	r3, #128	@ 0x80
 8003a76:	015b      	lsls	r3, r3, #5
 8003a78:	429a      	cmp	r2, r3
 8003a7a:	d104      	bne.n	8003a86 <HAL_UART_Transmit+0x34>
 8003a7c:	6903      	ldr	r3, [r0, #16]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d101      	bne.n	8003a86 <HAL_UART_Transmit+0x34>
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a82:	07cb      	lsls	r3, r1, #31
 8003a84:	d461      	bmi.n	8003b4a <HAL_UART_Transmit+0xf8>
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a86:	2390      	movs	r3, #144	@ 0x90
 8003a88:	2200      	movs	r2, #0
 8003a8a:	50e2      	str	r2, [r4, r3]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a8c:	3b08      	subs	r3, #8
 8003a8e:	3221      	adds	r2, #33	@ 0x21
 8003a90:	50e2      	str	r2, [r4, r3]
    tickstart = HAL_GetTick();
 8003a92:	f7fe fbb5 	bl	8002200 <HAL_GetTick>
 8003a96:	0007      	movs	r7, r0
    huart->TxXferSize  = Size;
 8003a98:	2354      	movs	r3, #84	@ 0x54
 8003a9a:	4642      	mov	r2, r8
 8003a9c:	52e2      	strh	r2, [r4, r3]
    huart->TxXferCount = Size;
 8003a9e:	3302      	adds	r3, #2
 8003aa0:	52e2      	strh	r2, [r4, r3]
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003aa2:	68a2      	ldr	r2, [r4, #8]
 8003aa4:	2380      	movs	r3, #128	@ 0x80
 8003aa6:	015b      	lsls	r3, r3, #5
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d002      	beq.n	8003ab2 <HAL_UART_Transmit+0x60>
      pdata16bits = NULL;
 8003aac:	2300      	movs	r3, #0
 8003aae:	4698      	mov	r8, r3
 8003ab0:	e018      	b.n	8003ae4 <HAL_UART_Transmit+0x92>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003ab2:	6923      	ldr	r3, [r4, #16]
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d02a      	beq.n	8003b0e <HAL_UART_Transmit+0xbc>
      pdata16bits = NULL;
 8003ab8:	2300      	movs	r3, #0
 8003aba:	4698      	mov	r8, r3
 8003abc:	e012      	b.n	8003ae4 <HAL_UART_Transmit+0x92>
        huart->gState = HAL_UART_STATE_READY;
 8003abe:	2388      	movs	r3, #136	@ 0x88
 8003ac0:	2220      	movs	r2, #32
 8003ac2:	50e2      	str	r2, [r4, r3]
        return HAL_TIMEOUT;
 8003ac4:	2003      	movs	r0, #3
 8003ac6:	e038      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ac8:	4643      	mov	r3, r8
 8003aca:	881b      	ldrh	r3, [r3, #0]
 8003acc:	6822      	ldr	r2, [r4, #0]
 8003ace:	05db      	lsls	r3, r3, #23
 8003ad0:	0ddb      	lsrs	r3, r3, #23
 8003ad2:	6293      	str	r3, [r2, #40]	@ 0x28
        pdata16bits++;
 8003ad4:	2302      	movs	r3, #2
 8003ad6:	469c      	mov	ip, r3
 8003ad8:	44e0      	add	r8, ip
      huart->TxXferCount--;
 8003ada:	2356      	movs	r3, #86	@ 0x56
 8003adc:	5ae2      	ldrh	r2, [r4, r3]
 8003ade:	3a01      	subs	r2, #1
 8003ae0:	b292      	uxth	r2, r2
 8003ae2:	52e2      	strh	r2, [r4, r3]
    while (huart->TxXferCount > 0U)
 8003ae4:	2356      	movs	r3, #86	@ 0x56
 8003ae6:	5ae3      	ldrh	r3, [r4, r3]
 8003ae8:	b29b      	uxth	r3, r3
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d012      	beq.n	8003b14 <HAL_UART_Transmit+0xc2>
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003aee:	9600      	str	r6, [sp, #0]
 8003af0:	003b      	movs	r3, r7
 8003af2:	2200      	movs	r2, #0
 8003af4:	2180      	movs	r1, #128	@ 0x80
 8003af6:	0020      	movs	r0, r4
 8003af8:	f7ff ff5c 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003afc:	2800      	cmp	r0, #0
 8003afe:	d1de      	bne.n	8003abe <HAL_UART_Transmit+0x6c>
      if (pdata8bits == NULL)
 8003b00:	2d00      	cmp	r5, #0
 8003b02:	d0e1      	beq.n	8003ac8 <HAL_UART_Transmit+0x76>
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003b04:	782a      	ldrb	r2, [r5, #0]
 8003b06:	6823      	ldr	r3, [r4, #0]
 8003b08:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003b0a:	3501      	adds	r5, #1
 8003b0c:	e7e5      	b.n	8003ada <HAL_UART_Transmit+0x88>
      pdata16bits = (const uint16_t *) pData;
 8003b0e:	46a8      	mov	r8, r5
      pdata8bits  = NULL;
 8003b10:	2500      	movs	r5, #0
 8003b12:	e7e7      	b.n	8003ae4 <HAL_UART_Transmit+0x92>
    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003b14:	9600      	str	r6, [sp, #0]
 8003b16:	003b      	movs	r3, r7
 8003b18:	2200      	movs	r2, #0
 8003b1a:	2140      	movs	r1, #64	@ 0x40
 8003b1c:	0020      	movs	r0, r4
 8003b1e:	f7ff ff49 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003b22:	2800      	cmp	r0, #0
 8003b24:	d103      	bne.n	8003b2e <HAL_UART_Transmit+0xdc>
    huart->gState = HAL_UART_STATE_READY;
 8003b26:	2388      	movs	r3, #136	@ 0x88
 8003b28:	2220      	movs	r2, #32
 8003b2a:	50e2      	str	r2, [r4, r3]
    return HAL_OK;
 8003b2c:	e005      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
      huart->gState = HAL_UART_STATE_READY;
 8003b2e:	2388      	movs	r3, #136	@ 0x88
 8003b30:	2220      	movs	r2, #32
 8003b32:	50e2      	str	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003b34:	2003      	movs	r0, #3
 8003b36:	e000      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
    return HAL_BUSY;
 8003b38:	2002      	movs	r0, #2
}
 8003b3a:	b002      	add	sp, #8
 8003b3c:	bc80      	pop	{r7}
 8003b3e:	46b8      	mov	r8, r7
 8003b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
      return  HAL_ERROR;
 8003b42:	2001      	movs	r0, #1
 8003b44:	e7f9      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
 8003b46:	2001      	movs	r0, #1
 8003b48:	e7f7      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
        return  HAL_ERROR;
 8003b4a:	2001      	movs	r0, #1
 8003b4c:	e7f5      	b.n	8003b3a <HAL_UART_Transmit+0xe8>
	...

08003b50 <UART_CheckIdleState>:
{
 8003b50:	b530      	push	{r4, r5, lr}
 8003b52:	b083      	sub	sp, #12
 8003b54:	0004      	movs	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003b56:	2390      	movs	r3, #144	@ 0x90
 8003b58:	2200      	movs	r2, #0
 8003b5a:	50c2      	str	r2, [r0, r3]
  tickstart = HAL_GetTick();
 8003b5c:	f7fe fb50 	bl	8002200 <HAL_GetTick>
 8003b60:	0005      	movs	r5, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003b62:	6823      	ldr	r3, [r4, #0]
 8003b64:	681b      	ldr	r3, [r3, #0]
 8003b66:	071b      	lsls	r3, r3, #28
 8003b68:	d410      	bmi.n	8003b8c <UART_CheckIdleState+0x3c>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003b6a:	6823      	ldr	r3, [r4, #0]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	075b      	lsls	r3, r3, #29
 8003b70:	d42b      	bmi.n	8003bca <UART_CheckIdleState+0x7a>
  huart->gState = HAL_UART_STATE_READY;
 8003b72:	2320      	movs	r3, #32
 8003b74:	2288      	movs	r2, #136	@ 0x88
 8003b76:	50a3      	str	r3, [r4, r2]
  huart->RxState = HAL_UART_STATE_READY;
 8003b78:	3204      	adds	r2, #4
 8003b7a:	50a3      	str	r3, [r4, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003b7c:	2300      	movs	r3, #0
 8003b7e:	66e3      	str	r3, [r4, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003b80:	6723      	str	r3, [r4, #112]	@ 0x70
  __HAL_UNLOCK(huart);
 8003b82:	3a08      	subs	r2, #8
 8003b84:	54a3      	strb	r3, [r4, r2]
  return HAL_OK;
 8003b86:	2000      	movs	r0, #0
}
 8003b88:	b003      	add	sp, #12
 8003b8a:	bd30      	pop	{r4, r5, pc}
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003b8c:	2180      	movs	r1, #128	@ 0x80
 8003b8e:	4b23      	ldr	r3, [pc, #140]	@ (8003c1c <UART_CheckIdleState+0xcc>)
 8003b90:	9300      	str	r3, [sp, #0]
 8003b92:	0003      	movs	r3, r0
 8003b94:	2200      	movs	r2, #0
 8003b96:	0389      	lsls	r1, r1, #14
 8003b98:	0020      	movs	r0, r4
 8003b9a:	f7ff ff0b 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003b9e:	2800      	cmp	r0, #0
 8003ba0:	d0e3      	beq.n	8003b6a <UART_CheckIdleState+0x1a>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003ba2:	f3ef 8110 	mrs	r1, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003ba6:	2301      	movs	r3, #1
 8003ba8:	f383 8810 	msr	PRIMASK, r3
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003bac:	6822      	ldr	r2, [r4, #0]
 8003bae:	6813      	ldr	r3, [r2, #0]
 8003bb0:	2080      	movs	r0, #128	@ 0x80
 8003bb2:	4383      	bics	r3, r0
 8003bb4:	6013      	str	r3, [r2, #0]
 8003bb6:	f381 8810 	msr	PRIMASK, r1
      huart->gState = HAL_UART_STATE_READY;
 8003bba:	2388      	movs	r3, #136	@ 0x88
 8003bbc:	2220      	movs	r2, #32
 8003bbe:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8003bc0:	3b04      	subs	r3, #4
 8003bc2:	2200      	movs	r2, #0
 8003bc4:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003bc6:	387d      	subs	r0, #125	@ 0x7d
 8003bc8:	e7de      	b.n	8003b88 <UART_CheckIdleState+0x38>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003bca:	2180      	movs	r1, #128	@ 0x80
 8003bcc:	4b13      	ldr	r3, [pc, #76]	@ (8003c1c <UART_CheckIdleState+0xcc>)
 8003bce:	9300      	str	r3, [sp, #0]
 8003bd0:	002b      	movs	r3, r5
 8003bd2:	2200      	movs	r2, #0
 8003bd4:	03c9      	lsls	r1, r1, #15
 8003bd6:	0020      	movs	r0, r4
 8003bd8:	f7ff feec 	bl	80039b4 <UART_WaitOnFlagUntilTimeout>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d0c8      	beq.n	8003b72 <UART_CheckIdleState+0x22>
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003be0:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003be4:	2201      	movs	r2, #1
 8003be6:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003bea:	6821      	ldr	r1, [r4, #0]
 8003bec:	680b      	ldr	r3, [r1, #0]
 8003bee:	4d0c      	ldr	r5, [pc, #48]	@ (8003c20 <UART_CheckIdleState+0xd0>)
 8003bf0:	402b      	ands	r3, r5
 8003bf2:	600b      	str	r3, [r1, #0]
 8003bf4:	f380 8810 	msr	PRIMASK, r0
  __ASM volatile ("MRS %0, primask" : "=r" (result) );
 8003bf8:	f3ef 8010 	mrs	r0, PRIMASK
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8003bfc:	f382 8810 	msr	PRIMASK, r2
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003c00:	6821      	ldr	r1, [r4, #0]
 8003c02:	688b      	ldr	r3, [r1, #8]
 8003c04:	4393      	bics	r3, r2
 8003c06:	608b      	str	r3, [r1, #8]
 8003c08:	f380 8810 	msr	PRIMASK, r0
      huart->RxState = HAL_UART_STATE_READY;
 8003c0c:	238c      	movs	r3, #140	@ 0x8c
 8003c0e:	321f      	adds	r2, #31
 8003c10:	50e2      	str	r2, [r4, r3]
      __HAL_UNLOCK(huart);
 8003c12:	3b08      	subs	r3, #8
 8003c14:	2200      	movs	r2, #0
 8003c16:	54e2      	strb	r2, [r4, r3]
      return HAL_TIMEOUT;
 8003c18:	2003      	movs	r0, #3
 8003c1a:	e7b5      	b.n	8003b88 <UART_CheckIdleState+0x38>
 8003c1c:	01ffffff 	.word	0x01ffffff
 8003c20:	fffffedf 	.word	0xfffffedf

08003c24 <HAL_UART_Init>:
{
 8003c24:	b510      	push	{r4, lr}
 8003c26:	1e04      	subs	r4, r0, #0
  if (huart == NULL)
 8003c28:	d030      	beq.n	8003c8c <HAL_UART_Init+0x68>
  if (huart->gState == HAL_UART_STATE_RESET)
 8003c2a:	2388      	movs	r3, #136	@ 0x88
 8003c2c:	58c3      	ldr	r3, [r0, r3]
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d022      	beq.n	8003c78 <HAL_UART_Init+0x54>
  huart->gState = HAL_UART_STATE_BUSY;
 8003c32:	2388      	movs	r3, #136	@ 0x88
 8003c34:	2224      	movs	r2, #36	@ 0x24
 8003c36:	50e2      	str	r2, [r4, r3]
  __HAL_UART_DISABLE(huart);
 8003c38:	6822      	ldr	r2, [r4, #0]
 8003c3a:	6813      	ldr	r3, [r2, #0]
 8003c3c:	2101      	movs	r1, #1
 8003c3e:	438b      	bics	r3, r1
 8003c40:	6013      	str	r3, [r2, #0]
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003c42:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d11d      	bne.n	8003c84 <HAL_UART_Init+0x60>
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003c48:	0020      	movs	r0, r4
 8003c4a:	f7ff fd61 	bl	8003710 <UART_SetConfig>
 8003c4e:	2801      	cmp	r0, #1
 8003c50:	d011      	beq.n	8003c76 <HAL_UART_Init+0x52>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003c52:	6822      	ldr	r2, [r4, #0]
 8003c54:	6853      	ldr	r3, [r2, #4]
 8003c56:	490e      	ldr	r1, [pc, #56]	@ (8003c90 <HAL_UART_Init+0x6c>)
 8003c58:	400b      	ands	r3, r1
 8003c5a:	6053      	str	r3, [r2, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003c5c:	6822      	ldr	r2, [r4, #0]
 8003c5e:	6893      	ldr	r3, [r2, #8]
 8003c60:	212a      	movs	r1, #42	@ 0x2a
 8003c62:	438b      	bics	r3, r1
 8003c64:	6093      	str	r3, [r2, #8]
  __HAL_UART_ENABLE(huart);
 8003c66:	6822      	ldr	r2, [r4, #0]
 8003c68:	6813      	ldr	r3, [r2, #0]
 8003c6a:	3929      	subs	r1, #41	@ 0x29
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	6013      	str	r3, [r2, #0]
  return (UART_CheckIdleState(huart));
 8003c70:	0020      	movs	r0, r4
 8003c72:	f7ff ff6d 	bl	8003b50 <UART_CheckIdleState>
}
 8003c76:	bd10      	pop	{r4, pc}
    huart->Lock = HAL_UNLOCKED;
 8003c78:	3384      	adds	r3, #132	@ 0x84
 8003c7a:	2200      	movs	r2, #0
 8003c7c:	54c2      	strb	r2, [r0, r3]
    HAL_UART_MspInit(huart);
 8003c7e:	f7fe fa0f 	bl	80020a0 <HAL_UART_MspInit>
 8003c82:	e7d6      	b.n	8003c32 <HAL_UART_Init+0xe>
    UART_AdvFeatureConfig(huart);
 8003c84:	0020      	movs	r0, r4
 8003c86:	f7ff fe25 	bl	80038d4 <UART_AdvFeatureConfig>
 8003c8a:	e7dd      	b.n	8003c48 <HAL_UART_Init+0x24>
    return HAL_ERROR;
 8003c8c:	2001      	movs	r0, #1
 8003c8e:	e7f2      	b.n	8003c76 <HAL_UART_Init+0x52>
 8003c90:	ffffb7ff 	.word	0xffffb7ff

08003c94 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8003c94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c96:	0004      	movs	r4, r0
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8003c98:	6e43      	ldr	r3, [r0, #100]	@ 0x64
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d105      	bne.n	8003caa <UARTEx_SetNbDataToProcess+0x16>
  {
    huart->NbTxDataToProcess = 1U;
 8003c9e:	3301      	adds	r3, #1
 8003ca0:	226a      	movs	r2, #106	@ 0x6a
 8003ca2:	5283      	strh	r3, [r0, r2]
    huart->NbRxDataToProcess = 1U;
 8003ca4:	3a02      	subs	r2, #2
 8003ca6:	5283      	strh	r3, [r0, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8003ca8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8003caa:	6802      	ldr	r2, [r0, #0]
 8003cac:	6895      	ldr	r5, [r2, #8]
 8003cae:	0e6d      	lsrs	r5, r5, #25
 8003cb0:	2307      	movs	r3, #7
 8003cb2:	401d      	ands	r5, r3
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8003cb4:	6892      	ldr	r2, [r2, #8]
 8003cb6:	0f52      	lsrs	r2, r2, #29
 8003cb8:	4013      	ands	r3, r2
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cba:	4f08      	ldr	r7, [pc, #32]	@ (8003cdc <UARTEx_SetNbDataToProcess+0x48>)
 8003cbc:	5cf8      	ldrb	r0, [r7, r3]
 8003cbe:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[tx_fifo_threshold];
 8003cc0:	4e07      	ldr	r6, [pc, #28]	@ (8003ce0 <UARTEx_SetNbDataToProcess+0x4c>)
 8003cc2:	5cf1      	ldrb	r1, [r6, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8003cc4:	f7fc fabc 	bl	8000240 <__divsi3>
 8003cc8:	236a      	movs	r3, #106	@ 0x6a
 8003cca:	52e0      	strh	r0, [r4, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003ccc:	5d78      	ldrb	r0, [r7, r5]
 8003cce:	00c0      	lsls	r0, r0, #3
                               (uint16_t)denominator[rx_fifo_threshold];
 8003cd0:	5d71      	ldrb	r1, [r6, r5]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8003cd2:	f7fc fab5 	bl	8000240 <__divsi3>
 8003cd6:	2368      	movs	r3, #104	@ 0x68
 8003cd8:	52e0      	strh	r0, [r4, r3]
}
 8003cda:	e7e5      	b.n	8003ca8 <UARTEx_SetNbDataToProcess+0x14>
 8003cdc:	08004814 	.word	0x08004814
 8003ce0:	0800480c 	.word	0x0800480c

08003ce4 <HAL_UARTEx_DisableFifoMode>:
{
 8003ce4:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(huart);
 8003ce6:	2384      	movs	r3, #132	@ 0x84
 8003ce8:	5cc3      	ldrb	r3, [r0, r3]
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d015      	beq.n	8003d1a <HAL_UARTEx_DisableFifoMode+0x36>
 8003cee:	2484      	movs	r4, #132	@ 0x84
 8003cf0:	2601      	movs	r6, #1
 8003cf2:	5506      	strb	r6, [r0, r4]
  huart->gState = HAL_UART_STATE_BUSY;
 8003cf4:	2588      	movs	r5, #136	@ 0x88
 8003cf6:	2324      	movs	r3, #36	@ 0x24
 8003cf8:	5143      	str	r3, [r0, r5]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003cfa:	6802      	ldr	r2, [r0, #0]
 8003cfc:	6813      	ldr	r3, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003cfe:	6811      	ldr	r1, [r2, #0]
 8003d00:	43b1      	bics	r1, r6
 8003d02:	6011      	str	r1, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8003d04:	4a06      	ldr	r2, [pc, #24]	@ (8003d20 <HAL_UARTEx_DisableFifoMode+0x3c>)
 8003d06:	4013      	ands	r3, r2
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8003d08:	2200      	movs	r2, #0
 8003d0a:	6642      	str	r2, [r0, #100]	@ 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d0c:	6801      	ldr	r1, [r0, #0]
 8003d0e:	600b      	str	r3, [r1, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003d10:	2320      	movs	r3, #32
 8003d12:	5143      	str	r3, [r0, r5]
  __HAL_UNLOCK(huart);
 8003d14:	5502      	strb	r2, [r0, r4]
  return HAL_OK;
 8003d16:	2000      	movs	r0, #0
}
 8003d18:	bd70      	pop	{r4, r5, r6, pc}
  __HAL_LOCK(huart);
 8003d1a:	2002      	movs	r0, #2
 8003d1c:	e7fc      	b.n	8003d18 <HAL_UARTEx_DisableFifoMode+0x34>
 8003d1e:	46c0      	nop			@ (mov r8, r8)
 8003d20:	dfffffff 	.word	0xdfffffff

08003d24 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8003d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d26:	0004      	movs	r4, r0
 8003d28:	000a      	movs	r2, r1
  __HAL_LOCK(huart);
 8003d2a:	2384      	movs	r3, #132	@ 0x84
 8003d2c:	5cc3      	ldrb	r3, [r0, r3]
 8003d2e:	2b01      	cmp	r3, #1
 8003d30:	d01b      	beq.n	8003d6a <HAL_UARTEx_SetTxFifoThreshold+0x46>
 8003d32:	2584      	movs	r5, #132	@ 0x84
 8003d34:	2001      	movs	r0, #1
 8003d36:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8003d38:	2688      	movs	r6, #136	@ 0x88
 8003d3a:	2324      	movs	r3, #36	@ 0x24
 8003d3c:	51a3      	str	r3, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d3e:	6823      	ldr	r3, [r4, #0]
 8003d40:	681f      	ldr	r7, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8003d42:	6819      	ldr	r1, [r3, #0]
 8003d44:	4381      	bics	r1, r0
 8003d46:	6019      	str	r1, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8003d48:	6820      	ldr	r0, [r4, #0]
 8003d4a:	6883      	ldr	r3, [r0, #8]
 8003d4c:	00db      	lsls	r3, r3, #3
 8003d4e:	08d9      	lsrs	r1, r3, #3
 8003d50:	4311      	orrs	r1, r2
 8003d52:	6081      	str	r1, [r0, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003d54:	0020      	movs	r0, r4
 8003d56:	f7ff ff9d 	bl	8003c94 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003d5a:	6823      	ldr	r3, [r4, #0]
 8003d5c:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003d5e:	2320      	movs	r3, #32
 8003d60:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 8003d62:	2300      	movs	r3, #0
 8003d64:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003d66:	2000      	movs	r0, #0
}
 8003d68:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8003d6a:	2002      	movs	r0, #2
 8003d6c:	e7fc      	b.n	8003d68 <HAL_UARTEx_SetTxFifoThreshold+0x44>
	...

08003d70 <HAL_UARTEx_SetRxFifoThreshold>:
{
 8003d70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003d72:	0004      	movs	r4, r0
 8003d74:	000b      	movs	r3, r1
  __HAL_LOCK(huart);
 8003d76:	2284      	movs	r2, #132	@ 0x84
 8003d78:	5c82      	ldrb	r2, [r0, r2]
 8003d7a:	2a01      	cmp	r2, #1
 8003d7c:	d01b      	beq.n	8003db6 <HAL_UARTEx_SetRxFifoThreshold+0x46>
 8003d7e:	2584      	movs	r5, #132	@ 0x84
 8003d80:	2001      	movs	r0, #1
 8003d82:	5560      	strb	r0, [r4, r5]
  huart->gState = HAL_UART_STATE_BUSY;
 8003d84:	2688      	movs	r6, #136	@ 0x88
 8003d86:	2224      	movs	r2, #36	@ 0x24
 8003d88:	51a2      	str	r2, [r4, r6]
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8003d8a:	6822      	ldr	r2, [r4, #0]
 8003d8c:	6817      	ldr	r7, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8003d8e:	6811      	ldr	r1, [r2, #0]
 8003d90:	4381      	bics	r1, r0
 8003d92:	6011      	str	r1, [r2, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8003d94:	6822      	ldr	r2, [r4, #0]
 8003d96:	6891      	ldr	r1, [r2, #8]
 8003d98:	4808      	ldr	r0, [pc, #32]	@ (8003dbc <HAL_UARTEx_SetRxFifoThreshold+0x4c>)
 8003d9a:	4001      	ands	r1, r0
 8003d9c:	4319      	orrs	r1, r3
 8003d9e:	6091      	str	r1, [r2, #8]
  UARTEx_SetNbDataToProcess(huart);
 8003da0:	0020      	movs	r0, r4
 8003da2:	f7ff ff77 	bl	8003c94 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8003da6:	6823      	ldr	r3, [r4, #0]
 8003da8:	601f      	str	r7, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 8003daa:	2320      	movs	r3, #32
 8003dac:	51a3      	str	r3, [r4, r6]
  __HAL_UNLOCK(huart);
 8003dae:	2300      	movs	r3, #0
 8003db0:	5563      	strb	r3, [r4, r5]
  return HAL_OK;
 8003db2:	2000      	movs	r0, #0
}
 8003db4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  __HAL_LOCK(huart);
 8003db6:	2002      	movs	r0, #2
 8003db8:	e7fc      	b.n	8003db4 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 8003dba:	46c0      	nop			@ (mov r8, r8)
 8003dbc:	f1ffffff 	.word	0xf1ffffff

08003dc0 <sniprintf>:
 8003dc0:	b40c      	push	{r2, r3}
 8003dc2:	b530      	push	{r4, r5, lr}
 8003dc4:	4b18      	ldr	r3, [pc, #96]	@ (8003e28 <sniprintf+0x68>)
 8003dc6:	000c      	movs	r4, r1
 8003dc8:	681d      	ldr	r5, [r3, #0]
 8003dca:	b09d      	sub	sp, #116	@ 0x74
 8003dcc:	2900      	cmp	r1, #0
 8003dce:	da08      	bge.n	8003de2 <sniprintf+0x22>
 8003dd0:	238b      	movs	r3, #139	@ 0x8b
 8003dd2:	2001      	movs	r0, #1
 8003dd4:	602b      	str	r3, [r5, #0]
 8003dd6:	4240      	negs	r0, r0
 8003dd8:	b01d      	add	sp, #116	@ 0x74
 8003dda:	bc30      	pop	{r4, r5}
 8003ddc:	bc08      	pop	{r3}
 8003dde:	b002      	add	sp, #8
 8003de0:	4718      	bx	r3
 8003de2:	2382      	movs	r3, #130	@ 0x82
 8003de4:	466a      	mov	r2, sp
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	8293      	strh	r3, [r2, #20]
 8003dea:	2300      	movs	r3, #0
 8003dec:	9002      	str	r0, [sp, #8]
 8003dee:	931b      	str	r3, [sp, #108]	@ 0x6c
 8003df0:	9006      	str	r0, [sp, #24]
 8003df2:	4299      	cmp	r1, r3
 8003df4:	d000      	beq.n	8003df8 <sniprintf+0x38>
 8003df6:	1e4b      	subs	r3, r1, #1
 8003df8:	9304      	str	r3, [sp, #16]
 8003dfa:	9307      	str	r3, [sp, #28]
 8003dfc:	2301      	movs	r3, #1
 8003dfe:	466a      	mov	r2, sp
 8003e00:	425b      	negs	r3, r3
 8003e02:	82d3      	strh	r3, [r2, #22]
 8003e04:	0028      	movs	r0, r5
 8003e06:	ab21      	add	r3, sp, #132	@ 0x84
 8003e08:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8003e0a:	a902      	add	r1, sp, #8
 8003e0c:	9301      	str	r3, [sp, #4]
 8003e0e:	f000 f99d 	bl	800414c <_svfiprintf_r>
 8003e12:	1c43      	adds	r3, r0, #1
 8003e14:	da01      	bge.n	8003e1a <sniprintf+0x5a>
 8003e16:	238b      	movs	r3, #139	@ 0x8b
 8003e18:	602b      	str	r3, [r5, #0]
 8003e1a:	2c00      	cmp	r4, #0
 8003e1c:	d0dc      	beq.n	8003dd8 <sniprintf+0x18>
 8003e1e:	2200      	movs	r2, #0
 8003e20:	9b02      	ldr	r3, [sp, #8]
 8003e22:	701a      	strb	r2, [r3, #0]
 8003e24:	e7d8      	b.n	8003dd8 <sniprintf+0x18>
 8003e26:	46c0      	nop			@ (mov r8, r8)
 8003e28:	2000002c 	.word	0x2000002c

08003e2c <memset>:
 8003e2c:	0003      	movs	r3, r0
 8003e2e:	1882      	adds	r2, r0, r2
 8003e30:	4293      	cmp	r3, r2
 8003e32:	d100      	bne.n	8003e36 <memset+0xa>
 8003e34:	4770      	bx	lr
 8003e36:	7019      	strb	r1, [r3, #0]
 8003e38:	3301      	adds	r3, #1
 8003e3a:	e7f9      	b.n	8003e30 <memset+0x4>

08003e3c <__errno>:
 8003e3c:	4b01      	ldr	r3, [pc, #4]	@ (8003e44 <__errno+0x8>)
 8003e3e:	6818      	ldr	r0, [r3, #0]
 8003e40:	4770      	bx	lr
 8003e42:	46c0      	nop			@ (mov r8, r8)
 8003e44:	2000002c 	.word	0x2000002c

08003e48 <__libc_init_array>:
 8003e48:	b570      	push	{r4, r5, r6, lr}
 8003e4a:	2600      	movs	r6, #0
 8003e4c:	4c0c      	ldr	r4, [pc, #48]	@ (8003e80 <__libc_init_array+0x38>)
 8003e4e:	4d0d      	ldr	r5, [pc, #52]	@ (8003e84 <__libc_init_array+0x3c>)
 8003e50:	1b64      	subs	r4, r4, r5
 8003e52:	10a4      	asrs	r4, r4, #2
 8003e54:	42a6      	cmp	r6, r4
 8003e56:	d109      	bne.n	8003e6c <__libc_init_array+0x24>
 8003e58:	2600      	movs	r6, #0
 8003e5a:	f000 fc61 	bl	8004720 <_init>
 8003e5e:	4c0a      	ldr	r4, [pc, #40]	@ (8003e88 <__libc_init_array+0x40>)
 8003e60:	4d0a      	ldr	r5, [pc, #40]	@ (8003e8c <__libc_init_array+0x44>)
 8003e62:	1b64      	subs	r4, r4, r5
 8003e64:	10a4      	asrs	r4, r4, #2
 8003e66:	42a6      	cmp	r6, r4
 8003e68:	d105      	bne.n	8003e76 <__libc_init_array+0x2e>
 8003e6a:	bd70      	pop	{r4, r5, r6, pc}
 8003e6c:	00b3      	lsls	r3, r6, #2
 8003e6e:	58eb      	ldr	r3, [r5, r3]
 8003e70:	4798      	blx	r3
 8003e72:	3601      	adds	r6, #1
 8003e74:	e7ee      	b.n	8003e54 <__libc_init_array+0xc>
 8003e76:	00b3      	lsls	r3, r6, #2
 8003e78:	58eb      	ldr	r3, [r5, r3]
 8003e7a:	4798      	blx	r3
 8003e7c:	3601      	adds	r6, #1
 8003e7e:	e7f2      	b.n	8003e66 <__libc_init_array+0x1e>
 8003e80:	08004850 	.word	0x08004850
 8003e84:	08004850 	.word	0x08004850
 8003e88:	08004854 	.word	0x08004854
 8003e8c:	08004850 	.word	0x08004850

08003e90 <__retarget_lock_acquire_recursive>:
 8003e90:	4770      	bx	lr

08003e92 <__retarget_lock_release_recursive>:
 8003e92:	4770      	bx	lr

08003e94 <_free_r>:
 8003e94:	b570      	push	{r4, r5, r6, lr}
 8003e96:	0005      	movs	r5, r0
 8003e98:	1e0c      	subs	r4, r1, #0
 8003e9a:	d010      	beq.n	8003ebe <_free_r+0x2a>
 8003e9c:	3c04      	subs	r4, #4
 8003e9e:	6823      	ldr	r3, [r4, #0]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	da00      	bge.n	8003ea6 <_free_r+0x12>
 8003ea4:	18e4      	adds	r4, r4, r3
 8003ea6:	0028      	movs	r0, r5
 8003ea8:	f000 f8e0 	bl	800406c <__malloc_lock>
 8003eac:	4a1d      	ldr	r2, [pc, #116]	@ (8003f24 <_free_r+0x90>)
 8003eae:	6813      	ldr	r3, [r2, #0]
 8003eb0:	2b00      	cmp	r3, #0
 8003eb2:	d105      	bne.n	8003ec0 <_free_r+0x2c>
 8003eb4:	6063      	str	r3, [r4, #4]
 8003eb6:	6014      	str	r4, [r2, #0]
 8003eb8:	0028      	movs	r0, r5
 8003eba:	f000 f8df 	bl	800407c <__malloc_unlock>
 8003ebe:	bd70      	pop	{r4, r5, r6, pc}
 8003ec0:	42a3      	cmp	r3, r4
 8003ec2:	d908      	bls.n	8003ed6 <_free_r+0x42>
 8003ec4:	6820      	ldr	r0, [r4, #0]
 8003ec6:	1821      	adds	r1, r4, r0
 8003ec8:	428b      	cmp	r3, r1
 8003eca:	d1f3      	bne.n	8003eb4 <_free_r+0x20>
 8003ecc:	6819      	ldr	r1, [r3, #0]
 8003ece:	685b      	ldr	r3, [r3, #4]
 8003ed0:	1809      	adds	r1, r1, r0
 8003ed2:	6021      	str	r1, [r4, #0]
 8003ed4:	e7ee      	b.n	8003eb4 <_free_r+0x20>
 8003ed6:	001a      	movs	r2, r3
 8003ed8:	685b      	ldr	r3, [r3, #4]
 8003eda:	2b00      	cmp	r3, #0
 8003edc:	d001      	beq.n	8003ee2 <_free_r+0x4e>
 8003ede:	42a3      	cmp	r3, r4
 8003ee0:	d9f9      	bls.n	8003ed6 <_free_r+0x42>
 8003ee2:	6811      	ldr	r1, [r2, #0]
 8003ee4:	1850      	adds	r0, r2, r1
 8003ee6:	42a0      	cmp	r0, r4
 8003ee8:	d10b      	bne.n	8003f02 <_free_r+0x6e>
 8003eea:	6820      	ldr	r0, [r4, #0]
 8003eec:	1809      	adds	r1, r1, r0
 8003eee:	1850      	adds	r0, r2, r1
 8003ef0:	6011      	str	r1, [r2, #0]
 8003ef2:	4283      	cmp	r3, r0
 8003ef4:	d1e0      	bne.n	8003eb8 <_free_r+0x24>
 8003ef6:	6818      	ldr	r0, [r3, #0]
 8003ef8:	685b      	ldr	r3, [r3, #4]
 8003efa:	1841      	adds	r1, r0, r1
 8003efc:	6011      	str	r1, [r2, #0]
 8003efe:	6053      	str	r3, [r2, #4]
 8003f00:	e7da      	b.n	8003eb8 <_free_r+0x24>
 8003f02:	42a0      	cmp	r0, r4
 8003f04:	d902      	bls.n	8003f0c <_free_r+0x78>
 8003f06:	230c      	movs	r3, #12
 8003f08:	602b      	str	r3, [r5, #0]
 8003f0a:	e7d5      	b.n	8003eb8 <_free_r+0x24>
 8003f0c:	6820      	ldr	r0, [r4, #0]
 8003f0e:	1821      	adds	r1, r4, r0
 8003f10:	428b      	cmp	r3, r1
 8003f12:	d103      	bne.n	8003f1c <_free_r+0x88>
 8003f14:	6819      	ldr	r1, [r3, #0]
 8003f16:	685b      	ldr	r3, [r3, #4]
 8003f18:	1809      	adds	r1, r1, r0
 8003f1a:	6021      	str	r1, [r4, #0]
 8003f1c:	6063      	str	r3, [r4, #4]
 8003f1e:	6054      	str	r4, [r2, #4]
 8003f20:	e7ca      	b.n	8003eb8 <_free_r+0x24>
 8003f22:	46c0      	nop			@ (mov r8, r8)
 8003f24:	20000378 	.word	0x20000378

08003f28 <sbrk_aligned>:
 8003f28:	b570      	push	{r4, r5, r6, lr}
 8003f2a:	4e0f      	ldr	r6, [pc, #60]	@ (8003f68 <sbrk_aligned+0x40>)
 8003f2c:	000d      	movs	r5, r1
 8003f2e:	6831      	ldr	r1, [r6, #0]
 8003f30:	0004      	movs	r4, r0
 8003f32:	2900      	cmp	r1, #0
 8003f34:	d102      	bne.n	8003f3c <sbrk_aligned+0x14>
 8003f36:	f000 fb95 	bl	8004664 <_sbrk_r>
 8003f3a:	6030      	str	r0, [r6, #0]
 8003f3c:	0029      	movs	r1, r5
 8003f3e:	0020      	movs	r0, r4
 8003f40:	f000 fb90 	bl	8004664 <_sbrk_r>
 8003f44:	1c43      	adds	r3, r0, #1
 8003f46:	d103      	bne.n	8003f50 <sbrk_aligned+0x28>
 8003f48:	2501      	movs	r5, #1
 8003f4a:	426d      	negs	r5, r5
 8003f4c:	0028      	movs	r0, r5
 8003f4e:	bd70      	pop	{r4, r5, r6, pc}
 8003f50:	2303      	movs	r3, #3
 8003f52:	1cc5      	adds	r5, r0, #3
 8003f54:	439d      	bics	r5, r3
 8003f56:	42a8      	cmp	r0, r5
 8003f58:	d0f8      	beq.n	8003f4c <sbrk_aligned+0x24>
 8003f5a:	1a29      	subs	r1, r5, r0
 8003f5c:	0020      	movs	r0, r4
 8003f5e:	f000 fb81 	bl	8004664 <_sbrk_r>
 8003f62:	3001      	adds	r0, #1
 8003f64:	d1f2      	bne.n	8003f4c <sbrk_aligned+0x24>
 8003f66:	e7ef      	b.n	8003f48 <sbrk_aligned+0x20>
 8003f68:	20000374 	.word	0x20000374

08003f6c <_malloc_r>:
 8003f6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8003f6e:	2203      	movs	r2, #3
 8003f70:	1ccb      	adds	r3, r1, #3
 8003f72:	4393      	bics	r3, r2
 8003f74:	3308      	adds	r3, #8
 8003f76:	0005      	movs	r5, r0
 8003f78:	001f      	movs	r7, r3
 8003f7a:	2b0c      	cmp	r3, #12
 8003f7c:	d234      	bcs.n	8003fe8 <_malloc_r+0x7c>
 8003f7e:	270c      	movs	r7, #12
 8003f80:	42b9      	cmp	r1, r7
 8003f82:	d833      	bhi.n	8003fec <_malloc_r+0x80>
 8003f84:	0028      	movs	r0, r5
 8003f86:	f000 f871 	bl	800406c <__malloc_lock>
 8003f8a:	4e37      	ldr	r6, [pc, #220]	@ (8004068 <_malloc_r+0xfc>)
 8003f8c:	6833      	ldr	r3, [r6, #0]
 8003f8e:	001c      	movs	r4, r3
 8003f90:	2c00      	cmp	r4, #0
 8003f92:	d12f      	bne.n	8003ff4 <_malloc_r+0x88>
 8003f94:	0039      	movs	r1, r7
 8003f96:	0028      	movs	r0, r5
 8003f98:	f7ff ffc6 	bl	8003f28 <sbrk_aligned>
 8003f9c:	0004      	movs	r4, r0
 8003f9e:	1c43      	adds	r3, r0, #1
 8003fa0:	d15f      	bne.n	8004062 <_malloc_r+0xf6>
 8003fa2:	6834      	ldr	r4, [r6, #0]
 8003fa4:	9400      	str	r4, [sp, #0]
 8003fa6:	9b00      	ldr	r3, [sp, #0]
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	d14a      	bne.n	8004042 <_malloc_r+0xd6>
 8003fac:	2c00      	cmp	r4, #0
 8003fae:	d052      	beq.n	8004056 <_malloc_r+0xea>
 8003fb0:	6823      	ldr	r3, [r4, #0]
 8003fb2:	0028      	movs	r0, r5
 8003fb4:	18e3      	adds	r3, r4, r3
 8003fb6:	9900      	ldr	r1, [sp, #0]
 8003fb8:	9301      	str	r3, [sp, #4]
 8003fba:	f000 fb53 	bl	8004664 <_sbrk_r>
 8003fbe:	9b01      	ldr	r3, [sp, #4]
 8003fc0:	4283      	cmp	r3, r0
 8003fc2:	d148      	bne.n	8004056 <_malloc_r+0xea>
 8003fc4:	6823      	ldr	r3, [r4, #0]
 8003fc6:	0028      	movs	r0, r5
 8003fc8:	1aff      	subs	r7, r7, r3
 8003fca:	0039      	movs	r1, r7
 8003fcc:	f7ff ffac 	bl	8003f28 <sbrk_aligned>
 8003fd0:	3001      	adds	r0, #1
 8003fd2:	d040      	beq.n	8004056 <_malloc_r+0xea>
 8003fd4:	6823      	ldr	r3, [r4, #0]
 8003fd6:	19db      	adds	r3, r3, r7
 8003fd8:	6023      	str	r3, [r4, #0]
 8003fda:	6833      	ldr	r3, [r6, #0]
 8003fdc:	685a      	ldr	r2, [r3, #4]
 8003fde:	2a00      	cmp	r2, #0
 8003fe0:	d133      	bne.n	800404a <_malloc_r+0xde>
 8003fe2:	9b00      	ldr	r3, [sp, #0]
 8003fe4:	6033      	str	r3, [r6, #0]
 8003fe6:	e019      	b.n	800401c <_malloc_r+0xb0>
 8003fe8:	2b00      	cmp	r3, #0
 8003fea:	dac9      	bge.n	8003f80 <_malloc_r+0x14>
 8003fec:	230c      	movs	r3, #12
 8003fee:	602b      	str	r3, [r5, #0]
 8003ff0:	2000      	movs	r0, #0
 8003ff2:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8003ff4:	6821      	ldr	r1, [r4, #0]
 8003ff6:	1bc9      	subs	r1, r1, r7
 8003ff8:	d420      	bmi.n	800403c <_malloc_r+0xd0>
 8003ffa:	290b      	cmp	r1, #11
 8003ffc:	d90a      	bls.n	8004014 <_malloc_r+0xa8>
 8003ffe:	19e2      	adds	r2, r4, r7
 8004000:	6027      	str	r7, [r4, #0]
 8004002:	42a3      	cmp	r3, r4
 8004004:	d104      	bne.n	8004010 <_malloc_r+0xa4>
 8004006:	6032      	str	r2, [r6, #0]
 8004008:	6863      	ldr	r3, [r4, #4]
 800400a:	6011      	str	r1, [r2, #0]
 800400c:	6053      	str	r3, [r2, #4]
 800400e:	e005      	b.n	800401c <_malloc_r+0xb0>
 8004010:	605a      	str	r2, [r3, #4]
 8004012:	e7f9      	b.n	8004008 <_malloc_r+0x9c>
 8004014:	6862      	ldr	r2, [r4, #4]
 8004016:	42a3      	cmp	r3, r4
 8004018:	d10e      	bne.n	8004038 <_malloc_r+0xcc>
 800401a:	6032      	str	r2, [r6, #0]
 800401c:	0028      	movs	r0, r5
 800401e:	f000 f82d 	bl	800407c <__malloc_unlock>
 8004022:	0020      	movs	r0, r4
 8004024:	2207      	movs	r2, #7
 8004026:	300b      	adds	r0, #11
 8004028:	1d23      	adds	r3, r4, #4
 800402a:	4390      	bics	r0, r2
 800402c:	1ac2      	subs	r2, r0, r3
 800402e:	4298      	cmp	r0, r3
 8004030:	d0df      	beq.n	8003ff2 <_malloc_r+0x86>
 8004032:	1a1b      	subs	r3, r3, r0
 8004034:	50a3      	str	r3, [r4, r2]
 8004036:	e7dc      	b.n	8003ff2 <_malloc_r+0x86>
 8004038:	605a      	str	r2, [r3, #4]
 800403a:	e7ef      	b.n	800401c <_malloc_r+0xb0>
 800403c:	0023      	movs	r3, r4
 800403e:	6864      	ldr	r4, [r4, #4]
 8004040:	e7a6      	b.n	8003f90 <_malloc_r+0x24>
 8004042:	9c00      	ldr	r4, [sp, #0]
 8004044:	6863      	ldr	r3, [r4, #4]
 8004046:	9300      	str	r3, [sp, #0]
 8004048:	e7ad      	b.n	8003fa6 <_malloc_r+0x3a>
 800404a:	001a      	movs	r2, r3
 800404c:	685b      	ldr	r3, [r3, #4]
 800404e:	42a3      	cmp	r3, r4
 8004050:	d1fb      	bne.n	800404a <_malloc_r+0xde>
 8004052:	2300      	movs	r3, #0
 8004054:	e7da      	b.n	800400c <_malloc_r+0xa0>
 8004056:	230c      	movs	r3, #12
 8004058:	0028      	movs	r0, r5
 800405a:	602b      	str	r3, [r5, #0]
 800405c:	f000 f80e 	bl	800407c <__malloc_unlock>
 8004060:	e7c6      	b.n	8003ff0 <_malloc_r+0x84>
 8004062:	6007      	str	r7, [r0, #0]
 8004064:	e7da      	b.n	800401c <_malloc_r+0xb0>
 8004066:	46c0      	nop			@ (mov r8, r8)
 8004068:	20000378 	.word	0x20000378

0800406c <__malloc_lock>:
 800406c:	b510      	push	{r4, lr}
 800406e:	4802      	ldr	r0, [pc, #8]	@ (8004078 <__malloc_lock+0xc>)
 8004070:	f7ff ff0e 	bl	8003e90 <__retarget_lock_acquire_recursive>
 8004074:	bd10      	pop	{r4, pc}
 8004076:	46c0      	nop			@ (mov r8, r8)
 8004078:	20000370 	.word	0x20000370

0800407c <__malloc_unlock>:
 800407c:	b510      	push	{r4, lr}
 800407e:	4802      	ldr	r0, [pc, #8]	@ (8004088 <__malloc_unlock+0xc>)
 8004080:	f7ff ff07 	bl	8003e92 <__retarget_lock_release_recursive>
 8004084:	bd10      	pop	{r4, pc}
 8004086:	46c0      	nop			@ (mov r8, r8)
 8004088:	20000370 	.word	0x20000370

0800408c <__ssputs_r>:
 800408c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800408e:	688e      	ldr	r6, [r1, #8]
 8004090:	b085      	sub	sp, #20
 8004092:	001f      	movs	r7, r3
 8004094:	000c      	movs	r4, r1
 8004096:	680b      	ldr	r3, [r1, #0]
 8004098:	9002      	str	r0, [sp, #8]
 800409a:	9203      	str	r2, [sp, #12]
 800409c:	42be      	cmp	r6, r7
 800409e:	d830      	bhi.n	8004102 <__ssputs_r+0x76>
 80040a0:	210c      	movs	r1, #12
 80040a2:	5e62      	ldrsh	r2, [r4, r1]
 80040a4:	2190      	movs	r1, #144	@ 0x90
 80040a6:	00c9      	lsls	r1, r1, #3
 80040a8:	420a      	tst	r2, r1
 80040aa:	d028      	beq.n	80040fe <__ssputs_r+0x72>
 80040ac:	2003      	movs	r0, #3
 80040ae:	6921      	ldr	r1, [r4, #16]
 80040b0:	1a5b      	subs	r3, r3, r1
 80040b2:	9301      	str	r3, [sp, #4]
 80040b4:	6963      	ldr	r3, [r4, #20]
 80040b6:	4343      	muls	r3, r0
 80040b8:	9801      	ldr	r0, [sp, #4]
 80040ba:	0fdd      	lsrs	r5, r3, #31
 80040bc:	18ed      	adds	r5, r5, r3
 80040be:	1c7b      	adds	r3, r7, #1
 80040c0:	181b      	adds	r3, r3, r0
 80040c2:	106d      	asrs	r5, r5, #1
 80040c4:	42ab      	cmp	r3, r5
 80040c6:	d900      	bls.n	80040ca <__ssputs_r+0x3e>
 80040c8:	001d      	movs	r5, r3
 80040ca:	0552      	lsls	r2, r2, #21
 80040cc:	d528      	bpl.n	8004120 <__ssputs_r+0x94>
 80040ce:	0029      	movs	r1, r5
 80040d0:	9802      	ldr	r0, [sp, #8]
 80040d2:	f7ff ff4b 	bl	8003f6c <_malloc_r>
 80040d6:	1e06      	subs	r6, r0, #0
 80040d8:	d02c      	beq.n	8004134 <__ssputs_r+0xa8>
 80040da:	9a01      	ldr	r2, [sp, #4]
 80040dc:	6921      	ldr	r1, [r4, #16]
 80040de:	f000 fade 	bl	800469e <memcpy>
 80040e2:	89a2      	ldrh	r2, [r4, #12]
 80040e4:	4b18      	ldr	r3, [pc, #96]	@ (8004148 <__ssputs_r+0xbc>)
 80040e6:	401a      	ands	r2, r3
 80040e8:	2380      	movs	r3, #128	@ 0x80
 80040ea:	4313      	orrs	r3, r2
 80040ec:	81a3      	strh	r3, [r4, #12]
 80040ee:	9b01      	ldr	r3, [sp, #4]
 80040f0:	6126      	str	r6, [r4, #16]
 80040f2:	18f6      	adds	r6, r6, r3
 80040f4:	6026      	str	r6, [r4, #0]
 80040f6:	003e      	movs	r6, r7
 80040f8:	6165      	str	r5, [r4, #20]
 80040fa:	1aed      	subs	r5, r5, r3
 80040fc:	60a5      	str	r5, [r4, #8]
 80040fe:	42be      	cmp	r6, r7
 8004100:	d900      	bls.n	8004104 <__ssputs_r+0x78>
 8004102:	003e      	movs	r6, r7
 8004104:	0032      	movs	r2, r6
 8004106:	9903      	ldr	r1, [sp, #12]
 8004108:	6820      	ldr	r0, [r4, #0]
 800410a:	f000 fa99 	bl	8004640 <memmove>
 800410e:	2000      	movs	r0, #0
 8004110:	68a3      	ldr	r3, [r4, #8]
 8004112:	1b9b      	subs	r3, r3, r6
 8004114:	60a3      	str	r3, [r4, #8]
 8004116:	6823      	ldr	r3, [r4, #0]
 8004118:	199b      	adds	r3, r3, r6
 800411a:	6023      	str	r3, [r4, #0]
 800411c:	b005      	add	sp, #20
 800411e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004120:	002a      	movs	r2, r5
 8004122:	9802      	ldr	r0, [sp, #8]
 8004124:	f000 fac4 	bl	80046b0 <_realloc_r>
 8004128:	1e06      	subs	r6, r0, #0
 800412a:	d1e0      	bne.n	80040ee <__ssputs_r+0x62>
 800412c:	6921      	ldr	r1, [r4, #16]
 800412e:	9802      	ldr	r0, [sp, #8]
 8004130:	f7ff feb0 	bl	8003e94 <_free_r>
 8004134:	230c      	movs	r3, #12
 8004136:	2001      	movs	r0, #1
 8004138:	9a02      	ldr	r2, [sp, #8]
 800413a:	4240      	negs	r0, r0
 800413c:	6013      	str	r3, [r2, #0]
 800413e:	89a2      	ldrh	r2, [r4, #12]
 8004140:	3334      	adds	r3, #52	@ 0x34
 8004142:	4313      	orrs	r3, r2
 8004144:	81a3      	strh	r3, [r4, #12]
 8004146:	e7e9      	b.n	800411c <__ssputs_r+0x90>
 8004148:	fffffb7f 	.word	0xfffffb7f

0800414c <_svfiprintf_r>:
 800414c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800414e:	b0a1      	sub	sp, #132	@ 0x84
 8004150:	9003      	str	r0, [sp, #12]
 8004152:	001d      	movs	r5, r3
 8004154:	898b      	ldrh	r3, [r1, #12]
 8004156:	000f      	movs	r7, r1
 8004158:	0016      	movs	r6, r2
 800415a:	061b      	lsls	r3, r3, #24
 800415c:	d511      	bpl.n	8004182 <_svfiprintf_r+0x36>
 800415e:	690b      	ldr	r3, [r1, #16]
 8004160:	2b00      	cmp	r3, #0
 8004162:	d10e      	bne.n	8004182 <_svfiprintf_r+0x36>
 8004164:	2140      	movs	r1, #64	@ 0x40
 8004166:	f7ff ff01 	bl	8003f6c <_malloc_r>
 800416a:	6038      	str	r0, [r7, #0]
 800416c:	6138      	str	r0, [r7, #16]
 800416e:	2800      	cmp	r0, #0
 8004170:	d105      	bne.n	800417e <_svfiprintf_r+0x32>
 8004172:	230c      	movs	r3, #12
 8004174:	9a03      	ldr	r2, [sp, #12]
 8004176:	6013      	str	r3, [r2, #0]
 8004178:	2001      	movs	r0, #1
 800417a:	4240      	negs	r0, r0
 800417c:	e0cf      	b.n	800431e <_svfiprintf_r+0x1d2>
 800417e:	2340      	movs	r3, #64	@ 0x40
 8004180:	617b      	str	r3, [r7, #20]
 8004182:	2300      	movs	r3, #0
 8004184:	ac08      	add	r4, sp, #32
 8004186:	6163      	str	r3, [r4, #20]
 8004188:	3320      	adds	r3, #32
 800418a:	7663      	strb	r3, [r4, #25]
 800418c:	3310      	adds	r3, #16
 800418e:	76a3      	strb	r3, [r4, #26]
 8004190:	9507      	str	r5, [sp, #28]
 8004192:	0035      	movs	r5, r6
 8004194:	782b      	ldrb	r3, [r5, #0]
 8004196:	2b00      	cmp	r3, #0
 8004198:	d001      	beq.n	800419e <_svfiprintf_r+0x52>
 800419a:	2b25      	cmp	r3, #37	@ 0x25
 800419c:	d148      	bne.n	8004230 <_svfiprintf_r+0xe4>
 800419e:	1bab      	subs	r3, r5, r6
 80041a0:	9305      	str	r3, [sp, #20]
 80041a2:	42b5      	cmp	r5, r6
 80041a4:	d00b      	beq.n	80041be <_svfiprintf_r+0x72>
 80041a6:	0032      	movs	r2, r6
 80041a8:	0039      	movs	r1, r7
 80041aa:	9803      	ldr	r0, [sp, #12]
 80041ac:	f7ff ff6e 	bl	800408c <__ssputs_r>
 80041b0:	3001      	adds	r0, #1
 80041b2:	d100      	bne.n	80041b6 <_svfiprintf_r+0x6a>
 80041b4:	e0ae      	b.n	8004314 <_svfiprintf_r+0x1c8>
 80041b6:	6963      	ldr	r3, [r4, #20]
 80041b8:	9a05      	ldr	r2, [sp, #20]
 80041ba:	189b      	adds	r3, r3, r2
 80041bc:	6163      	str	r3, [r4, #20]
 80041be:	782b      	ldrb	r3, [r5, #0]
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d100      	bne.n	80041c6 <_svfiprintf_r+0x7a>
 80041c4:	e0a6      	b.n	8004314 <_svfiprintf_r+0x1c8>
 80041c6:	2201      	movs	r2, #1
 80041c8:	2300      	movs	r3, #0
 80041ca:	4252      	negs	r2, r2
 80041cc:	6062      	str	r2, [r4, #4]
 80041ce:	a904      	add	r1, sp, #16
 80041d0:	3254      	adds	r2, #84	@ 0x54
 80041d2:	1852      	adds	r2, r2, r1
 80041d4:	1c6e      	adds	r6, r5, #1
 80041d6:	6023      	str	r3, [r4, #0]
 80041d8:	60e3      	str	r3, [r4, #12]
 80041da:	60a3      	str	r3, [r4, #8]
 80041dc:	7013      	strb	r3, [r2, #0]
 80041de:	65a3      	str	r3, [r4, #88]	@ 0x58
 80041e0:	4b54      	ldr	r3, [pc, #336]	@ (8004334 <_svfiprintf_r+0x1e8>)
 80041e2:	2205      	movs	r2, #5
 80041e4:	0018      	movs	r0, r3
 80041e6:	7831      	ldrb	r1, [r6, #0]
 80041e8:	9305      	str	r3, [sp, #20]
 80041ea:	f000 fa4d 	bl	8004688 <memchr>
 80041ee:	1c75      	adds	r5, r6, #1
 80041f0:	2800      	cmp	r0, #0
 80041f2:	d11f      	bne.n	8004234 <_svfiprintf_r+0xe8>
 80041f4:	6822      	ldr	r2, [r4, #0]
 80041f6:	06d3      	lsls	r3, r2, #27
 80041f8:	d504      	bpl.n	8004204 <_svfiprintf_r+0xb8>
 80041fa:	2353      	movs	r3, #83	@ 0x53
 80041fc:	a904      	add	r1, sp, #16
 80041fe:	185b      	adds	r3, r3, r1
 8004200:	2120      	movs	r1, #32
 8004202:	7019      	strb	r1, [r3, #0]
 8004204:	0713      	lsls	r3, r2, #28
 8004206:	d504      	bpl.n	8004212 <_svfiprintf_r+0xc6>
 8004208:	2353      	movs	r3, #83	@ 0x53
 800420a:	a904      	add	r1, sp, #16
 800420c:	185b      	adds	r3, r3, r1
 800420e:	212b      	movs	r1, #43	@ 0x2b
 8004210:	7019      	strb	r1, [r3, #0]
 8004212:	7833      	ldrb	r3, [r6, #0]
 8004214:	2b2a      	cmp	r3, #42	@ 0x2a
 8004216:	d016      	beq.n	8004246 <_svfiprintf_r+0xfa>
 8004218:	0035      	movs	r5, r6
 800421a:	2100      	movs	r1, #0
 800421c:	200a      	movs	r0, #10
 800421e:	68e3      	ldr	r3, [r4, #12]
 8004220:	782a      	ldrb	r2, [r5, #0]
 8004222:	1c6e      	adds	r6, r5, #1
 8004224:	3a30      	subs	r2, #48	@ 0x30
 8004226:	2a09      	cmp	r2, #9
 8004228:	d950      	bls.n	80042cc <_svfiprintf_r+0x180>
 800422a:	2900      	cmp	r1, #0
 800422c:	d111      	bne.n	8004252 <_svfiprintf_r+0x106>
 800422e:	e017      	b.n	8004260 <_svfiprintf_r+0x114>
 8004230:	3501      	adds	r5, #1
 8004232:	e7af      	b.n	8004194 <_svfiprintf_r+0x48>
 8004234:	9b05      	ldr	r3, [sp, #20]
 8004236:	6822      	ldr	r2, [r4, #0]
 8004238:	1ac0      	subs	r0, r0, r3
 800423a:	2301      	movs	r3, #1
 800423c:	4083      	lsls	r3, r0
 800423e:	4313      	orrs	r3, r2
 8004240:	002e      	movs	r6, r5
 8004242:	6023      	str	r3, [r4, #0]
 8004244:	e7cc      	b.n	80041e0 <_svfiprintf_r+0x94>
 8004246:	9b07      	ldr	r3, [sp, #28]
 8004248:	1d19      	adds	r1, r3, #4
 800424a:	681b      	ldr	r3, [r3, #0]
 800424c:	9107      	str	r1, [sp, #28]
 800424e:	2b00      	cmp	r3, #0
 8004250:	db01      	blt.n	8004256 <_svfiprintf_r+0x10a>
 8004252:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004254:	e004      	b.n	8004260 <_svfiprintf_r+0x114>
 8004256:	425b      	negs	r3, r3
 8004258:	60e3      	str	r3, [r4, #12]
 800425a:	2302      	movs	r3, #2
 800425c:	4313      	orrs	r3, r2
 800425e:	6023      	str	r3, [r4, #0]
 8004260:	782b      	ldrb	r3, [r5, #0]
 8004262:	2b2e      	cmp	r3, #46	@ 0x2e
 8004264:	d10c      	bne.n	8004280 <_svfiprintf_r+0x134>
 8004266:	786b      	ldrb	r3, [r5, #1]
 8004268:	2b2a      	cmp	r3, #42	@ 0x2a
 800426a:	d134      	bne.n	80042d6 <_svfiprintf_r+0x18a>
 800426c:	9b07      	ldr	r3, [sp, #28]
 800426e:	3502      	adds	r5, #2
 8004270:	1d1a      	adds	r2, r3, #4
 8004272:	681b      	ldr	r3, [r3, #0]
 8004274:	9207      	str	r2, [sp, #28]
 8004276:	2b00      	cmp	r3, #0
 8004278:	da01      	bge.n	800427e <_svfiprintf_r+0x132>
 800427a:	2301      	movs	r3, #1
 800427c:	425b      	negs	r3, r3
 800427e:	9309      	str	r3, [sp, #36]	@ 0x24
 8004280:	4e2d      	ldr	r6, [pc, #180]	@ (8004338 <_svfiprintf_r+0x1ec>)
 8004282:	2203      	movs	r2, #3
 8004284:	0030      	movs	r0, r6
 8004286:	7829      	ldrb	r1, [r5, #0]
 8004288:	f000 f9fe 	bl	8004688 <memchr>
 800428c:	2800      	cmp	r0, #0
 800428e:	d006      	beq.n	800429e <_svfiprintf_r+0x152>
 8004290:	2340      	movs	r3, #64	@ 0x40
 8004292:	1b80      	subs	r0, r0, r6
 8004294:	4083      	lsls	r3, r0
 8004296:	6822      	ldr	r2, [r4, #0]
 8004298:	3501      	adds	r5, #1
 800429a:	4313      	orrs	r3, r2
 800429c:	6023      	str	r3, [r4, #0]
 800429e:	7829      	ldrb	r1, [r5, #0]
 80042a0:	2206      	movs	r2, #6
 80042a2:	4826      	ldr	r0, [pc, #152]	@ (800433c <_svfiprintf_r+0x1f0>)
 80042a4:	1c6e      	adds	r6, r5, #1
 80042a6:	7621      	strb	r1, [r4, #24]
 80042a8:	f000 f9ee 	bl	8004688 <memchr>
 80042ac:	2800      	cmp	r0, #0
 80042ae:	d038      	beq.n	8004322 <_svfiprintf_r+0x1d6>
 80042b0:	4b23      	ldr	r3, [pc, #140]	@ (8004340 <_svfiprintf_r+0x1f4>)
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d122      	bne.n	80042fc <_svfiprintf_r+0x1b0>
 80042b6:	2207      	movs	r2, #7
 80042b8:	9b07      	ldr	r3, [sp, #28]
 80042ba:	3307      	adds	r3, #7
 80042bc:	4393      	bics	r3, r2
 80042be:	3308      	adds	r3, #8
 80042c0:	9307      	str	r3, [sp, #28]
 80042c2:	6963      	ldr	r3, [r4, #20]
 80042c4:	9a04      	ldr	r2, [sp, #16]
 80042c6:	189b      	adds	r3, r3, r2
 80042c8:	6163      	str	r3, [r4, #20]
 80042ca:	e762      	b.n	8004192 <_svfiprintf_r+0x46>
 80042cc:	4343      	muls	r3, r0
 80042ce:	0035      	movs	r5, r6
 80042d0:	2101      	movs	r1, #1
 80042d2:	189b      	adds	r3, r3, r2
 80042d4:	e7a4      	b.n	8004220 <_svfiprintf_r+0xd4>
 80042d6:	2300      	movs	r3, #0
 80042d8:	200a      	movs	r0, #10
 80042da:	0019      	movs	r1, r3
 80042dc:	3501      	adds	r5, #1
 80042de:	6063      	str	r3, [r4, #4]
 80042e0:	782a      	ldrb	r2, [r5, #0]
 80042e2:	1c6e      	adds	r6, r5, #1
 80042e4:	3a30      	subs	r2, #48	@ 0x30
 80042e6:	2a09      	cmp	r2, #9
 80042e8:	d903      	bls.n	80042f2 <_svfiprintf_r+0x1a6>
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d0c8      	beq.n	8004280 <_svfiprintf_r+0x134>
 80042ee:	9109      	str	r1, [sp, #36]	@ 0x24
 80042f0:	e7c6      	b.n	8004280 <_svfiprintf_r+0x134>
 80042f2:	4341      	muls	r1, r0
 80042f4:	0035      	movs	r5, r6
 80042f6:	2301      	movs	r3, #1
 80042f8:	1889      	adds	r1, r1, r2
 80042fa:	e7f1      	b.n	80042e0 <_svfiprintf_r+0x194>
 80042fc:	aa07      	add	r2, sp, #28
 80042fe:	9200      	str	r2, [sp, #0]
 8004300:	0021      	movs	r1, r4
 8004302:	003a      	movs	r2, r7
 8004304:	4b0f      	ldr	r3, [pc, #60]	@ (8004344 <_svfiprintf_r+0x1f8>)
 8004306:	9803      	ldr	r0, [sp, #12]
 8004308:	e000      	b.n	800430c <_svfiprintf_r+0x1c0>
 800430a:	bf00      	nop
 800430c:	9004      	str	r0, [sp, #16]
 800430e:	9b04      	ldr	r3, [sp, #16]
 8004310:	3301      	adds	r3, #1
 8004312:	d1d6      	bne.n	80042c2 <_svfiprintf_r+0x176>
 8004314:	89bb      	ldrh	r3, [r7, #12]
 8004316:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004318:	065b      	lsls	r3, r3, #25
 800431a:	d500      	bpl.n	800431e <_svfiprintf_r+0x1d2>
 800431c:	e72c      	b.n	8004178 <_svfiprintf_r+0x2c>
 800431e:	b021      	add	sp, #132	@ 0x84
 8004320:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004322:	aa07      	add	r2, sp, #28
 8004324:	9200      	str	r2, [sp, #0]
 8004326:	0021      	movs	r1, r4
 8004328:	003a      	movs	r2, r7
 800432a:	4b06      	ldr	r3, [pc, #24]	@ (8004344 <_svfiprintf_r+0x1f8>)
 800432c:	9803      	ldr	r0, [sp, #12]
 800432e:	f000 f87b 	bl	8004428 <_printf_i>
 8004332:	e7eb      	b.n	800430c <_svfiprintf_r+0x1c0>
 8004334:	0800481c 	.word	0x0800481c
 8004338:	08004822 	.word	0x08004822
 800433c:	08004826 	.word	0x08004826
 8004340:	00000000 	.word	0x00000000
 8004344:	0800408d 	.word	0x0800408d

08004348 <_printf_common>:
 8004348:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800434a:	0016      	movs	r6, r2
 800434c:	9301      	str	r3, [sp, #4]
 800434e:	688a      	ldr	r2, [r1, #8]
 8004350:	690b      	ldr	r3, [r1, #16]
 8004352:	000c      	movs	r4, r1
 8004354:	9000      	str	r0, [sp, #0]
 8004356:	4293      	cmp	r3, r2
 8004358:	da00      	bge.n	800435c <_printf_common+0x14>
 800435a:	0013      	movs	r3, r2
 800435c:	0022      	movs	r2, r4
 800435e:	6033      	str	r3, [r6, #0]
 8004360:	3243      	adds	r2, #67	@ 0x43
 8004362:	7812      	ldrb	r2, [r2, #0]
 8004364:	2a00      	cmp	r2, #0
 8004366:	d001      	beq.n	800436c <_printf_common+0x24>
 8004368:	3301      	adds	r3, #1
 800436a:	6033      	str	r3, [r6, #0]
 800436c:	6823      	ldr	r3, [r4, #0]
 800436e:	069b      	lsls	r3, r3, #26
 8004370:	d502      	bpl.n	8004378 <_printf_common+0x30>
 8004372:	6833      	ldr	r3, [r6, #0]
 8004374:	3302      	adds	r3, #2
 8004376:	6033      	str	r3, [r6, #0]
 8004378:	6822      	ldr	r2, [r4, #0]
 800437a:	2306      	movs	r3, #6
 800437c:	0015      	movs	r5, r2
 800437e:	401d      	ands	r5, r3
 8004380:	421a      	tst	r2, r3
 8004382:	d027      	beq.n	80043d4 <_printf_common+0x8c>
 8004384:	0023      	movs	r3, r4
 8004386:	3343      	adds	r3, #67	@ 0x43
 8004388:	781b      	ldrb	r3, [r3, #0]
 800438a:	1e5a      	subs	r2, r3, #1
 800438c:	4193      	sbcs	r3, r2
 800438e:	6822      	ldr	r2, [r4, #0]
 8004390:	0692      	lsls	r2, r2, #26
 8004392:	d430      	bmi.n	80043f6 <_printf_common+0xae>
 8004394:	0022      	movs	r2, r4
 8004396:	9901      	ldr	r1, [sp, #4]
 8004398:	9800      	ldr	r0, [sp, #0]
 800439a:	9d08      	ldr	r5, [sp, #32]
 800439c:	3243      	adds	r2, #67	@ 0x43
 800439e:	47a8      	blx	r5
 80043a0:	3001      	adds	r0, #1
 80043a2:	d025      	beq.n	80043f0 <_printf_common+0xa8>
 80043a4:	2206      	movs	r2, #6
 80043a6:	6823      	ldr	r3, [r4, #0]
 80043a8:	2500      	movs	r5, #0
 80043aa:	4013      	ands	r3, r2
 80043ac:	2b04      	cmp	r3, #4
 80043ae:	d105      	bne.n	80043bc <_printf_common+0x74>
 80043b0:	6833      	ldr	r3, [r6, #0]
 80043b2:	68e5      	ldr	r5, [r4, #12]
 80043b4:	1aed      	subs	r5, r5, r3
 80043b6:	43eb      	mvns	r3, r5
 80043b8:	17db      	asrs	r3, r3, #31
 80043ba:	401d      	ands	r5, r3
 80043bc:	68a3      	ldr	r3, [r4, #8]
 80043be:	6922      	ldr	r2, [r4, #16]
 80043c0:	4293      	cmp	r3, r2
 80043c2:	dd01      	ble.n	80043c8 <_printf_common+0x80>
 80043c4:	1a9b      	subs	r3, r3, r2
 80043c6:	18ed      	adds	r5, r5, r3
 80043c8:	2600      	movs	r6, #0
 80043ca:	42b5      	cmp	r5, r6
 80043cc:	d120      	bne.n	8004410 <_printf_common+0xc8>
 80043ce:	2000      	movs	r0, #0
 80043d0:	e010      	b.n	80043f4 <_printf_common+0xac>
 80043d2:	3501      	adds	r5, #1
 80043d4:	68e3      	ldr	r3, [r4, #12]
 80043d6:	6832      	ldr	r2, [r6, #0]
 80043d8:	1a9b      	subs	r3, r3, r2
 80043da:	42ab      	cmp	r3, r5
 80043dc:	ddd2      	ble.n	8004384 <_printf_common+0x3c>
 80043de:	0022      	movs	r2, r4
 80043e0:	2301      	movs	r3, #1
 80043e2:	9901      	ldr	r1, [sp, #4]
 80043e4:	9800      	ldr	r0, [sp, #0]
 80043e6:	9f08      	ldr	r7, [sp, #32]
 80043e8:	3219      	adds	r2, #25
 80043ea:	47b8      	blx	r7
 80043ec:	3001      	adds	r0, #1
 80043ee:	d1f0      	bne.n	80043d2 <_printf_common+0x8a>
 80043f0:	2001      	movs	r0, #1
 80043f2:	4240      	negs	r0, r0
 80043f4:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80043f6:	2030      	movs	r0, #48	@ 0x30
 80043f8:	18e1      	adds	r1, r4, r3
 80043fa:	3143      	adds	r1, #67	@ 0x43
 80043fc:	7008      	strb	r0, [r1, #0]
 80043fe:	0021      	movs	r1, r4
 8004400:	1c5a      	adds	r2, r3, #1
 8004402:	3145      	adds	r1, #69	@ 0x45
 8004404:	7809      	ldrb	r1, [r1, #0]
 8004406:	18a2      	adds	r2, r4, r2
 8004408:	3243      	adds	r2, #67	@ 0x43
 800440a:	3302      	adds	r3, #2
 800440c:	7011      	strb	r1, [r2, #0]
 800440e:	e7c1      	b.n	8004394 <_printf_common+0x4c>
 8004410:	0022      	movs	r2, r4
 8004412:	2301      	movs	r3, #1
 8004414:	9901      	ldr	r1, [sp, #4]
 8004416:	9800      	ldr	r0, [sp, #0]
 8004418:	9f08      	ldr	r7, [sp, #32]
 800441a:	321a      	adds	r2, #26
 800441c:	47b8      	blx	r7
 800441e:	3001      	adds	r0, #1
 8004420:	d0e6      	beq.n	80043f0 <_printf_common+0xa8>
 8004422:	3601      	adds	r6, #1
 8004424:	e7d1      	b.n	80043ca <_printf_common+0x82>
	...

08004428 <_printf_i>:
 8004428:	b5f0      	push	{r4, r5, r6, r7, lr}
 800442a:	b08b      	sub	sp, #44	@ 0x2c
 800442c:	9206      	str	r2, [sp, #24]
 800442e:	000a      	movs	r2, r1
 8004430:	3243      	adds	r2, #67	@ 0x43
 8004432:	9307      	str	r3, [sp, #28]
 8004434:	9005      	str	r0, [sp, #20]
 8004436:	9203      	str	r2, [sp, #12]
 8004438:	7e0a      	ldrb	r2, [r1, #24]
 800443a:	000c      	movs	r4, r1
 800443c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800443e:	2a78      	cmp	r2, #120	@ 0x78
 8004440:	d809      	bhi.n	8004456 <_printf_i+0x2e>
 8004442:	2a62      	cmp	r2, #98	@ 0x62
 8004444:	d80b      	bhi.n	800445e <_printf_i+0x36>
 8004446:	2a00      	cmp	r2, #0
 8004448:	d100      	bne.n	800444c <_printf_i+0x24>
 800444a:	e0ba      	b.n	80045c2 <_printf_i+0x19a>
 800444c:	497a      	ldr	r1, [pc, #488]	@ (8004638 <_printf_i+0x210>)
 800444e:	9104      	str	r1, [sp, #16]
 8004450:	2a58      	cmp	r2, #88	@ 0x58
 8004452:	d100      	bne.n	8004456 <_printf_i+0x2e>
 8004454:	e08e      	b.n	8004574 <_printf_i+0x14c>
 8004456:	0025      	movs	r5, r4
 8004458:	3542      	adds	r5, #66	@ 0x42
 800445a:	702a      	strb	r2, [r5, #0]
 800445c:	e022      	b.n	80044a4 <_printf_i+0x7c>
 800445e:	0010      	movs	r0, r2
 8004460:	3863      	subs	r0, #99	@ 0x63
 8004462:	2815      	cmp	r0, #21
 8004464:	d8f7      	bhi.n	8004456 <_printf_i+0x2e>
 8004466:	f7fb fe57 	bl	8000118 <__gnu_thumb1_case_shi>
 800446a:	0016      	.short	0x0016
 800446c:	fff6001f 	.word	0xfff6001f
 8004470:	fff6fff6 	.word	0xfff6fff6
 8004474:	001ffff6 	.word	0x001ffff6
 8004478:	fff6fff6 	.word	0xfff6fff6
 800447c:	fff6fff6 	.word	0xfff6fff6
 8004480:	0036009f 	.word	0x0036009f
 8004484:	fff6007e 	.word	0xfff6007e
 8004488:	00b0fff6 	.word	0x00b0fff6
 800448c:	0036fff6 	.word	0x0036fff6
 8004490:	fff6fff6 	.word	0xfff6fff6
 8004494:	0082      	.short	0x0082
 8004496:	0025      	movs	r5, r4
 8004498:	681a      	ldr	r2, [r3, #0]
 800449a:	3542      	adds	r5, #66	@ 0x42
 800449c:	1d11      	adds	r1, r2, #4
 800449e:	6019      	str	r1, [r3, #0]
 80044a0:	6813      	ldr	r3, [r2, #0]
 80044a2:	702b      	strb	r3, [r5, #0]
 80044a4:	2301      	movs	r3, #1
 80044a6:	e09e      	b.n	80045e6 <_printf_i+0x1be>
 80044a8:	6818      	ldr	r0, [r3, #0]
 80044aa:	6809      	ldr	r1, [r1, #0]
 80044ac:	1d02      	adds	r2, r0, #4
 80044ae:	060d      	lsls	r5, r1, #24
 80044b0:	d50b      	bpl.n	80044ca <_printf_i+0xa2>
 80044b2:	6806      	ldr	r6, [r0, #0]
 80044b4:	601a      	str	r2, [r3, #0]
 80044b6:	2e00      	cmp	r6, #0
 80044b8:	da03      	bge.n	80044c2 <_printf_i+0x9a>
 80044ba:	232d      	movs	r3, #45	@ 0x2d
 80044bc:	9a03      	ldr	r2, [sp, #12]
 80044be:	4276      	negs	r6, r6
 80044c0:	7013      	strb	r3, [r2, #0]
 80044c2:	4b5d      	ldr	r3, [pc, #372]	@ (8004638 <_printf_i+0x210>)
 80044c4:	270a      	movs	r7, #10
 80044c6:	9304      	str	r3, [sp, #16]
 80044c8:	e018      	b.n	80044fc <_printf_i+0xd4>
 80044ca:	6806      	ldr	r6, [r0, #0]
 80044cc:	601a      	str	r2, [r3, #0]
 80044ce:	0649      	lsls	r1, r1, #25
 80044d0:	d5f1      	bpl.n	80044b6 <_printf_i+0x8e>
 80044d2:	b236      	sxth	r6, r6
 80044d4:	e7ef      	b.n	80044b6 <_printf_i+0x8e>
 80044d6:	6808      	ldr	r0, [r1, #0]
 80044d8:	6819      	ldr	r1, [r3, #0]
 80044da:	c940      	ldmia	r1!, {r6}
 80044dc:	0605      	lsls	r5, r0, #24
 80044de:	d402      	bmi.n	80044e6 <_printf_i+0xbe>
 80044e0:	0640      	lsls	r0, r0, #25
 80044e2:	d500      	bpl.n	80044e6 <_printf_i+0xbe>
 80044e4:	b2b6      	uxth	r6, r6
 80044e6:	6019      	str	r1, [r3, #0]
 80044e8:	4b53      	ldr	r3, [pc, #332]	@ (8004638 <_printf_i+0x210>)
 80044ea:	270a      	movs	r7, #10
 80044ec:	9304      	str	r3, [sp, #16]
 80044ee:	2a6f      	cmp	r2, #111	@ 0x6f
 80044f0:	d100      	bne.n	80044f4 <_printf_i+0xcc>
 80044f2:	3f02      	subs	r7, #2
 80044f4:	0023      	movs	r3, r4
 80044f6:	2200      	movs	r2, #0
 80044f8:	3343      	adds	r3, #67	@ 0x43
 80044fa:	701a      	strb	r2, [r3, #0]
 80044fc:	6863      	ldr	r3, [r4, #4]
 80044fe:	60a3      	str	r3, [r4, #8]
 8004500:	2b00      	cmp	r3, #0
 8004502:	db06      	blt.n	8004512 <_printf_i+0xea>
 8004504:	2104      	movs	r1, #4
 8004506:	6822      	ldr	r2, [r4, #0]
 8004508:	9d03      	ldr	r5, [sp, #12]
 800450a:	438a      	bics	r2, r1
 800450c:	6022      	str	r2, [r4, #0]
 800450e:	4333      	orrs	r3, r6
 8004510:	d00c      	beq.n	800452c <_printf_i+0x104>
 8004512:	9d03      	ldr	r5, [sp, #12]
 8004514:	0030      	movs	r0, r6
 8004516:	0039      	movs	r1, r7
 8004518:	f7fb fe8e 	bl	8000238 <__aeabi_uidivmod>
 800451c:	9b04      	ldr	r3, [sp, #16]
 800451e:	3d01      	subs	r5, #1
 8004520:	5c5b      	ldrb	r3, [r3, r1]
 8004522:	702b      	strb	r3, [r5, #0]
 8004524:	0033      	movs	r3, r6
 8004526:	0006      	movs	r6, r0
 8004528:	429f      	cmp	r7, r3
 800452a:	d9f3      	bls.n	8004514 <_printf_i+0xec>
 800452c:	2f08      	cmp	r7, #8
 800452e:	d109      	bne.n	8004544 <_printf_i+0x11c>
 8004530:	6823      	ldr	r3, [r4, #0]
 8004532:	07db      	lsls	r3, r3, #31
 8004534:	d506      	bpl.n	8004544 <_printf_i+0x11c>
 8004536:	6862      	ldr	r2, [r4, #4]
 8004538:	6923      	ldr	r3, [r4, #16]
 800453a:	429a      	cmp	r2, r3
 800453c:	dc02      	bgt.n	8004544 <_printf_i+0x11c>
 800453e:	2330      	movs	r3, #48	@ 0x30
 8004540:	3d01      	subs	r5, #1
 8004542:	702b      	strb	r3, [r5, #0]
 8004544:	9b03      	ldr	r3, [sp, #12]
 8004546:	1b5b      	subs	r3, r3, r5
 8004548:	6123      	str	r3, [r4, #16]
 800454a:	9b07      	ldr	r3, [sp, #28]
 800454c:	0021      	movs	r1, r4
 800454e:	9300      	str	r3, [sp, #0]
 8004550:	9805      	ldr	r0, [sp, #20]
 8004552:	9b06      	ldr	r3, [sp, #24]
 8004554:	aa09      	add	r2, sp, #36	@ 0x24
 8004556:	f7ff fef7 	bl	8004348 <_printf_common>
 800455a:	3001      	adds	r0, #1
 800455c:	d148      	bne.n	80045f0 <_printf_i+0x1c8>
 800455e:	2001      	movs	r0, #1
 8004560:	4240      	negs	r0, r0
 8004562:	b00b      	add	sp, #44	@ 0x2c
 8004564:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004566:	2220      	movs	r2, #32
 8004568:	6809      	ldr	r1, [r1, #0]
 800456a:	430a      	orrs	r2, r1
 800456c:	6022      	str	r2, [r4, #0]
 800456e:	2278      	movs	r2, #120	@ 0x78
 8004570:	4932      	ldr	r1, [pc, #200]	@ (800463c <_printf_i+0x214>)
 8004572:	9104      	str	r1, [sp, #16]
 8004574:	0021      	movs	r1, r4
 8004576:	3145      	adds	r1, #69	@ 0x45
 8004578:	700a      	strb	r2, [r1, #0]
 800457a:	6819      	ldr	r1, [r3, #0]
 800457c:	6822      	ldr	r2, [r4, #0]
 800457e:	c940      	ldmia	r1!, {r6}
 8004580:	0610      	lsls	r0, r2, #24
 8004582:	d402      	bmi.n	800458a <_printf_i+0x162>
 8004584:	0650      	lsls	r0, r2, #25
 8004586:	d500      	bpl.n	800458a <_printf_i+0x162>
 8004588:	b2b6      	uxth	r6, r6
 800458a:	6019      	str	r1, [r3, #0]
 800458c:	07d3      	lsls	r3, r2, #31
 800458e:	d502      	bpl.n	8004596 <_printf_i+0x16e>
 8004590:	2320      	movs	r3, #32
 8004592:	4313      	orrs	r3, r2
 8004594:	6023      	str	r3, [r4, #0]
 8004596:	2e00      	cmp	r6, #0
 8004598:	d001      	beq.n	800459e <_printf_i+0x176>
 800459a:	2710      	movs	r7, #16
 800459c:	e7aa      	b.n	80044f4 <_printf_i+0xcc>
 800459e:	2220      	movs	r2, #32
 80045a0:	6823      	ldr	r3, [r4, #0]
 80045a2:	4393      	bics	r3, r2
 80045a4:	6023      	str	r3, [r4, #0]
 80045a6:	e7f8      	b.n	800459a <_printf_i+0x172>
 80045a8:	681a      	ldr	r2, [r3, #0]
 80045aa:	680d      	ldr	r5, [r1, #0]
 80045ac:	1d10      	adds	r0, r2, #4
 80045ae:	6949      	ldr	r1, [r1, #20]
 80045b0:	6018      	str	r0, [r3, #0]
 80045b2:	6813      	ldr	r3, [r2, #0]
 80045b4:	062e      	lsls	r6, r5, #24
 80045b6:	d501      	bpl.n	80045bc <_printf_i+0x194>
 80045b8:	6019      	str	r1, [r3, #0]
 80045ba:	e002      	b.n	80045c2 <_printf_i+0x19a>
 80045bc:	066d      	lsls	r5, r5, #25
 80045be:	d5fb      	bpl.n	80045b8 <_printf_i+0x190>
 80045c0:	8019      	strh	r1, [r3, #0]
 80045c2:	2300      	movs	r3, #0
 80045c4:	9d03      	ldr	r5, [sp, #12]
 80045c6:	6123      	str	r3, [r4, #16]
 80045c8:	e7bf      	b.n	800454a <_printf_i+0x122>
 80045ca:	681a      	ldr	r2, [r3, #0]
 80045cc:	1d11      	adds	r1, r2, #4
 80045ce:	6019      	str	r1, [r3, #0]
 80045d0:	6815      	ldr	r5, [r2, #0]
 80045d2:	2100      	movs	r1, #0
 80045d4:	0028      	movs	r0, r5
 80045d6:	6862      	ldr	r2, [r4, #4]
 80045d8:	f000 f856 	bl	8004688 <memchr>
 80045dc:	2800      	cmp	r0, #0
 80045de:	d001      	beq.n	80045e4 <_printf_i+0x1bc>
 80045e0:	1b40      	subs	r0, r0, r5
 80045e2:	6060      	str	r0, [r4, #4]
 80045e4:	6863      	ldr	r3, [r4, #4]
 80045e6:	6123      	str	r3, [r4, #16]
 80045e8:	2300      	movs	r3, #0
 80045ea:	9a03      	ldr	r2, [sp, #12]
 80045ec:	7013      	strb	r3, [r2, #0]
 80045ee:	e7ac      	b.n	800454a <_printf_i+0x122>
 80045f0:	002a      	movs	r2, r5
 80045f2:	6923      	ldr	r3, [r4, #16]
 80045f4:	9906      	ldr	r1, [sp, #24]
 80045f6:	9805      	ldr	r0, [sp, #20]
 80045f8:	9d07      	ldr	r5, [sp, #28]
 80045fa:	47a8      	blx	r5
 80045fc:	3001      	adds	r0, #1
 80045fe:	d0ae      	beq.n	800455e <_printf_i+0x136>
 8004600:	6823      	ldr	r3, [r4, #0]
 8004602:	079b      	lsls	r3, r3, #30
 8004604:	d415      	bmi.n	8004632 <_printf_i+0x20a>
 8004606:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004608:	68e0      	ldr	r0, [r4, #12]
 800460a:	4298      	cmp	r0, r3
 800460c:	daa9      	bge.n	8004562 <_printf_i+0x13a>
 800460e:	0018      	movs	r0, r3
 8004610:	e7a7      	b.n	8004562 <_printf_i+0x13a>
 8004612:	0022      	movs	r2, r4
 8004614:	2301      	movs	r3, #1
 8004616:	9906      	ldr	r1, [sp, #24]
 8004618:	9805      	ldr	r0, [sp, #20]
 800461a:	9e07      	ldr	r6, [sp, #28]
 800461c:	3219      	adds	r2, #25
 800461e:	47b0      	blx	r6
 8004620:	3001      	adds	r0, #1
 8004622:	d09c      	beq.n	800455e <_printf_i+0x136>
 8004624:	3501      	adds	r5, #1
 8004626:	68e3      	ldr	r3, [r4, #12]
 8004628:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800462a:	1a9b      	subs	r3, r3, r2
 800462c:	42ab      	cmp	r3, r5
 800462e:	dcf0      	bgt.n	8004612 <_printf_i+0x1ea>
 8004630:	e7e9      	b.n	8004606 <_printf_i+0x1de>
 8004632:	2500      	movs	r5, #0
 8004634:	e7f7      	b.n	8004626 <_printf_i+0x1fe>
 8004636:	46c0      	nop			@ (mov r8, r8)
 8004638:	0800482d 	.word	0x0800482d
 800463c:	0800483e 	.word	0x0800483e

08004640 <memmove>:
 8004640:	b510      	push	{r4, lr}
 8004642:	4288      	cmp	r0, r1
 8004644:	d902      	bls.n	800464c <memmove+0xc>
 8004646:	188b      	adds	r3, r1, r2
 8004648:	4298      	cmp	r0, r3
 800464a:	d308      	bcc.n	800465e <memmove+0x1e>
 800464c:	2300      	movs	r3, #0
 800464e:	429a      	cmp	r2, r3
 8004650:	d007      	beq.n	8004662 <memmove+0x22>
 8004652:	5ccc      	ldrb	r4, [r1, r3]
 8004654:	54c4      	strb	r4, [r0, r3]
 8004656:	3301      	adds	r3, #1
 8004658:	e7f9      	b.n	800464e <memmove+0xe>
 800465a:	5c8b      	ldrb	r3, [r1, r2]
 800465c:	5483      	strb	r3, [r0, r2]
 800465e:	3a01      	subs	r2, #1
 8004660:	d2fb      	bcs.n	800465a <memmove+0x1a>
 8004662:	bd10      	pop	{r4, pc}

08004664 <_sbrk_r>:
 8004664:	2300      	movs	r3, #0
 8004666:	b570      	push	{r4, r5, r6, lr}
 8004668:	4d06      	ldr	r5, [pc, #24]	@ (8004684 <_sbrk_r+0x20>)
 800466a:	0004      	movs	r4, r0
 800466c:	0008      	movs	r0, r1
 800466e:	602b      	str	r3, [r5, #0]
 8004670:	f7fd fc46 	bl	8001f00 <_sbrk>
 8004674:	1c43      	adds	r3, r0, #1
 8004676:	d103      	bne.n	8004680 <_sbrk_r+0x1c>
 8004678:	682b      	ldr	r3, [r5, #0]
 800467a:	2b00      	cmp	r3, #0
 800467c:	d000      	beq.n	8004680 <_sbrk_r+0x1c>
 800467e:	6023      	str	r3, [r4, #0]
 8004680:	bd70      	pop	{r4, r5, r6, pc}
 8004682:	46c0      	nop			@ (mov r8, r8)
 8004684:	2000036c 	.word	0x2000036c

08004688 <memchr>:
 8004688:	b2c9      	uxtb	r1, r1
 800468a:	1882      	adds	r2, r0, r2
 800468c:	4290      	cmp	r0, r2
 800468e:	d101      	bne.n	8004694 <memchr+0xc>
 8004690:	2000      	movs	r0, #0
 8004692:	4770      	bx	lr
 8004694:	7803      	ldrb	r3, [r0, #0]
 8004696:	428b      	cmp	r3, r1
 8004698:	d0fb      	beq.n	8004692 <memchr+0xa>
 800469a:	3001      	adds	r0, #1
 800469c:	e7f6      	b.n	800468c <memchr+0x4>

0800469e <memcpy>:
 800469e:	2300      	movs	r3, #0
 80046a0:	b510      	push	{r4, lr}
 80046a2:	429a      	cmp	r2, r3
 80046a4:	d100      	bne.n	80046a8 <memcpy+0xa>
 80046a6:	bd10      	pop	{r4, pc}
 80046a8:	5ccc      	ldrb	r4, [r1, r3]
 80046aa:	54c4      	strb	r4, [r0, r3]
 80046ac:	3301      	adds	r3, #1
 80046ae:	e7f8      	b.n	80046a2 <memcpy+0x4>

080046b0 <_realloc_r>:
 80046b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80046b2:	0006      	movs	r6, r0
 80046b4:	000c      	movs	r4, r1
 80046b6:	0015      	movs	r5, r2
 80046b8:	2900      	cmp	r1, #0
 80046ba:	d105      	bne.n	80046c8 <_realloc_r+0x18>
 80046bc:	0011      	movs	r1, r2
 80046be:	f7ff fc55 	bl	8003f6c <_malloc_r>
 80046c2:	0004      	movs	r4, r0
 80046c4:	0020      	movs	r0, r4
 80046c6:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 80046c8:	2a00      	cmp	r2, #0
 80046ca:	d103      	bne.n	80046d4 <_realloc_r+0x24>
 80046cc:	f7ff fbe2 	bl	8003e94 <_free_r>
 80046d0:	002c      	movs	r4, r5
 80046d2:	e7f7      	b.n	80046c4 <_realloc_r+0x14>
 80046d4:	f000 f81c 	bl	8004710 <_malloc_usable_size_r>
 80046d8:	0007      	movs	r7, r0
 80046da:	4285      	cmp	r5, r0
 80046dc:	d802      	bhi.n	80046e4 <_realloc_r+0x34>
 80046de:	0843      	lsrs	r3, r0, #1
 80046e0:	42ab      	cmp	r3, r5
 80046e2:	d3ef      	bcc.n	80046c4 <_realloc_r+0x14>
 80046e4:	0029      	movs	r1, r5
 80046e6:	0030      	movs	r0, r6
 80046e8:	f7ff fc40 	bl	8003f6c <_malloc_r>
 80046ec:	9001      	str	r0, [sp, #4]
 80046ee:	2800      	cmp	r0, #0
 80046f0:	d101      	bne.n	80046f6 <_realloc_r+0x46>
 80046f2:	9c01      	ldr	r4, [sp, #4]
 80046f4:	e7e6      	b.n	80046c4 <_realloc_r+0x14>
 80046f6:	002a      	movs	r2, r5
 80046f8:	42bd      	cmp	r5, r7
 80046fa:	d900      	bls.n	80046fe <_realloc_r+0x4e>
 80046fc:	003a      	movs	r2, r7
 80046fe:	0021      	movs	r1, r4
 8004700:	9801      	ldr	r0, [sp, #4]
 8004702:	f7ff ffcc 	bl	800469e <memcpy>
 8004706:	0021      	movs	r1, r4
 8004708:	0030      	movs	r0, r6
 800470a:	f7ff fbc3 	bl	8003e94 <_free_r>
 800470e:	e7f0      	b.n	80046f2 <_realloc_r+0x42>

08004710 <_malloc_usable_size_r>:
 8004710:	1f0b      	subs	r3, r1, #4
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	1f18      	subs	r0, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	da01      	bge.n	800471e <_malloc_usable_size_r+0xe>
 800471a:	580b      	ldr	r3, [r1, r0]
 800471c:	18c0      	adds	r0, r0, r3
 800471e:	4770      	bx	lr

08004720 <_init>:
 8004720:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004722:	46c0      	nop			@ (mov r8, r8)
 8004724:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004726:	bc08      	pop	{r3}
 8004728:	469e      	mov	lr, r3
 800472a:	4770      	bx	lr

0800472c <_fini>:
 800472c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800472e:	46c0      	nop			@ (mov r8, r8)
 8004730:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004732:	bc08      	pop	{r3}
 8004734:	469e      	mov	lr, r3
 8004736:	4770      	bx	lr
